Xilinx Platform Studio (XPS)
Xilinx EDK 8.2.02 Build EDK_Im_Sp2.4

Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

Saved MSS File.

Copied /opt/EDK/data/xflow/bitgen.ut to etc directory

At Local date and time: Fri Oct 19 14:51:02 2012
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl -lp /home/proyecto/Proyecto/lib/  system.mhs



Release Xilinx EDK 8.2.02 - platgen EDK_Im_Sp2.4
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl -lp
/home/proyecto/Proyecto/lib/ system.mhs 



Parse system.mhs ...



Read MPD definitions ...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl
...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ethernetlite_v1_01_b/data/opb_ethern
etlite_v2_1_0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_
0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tc
l ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.tcl ...





Overriding IP level properties ...


jtagppc_cntlr (jtagppc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 2vp30


bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr
_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x07ffffff) DDR_128MB_16MX64_rank1_row13_col9_cl2_5	plb


  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40e00000-0x40e0ffff) Ethernet_MAC	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 42 - tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 43 - tool overriding c_plb_num_slaves value 4 to 3
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 44 - tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd
line 40 - tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 51 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 52 - tool overriding c_plb_mid_width value 4 to 1
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 80 - tool overriding c_plb_num_masters value 4 to 2
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 81 - tool overriding c_plb_mid_width value 3 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.mpd line 43 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.mpd line 50 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 42 - tool overriding c_num_we value 4 to 8
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 46 - tool overriding c_num_intr_inputs value 2 to 3
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 47 - tool overriding c_kind_of_intr value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000110
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 48 - tool overriding c_kind_of_edge value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000110


opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 49 - tool overriding c_kind_of_lvl value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000001

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.
tcl ...

Performing System level DRCs on properties...

Check platform configuration ...


INFO:MDT - opb_ethernetlite (ethernet_mac) -
   /home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 160 - This design
   requires design constraints to guarantee performance.
   Please refer to the opb_ethernetlite_v1_01_a data sheet for details.  
   The OPB Bus clock frequency must be greater than or equal to 50 MHz for 100
   Mbs Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs
   Ethernet operation.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use
   this component, but does not give you access to source code implementing this
   component.
   

The license for this core was generated for jenzetin@gmail.com on
   10/05/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.




plb_v34 (plb) - /home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 116 -
2 master(s) : 3 slave(s)
opb_v20 (opb) - /home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 125 -
1 master(s) : 4 slave(s)

Check port drivers...


Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...

Modify defaults ...

Creating stub ...



Processing licensed instances ...


opb_ethernetlite (ethernet_mac) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 160 - processing
license


Completion time: 0.00 seconds

Creating hardware output directories ...



Managing hardware (BBD-specified) netlist files ...
opb_ethernetlite (ethernet_mac) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 160 - Copying
(BBD-specified) netlist files.



Managing cache ...



Elaborating instances ...
bram_block (plb_bram_if_cntlr_1_bram) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 252 - elaborating IP



Writing HDL for elaborated instances ...



Inserting wrapper level ...


Completion time: 1.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...



Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...


INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
ppc405_0_wrapper (ppc405_0) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 70 - Running XST
synthesis


ppc405_1_wrapper (ppc405_1) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 87 - Running XST
synthesis


jtagppc_0_wrapper (jtagppc_0) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 93 - Running XST
synthesis


reset_block_wrapper (reset_block) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 100 - Running XST
synthesis


plb_wrapper (plb) - /home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line
116 - Running XST synthesis


opb_wrapper (opb) - /home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line
125 - Running XST synthesis


plb2opb_wrapper (plb2opb) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 133 - Running XST
synthesis


rs232_uart_1_wrapper (rs232_uart_1) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 144 - Running XST
synthesis


ethernet_mac_wrapper (ethernet_mac) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 160 - Running XST
synthesis


sysace_compactflash_wrapper (sysace_compactflash) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 182 - Running XST
synthesis


ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper
(ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 199 - Running XST
synthesis


plb_bram_if_cntlr_1_wrapper (plb_bram_if_cntlr_1) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 241 - Running XST
synthesis


plb_bram_if_cntlr_1_bram_wrapper (plb_bram_if_cntlr_1_bram) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 252 - Running XST
synthesis


opb_intc_0_wrapper (opb_intc_0) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 258 - Running XST
synthesis


sysclk_inv_wrapper (sysclk_inv) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 268 - Running XST
synthesis


clk90_inv_wrapper (clk90_inv) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 277 - Running XST
synthesis


ddr_clk90_inv_wrapper (ddr_clk90_inv) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 286 - Running XST
synthesis


dcm_0_wrapper (dcm_0) - /home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs
line 295 - Running XST synthesis


dcm_1_wrapper (dcm_1) - /home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs
line 317 - Running XST synthesis



Running NGCBUILD ...


ethernet_mac_wrapper (ethernet_mac) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 160 - Running
NGCBUILD





Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -uc
ethernet_mac_wrapper.ucf -sd .. ethernet_mac_wrapper.ngc
../ethernet_mac_wrapper.ngc

Reading NGO file
'/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ethernet_mac_wrapper/
ethernet_mac_wrapper.ngc' ...


Executing edif2ngd -noa "ethernetlite_v1_01_b_dmem_v2.edn"
"ethernetlite_v1_01_b_dmem_v2.ngo"


Release 8.2.02i - edif2ngd I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 8.2.02i edif2ngd I.34
INFO:NgdBuild - Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
Writing module to "ethernetlite_v1_01_b_dmem_v2.ngo"...


Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ethernet_mac_wrapper/
ethernetlite_v1_01_b_dmem_v2.ngo"...



Applying constraints in "ethernet_mac_wrapper.ucf" to the design...



Partition Implementation Status
-------------------------------



  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_mac_wrapper.ngc" ...



Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...

NGCBUILD done.


ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper
(ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/system.mhs line 199 - Running
NGCBUILD



Command Line: ngcbuild -p xc2vp30ff896-7 -intstyle silent -sd ..
ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper.ngc
../ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper.ngc



Reading NGO file
'/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ddr_128mb_16mx64_rank
1_row13_col9_cl2_5_wrapper/ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper.ngc'
...


Executing edif2ngd -noa
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ddr_128mb_16mx64_rank
1_row13_col9_cl2_5_wrapper_async_fifo_v4_0.edn"
"ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async_fifo_v4_0.ngo"


Release 8.2.02i - edif2ngd I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 8.2.02i edif2ngd I.34
INFO:NgdBuild - Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
Writing module to
"ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async_fifo_v4_0.ngo"...


Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ddr_128mb_16mx64_rank
1_row13_col9_cl2_5_wrapper/ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper_async
_fifo_v4_0.ngo"...



Partition Implementation Status


-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper.ngc" ...





Writing NGCBUILD log file
"../ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper.blc"...

NGCBUILD done.



Rebuilding cache ...


Total run time: 144.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 8.2.02i - xst I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


--> 



TABLE OF CONTENTS
  1) Synthesis Options Summary


  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================


Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).





Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2090: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2098: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2106: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2114: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2122: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2130: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2138: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2146: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2154: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2162: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2170: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2178: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2186: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2194: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2202: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2210: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2218: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2226: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2234: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2242: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2250: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2258: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2266: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2274: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2282: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2290: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2298: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2306: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2314: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2322: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2330: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2338: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2346: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2354: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2362: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2370: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2378: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2386: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2394: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2402: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2410: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2418: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2426: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2434: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2442: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2450: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2458: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2466: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2474: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2482: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2490: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2498: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2506: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2514: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2522: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2530: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2538: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2546: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2554: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2562: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2570: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2578: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2586: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2594: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2602: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2610: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2618: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2626: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2634: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2642: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2650: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2658: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2666: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2674: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2682: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2690: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2698: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2706: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2714: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2722: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2730: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2738: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2746: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2754: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2762: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2770: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2778: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd" line 2786: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.




=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...



Synthesizing Unit <system>.


    Related source file is "/home/proyecto/Proyecto/XUPV2P-MicheAngelo/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign2<3>> is assigned but never used.
WARNING:Xst:646 - Signal <pgassign4<0>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Loading device for application Rf_Device from file '2vp30.nph' in environment /opt/Xilinx.


Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.


Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.


Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.


Reading core <../implementation/ethernet_mac_wrapper.ngc>.


INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use this component, but does not give you access to source code implementing this component.
   

The license for this core was generated for jenzetin@gmail.com on 10/05/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.




Reading core <../implementation/sysace_compactflash_wrapper.ngc>.


Reading core <../implementation/ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.


Reading core <../implementation/clk90_inv_wrapper.ngc>.


Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.


Reading core <../implementation/dcm_0_wrapper.ngc>.


Reading core <../implementation/dcm_1_wrapper.ngc>.


Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.


Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.


Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.


Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <opb_wrapper> for timing and area information for instance <opb>.


Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <ethernet_mac_wrapper> for timing and area information for instance <ethernet_mac>.
Loading core <sysace_compactflash_wrapper> for timing and area information for instance <sysace_compactflash>.
Loading core <ddr_128mb_16mx64_rank1_row13_col9_cl2_5_wrapper> for timing and area information for instance <ddr_128mb_16mx64_rank1_row13_col9_cl2_5>.


Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================



=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following 2 FFs/Latches : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_2> 


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following 2 FFs/Latches : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_2> 


INFO:Xst:2260 - The FF/Latch <ethernet_mac/XEMAC_I/TX_PONG_GEN.TX_DONE_D1_I> in Unit <ethernet_mac> is equivalent to the following FF/Latch : <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state24a> 


INFO:Xst:2260 - The FF/Latch <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state19a> in Unit <ethernet_mac> is equivalent to the following 2 FFs/Latches : <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state21a> <ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/state21a> 


INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 3 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_2> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_3> 


INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 2 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10_1> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10_2> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy> in Unit <plb_bram_if_cntlr_1> is equivalent to the following FF/Latch : <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy_1> 


INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following 2 FFs/Latches : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following 2 FFs/Latches : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <ethernet_mac/XEMAC_I/TX_PONG_GEN.TX_DONE_D1_I> in Unit <ethernet_mac> is equivalent to the following FF/Latch : <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state24a> 
INFO:Xst:2260 - The FF/Latch <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state19a> in Unit <ethernet_mac> is equivalent to the following 2 FFs/Latches : <ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_state_machine/state21a> <ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_state/state21a> 


INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 3 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_2> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_3> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 2 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10_1> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10_2> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 8 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I>
   <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I> <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I> 
INFO:Xst:2260 - The FF/Latch <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <ddr_128mb_16mx64_rank1_row13_col9_cl2_5> is equivalent to the following FF/Latch : <ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy> in Unit <plb_bram_if_cntlr_1> is equivalent to the following FF/Latch : <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 28 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> 


PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.


PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.


PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------



=========================================================================


*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 165

Cell Usage :
# BELS                             : 3826
#      GND                         : 23
#      INV                         : 64
#      LUT1                        : 52
#      LUT2                        : 288
#      LUT2_D                      : 14
#      LUT2_L                      : 5
#      LUT3                        : 508
#      LUT3_D                      : 22
#      LUT3_L                      : 22
#      LUT4                        : 1700
#      LUT4_D                      : 62
#      LUT4_L                      : 76
#      MULT_AND                    : 56
#      MUXCY                       : 398
#      MUXCY_D                     : 20
#      MUXCY_L                     : 70
#      MUXF5                       : 98
#      MUXF6                       : 1
#      VCC                         : 23
#      XORCY                       : 324
# FlipFlops/Latches                : 2979
#      FD                          : 129
#      FD_1                        : 5
#      FDC                         : 72
#      FDCE                        : 369
#      FDCPE                       : 4
#      FDDRRSE                     : 24
#      FDE                         : 164
#      FDP                         : 24
#      FDPE                        : 113
#      FDR                         : 850
#      FDR_1                       : 24
#      FDRE                        : 899
#      FDRS                        : 38
#      FDRS_1                      : 1
#      FDRSE                       : 60
#      FDS                         : 102
#      FDS_1                       : 33
#      FDSE                        : 68
# RAMS                             : 258
#      RAM16X1D                    : 186
#      RAM16X1S                    : 4
#      RAMB16_S1_S1                : 64
#      RAMB16_S4_S36               : 4
# Shift Registers                  : 131
#      SRL16                       : 45
#      SRL16E                      : 86
# Clock Buffers                    : 8
#      BUFG                        : 5
#      BUFGP                       : 3
# IO Buffers                       : 162
#      IBUF                        : 11
#      IBUFG                       : 2
#      IOBUF                       : 88
#      OBUF                        : 61
# DCMs                             : 2
#      DCM                         : 2
# Others                           : 4
#      JTAGPPC                     : 1
#      PPC405                      : 2
#      TIMESPEC                    : 1
=========================================================================


PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.


PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.


PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.


PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00141 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00131 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00121 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00111 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00101 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00091 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00081 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00071 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00061 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00051 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00041 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00031 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00021 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00011 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/_mux00001 driving carry ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].MUXCY_i1 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    2724  out of  13696    19%  
 Number of Slice Flip Flops:          2595  out of  27392     9%  
 Number of 4 input LUTs:              3320  out of  27392    12%  
    Number used as logic:             2813
    Number used as Shift registers:    131
    Number used as RAMs:               376
 Number of IOs:                        165
 Number of bonded IOBs:                165  out of    556    29%  
    IOB Flip Flops:                    384
 Number of BRAMs:                       68  out of    136    50%  
 Number of GCLKs:                        8  out of     16    50%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         2  out of      8    25%  




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.



Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                        | Clock buffer(FF name)                                                                                                                                                                        | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ethernet_mac/PHY_tx_clk                                                                                                                                                             | NONE(ethernet_mac/ethernet_mac/IOFFS_GEN[1].TX_FF_I)                                                                                                                                         | 31    |
ethernet_mac/PHY_rx_clk                                                                                                                                                             | NONE(ethernet_mac/ethernet_mac/IOFFS_GEN[3].RX_FF_I)                                                                                                                                         | 31    |
sys_clk_pin                                                                                                                                                                         | dcm_0/Using_Virtex.DCM_INST:CLKFX                                                                                                                                                            | 1     |
fpga_0_net_gnd_pin_OBUF                                                                                                                                                             | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_20)                                                                                                                      | 65    |
sys_clk_pin                                                                                                                                                                         | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                                                                             | 2766  |
ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/N0                                                                                                    | NONE(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/BU237)                                                                                                    | 2     |
ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/N0                                                                                                    | NONE(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/BU130)                                                                                                    | 2     |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                                                                                                                                           | BUFGP                                                                                                                                                                                        | 92    |
sys_clk_pin                                                                                                                                                                         | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                                                                            | 72    |
fpga_0_DDR_CLK_FB                                                                                                                                                                   | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                                                                            | 378   |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<2>(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<2>1:O)                       | NONE(*)(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)     | 1     |
opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<1>(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<1>1:O)                       | NONE(*)(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)     | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                               | Buffer(FF name)                                                                                                                                                                              | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/txComboBusFifoRst(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/txComboBusFifoRst1:O)                                                                                                                                                                                                                                              | NONE(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/BU142)                                                                                                    | 31    |
ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/fifo_reset(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/fifo_reset1:O)                                                                                                                                                                                                                                                            | NONE(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/BU249)                                                                                                    | 31    |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst:Q)                                                                                         | NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU74) | 240   |
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                              | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/fifo_Read)                                                                                                              | 108   |
plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                 | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                      | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                                                                                                                                                                                                                                                                                   | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                                                                                                                                      | 4     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)                                                                                                                                                                                                                                                           | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                                                                                                                              | 1     |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                                                                                                                                                                                                                                                                               | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                                                                                                                                        | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                                                                                                                   | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                                               | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                                                                                                                                                                                                                                                                             | NONE(plb2opb/plb2opb/I_A_side_Reg)                                                                                                                                                           | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                                                                                                                   | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                                               | 1     |
ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/N0(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/GND:G)                                                                                                                                                                                                        | NONE(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/BU237)                                                                                                    | 2     |
ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/N0(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/GND:G)                                                                                                                                                                                                        | NONE(ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/BU130)                                                                                                    | 2     |
sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)                                                                                                                                                                                                   | NONE(sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG1)                                                                                                  | 6     |
plb/PLB_Rst(plb/plb/POR_FF2_I:Q)                                                                                                                                                                                                                                                                                                                                             | NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_HIREG)      | 130   |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/DDR_DQ_ECC_t<6>(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/XST_GND:G)                                                                                                                                                                                                                                                                   | NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG)           | 8     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU133)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU240)| 2     |
ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/N0(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU240)| 2     |
opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<2>(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<2>1:O)                                                                                                                                                                                                                          | NONE(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)        | 1     |
opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<1>(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/clear<1>1:O)                                                                                                                                                                                                                          | NONE(opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.EDGE_DET_BIT_I/KIND_OF_EDGE_I/RISING_EDGE_GEN.RISING_EDGE_DET_I)        | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7



   Minimum period: 7.372ns (Maximum Frequency: 135.642MHz)
   Minimum input arrival time before clock: 1.995ns
   Maximum output required time after clock: 4.829ns
   Maximum combinational path delay: No path found

=========================================================================
Timing constraint: TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIMEGRP "TXCLK_GRP_Ethernet_MAC" TO TIMEGRP "PADS" 10 nS
  Total number of paths / destination ports: 5 / 5
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  6.707ns
  Source:               ethernet_mac/ethernet_mac/IOFFS_GEN[3].TX_FF_I (FF)
  Destination:          fpga_0_Ethernet_MAC_PHY_tx_data_pin<3> (PAD)
  Data Path Delay:      3.293ns (Levels of Logic = 2)
  Source Clock:         ethernet_mac/PHY_tx_clk rising at 0.000ns

  Data Path: ethernet_mac/ethernet_mac/IOFFS_GEN[3].TX_FF_I (FF) to fpga_0_Ethernet_MAC_PHY_tx_data_pin<3> (PAD)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.370   0.332  ethernet_mac/IOFFS_GEN[3].TX_FF_I (PHY_tx_data<3>)
     end scope: 'ethernet_mac'
     OBUF:I->O                 2.592          fpga_0_Ethernet_MAC_PHY_tx_data_pin_3_OBUF (fpga_0_Ethernet_MAC_PHY_tx_data_pin<3>)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: TSRXIN_Ethernet_MAC = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "RXCLK_GRP_Ethernet_MAC" 6 nS
  Total number of paths / destination ports: 6 / 6
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  4.582ns
  Source:               fpga_0_Ethernet_MAC_PHY_rx_er_pin (PAD)
  Destination:          ethernet_mac/ethernet_mac/IOFFS_GEN2.RER_FF (FF)
  Data Path Delay:      1.418ns (Levels of Logic = 2)
  Destination Clock:    ethernet_mac/PHY_rx_clk rising at 6.000ns

  Data Path: fpga_0_Ethernet_MAC_PHY_rx_er_pin (PAD) to ethernet_mac/ethernet_mac/IOFFS_GEN2.RER_FF (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  fpga_0_Ethernet_MAC_PHY_rx_er_pin_IBUF (fpga_0_Ethernet_MAC_PHY_rx_er_pin_IBUF)
     begin scope: 'ethernet_mac'
     FDRE:D                    0.208          ethernet_mac/IOFFS_GEN2.RER_FF
    ----------------------------------------
    Total                      1.418ns (1.086ns logic, 0.331ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: NET ethernet_mac/PHY_tx_clk PERIOD = 40 nS HIGH 14 nS
  Clock period: 2.920ns (frequency: 342.413MHz)
  Total number of paths / destination ports: 117 / 53
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  37.080ns
  Source:               ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/BU142 (FF)
  Destination:          ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/BU142 (FF)
  Data Path Delay:      2.920ns (Levels of Logic = 6)
  Source Clock:         ethernet_mac/PHY_tx_clk falling at 20.000ns
  Destination Clock:    ethernet_mac/PHY_tx_clk falling at 60.000ns

  Data Path: ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/BU142 (FF) to ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIFO/BU142 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             9   0.370   0.537  BU142 (empty)
     LUT4:I3->O            1   0.275   0.000  BU128 (N982)
     MUXCY:S->O            1   0.334   0.000  BU129 (N986)
     MUXCY:CI->O           1   0.036   0.000  BU132 (N985)
     MUXCY:CI->O           1   0.036   0.000  BU135 (N984)
     MUXCY_D:CI->LO        0   0.416   0.000  BU138 (N983)
     XORCY:CI->O           1   0.708   0.000  BU141 (N989)
     FDPE:D                    0.208          BU142
    ----------------------------------------
    Total                      2.920ns (2.383ns logic, 0.537ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: NET ethernet_mac/PHY_rx_clk PERIOD = 40 nS HIGH 14 nS
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 114 / 68
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  37.084ns
  Source:               ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/BU194 (FF)
  Destination:          ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/BU249 (FF)
  Data Path Delay:      2.916ns (Levels of Logic = 6)
  Source Clock:         ethernet_mac/PHY_rx_clk falling at 20.000ns
  Destination Clock:    ethernet_mac/PHY_rx_clk falling at 60.000ns

  Data Path: ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/BU194 (FF) to ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIFO/BU249 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  BU194 (N422)
     LUT4:I0->O            1   0.275   0.000  BU235 (N1564)
     MUXCY:S->O            1   0.334   0.000  BU236 (N1568)
     MUXCY:CI->O           1   0.036   0.000  BU239 (N1567)
     MUXCY:CI->O           1   0.036   0.000  BU242 (N1566)
     MUXCY_D:CI->LO        0   0.416   0.000  BU245 (N1565)
     XORCY:CI->O           1   0.708   0.000  BU248 (N1571)
     FDPE:D                    0.208          BU249
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================


CPU : 25.21 / 25.22 s | Elapsed : 27.00 / 27.00 s


 
--> 


Total memory usage is 211976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   90 (   0 filtered)
Number of infos    :   44 (   0 filtered)



*********************************************


Running Xilinx Implementation tools..


*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 8.2.02i - Xflow I.34


Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  


.... Copying flowfile /opt/Xilinx/xilinx/data/fpga.flw into working directory
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation 



Using Flow File:
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/fpga.flw 
Using Option File(s): 


 /home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#


Release 8.2.02i - ngdbuild I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
'/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/system.ngc' ...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ppc405_0_wrapper.ngc"
...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ppc405_1_wrapper.ngc"
...


Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/jtagppc_0_wrapper.ngc
"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/reset_block_wrapper.n
gc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/plb_wrapper.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/opb_wrapper.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/plb2opb_wrapper.ngc".
..
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/rs232_uart_1_wrapper.
ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ethernet_mac_wrapper.
ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/sysace_compactflash_w
rapper.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ddr_128mb_16mx64_rank
1_row13_col9_cl2_5_wrapper.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/plb_bram_if_cntlr_1_w
rapper.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/plb_bram_if_cntlr_1_b
ram_wrapper.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/opb_intc_0_wrapper.ng
c"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/sysclk_inv_wrapper.ng
c"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/clk90_inv_wrapper.ngc
"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ddr_clk90_inv_wrapper
.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/dcm_0_wrapper.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/dcm_1_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use
   this component, but does not give you access to source code implementing this
   component.
   

The license for this core was generated for jenzetin@gmail.com on
   10/05/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%
   CLKFX: TS_dcm_0_dcm_0_CLKFX_BUF=PERIOD dcm_0_dcm_0_CLKFX_BUF TS_sys_clk_pin/3
HIGH 50%

Processing BMM file ...

Checking expanded design ...


WARNING:NgdBuild:443 - SFF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/collision_sync' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU10' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU15' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU20' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU25' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU30' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU35' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU130' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU237' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU10' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU15' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU20' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU25' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU30' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU35' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU130' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU237' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4].I_FDRSE_BE4to7' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5].I_FDRSE_BE4to7' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6].I_FDRSE_BE4to7' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR
   _S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR
   _S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR
   _S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].
   I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].
   I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].
   I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDR
   ESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDR
   ESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[0].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[1].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[2].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[3].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[4].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[5].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[6].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[7].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[8].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[9].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[10].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[11].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[12].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[13].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[14].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[15].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[16].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[17].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[18].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[19].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[20].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[21].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[22].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[23].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[24].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[25].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[26].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[27].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[28].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[29].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[30].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[31].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[32].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[33].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[34].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[35].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[36].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[37].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[38].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[39].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[40].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[41].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[42].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[43].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[44].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[45].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[46].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[47].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[48].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[49].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[50].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[51].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[52].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[53].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[54].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[55].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[56].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[57].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[58].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[59].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[60].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[61].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[62].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[63].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPP
   ORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPP
   ORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 254

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.





#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 8.2.02i - Map I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   16
Logic Utilization:
  Number of Slice Flip Flops:       2,249 out of  27,392    8%
  Number of 4 input LUTs:           2,225 out of  27,392    8%
Logic Distribution:
  Number of occupied Slices:        2,314 out of  13,696   16%
  Number of Slices containing only related logic:   2,314 out of   2,314  100%
  Number of Slices containing unrelated logic:          0 out of   2,314    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,858 out of  27,392   10%
  Number used as logic:             2,225
  Number used as a route-thru:        143
  Number used for Dual Port RAMs:     358
    (Two LUTs used per Dual Port RAM)
  Number used as 16x1 RAMs:             4
  Number used as Shift registers:     128

  Number of bonded IOBs:              164 out of     556   29%
    IOB Flip Flops:                   300
    IOB Dual-Data Rate Flops:          23
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                68 out of     136   50%
  Number of GCLKs:                      8 out of      16   50%
  Number of DCMs:                       2 out of       8   25%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,561,801
Additional JTAG gate count for IOBs:  7,872
Peak Memory Usage:  263 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.





#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 8.2.02i - par I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment /opt/Xilinx.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.92 2006-08-18".


Device Utilization Summary:

   Number of BUFGMUXs                  8 out of 16     50%
   Number of DCMs                      2 out of 8      25%
   Number of External IOBs           164 out of 556    29%
      Number of LOCed IOBs           164 out of 164   100%

   Number of JTAGPPCs                  1 out of 1     100%
   Number of PPC405s                   2 out of 2     100%
   Number of RAMB16s                  68 out of 136    50%
   Number of SLICEs                 2314 out of 13696  16%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 


Starting Placer



Phase 1.1
Phase 1.1 (Checksum:9938fd) REAL time: 7 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 7 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 7 secs 

Phase 4.2


.

.....
.............

........


Phase 4.2 (Checksum:99341b) REAL time: 13 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 13 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 13 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 13 secs 

Phase 8.8
..................................


.........
.....................

....
.......


........


..
Phase 8.8 (Checksum:1190107) REAL time: 21 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 21 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 29 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 29 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 30 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 30 secs 



Writing design to file system.ncd


Total REAL time to Placer completion: 33 secs 
Total CPU time to Placer completion: 30 secs 

Starting Router



Phase 1: 22048 unrouted;       REAL time: 39 secs 

Phase 2: 18597 unrouted;       REAL time: 40 secs 



Phase 3: 3331 unrouted;       REAL time: 43 secs 

Phase 4: 3331 unrouted; (800)      REAL time: 44 secs 

Phase 5: 3336 unrouted; (0)      REAL time: 44 secs 

Phase 6: 3336 unrouted; (0)      REAL time: 44 secs 



Phase 7: 0 unrouted; (0)      REAL time: 47 secs 



Phase 8: 0 unrouted; (0)      REAL time: 49 secs 

WARNING:Route:447 - CLK Net:fpga_0_Ethernet_MAC_PHY_tx_clk_pin_BUFGP may have excessive skew because 
   1 NON-CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 46 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX6P| No   | 1642 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  202 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
|PHY_tx_clk_pin_BUFGP |              |      |      |            |             |
|                     |     BUFGMUX3P| No   |   20 |  0.091     |  1.256      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
|PHY_rx_clk_pin_BUFGP |              |      |      |            |             |
|                     |     BUFGMUX0S| No   |   19 |  0.014     |  1.134      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP |     BUFGMUX1S| No   |   62 |  0.136     |  1.241      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX4P| No   |   50 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|          proc_clk_s |     BUFGMUX5S| No   |    1 |  0.000     |  1.132      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+
|opb_intc_0/opb_intc_ |              |      |      |            |             |
|0/INTC_CORE_I/MANY_I |              |      |      |            |             |
|NTR_DET_GEN.INTR_DET |              |      |      |            |             |
|    _I/interrupts<2> |         Local|      |    1 |  0.000     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|opb_intc_0/opb_intc_ |              |      |      |            |             |
|0/INTC_CORE_I/MANY_I |              |      |      |            |             |
|NTR_DET_GEN.INTR_DET |              |      |      |            |             |
|    _I/interrupts<1> |         Local|      |    1 |  0.000     |  0.373      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic  | Absolute   |Number of
                                            |            |            | Levels | Slack      |errors   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLKFX_BUF = PERIOD TIMEGRP | 3.333ns    | 3.210ns    | 1      | 0.123ns    | 0       
   "dcm_0_dcm_0_CLKFX_BUF"         TS_sys_c |            |            |        |            |         
  lk_pin / 3 HIGH 50%                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_B | 2.000ns    | 1.812ns    | 0      | 0.188ns    | 0       
  UFGP" MAXSKEW = 2 ns                      |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | 10.000ns   | 9.686ns    | 0      | 0.314ns    | 0       
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     |            |            |        |            |         
       HIGH 50%                             |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | 10.000ns   | 9.631ns    | 0      | 0.369ns    | 0       
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c |            |            |        |            |         
  lk_pin PHASE 2.5 ns HIGH 50%              |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TSRXIN_Ethernet_MAC = MAXDELAY FROM TIMEG | 6.000ns    | 5.157ns    | 2      | 0.843ns    | 0       
  RP "PADS" TO TIMEGRP         "RXCLK_GRP_E |            |            |        |            |         
  thernet_MAC" 6 ns                         |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_B | 2.000ns    | 0.182ns    | 0      | 1.818ns    | 0       
  UFGP" MAXSKEW = 2 ns                      |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | 10.000ns   | 4.641ns    | 0      | 5.359ns    | 0       
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ |            |            |        |            |         
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | 10.000ns   | 3.009ns    | 0      | 6.991ns    | 0       
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |            |            |        |            |         
  IMEGRP "PADS" 10 ns                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_B | 40.000ns   | 27.498ns   | 1      | 12.502ns   | 0       
  UFGP" PERIOD = 40 ns HIGH 14 ns           |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_B | 40.000ns   | 16.682ns   | 0      | 23.318ns   | 0       
  UFGP" PERIOD = 40 ns HIGH 14 ns           |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | 30.000ns   | 4.491ns    | 1      | 25.509ns   | 0       
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         |            |            |        |            |         
   HIGH 50%                                 |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A        | N/A        | N/A    | N/A        | N/A     
  pin" 10 ns HIGH 50%                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | N/A        | 3.864ns    | 1      | N/A        | N/A     
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | N/A        | N/A        | N/A    | N/A        | N/A     
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           |            |            |        |            |         
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 52 secs 
Total CPU time to PAR completion: 48 secs 

Peak Memory Usage:  299 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd





PAR done!





#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 8.2.02i - Trace 
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
/opt/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 8.2.02i Trace 
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.92 2006-08-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 77583 paths, 2 nets, and 18816 connections

Design statistics:
   Minimum period:   9.686ns (Maximum frequency: 103.242MHz)
   Maximum path delay from/to any node:   5.157ns
   Maximum net skew:   1.812ns


Analysis completed Fri Oct 19 14:55:20 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 1
Total time: 6 secs 




xflow done!


*********************************************


Running Bitgen..
*********************************************


cd implementation; bitgen -w -f bitgen.ut system


Release 8.2.02i - Bitgen I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
/opt/Xilinx.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.



Fri Oct 19 14:55:24 2012




INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_0' updated to placement 'RAMB16_X0Y5' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_1' updated to placement 'RAMB16_X0Y6' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_2' updated to placement 'RAMB16_X0Y7' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_3' updated to placement 'RAMB16_X1Y7' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_4' updated to placement 'RAMB16_X0Y8' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_5' updated to placement 'RAMB16_X0Y9' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_6' updated to placement 'RAMB16_X0Y10' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_7' updated to placement 'RAMB16_X0Y11' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_8' updated to placement 'RAMB16_X3Y8' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_9' updated to placement 'RAMB16_X3Y7' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_10' updated to placement 'RAMB16_X2Y3' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_11' updated to placement 'RAMB16_X3Y4' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_12' updated to placement 'RAMB16_X3Y3' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_13' updated to placement 'RAMB16_X3Y5' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_14' updated to placement 'RAMB16_X2Y5' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_15' updated to placement 'RAMB16_X1Y4' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_16' updated to placement 'RAMB16_X2Y7' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_17' updated to placement 'RAMB16_X2Y6' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_18' updated to placement 'RAMB16_X4Y6' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_19' updated to placement 'RAMB16_X3Y6' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_20' updated to placement 'RAMB16_X4Y5' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_21' updated to placement 'RAMB16_X2Y4' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_22' updated to placement 'RAMB16_X1Y6' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_23' updated to placement 'RAMB16_X1Y5' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_24' updated to placement 'RAMB16_X4Y8' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_25' updated to placement 'RAMB16_X4Y7' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_26' updated to placement 'RAMB16_X3Y9' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_27' updated to placement 'RAMB16_X4Y9' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_28' update

d to placement 'RAMB16_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_29' updated to placement 'RAMB16_X3Y10' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_30' updated to placement 'RAMB16_X5Y7' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_31' updated to placement 'RAMB16_X5Y6' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_32' updated to placement 'RAMB16_X5Y13' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_33' updated to placement 'RAMB16_X5Y12' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_34' updated to placement 'RAMB16_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_35' updated to placement 'RAMB16_X1Y13' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_36' updated to placement 'RAMB16_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_37' updated to placement 'RAMB16_X3Y12' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_38' updated to placement 'RAMB16_X1Y12' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_39' updated to placement 'RAMB16_X2Y12' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_40' updated to placement 'RAMB16_X5Y14' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_41' updated to placement 'RAMB16_X5Y15' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_42' updated to placement 'RAMB16_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_43' updated to placement 'RAMB16_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_44' updated to placement 'RAMB16_X2Y14' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_45' updated to placement 'RAMB16_X2Y13' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_46' updated to placement 'RAMB16_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_47' updated to placement 'RAMB16_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_48' updated to placement 'RAMB16_X0Y14' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_49' updated to placement 'RAMB16_X1Y14' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_50' updated to placement 'RAMB16_X5Y16' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_51' updated to placement 'RAMB16_X5Y17' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_52' updated to placement 'RAMB16_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_53' updated to placement 'RAMB16_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_54' updated to placement 'RAMB16_X2Y16' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_55' updated to placement 'RAMB16_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_56' updated to placement 'RAMB16_X2Y17' from design.


INFO:Data2MEM:100 - B

Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net
   opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<2>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/interrupts<1>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.


INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   dcm_0/dcm_0/Using_Virtex.DCM_INST/dcm_0/dcm_0/Using_Virtex.DCM_INST, consult
   the device Interactive Data Sheet.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_0/ppc405_0/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:812 - Dangling pin <DOA1> on
   block:<ethernet_mac/ethernet_mac/XEMAC_I/RX_PONG_GEN.RX_PONG_I/Using_RAMB16_S
   4_S9.I_DPB16_4_9/ethernet_mac/ethernet_mac/XEMAC_I/RX_PONG_GEN.RX_PONG_I/Usin
   g_RAMB16_S4_S9.I_DPB16_4_9.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA2> on
   block:<ethernet_mac/ethernet_mac/XEMAC_I/RX_PONG_GEN.RX_PONG_I/Using_RAMB16_S
   4_S9.I_DPB16_4_9/ethernet_mac/ethernet_mac/XEMAC_I/RX_PONG_GEN.RX_PONG_I/Usin
   g_RAMB16_S4_S9.I_DPB16_4_9.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA1> on
   block:<ethernet_mac/ethernet_mac/XEMAC_I/rx_ping/Using_RAMB16_S4_S9.I_DPB16_4
   _9/ethernet_mac/ethernet_mac/XEMAC_I/rx_ping/Using_RAMB16_S4_S9.I_DPB16_4_9.A
   >:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA2> on
   block:<ethernet_mac/ethernet_mac/XEMAC_I/rx_ping/Using_RAMB16_S4_S9.I_DPB16_4
   _9/ethernet_mac/ethernet_mac/XEMAC_I/rx_ping/Using_RAMB16_S4_S9.I_DPB16_4_9.A
   >:<RAMB16_RAMB16A>.
DRC detected 0 errors and 12 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


RAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_57' updated to placement 'RAMB16_X2Y15' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_58' updated to placement 'RAMB16_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_59' updated to placement 'RAMB16_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_60' updated to placement 'RAMB16_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_61' updated to placement 'RAMB16_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_62' updated to placement 'RAMB16_X1Y16' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_63' updated to placement 'RAMB16_X1Y15' from design.





Done!

At Local date and time: Fri Oct 19 15:24:42 2012
 make -f system.make libs started...

*********************************************


Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7 -lp /home/proyecto/Proyecto/lib/ system.mss


libgen
Xilinx EDK 8.2.02 Build EDK_Im_Sp2.4
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 -lp
/home/proyecto/Proyecto/lib/ system.mss 



Output Directory (-od)		: /home/proyecto/Proyecto/XUPV2P-MicheAngelo/
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl
...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ethernetlite_v1_01_b/data/opb_ethern
etlite_v2_1_0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_
0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tc
l ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.tcl ...





Overriding IP level properties ...


jtagppc_cntlr (jtagppc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 2vp30
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr
_v2_1_0.tcl ...




Address Map for Processor ppc405_0


  (0x00000000-0x07ffffff) DDR_128MB_16MX64_rank1_row13_col9_cl2_5	plb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40e00000-0x40e0ffff) Ethernet_MAC	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 42 - tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 43 - tool overriding c_plb_num_slaves value 4 to 3
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 44 - tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd
line 40 - tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 51 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 52 - tool overriding c_plb_mid_width value 4 to 1
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 80 - tool overriding c_plb_num_masters value 4 to 2
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 81 - tool overriding c_plb_mid_width value 3 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.mpd line 43 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.mpd line 50 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 42 - tool overriding c_num_we value 4 to 8
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 46 - tool overriding c_num_intr_inputs value 2 to 3
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 47 - tool overriding c_kind_of_intr value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000110
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 48 - tool overriding c_kind_of_edge value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000110
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 49 - tool overriding c_kind_of_lvl value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000001



Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.
tcl ...



Performing System level DRCs on properties...


INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - plb


  - opb
  - RS232_Uart_1
  - Ethernet_MAC
  - SysACE_CompactFlash
  - opb_intc_0
  - DDR_128MB_16MX64_rank1_row13_col9_cl2_5
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 



Building Directory Structure for ppc405_0


FPU OPTION:  



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for driver plbarb_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/plbarb_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/plbarb_v1_01_a/ ...



Copying files for driver opbarb_v1_02_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/opbarb_v1_02_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/opbarb_v1_02_a/ ...



Copying files for driver uartlite_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/uartlite_v1_01_a/ ...



Copying files for driver emaclite_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/emaclite_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/emaclite_v1_01_a/ ...



Copying files for driver sysace_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/sysace_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/sysace_v1_01_a/ ...



Copying files for driver intc_v1_00_c from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_00_c/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/intc_v1_00_c/ ...



Copying files for driver ddr_v1_00_b from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/ddr_v1_00_b/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/ddr_v1_00_b/ ...



Copying files for driver cpu_ppc405_v1_00_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/cpu_ppc405_v1_00_a/
...



Running DRCs for OSes, Drivers and Libraries ... 


#--------------------------------------
# device-tree BSP DRC...!
#--------------------------------------



Running generate for OS'es, Drivers and Libraries ... 
#--------------------------------------
# device-tree BSP generate...
#--------------------------------------
--- device tree generator version: v1.3 ---
generating xilinx.dts
Clock Port Summary:
ppc405_0.CPMC405CLOCK connected to proc_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!


ppc405_0.PLBCLK connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!


reset_block.Slowest_sync_clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb.PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
opb.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!


plb2opb.PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb2opb.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
RS232_Uart_1.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
Ethernet_MAC.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
SysACE_CompactFlash.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
DDR_128MB_16MX64_rank1_row13_col9_cl2_5.PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb_bram_if_cntlr_1.plb_clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb_bram_if_cntlr_1_bram.BRAM_Clk_A connected to plb_bram_if_cntlr_1_port_BRAM_Clk:
    CLK_FREQ_HZ = WARNING: no frequency found!
opb_intc_0.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
dcm_0.CLKIN connected to dcm_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
dcm_0.CLK0 connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
dcm_0.CLK90 connected to clk_90_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
dcm_0.CLKFX connected to proc_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = C_CLKFX_MULTIPLY / C_CLKFX_DIVIDE
dcm_1.CLKIN connected to ddr_feedback_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
dcm_1.CLK0 connected to dcm_1_FB:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
dcm_1.CLK90 connected to ddr_clk_90_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
Clock Frequency: 300000000
IP connected to bus: plb
-master DPLB plb ppc405_0
-master IPLB plb ppc405_0
-slave SPLB plb plb2opb
-slave SPLB plb DDR_128MB_16MX64_rank1_row13_col9_cl2_5
-slave SPLB plb plb_bram_if_cntlr_1
IP connected to bus: opb
-master MOPB opb plb2opb
-slave SOPB opb RS232_Uart_1
-slave SOPB opb Ethernet_MAC
-slave SOPB opb SysACE_CompactFlash
-slave SOPB opb opb_intc_0


expected integer but got ""



Running post_generate for OS'es, Drivers and Libraries ... 


INFO:MDT - Os device-tree of processor cpu_ppc405 has bsp compilation set to
   false. BSP compilation ignored ... 



Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1
FPU OPTION:  

Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
/opt/EDK/sw/lib/bsp/standalone_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/libsrc/standalone_v1_00_a/
...



Copying files for driver cpu_ppc405_v1_00_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/libsrc/cpu_ppc405_v1_00_a/
...



Running DRCs for OSes, Drivers and Libraries ... 



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 



Configuring make for target include using:
gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in /home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/lib/
directory

Running execs_generate for OS'es, Drivers and Libraries ... 



LibGen Done. 




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 8.2.02 Build EDK_Im_Sp2.4

Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

At Local date and time: Mon Oct 22 15:23:27 2012
 make -f system.make init_bram started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7 -lp /home/proyecto/Proyecto/lib/ system.mss


libgen
Xilinx EDK 8.2.02 Build EDK_Im_Sp2.4
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.





Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 -lp
/home/proyecto/Proyecto/lib/ system.mss 

Output Directory (-od)		: /home/proyecto/Proyecto/XUPV2P-MicheAngelo/
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl
...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ethernetlite_v1_01_b/data/opb_ethern
etlite_v2_1_0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_
0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tc
l ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.tcl ...





Overriding IP level properties ...


jtagppc_cntlr (jtagppc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 2vp30


bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr
_v2_1_0.tcl ...


Address Map for Processor ppc405_0


  (0x00000000-0x07ffffff) DDR_128MB_16MX64_rank1_row13_col9_cl2_5	plb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40e00000-0x40e0ffff) Ethernet_MAC	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 42 - tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 43 - tool overriding c_plb_num_slaves value 4 to 3
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 44 - tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd
line 40 - tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 51 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 52 - tool overriding c_plb_mid_width value 4 to 1
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 80 - tool overriding c_plb_num_masters value 4 to 2
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 81 - tool overriding c_plb_mid_width value 3 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.mpd line 43 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.mpd line 50 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 39 - tool overriding c_memsize value 2048 to 0x20000


bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 42 - tool overriding c_num_we value 4 to 8
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 46 - tool overriding c_num_intr_inputs value 2 to 3
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 47 - tool overriding c_kind_of_intr value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000110
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 48 - tool overriding c_kind_of_edge value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000110
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 49 - tool overriding c_kind_of_lvl value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000001

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.
tcl ...

Performing System level DRCs on properties...


INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - plb
  - opb
  - RS232_Uart_1
  - Ethernet_MAC
  - SysACE_CompactFlash
  - opb_intc_0
  - DDR_128MB_16MX64_rank1_row13_col9_cl2_5
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 



Building Directory Structure for ppc405_0


FPU OPTION:  



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for driver plbarb_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/plbarb_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/plbarb_v1_01_a/ ...



Copying files for driver opbarb_v1_02_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/opbarb_v1_02_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/opbarb_v1_02_a/ ...



Copying files for driver uartlite_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/uartlite_v1_01_a/ ...



Copying files for driver emaclite_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/emaclite_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/emaclite_v1_01_a/ ...



Copying files for driver sysace_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/sysace_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/sysace_v1_01_a/ ...



Copying files for driver intc_v1_00_c from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_00_c/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/intc_v1_00_c/ ...



Copying files for driver ddr_v1_00_b from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/ddr_v1_00_b/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/ddr_v1_00_b/ ...



Copying files for driver cpu_ppc405_v1_00_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/cpu_ppc405_v1_00_a/
...



Running DRCs for OSes, Drivers and Libraries ... 


#--------------------------------------
# device-tree BSP DRC...!
#--------------------------------------



Running generate for OS'es, Drivers and Libraries ... 
#--------------------------------------
# device-tree BSP generate...
#--------------------------------------
--- device tree generator version: v1.3 ---
generating xilinx.dts
Clock Port Summary:
ppc405_0.CPMC405CLOCK connected to proc_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
ppc405_0.PLBCLK connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!


reset_block.Slowest_sync_clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb.PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
opb.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb2opb.PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb2opb.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
RS232_Uart_1.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
Ethernet_MAC.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
SysACE_CompactFlash.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
DDR_128MB_16MX64_rank1_row13_col9_cl2_5.PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb_bram_if_cntlr_1.plb_clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb_bram_if_cntlr_1_bram.BRAM_Clk_A connected to plb_bram_if_cntlr_1_port_BRAM_Clk:
    CLK_FREQ_HZ = WARNING: no frequency found!
opb_intc_0.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
dcm_0.CLKIN connected to dcm_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
dcm_0.CLK0 connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
dcm_0.CLK90 connected to clk_90_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
dcm_0.CLKFX connected to proc_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = C_CLKFX_MULTIPLY / C_CLKFX_DIVIDE
dcm_1.CLKIN connected to ddr_feedback_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
dcm_1.CLK0 connected to dcm_1_FB:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
dcm_1.CLK90 connected to ddr_clk_90_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
Clock Frequency: 300000000
IP connected to bus: plb
-master DPLB plb ppc405_0
-master IPLB plb ppc405_0
-slave SPLB plb plb2opb
-slave SPLB plb DDR_128MB_16MX64_rank1_row13_col9_cl2_5
-slave SPLB plb plb_bram_if_cntlr_1
IP connected to bus: opb
-master MOPB opb plb2opb
-slave SOPB opb RS232_Uart_1
-slave SOPB opb Ethernet_MAC
-slave SOPB opb SysACE_CompactFlash
-slave SOPB opb opb_intc_0


expected integer but got ""



Running post_generate for OS'es, Drivers and Libraries ... 


INFO:MDT - Os device-tree of processor cpu_ppc405 has bsp compilation set to
   false. BSP compilation ignored ... 



Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1


FPU OPTION:  



Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
/opt/EDK/sw/lib/bsp/standalone_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/libsrc/standalone_v1_00_a/
...



Copying files for driver cpu_ppc405_v1_00_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/libsrc/cpu_ppc405_v1_00_a/
...



Running DRCs for OSes, Drivers and Libraries ... 



Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:
gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in /home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/lib/
directory

Running execs_generate for OS'es, Drivers and Libraries ... 



LibGen Done. 


powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	    -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc405_0/include/  -ITestApp_Memory/src/  -L./ppc405_0/lib/  \
	  


TestApp_Memory/src/TestApp_Memory.c:37:22: xcache_l.h: No such file or directory


TestApp_Memory/src/TestApp_Memory.c:41:19: xutil.h: No such file or directory


In file included from TestApp_Memory/src/TestApp_Memory.c:42:
TestApp_Memory/src/ddr_header.h:6:26: xbasic_types.h: No such file or directory
TestApp_Memory/src/ddr_header.h:7:21: xstatus.h: No such file or directory
In file included from TestApp_Memory/src/TestApp_Memory.c:42:
TestApp_Memory/src/ddr_header.h:9: error: parse error before "DdrSelfTestExample"
TestApp_Memory/src/ddr_header.h:9: error: parse error before "DeviceId"
TestApp_Memory/src/ddr_header.h:9: warning: data definition has no type or storage class
TestApp_Memory/src/TestApp_Memory.c: In function `main':
TestApp_Memory/src/TestApp_Memory.c:55: error: `XStatus' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:55: error: (Each undeclared identifier is reported only once
TestApp_Memory/src/TestApp_Memory.c:55: error: for each function it appears in.)
TestApp_Memory/src/TestApp_Memory.c:55: error: parse error before "status"
TestApp_Memory/src/TestApp_Memory.c:59: error: `status' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:59: error: `Xuint32' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:59: error: parse error before ')' token
TestApp_Memory/src/TestApp_Memory.c:60: error: `XST_SUCCESS' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:67: error: `Xuint16' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:67: error: parse error before ')' token
TestApp_Memory/src/TestApp_Memory.c:75: error: `Xuint8' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:75: error: parse error before ')' token


make: *** [TestApp_Memory/executable.elf] Error 1




Done!

At Local date and time: Mon Oct 22 15:23:48 2012
 make -f system.make download started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7 -lp /home/proyecto/Proyecto/lib/ system.mss


libgen
Xilinx EDK 8.2.02 Build EDK_Im_Sp2.4
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.





Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 -lp
/home/proyecto/Proyecto/lib/ system.mss 

Output Directory (-od)		: /home/proyecto/Proyecto/XUPV2P-MicheAngelo/
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl
...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.tcl ...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ethernetlite_v1_01_b/data/opb_ethern
etlite_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_
0.tcl ...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tc
l ...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 2vp30
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr
_v2_1_0.tcl ...


Address Map for Processor ppc405_0


  (0x00000000-0x07ffffff) DDR_128MB_16MX64_rank1_row13_col9_cl2_5	plb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40e00000-0x40e0ffff) Ethernet_MAC	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 42 - tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 43 - tool overriding c_plb_num_slaves value 4 to 3
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 44 - tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd
line 40 - tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 51 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 52 - tool overriding c_plb_mid_width value 4 to 1
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 80 - tool overriding c_plb_num_masters value 4 to 2
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 81 - tool overriding c_plb_mid_width value 3 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.mpd line 43 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.mpd line 50 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 42 - tool overriding c_num_we value 4 to 8
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 46 - tool overriding c_num_intr_inputs value 2 to 3
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 47 - tool overriding c_kind_of_intr value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000110
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 48 - tool overriding c_kind_of_edge value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000110
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 49 - tool overriding c_kind_of_lvl value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000001

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.
tcl ...

Performing System level DRCs on properties...
INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - plb
  - opb
  - RS232_Uart_1
  - Ethernet_MAC
  - SysACE_CompactFlash
  - opb_intc_0
  - DDR_128MB_16MX64_rank1_row13_col9_cl2_5
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 



Building Directory Structure for ppc405_0


FPU OPTION:  

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for driver plbarb_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/plbarb_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/plbarb_v1_01_a/ ...



Copying files for driver opbarb_v1_02_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/opbarb_v1_02_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/opbarb_v1_02_a/ ...

Copying files for driver uartlite_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/uartlite_v1_01_a/ ...



Copying files for driver emaclite_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/emaclite_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/emaclite_v1_01_a/ ...

Copying files for driver sysace_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/sysace_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/sysace_v1_01_a/ ...

Copying files for driver intc_v1_00_c from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_00_c/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/intc_v1_00_c/ ...



Copying files for driver ddr_v1_00_b from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/ddr_v1_00_b/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/ddr_v1_00_b/ ...



Copying files for driver cpu_ppc405_v1_00_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/cpu_ppc405_v1_00_a/
...



Running DRCs for OSes, Drivers and Libraries ... 
#--------------------------------------
# device-tree BSP DRC...!
#--------------------------------------

Running generate for OS'es, Drivers and Libraries ... 


#--------------------------------------
# device-tree BSP generate...
#--------------------------------------
--- device tree generator version: v1.3 ---
generating xilinx.dts
Clock Port Summary:
ppc405_0.CPMC405CLOCK connected to proc_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
ppc405_0.PLBCLK connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
reset_block.Slowest_sync_clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb.PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
opb.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb2opb.PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb2opb.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
RS232_Uart_1.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!


Ethernet_MAC.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
SysACE_CompactFlash.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
DDR_128MB_16MX64_rank1_row13_col9_cl2_5.PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb_bram_if_cntlr_1.plb_clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb_bram_if_cntlr_1_bram.BRAM_Clk_A connected to plb_bram_if_cntlr_1_port_BRAM_Clk:
    CLK_FREQ_HZ = WARNING: no frequency found!
opb_intc_0.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
dcm_0.CLKIN connected to dcm_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
dcm_0.CLK0 connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
dcm_0.CLK90 connected to clk_90_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
dcm_0.CLKFX connected to proc_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = C_CLKFX_MULTIPLY / C_CLKFX_DIVIDE
dcm_1.CLKIN connected to ddr_feedback_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
dcm_1.CLK0 connected to dcm_1_FB:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
dcm_1.CLK90 connected to ddr_clk_90_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
Clock Frequency: 300000000
IP connected to bus: plb
-master DPLB plb ppc405_0
-master IPLB plb ppc405_0
-slave SPLB plb plb2opb
-slave SPLB plb DDR_128MB_16MX64_rank1_row13_col9_cl2_5
-slave SPLB plb plb_bram_if_cntlr_1


IP connected to bus: opb
-master MOPB opb plb2opb
-slave SOPB opb RS232_Uart_1
-slave SOPB opb Ethernet_MAC
-slave SOPB opb SysACE_CompactFlash
-slave SOPB opb opb_intc_0
expected integer but got ""



Running post_generate for OS'es, Drivers and Libraries ... 


INFO:MDT - Os device-tree of processor cpu_ppc405 has bsp compilation set to
   false. BSP compilation ignored ... 

Running execs_generate for OS'es, Drivers and Libraries ... 



Building Directory Structure for ppc405_1


FPU OPTION:  

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
/opt/EDK/sw/lib/bsp/standalone_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/libsrc/standalone_v1_00_a/
...



Copying files for driver cpu_ppc405_v1_00_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/libsrc/cpu_ppc405_v1_00_a/
...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:
gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in /home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/lib/
directory

Running execs_generate for OS'es, Drivers and Libraries ... 



LibGen Done. 


powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	    -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc405_0/include/  -ITestApp_Memory/src/  -L./ppc405_0/lib/  \
	  


TestApp_Memory/src/TestApp_Memory.c:37:22: xcache_l.h: No such file or directory


TestApp_Memory/src/TestApp_Memory.c:41:19: xutil.h: No such file or directory
In file included from TestApp_Memory/src/TestApp_Memory.c:42:
TestApp_Memory/src/ddr_header.h:6:26: xbasic_types.h: No such file or directory
TestApp_Memory/src/ddr_header.h:7:21: xstatus.h: No such file or directory
In file included from TestApp_Memory/src/TestApp_Memory.c:42:
TestApp_Memory/src/ddr_header.h:9: error: parse error before "DdrSelfTestExample"
TestApp_Memory/src/ddr_header.h:9: error: parse error before "DeviceId"
TestApp_Memory/src/ddr_header.h:9: warning: data definition has no type or storage class
TestApp_Memory/src/TestApp_Memory.c: In function `main':
TestApp_Memory/src/TestApp_Memory.c:55: error: `XStatus' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:55: error: (Each undeclared identifier is reported only once
TestApp_Memory/src/TestApp_Memory.c:55: error: for each function it appears in.)
TestApp_Memory/src/TestApp_Memory.c:55: error: parse error before "status"
TestApp_Memory/src/TestApp_Memory.c:59: error: `status' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:59: error: `Xuint32' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:59: error: parse error before ')' token
TestApp_Memory/src/TestApp_Memory.c:60: error: `XST_SUCCESS' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:67: error: `Xuint16' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:67: error: parse error before ')' token
TestApp_Memory/src/TestApp_Memory.c:75: error: `Xuint8' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:75: error: parse error before ')' token
make: *** [TestApp_Memory/executable.elf] Error 1




Done!

At Local date and time: Mon Oct 22 15:26:00 2012
 make -f system.make TestApp_Memory_program started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7 -lp /home/proyecto/Proyecto/lib/ system.mss


libgen
Xilinx EDK 8.2.02 Build EDK_Im_Sp2.4
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 -lp
/home/proyecto/Proyecto/lib/ system.mss 

Output Directory (-od)		: /home/proyecto/Proyecto/XUPV2P-MicheAngelo/
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl
...




Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.tcl ...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ethernetlite_v1_01_b/data/opb_ethern
etlite_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_
0.tcl ...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.tcl ...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tc
l ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.tcl ...



Overriding IP level properties ...


jtagppc_cntlr (jtagppc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 2vp30
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr
_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x07ffffff) DDR_128MB_16MX64_rank1_row13_col9_cl2_5	plb


  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40e00000-0x40e0ffff) Ethernet_MAC	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 42 - tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 43 - tool overriding c_plb_num_slaves value 4 to 3
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 44 - tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd
line 40 - tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 51 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 52 - tool overriding c_plb_mid_width value 4 to 1
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 80 - tool overriding c_plb_num_masters value 4 to 2
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 81 - tool overriding c_plb_mid_width value 3 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.mpd line 43 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.mpd line 50 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 42 - tool overriding c_num_we value 4 to 8
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 46 - tool overriding c_num_intr_inputs value 2 to 3
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 47 - tool overriding c_kind_of_intr value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000110
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 48 - tool overriding c_kind_of_edge value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000110
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 49 - tool overriding c_kind_of_lvl value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000001

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.
tcl ...

Performing System level DRCs on properties...


INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - plb
  - opb
  - RS232_Uart_1
  - Ethernet_MAC
  - SysACE_CompactFlash
  - opb_intc_0
  - DDR_128MB_16MX64_rank1_row13_col9_cl2_5
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0


FPU OPTION:  



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for driver plbarb_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/plbarb_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/plbarb_v1_01_a/ ...

Copying files for driver opbarb_v1_02_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/opbarb_v1_02_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/opbarb_v1_02_a/ ...

Copying files for driver uartlite_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/uartlite_v1_01_a/ ...



Copying files for driver emaclite_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/emaclite_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/emaclite_v1_01_a/ ...

Copying files for driver sysace_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/sysace_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/sysace_v1_01_a/ ...

Copying files for driver intc_v1_00_c from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_00_c/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/intc_v1_00_c/ ...



Copying files for driver ddr_v1_00_b from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/ddr_v1_00_b/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/ddr_v1_00_b/ ...

Copying files for driver cpu_ppc405_v1_00_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/cpu_ppc405_v1_00_a/
...



Running DRCs for OSes, Drivers and Libraries ... 
#--------------------------------------
# device-tree BSP DRC...!
#--------------------------------------

Running generate for OS'es, Drivers and Libraries ... 
#--------------------------------------
# device-tree BSP generate...
#--------------------------------------
--- device tree generator version: v1.3 ---
generating xilinx.dts
Clock Port Summary:
ppc405_0.CPMC405CLOCK connected to proc_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
ppc405_0.PLBCLK connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!


reset_block.Slowest_sync_clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb.PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
opb.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb2opb.PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb2opb.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
RS232_Uart_1.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
Ethernet_MAC.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
SysACE_CompactFlash.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
DDR_128MB_16MX64_rank1_row13_col9_cl2_5.PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb_bram_if_cntlr_1.plb_clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
plb_bram_if_cntlr_1_bram.BRAM_Clk_A connected to plb_bram_if_cntlr_1_port_BRAM_Clk:
    CLK_FREQ_HZ = WARNING: no frequency found!
opb_intc_0.OPB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!


dcm_0.CLKIN connected to dcm_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
dcm_0.CLK0 connected to sys_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
dcm_0.CLK90 connected to clk_90_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
dcm_0.CLKFX connected to proc_clk_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = C_CLKFX_MULTIPLY / C_CLKFX_DIVIDE
dcm_1.CLKIN connected to ddr_feedback_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
dcm_1.CLK0 connected to dcm_1_FB:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
dcm_1.CLK90 connected to ddr_clk_90_s:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1
Clock Frequency: 300000000
IP connected to bus: plb
-master DPLB plb ppc405_0
-master IPLB plb ppc405_0
-slave SPLB plb plb2opb
-slave SPLB plb DDR_128MB_16MX64_rank1_row13_col9_cl2_5
-slave SPLB plb plb_bram_if_cntlr_1
IP connected to bus: opb
-master MOPB opb plb2opb
-slave SOPB opb RS232_Uart_1
-slave SOPB opb Ethernet_MAC
-slave SOPB opb SysACE_CompactFlash
-slave SOPB opb opb_intc_0
expected integer but got ""



Running post_generate for OS'es, Drivers and Libraries ... 


INFO:MDT - Os device-tree of processor cpu_ppc405 has bsp compilation set to
   false. BSP compilation ignored ... 

Running execs_generate for OS'es, Drivers and Libraries ... 



Building Directory Structure for ppc405_1


FPU OPTION:  

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
/opt/EDK/sw/lib/bsp/standalone_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/libsrc/standalone_v1_00_a/
...



Copying files for driver cpu_ppc405_v1_00_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/libsrc/cpu_ppc405_v1_00_a/
...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:
gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in /home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/lib/
directory

Running execs_generate for OS'es, Drivers and Libraries ... 



LibGen Done. 


powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	    -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc405_0/include/  -ITestApp_Memory/src/  -L./ppc405_0/lib/  \
	  


TestApp_Memory/src/TestApp_Memory.c:37:22: xcache_l.h: No such file or directory


TestApp_Memory/src/TestApp_Memory.c:41:19: xutil.h: No such file or directory
In file included from TestApp_Memory/src/TestApp_Memory.c:42:
TestApp_Memory/src/ddr_header.h:6:26: xbasic_types.h: No such file or directory
TestApp_Memory/src/ddr_header.h:7:21: xstatus.h: No such file or directory
In file included from TestApp_Memory/src/TestApp_Memory.c:42:
TestApp_Memory/src/ddr_header.h:9: error: parse error before "DdrSelfTestExample"
TestApp_Memory/src/ddr_header.h:9: error: parse error before "DeviceId"
TestApp_Memory/src/ddr_header.h:9: warning: data definition has no type or storage class
TestApp_Memory/src/TestApp_Memory.c: In function `main':
TestApp_Memory/src/TestApp_Memory.c:55: error: `XStatus' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:55: error: (Each undeclared identifier is reported only once
TestApp_Memory/src/TestApp_Memory.c:55: error: for each function it appears in.)
TestApp_Memory/src/TestApp_Memory.c:55: error: parse error before "status"
TestApp_Memory/src/TestApp_Memory.c:59: error: `status' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:59: error: `Xuint32' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:59: error: parse error before ')' token
TestApp_Memory/src/TestApp_Memory.c:60: error: `XST_SUCCESS' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:67: error: `Xuint16' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:67: error: parse error before ')' token
TestApp_Memory/src/TestApp_Memory.c:75: error: `Xuint8' undeclared (first use in this function)
TestApp_Memory/src/TestApp_Memory.c:75: error: parse error before ')' token
make: *** [TestApp_Memory/executable.elf] Error 1




Done!

At Local date and time: Mon Oct 22 15:26:08 2012
 make -f system.make init_bram started...

cp -f /opt/EDK/sw/lib/ppc405/ppc_bootloop.elf bootloops/ppc405_0.elf


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp /home/proyecto/Proyecto/lib/ -pe ppc405_0  bootloops/ppc405_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 8.2.02 Build EDK_Im_Sp2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl
...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.tcl ...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ethernetlite_v1_01_b/data/opb_ethern
etlite_v2_1_0.tcl ...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_
0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...


Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tc
l ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.tcl ...



Overriding IP level properties ...


jtagppc_cntlr (jtagppc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_ethernetlite (ethernet_mac) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ethernetlite_v1_01_b/data/opb_ethern
etlite_v2_1_0.mpd line 49 - tool overriding c_family value virtex2p to 
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 45 - tool overriding c_family value virtex2p to 
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to 
dcm_module (dcm_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr
_v2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x07ffffff) DDR_128MB_16MX64_rank1_row13_col9_cl2_5	plb


  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40e00000-0x40e0ffff) Ethernet_MAC	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/ppc405_0.elf tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Mon Oct 22 15:26:16 2012
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 8.2.02i - iMPACT I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
Connecting to cable (Parallel Port - parport0).
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Connecting to cable (Parallel Port - parport1).
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Connecting to cable (Parallel Port - parport2).
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Connecting to cable (Parallel Port - parport3).
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
Overriding Xilinx file <> with local file </opt/EDK/bin/lin/>
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Cable autodetection failed.


make: *** [download] Error 1




Done!

At Local date and time: Mon Oct 22 15:26:49 2012
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.




Done!

At Local date and time: Mon Oct 22 15:27:15 2012
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.




Done!

At Local date and time: Mon Oct 22 15:27:26 2012
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 8.2.02i - iMPACT I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
Reusing 78018001 key.
Reusing FC018001 key.
Connecting to cable (Parallel Port - parport0).
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Reusing 79018001 key.
Reusing FD018001 key.
Connecting to cable (Parallel Port - parport1).
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Reusing 7A018001 key.
Reusing FE018001 key.
Connecting to cable (Parallel Port - parport2).
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Reusing 7B018001 key.
Reusing FF018001 key.
Connecting to cable (Parallel Port - parport3).
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Reusing A0018001 key.
Reusing 24018001 key.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
Overriding Xilinx file <> with local file </opt/EDK/bin/lin/>
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Reusing B4018001 key.
Reusing 38018001 key.
Reusing B5018001 key.
Reusing 39018001 key.
Reusing B6018001 key.
Reusing 3A018001 key.
Reusing B7018001 key.
Reusing 3B018001 key.
Cable autodetection failed.


make: *** [download] Error 1




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 8.2.02 Build EDK_Im_Sp2.4

Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

At Local date and time: Mon Oct 22 15:27:57 2012
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.




Done!

At Local date and time: Mon Oct 22 15:28:06 2012
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.




Done!

At Local date and time: Mon Oct 22 15:28:11 2012
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 8.2.02i - iMPACT I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
Reusing 78018001 key.
Reusing FC018001 key.
Connecting to cable (Parallel Port - parport0).
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Reusing 79018001 key.
Reusing FD018001 key.
Connecting to cable (Parallel Port - parport1).
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Reusing 7A018001 key.
Reusing FE018001 key.
Connecting to cable (Parallel Port - parport2).
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Reusing 7B018001 key.
Reusing FF018001 key.
Connecting to cable (Parallel Port - parport3).
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Reusing A0018001 key.
Reusing 24018001 key.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
Overriding Xilinx file <> with local file </opt/EDK/bin/lin/>
WARNING:iMPACT:2337 -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 18612.
Cable connection failed.
Reusing B4018001 key.
Reusing 38018001 key.
Reusing B5018001 key.
Reusing 39018001 key.
Reusing B6018001 key.
Reusing 3A018001 key.
Reusing B7018001 key.
Reusing 3B018001 key.
Cable autodetection failed.


make: *** [download] Error 1




Done!

At Local date and time: Mon Oct 22 15:29:53 2012
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.




Done!

