$date
	Thu Aug 15 14:11:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_shift_reg $end
$var wire 8 ! data_o [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data_i [7:0] $end
$var reg 1 $ rst_ni $end
$var reg 1 % we_i $end
$scope module uut $end
$var wire 1 " clk_i $end
$var wire 8 & data_i [7:0] $end
$var wire 8 ' data_o [7:0] $end
$var wire 1 $ rst_ni $end
$var wire 1 % we_i $end
$var integer 32 ( size_c [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 (
b0 '
b11110000 &
0%
0$
b11110000 #
0"
b0 !
$end
#1000
1$
#5000
1"
#10000
0"
#14000
1%
#15000
b11 (
1"
#20000
0"
#24000
b10100000 #
b10100000 &
#25000
b11 (
1"
#30000
0"
#34000
0%
#35000
1"
#39000
1%
b10000000 #
b10000000 &
#40000
0"
#45000
b11110000 !
b11110000 '
b11 (
1"
#49000
b1100000 #
b1100000 &
#50000
0"
#55000
b10100000 !
b10100000 '
b11 (
1"
#59000
b1001001 #
b1001001 &
#60000
0"
#65000
b10000000 !
b10000000 '
b11 (
1"
#69000
b0 !
b0 '
b11 (
0$
b100000 #
b100000 &
#70000
0"
#75000
b11 (
1"
#79000
b10101 #
b10101 &
#80000
0"
#85000
b11 (
1"
#89000
1$
b11001 #
b11001 &
#90000
0"
#95000
b11 (
1"
#99000
b11000011 #
b11000011 &
