0.7
2020.2
Oct 13 2023
20:47:58
D:/University/CS/major-courses/dld/labs/reports/lab8/ALU/ALU.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab8/ALU/ALU.srcs/sim_1/new/alu_sim.v,1714010040,verilog,,,,alu_sim,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/circuit/ALU.v,1714009938,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/gates/AND_GATE.v,,ALU,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/circuit/AddSub4b.v,1714009938,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/circuit/Adder1b.v,,AddSub4b,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/circuit/Adder1b.v,1714009938,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/circuit/And2b4.v,,Adder1b,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/circuit/And2b4.v,1714009938,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/circuit/Mux4to1.v,,And2b4,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/circuit/Mux4to1.v,1714009938,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/circuit/Mux4to1b4.v,,Mux4to1,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/circuit/Mux4to1b4.v,1714009938,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/gates/OR_GATE.v,,Mux4to1b4,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/circuit/Or2b4.v,1714009938,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/gates/XOR_GATE_ONEHOT.v,,Or2b4,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/gates/AND_GATE.v,1714009938,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/circuit/AddSub4b.v,,AND_GATE,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/gates/OR_GATE.v,1714009938,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/gates/OR_GATE_3_INPUTS.v,,OR_GATE,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/gates/OR_GATE_3_INPUTS.v,1714009938,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/gates/OR_GATE_4_INPUTS.v,,OR_GATE_3_INPUTS,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/gates/OR_GATE_4_INPUTS.v,1714009938,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/circuit/Or2b4.v,,OR_GATE_4_INPUTS,,,,,,,,
D:/University/CS/major-courses/dld/labs/reports/lab8/lab8/ALU/verilog/gates/XOR_GATE_ONEHOT.v,1714009938,verilog,,D:/University/CS/major-courses/dld/labs/reports/lab8/ALU/ALU.srcs/sim_1/new/alu_sim.v,,XOR_GATE_ONEHOT,,,,,,,,
