{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "out":["Array",16,"Bit"],
          "in":["Array",1,["Array",16,"BitIn"]]
        }],
        "instances":{
          "const0_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":0}
          },
          "const0_$1":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":0}
          },
          "io16_out":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"o"}
          },
          "io16in_in_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"i"}
          },
          "lb_conv1_2_stencil_update_stream$mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":258, "mode":"linebuffer"}
          },
          "lb_conv1_2_stencil_update_stream$mem_1_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_conv1_2_stencil_update_stream$mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":258, "mode":"linebuffer"}
          },
          "lb_conv1_2_stencil_update_stream$mem_2_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_conv1_2_stencil_update_stream$reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_conv1_2_stencil_update_stream$reg_0_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_conv1_2_stencil_update_stream$reg_1_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_conv1_2_stencil_update_stream$reg_1_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_conv1_2_stencil_update_stream$reg_2_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_conv1_2_stencil_update_stream$reg_2_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_repeat_edge_2_stencil_update_stream$mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":260, "mode":"linebuffer"}
          },
          "lb_repeat_edge_2_stencil_update_stream$mem_1_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_repeat_edge_2_stencil_update_stream$mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":260, "mode":"linebuffer"}
          },
          "lb_repeat_edge_2_stencil_update_stream$mem_2_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_repeat_edge_2_stencil_update_stream$reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_repeat_edge_2_stencil_update_stream$reg_0_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_repeat_edge_2_stencil_update_stream$reg_1_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_repeat_edge_2_stencil_update_stream$reg_1_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_repeat_edge_2_stencil_update_stream$reg_2_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_repeat_edge_2_stencil_update_stream$reg_2_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          }
        },
        "connections":[
          ["lb_repeat_edge_2_stencil_update_stream$mem_2_wen_lut_bitPE.bit.out","lb_repeat_edge_2_stencil_update_stream$mem_2$cgramem.wen"],
          ["lb_repeat_edge_2_stencil_update_stream$mem_1_wen_lut_bitPE.bit.out","lb_repeat_edge_2_stencil_update_stream$mem_1$cgramem.wen"],
          ["lb_conv1_2_stencil_update_stream$mem_2_wen_lut_bitPE.bit.out","lb_conv1_2_stencil_update_stream$mem_2$cgramem.wen"],
          ["lb_conv1_2_stencil_update_stream$mem_1_wen_lut_bitPE.bit.out","lb_conv1_2_stencil_update_stream$mem_1$cgramem.wen"],
          ["lb_repeat_edge_2_stencil_update_stream$reg_2_2.in","lb_repeat_edge_2_stencil_update_stream$reg_2_1.out"],
          ["lb_repeat_edge_2_stencil_update_stream$reg_2_1.in","lb_repeat_edge_2_stencil_update_stream$mem_2$cgramem.rdata"],
          ["lb_repeat_edge_2_stencil_update_stream$reg_1_2.in","lb_repeat_edge_2_stencil_update_stream$reg_1_1.out"],
          ["lb_repeat_edge_2_stencil_update_stream$reg_1_1.in","lb_repeat_edge_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_repeat_edge_2_stencil_update_stream$reg_0_2.in","lb_repeat_edge_2_stencil_update_stream$reg_0_1.out"],
          ["lb_repeat_edge_2_stencil_update_stream$reg_0_1.in","io16in_in_0.out"],
          ["lb_repeat_edge_2_stencil_update_stream$mem_2$cgramem.wdata","lb_repeat_edge_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_repeat_edge_2_stencil_update_stream$mem_1$cgramem.wdata","io16in_in_0.out"],
          ["lb_conv1_2_stencil_update_stream$reg_2_2.in","lb_conv1_2_stencil_update_stream$reg_2_1.out"],
          ["lb_conv1_2_stencil_update_stream$reg_2_1.in","lb_conv1_2_stencil_update_stream$mem_2$cgramem.rdata"],
          ["lb_conv1_2_stencil_update_stream$reg_1_2.in","lb_conv1_2_stencil_update_stream$reg_1_1.out"],
          ["lb_conv1_2_stencil_update_stream$reg_1_1.in","lb_conv1_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_conv1_2_stencil_update_stream$reg_0_2.in","lb_conv1_2_stencil_update_stream$reg_0_1.out"],
          ["lb_conv1_2_stencil_update_stream$reg_0_1.in","const0_.out"],
          ["lb_conv1_2_stencil_update_stream$mem_2$cgramem.wdata","lb_conv1_2_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_conv1_2_stencil_update_stream$mem_1$cgramem.wdata","const0_.out"],
          ["io16_out.in","const0_$1.out"]
        ]
      },
      "Linebuffer_U0":{
        "type":["Record",{
          "in":["Array",16,"BitIn"],
          "out":["Array",3,["Array",3,["Array",16,"Bit"]]]
        }],
        "instances":{
          "mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":258, "mode":"linebuffer"}
          },
          "mem_1_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":258, "mode":"linebuffer"}
          },
          "mem_2_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_0_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_1_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_1_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_2_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_2_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          }
        },
        "connections":[
          ["self.out.2.2","self.in"],
          ["self.out.2.1","reg_0_1.out"],
          ["self.out.2.0","reg_0_2.out"],
          ["self.out.1.2","mem_1$cgramem.rdata"],
          ["self.out.1.1","reg_1_1.out"],
          ["self.out.1.0","reg_1_2.out"],
          ["self.out.0.2","mem_2$cgramem.rdata"],
          ["self.out.0.1","reg_2_1.out"],
          ["self.out.0.0","reg_2_2.out"],
          ["mem_2_wen_lut_bitPE.bit.out","mem_2$cgramem.wen"],
          ["mem_1_wen_lut_bitPE.bit.out","mem_1$cgramem.wen"],
          ["self.in","reg_0_1.in"],
          ["self.in","mem_1$cgramem.wdata"],
          ["reg_2_2.in","reg_2_1.out"],
          ["reg_2_1.in","mem_2$cgramem.rdata"],
          ["reg_1_2.in","reg_1_1.out"],
          ["reg_1_1.in","mem_1$cgramem.rdata"],
          ["reg_0_2.in","reg_0_1.out"],
          ["mem_2$cgramem.wdata","mem_1$cgramem.rdata"]
        ]
      },
      "Linebuffer_U1":{
        "type":["Record",{
          "in":["Array",16,"BitIn"],
          "out":["Array",3,["Array",3,["Array",16,"Bit"]]]
        }],
        "instances":{
          "mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":260, "mode":"linebuffer"}
          },
          "mem_1_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":260, "mode":"linebuffer"}
          },
          "mem_2_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_0_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_1_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_1_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_2_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_2_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          }
        },
        "connections":[
          ["self.out.2.2","self.in"],
          ["self.out.2.1","reg_0_1.out"],
          ["self.out.2.0","reg_0_2.out"],
          ["self.out.1.2","mem_1$cgramem.rdata"],
          ["self.out.1.1","reg_1_1.out"],
          ["self.out.1.0","reg_1_2.out"],
          ["self.out.0.2","mem_2$cgramem.rdata"],
          ["self.out.0.1","reg_2_1.out"],
          ["self.out.0.0","reg_2_2.out"],
          ["mem_2_wen_lut_bitPE.bit.out","mem_2$cgramem.wen"],
          ["mem_1_wen_lut_bitPE.bit.out","mem_1$cgramem.wen"],
          ["self.in","reg_0_1.in"],
          ["self.in","mem_1$cgramem.wdata"],
          ["reg_2_2.in","reg_2_1.out"],
          ["reg_2_1.in","mem_2$cgramem.rdata"],
          ["reg_1_2.in","reg_1_1.out"],
          ["reg_1_1.in","mem_1$cgramem.rdata"],
          ["reg_0_2.in","reg_0_1.out"],
          ["mem_2$cgramem.wdata","mem_1$cgramem.rdata"]
        ]
      }
    }
  }
}
}