

================================================================
== Vivado HLS Report for 'FC_128_10_s'
================================================================
* Date:           Thu May  9 12:58:06 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.714|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |  159|  180348|  159|  180348|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+--------+----------+-----------+-----------+--------------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        |  Loop Name  |  min |   max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +-------------+------+--------+----------+-----------+-----------+--------------+----------+
        |- Loop 1     |  1281|    1281|         3|          1|          1|          1280|    yes   |
        |- Loop 2     |  1420|  180340|      1420|          -|          -|    1 ~ 127   |    no    |
        | + Loop 2.1  |   129|     129|         3|          1|          1|           128|    yes   |
        | + Loop 2.2  |  1286|    1286|         8|          1|          1|          1280|    yes   |
        |- Loop 3     |   144|  147456|         2|          1|          1| 144 ~ 147456 |    yes   |
        +-------------+------+--------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 15 16 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 8, States = { 23 24 25 26 27 28 29 30 }
  Pipeline-3 : II = 1, D = 3, States = { 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!tmp_s & !tmp_16)
	18  / (!tmp_s & tmp_16)
	32  / (tmp_s)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	17  / (!tmp_19)
	16  / (tmp_19)
16 --> 
	15  / true
17 --> 
18 --> 
	19  / (tmp_18)
	17  / (!tmp_18)
19 --> 
	22  / (exitcond7)
	20  / (!exitcond7)
20 --> 
	21  / true
21 --> 
	19  / true
22 --> 
	23  / true
23 --> 
	31  / (exitcond_flatten8)
	24  / (!exitcond_flatten8)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	23  / true
31 --> 
	18  / true
32 --> 
	35  / (exitcond_flatten)
	33  / (!exitcond_flatten)
33 --> 
	34  / true
34 --> 
	32  / true
35 --> 
	17  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 36 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/fully_connected.h:21]   --->   Operation 36 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 37 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)" [CNN_HLS/fully_connected.h:23]   --->   Operation 37 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 38 [1/1] (2.18ns)   --->   "%tmp_V_19 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/fully_connected.h:25]   --->   Operation 38 'read' 'tmp_V_19' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 39 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_19)" [CNN_HLS/fully_connected.h:27]   --->   Operation 39 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 40 [1/1] (2.18ns)   --->   "%tmp_V_21 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/fully_connected.h:29]   --->   Operation 40 'read' 'tmp_V_21' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 41 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_21)" [CNN_HLS/fully_connected.h:31]   --->   Operation 41 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 42 [1/1] (2.18ns)   --->   "%tmp_V_23 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/fully_connected.h:33]   --->   Operation 42 'read' 'tmp_V_23' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 43 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_23)" [CNN_HLS/fully_connected.h:35]   --->   Operation 43 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 44 [1/1] (2.18ns)   --->   "%tmp_V_25 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/fully_connected.h:37]   --->   Operation 44 'read' 'tmp_V_25' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 45 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_25)" [CNN_HLS/fully_connected.h:39]   --->   Operation 45 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 46 [1/1] (2.18ns)   --->   "%tmp_V_27 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/fully_connected.h:41]   --->   Operation 46 'read' 'tmp_V_27' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_27)" [CNN_HLS/fully_connected.h:43]   --->   Operation 47 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 4.38>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str130, i32 0, i32 0, [1 x i8]* @p_str131, [1 x i8]* @p_str132, [1 x i8]* @p_str133, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str134, [1 x i8]* @p_str135)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str123, i32 0, i32 0, [1 x i8]* @p_str124, [1 x i8]* @p_str125, [1 x i8]* @p_str126, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str127, [1 x i8]* @p_str128)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([16 x i8]* @A_V_3_0, [16 x i8]* @A_V_3_1, [16 x i8]* @A_V_3_2, [16 x i8]* @A_V_3_3, [16 x i8]* @A_V_3_4, [16 x i8]* @A_V_3_5, [16 x i8]* @A_V_3_6, [16 x i8]* @A_V_3_7, [1 x i8]* @p_str1, [14 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [CNN_HLS/fully_connected.h:13]   --->   Operation 50 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([160 x i8]* @B_V_3_0, [160 x i8]* @B_V_3_1, [160 x i8]* @B_V_3_2, [160 x i8]* @B_V_3_3, [160 x i8]* @B_V_3_4, [160 x i8]* @B_V_3_5, [160 x i8]* @B_V_3_6, [160 x i8]* @B_V_3_7, [1 x i8]* @p_str1, [12 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [CNN_HLS/fully_connected.h:14]   --->   Operation 51 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (2.18ns)   --->   "%tmp_V_29 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/fully_connected.h:45]   --->   Operation 52 'read' 'tmp_V_29' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 53 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_29)" [CNN_HLS/fully_connected.h:47]   --->   Operation 53 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 54 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_V, 4" [CNN_HLS/fully_connected.h:49]   --->   Operation 54 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader348.preheader, label %1" [CNN_HLS/fully_connected.h:49]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (2.42ns)   --->   "%tmp_16 = icmp eq i16 %tmp_V, 0" [CNN_HLS/fully_connected.h:62]   --->   Operation 56 'icmp' 'tmp_16' <Predicate = (!tmp_s)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %.preheader346.preheader, label %7" [CNN_HLS/fully_connected.h:62]   --->   Operation 57 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_V_27 to i32" [CNN_HLS/fully_connected.h:88]   --->   Operation 58 'sext' 'lhs_V' <Predicate = (!tmp_s & !tmp_16)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_V_23 to i32" [CNN_HLS/fully_connected.h:88]   --->   Operation 59 'sext' 'rhs_V' <Predicate = (!tmp_s & !tmp_16)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_17 = sext i16 %tmp_V_21 to i32" [CNN_HLS/fully_connected.h:88]   --->   Operation 60 'sext' 'tmp_17' <Predicate = (!tmp_s & !tmp_16)> <Delay = 0.00>
ST_7 : Operation 61 [3/3] (3.89ns)   --->   "%tmp1 = mul i32 %tmp_17, %tmp_17" [CNN_HLS/fully_connected.h:88]   --->   Operation 61 'mul' 'tmp1' <Predicate = (!tmp_s & !tmp_16)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [3/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %lhs_V" [CNN_HLS/fully_connected.h:88]   --->   Operation 62 'mul' 'tmp2' <Predicate = (!tmp_s & !tmp_16)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader346" [CNN_HLS/fully_connected.h:64]   --->   Operation 63 'br' <Predicate = (!tmp_s & tmp_16)> <Delay = 1.76>
ST_7 : Operation 64 [1/1] (1.76ns)   --->   "br label %.preheader348" [CNN_HLS/fully_connected.h:51]   --->   Operation 64 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 65 [2/3] (3.89ns)   --->   "%tmp1 = mul i32 %tmp_17, %tmp_17" [CNN_HLS/fully_connected.h:88]   --->   Operation 65 'mul' 'tmp1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 66 [2/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %lhs_V" [CNN_HLS/fully_connected.h:88]   --->   Operation 66 'mul' 'tmp2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 67 [1/3] (0.00ns)   --->   "%tmp1 = mul i32 %tmp_17, %tmp_17" [CNN_HLS/fully_connected.h:88]   --->   Operation 67 'mul' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 68 [1/3] (0.00ns)   --->   "%tmp2 = mul i32 %rhs_V, %lhs_V" [CNN_HLS/fully_connected.h:88]   --->   Operation 68 'mul' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 69 [5/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/fully_connected.h:88]   --->   Operation 69 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 70 [4/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/fully_connected.h:88]   --->   Operation 70 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 71 [3/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/fully_connected.h:88]   --->   Operation 71 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 72 [2/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/fully_connected.h:88]   --->   Operation 72 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 73 [1/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/fully_connected.h:88]   --->   Operation 73 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 74 [1/1] (1.76ns)   --->   "br label %8" [CNN_HLS/fully_connected.h:89]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 14> <Delay = 2.52>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "%i4 = phi i31 [ 0, %7 ], [ %i_4, %9 ]" [CNN_HLS/fully_connected.h:89]   --->   Operation 75 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "%i4_cast = zext i31 %i4 to i32" [CNN_HLS/fully_connected.h:89]   --->   Operation 76 'zext' 'i4_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_19 = icmp slt i32 %i4_cast, %KER_bound" [CNN_HLS/fully_connected.h:89]   --->   Operation 77 'icmp' 'tmp_19' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 78 [1/1] (2.52ns)   --->   "%i_4 = add i31 %i4, 1" [CNN_HLS/fully_connected.h:89]   --->   Operation 78 'add' 'i_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %9, label %.loopexit.loopexit" [CNN_HLS/fully_connected.h:89]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.37>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [CNN_HLS/fully_connected.h:90]   --->   Operation 80 'specregionbegin' 'tmp_21' <Predicate = (tmp_19)> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 144, i32 147456, i32 38372, [1 x i8]* @p_str1) nounwind" [CNN_HLS/fully_connected.h:91]   --->   Operation 81 'speclooptripcount' <Predicate = (tmp_19)> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/fully_connected.h:92]   --->   Operation 82 'specpipeline' <Predicate = (tmp_19)> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (2.18ns)   --->   "%tmp_V_32 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/fully_connected.h:93]   --->   Operation 83 'read' 'tmp_V_32' <Predicate = (tmp_19)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_16 : Operation 84 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_32)" [CNN_HLS/fully_connected.h:94]   --->   Operation 84 'write' <Predicate = (tmp_19)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_21)" [CNN_HLS/fully_connected.h:95]   --->   Operation 85 'specregionend' 'empty_64' <Predicate = (tmp_19)> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "br label %8" [CNN_HLS/fully_connected.h:89]   --->   Operation 86 'br' <Predicate = (tmp_19)> <Delay = 0.00>

State 17 <SV = 15> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 87 'br' <Predicate = (!tmp_s & !tmp_16)> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "br label %.loopexit350"   --->   Operation 88 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [CNN_HLS/fully_connected.h:97]   --->   Operation 89 'ret' <Predicate = true> <Delay = 0.00>

State 18 <SV = 7> <Delay = 3.40>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%num_img = phi i15 [ %num_img_2, %6 ], [ 0, %.preheader346.preheader ]" [CNN_HLS/fully_connected.h:64]   --->   Operation 90 'phi' 'num_img' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "%num_img_cast = zext i15 %num_img to i16" [CNN_HLS/fully_connected.h:64]   --->   Operation 91 'zext' 'num_img_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 92 [1/1] (2.42ns)   --->   "%tmp_18 = icmp slt i16 %num_img_cast, %tmp_V_19" [CNN_HLS/fully_connected.h:64]   --->   Operation 92 'icmp' 'tmp_18' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 93 [1/1] (1.94ns)   --->   "%num_img_2 = add i15 %num_img, 1" [CNN_HLS/fully_connected.h:64]   --->   Operation 93 'add' 'num_img_2' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %2, label %.loopexit.loopexit206" [CNN_HLS/fully_connected.h:64]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str12)" [CNN_HLS/fully_connected.h:65]   --->   Operation 95 'specregionbegin' 'tmp_20' <Predicate = (tmp_18)> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind" [CNN_HLS/fully_connected.h:66]   --->   Operation 96 'speclooptripcount' <Predicate = (tmp_18)> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (1.76ns)   --->   "br label %3" [CNN_HLS/fully_connected.h:67]   --->   Operation 97 'br' <Predicate = (tmp_18)> <Delay = 1.76>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 98 'br' <Predicate = (!tmp_18)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 1.91>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%i1 = phi i8 [ 0, %2 ], [ %i_5, %5 ]"   --->   Operation 99 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (1.55ns)   --->   "%exitcond7 = icmp eq i8 %i1, -128" [CNN_HLS/fully_connected.h:67]   --->   Operation 100 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 101 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (1.91ns)   --->   "%i_5 = add i8 %i1, 1" [CNN_HLS/fully_connected.h:67]   --->   Operation 102 'add' 'i_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader.preheader, label %4" [CNN_HLS/fully_connected.h:67]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%arrayNo_cast = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %i1, i32 4, i32 7)" [CNN_HLS/fully_connected.h:67]   --->   Operation 104 'partselect' 'arrayNo_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i8 %i1 to i4" [CNN_HLS/fully_connected.h:67]   --->   Operation 105 'trunc' 'tmp_37' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (1.36ns)   --->   "switch i4 %arrayNo_cast, label %branch7 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
  ]" [CNN_HLS/fully_connected.h:71]   --->   Operation 106 'switch' <Predicate = (!exitcond7)> <Delay = 1.36>

State 20 <SV = 9> <Delay = 2.18>
ST_20 : Operation 107 [1/1] (2.18ns)   --->   "%tmp_V_36 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/fully_connected.h:70]   --->   Operation 107 'read' 'tmp_V_36' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i16 %tmp_V_36 to i8" [CNN_HLS/fully_connected.h:71]   --->   Operation 108 'trunc' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "br label %5" [CNN_HLS/fully_connected.h:71]   --->   Operation 109 'br' <Predicate = (arrayNo_cast == 6)> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "br label %5" [CNN_HLS/fully_connected.h:71]   --->   Operation 110 'br' <Predicate = (arrayNo_cast == 5)> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "br label %5" [CNN_HLS/fully_connected.h:71]   --->   Operation 111 'br' <Predicate = (arrayNo_cast == 4)> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "br label %5" [CNN_HLS/fully_connected.h:71]   --->   Operation 112 'br' <Predicate = (arrayNo_cast == 3)> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "br label %5" [CNN_HLS/fully_connected.h:71]   --->   Operation 113 'br' <Predicate = (arrayNo_cast == 2)> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "br label %5" [CNN_HLS/fully_connected.h:71]   --->   Operation 114 'br' <Predicate = (arrayNo_cast == 1)> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "br label %5" [CNN_HLS/fully_connected.h:71]   --->   Operation 115 'br' <Predicate = (arrayNo_cast == 0)> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "br label %5" [CNN_HLS/fully_connected.h:71]   --->   Operation 116 'br' <Predicate = (arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6)> <Delay = 0.00>

State 21 <SV = 10> <Delay = 2.32>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)" [CNN_HLS/fully_connected.h:68]   --->   Operation 117 'specregionbegin' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/fully_connected.h:69]   --->   Operation 118 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%newIndex9 = zext i4 %tmp_37 to i64" [CNN_HLS/fully_connected.h:67]   --->   Operation 119 'zext' 'newIndex9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%A_V_3_0_addr = getelementptr [16 x i8]* @A_V_3_0, i64 0, i64 %newIndex9" [CNN_HLS/fully_connected.h:71]   --->   Operation 120 'getelementptr' 'A_V_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%A_V_3_1_addr = getelementptr [16 x i8]* @A_V_3_1, i64 0, i64 %newIndex9" [CNN_HLS/fully_connected.h:71]   --->   Operation 121 'getelementptr' 'A_V_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%A_V_3_2_addr = getelementptr [16 x i8]* @A_V_3_2, i64 0, i64 %newIndex9" [CNN_HLS/fully_connected.h:71]   --->   Operation 122 'getelementptr' 'A_V_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%A_V_3_3_addr = getelementptr [16 x i8]* @A_V_3_3, i64 0, i64 %newIndex9" [CNN_HLS/fully_connected.h:71]   --->   Operation 123 'getelementptr' 'A_V_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%A_V_3_4_addr = getelementptr [16 x i8]* @A_V_3_4, i64 0, i64 %newIndex9" [CNN_HLS/fully_connected.h:71]   --->   Operation 124 'getelementptr' 'A_V_3_4_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%A_V_3_5_addr = getelementptr [16 x i8]* @A_V_3_5, i64 0, i64 %newIndex9" [CNN_HLS/fully_connected.h:71]   --->   Operation 125 'getelementptr' 'A_V_3_5_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%A_V_3_6_addr = getelementptr [16 x i8]* @A_V_3_6, i64 0, i64 %newIndex9" [CNN_HLS/fully_connected.h:71]   --->   Operation 126 'getelementptr' 'A_V_3_6_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%A_V_3_7_addr = getelementptr [16 x i8]* @A_V_3_7, i64 0, i64 %newIndex9" [CNN_HLS/fully_connected.h:71]   --->   Operation 127 'getelementptr' 'A_V_3_7_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (2.32ns)   --->   "store i8 %tmp_34, i8* %A_V_3_6_addr, align 1" [CNN_HLS/fully_connected.h:71]   --->   Operation 128 'store' <Predicate = (arrayNo_cast == 6)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 129 [1/1] (2.32ns)   --->   "store i8 %tmp_34, i8* %A_V_3_5_addr, align 1" [CNN_HLS/fully_connected.h:71]   --->   Operation 129 'store' <Predicate = (arrayNo_cast == 5)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 130 [1/1] (2.32ns)   --->   "store i8 %tmp_34, i8* %A_V_3_4_addr, align 1" [CNN_HLS/fully_connected.h:71]   --->   Operation 130 'store' <Predicate = (arrayNo_cast == 4)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 131 [1/1] (2.32ns)   --->   "store i8 %tmp_34, i8* %A_V_3_3_addr, align 1" [CNN_HLS/fully_connected.h:71]   --->   Operation 131 'store' <Predicate = (arrayNo_cast == 3)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 132 [1/1] (2.32ns)   --->   "store i8 %tmp_34, i8* %A_V_3_2_addr, align 1" [CNN_HLS/fully_connected.h:71]   --->   Operation 132 'store' <Predicate = (arrayNo_cast == 2)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 133 [1/1] (2.32ns)   --->   "store i8 %tmp_34, i8* %A_V_3_1_addr, align 1" [CNN_HLS/fully_connected.h:71]   --->   Operation 133 'store' <Predicate = (arrayNo_cast == 1)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 134 [1/1] (2.32ns)   --->   "store i8 %tmp_34, i8* %A_V_3_0_addr, align 1" [CNN_HLS/fully_connected.h:71]   --->   Operation 134 'store' <Predicate = (arrayNo_cast == 0)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 135 [1/1] (2.32ns)   --->   "store i8 %tmp_34, i8* %A_V_3_7_addr, align 1" [CNN_HLS/fully_connected.h:71]   --->   Operation 135 'store' <Predicate = (arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp_22)" [CNN_HLS/fully_connected.h:72]   --->   Operation 136 'specregionend' 'empty_61' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "br label %3" [CNN_HLS/fully_connected.h:67]   --->   Operation 137 'br' <Predicate = (!exitcond7)> <Delay = 0.00>

State 22 <SV = 9> <Delay = 1.76>
ST_22 : Operation 138 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 138 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 10> <Delay = 4.71>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 [ %indvar_flatten_next7, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 139 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%i2 = phi i4 [ %tmp_24_mid2_v, %ifFalse ], [ 0, %.preheader.preheader ]" [CNN_HLS/fully_connected.h:79]   --->   Operation 140 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%p_0 = phi i8 [ %buf_V, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 141 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%j3 = phi i8 [ %j_3, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 142 'phi' 'j3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (1.88ns)   --->   "%exitcond_flatten8 = icmp eq i11 %indvar_flatten6, -768"   --->   Operation 143 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 144 [1/1] (1.63ns)   --->   "%indvar_flatten_next7 = add i11 %indvar_flatten6, 1"   --->   Operation 144 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %6, label %.preheader345"   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (1.73ns)   --->   "%i_6 = add i4 1, %i2" [CNN_HLS/fully_connected.h:73]   --->   Operation 146 'add' 'i_6' <Predicate = (!exitcond_flatten8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 147 [1/1] (1.55ns)   --->   "%exitcond3 = icmp eq i8 %j3, -128" [CNN_HLS/fully_connected.h:76]   --->   Operation 147 'icmp' 'exitcond3' <Predicate = (!exitcond_flatten8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 148 [1/1] (1.24ns)   --->   "%j3_mid2 = select i1 %exitcond3, i8 0, i8 %j3" [CNN_HLS/fully_connected.h:76]   --->   Operation 148 'select' 'j3_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 149 [1/1] (1.02ns)   --->   "%tmp_24_mid2_v = select i1 %exitcond3, i4 %i_6, i4 %i2" [CNN_HLS/fully_connected.h:79]   --->   Operation 149 'select' 'tmp_24_mid2_v' <Predicate = (!exitcond_flatten8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%arrayNo2 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j3_mid2, i32 4, i32 7)" [CNN_HLS/fully_connected.h:76]   --->   Operation 150 'partselect' 'arrayNo2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i8 %j3_mid2 to i4" [CNN_HLS/fully_connected.h:76]   --->   Operation 151 'trunc' 'tmp_38' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (1.91ns)   --->   "%j_3 = add i8 1, %j3_mid2" [CNN_HLS/fully_connected.h:76]   --->   Operation 152 'add' 'j_3' <Predicate = (!exitcond_flatten8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 153 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 24 <SV = 11> <Delay = 3.25>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%newIndex1 = zext i4 %tmp_38 to i64" [CNN_HLS/fully_connected.h:76]   --->   Operation 154 'zext' 'newIndex1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_24_mid2_v, i4 %tmp_38)" [CNN_HLS/fully_connected.h:79]   --->   Operation 155 'bitconcatenate' 'tmp_35' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_36 = zext i8 %tmp_35 to i64" [CNN_HLS/fully_connected.h:79]   --->   Operation 156 'zext' 'tmp_36' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%B_V_3_0_addr_1 = getelementptr [160 x i8]* @B_V_3_0, i64 0, i64 %tmp_36" [CNN_HLS/fully_connected.h:79]   --->   Operation 157 'getelementptr' 'B_V_3_0_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%B_V_3_1_addr_1 = getelementptr [160 x i8]* @B_V_3_1, i64 0, i64 %tmp_36" [CNN_HLS/fully_connected.h:79]   --->   Operation 158 'getelementptr' 'B_V_3_1_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%B_V_3_2_addr_1 = getelementptr [160 x i8]* @B_V_3_2, i64 0, i64 %tmp_36" [CNN_HLS/fully_connected.h:79]   --->   Operation 159 'getelementptr' 'B_V_3_2_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%B_V_3_3_addr_1 = getelementptr [160 x i8]* @B_V_3_3, i64 0, i64 %tmp_36" [CNN_HLS/fully_connected.h:79]   --->   Operation 160 'getelementptr' 'B_V_3_3_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%B_V_3_4_addr_1 = getelementptr [160 x i8]* @B_V_3_4, i64 0, i64 %tmp_36" [CNN_HLS/fully_connected.h:79]   --->   Operation 161 'getelementptr' 'B_V_3_4_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%B_V_3_5_addr_1 = getelementptr [160 x i8]* @B_V_3_5, i64 0, i64 %tmp_36" [CNN_HLS/fully_connected.h:79]   --->   Operation 162 'getelementptr' 'B_V_3_5_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%B_V_3_6_addr_1 = getelementptr [160 x i8]* @B_V_3_6, i64 0, i64 %tmp_36" [CNN_HLS/fully_connected.h:79]   --->   Operation 163 'getelementptr' 'B_V_3_6_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%B_V_3_7_addr_1 = getelementptr [160 x i8]* @B_V_3_7, i64 0, i64 %tmp_36" [CNN_HLS/fully_connected.h:79]   --->   Operation 164 'getelementptr' 'B_V_3_7_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%A_V_3_0_addr_1 = getelementptr [16 x i8]* @A_V_3_0, i64 0, i64 %newIndex1" [CNN_HLS/fully_connected.h:76]   --->   Operation 165 'getelementptr' 'A_V_3_0_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 166 [2/2] (2.32ns)   --->   "%A_V_3_0_load = load i8* %A_V_3_0_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 166 'load' 'A_V_3_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%A_V_3_1_addr_1 = getelementptr [16 x i8]* @A_V_3_1, i64 0, i64 %newIndex1" [CNN_HLS/fully_connected.h:76]   --->   Operation 167 'getelementptr' 'A_V_3_1_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 168 [2/2] (2.32ns)   --->   "%A_V_3_1_load = load i8* %A_V_3_1_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 168 'load' 'A_V_3_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%A_V_3_2_addr_1 = getelementptr [16 x i8]* @A_V_3_2, i64 0, i64 %newIndex1" [CNN_HLS/fully_connected.h:76]   --->   Operation 169 'getelementptr' 'A_V_3_2_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 170 [2/2] (2.32ns)   --->   "%A_V_3_2_load = load i8* %A_V_3_2_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 170 'load' 'A_V_3_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%A_V_3_3_addr_1 = getelementptr [16 x i8]* @A_V_3_3, i64 0, i64 %newIndex1" [CNN_HLS/fully_connected.h:76]   --->   Operation 171 'getelementptr' 'A_V_3_3_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 172 [2/2] (2.32ns)   --->   "%A_V_3_3_load = load i8* %A_V_3_3_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 172 'load' 'A_V_3_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%A_V_3_4_addr_1 = getelementptr [16 x i8]* @A_V_3_4, i64 0, i64 %newIndex1" [CNN_HLS/fully_connected.h:76]   --->   Operation 173 'getelementptr' 'A_V_3_4_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 174 [2/2] (2.32ns)   --->   "%A_V_3_4_load = load i8* %A_V_3_4_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 174 'load' 'A_V_3_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%A_V_3_5_addr_1 = getelementptr [16 x i8]* @A_V_3_5, i64 0, i64 %newIndex1" [CNN_HLS/fully_connected.h:76]   --->   Operation 175 'getelementptr' 'A_V_3_5_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 176 [2/2] (2.32ns)   --->   "%A_V_3_5_load = load i8* %A_V_3_5_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 176 'load' 'A_V_3_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%A_V_3_6_addr_1 = getelementptr [16 x i8]* @A_V_3_6, i64 0, i64 %newIndex1" [CNN_HLS/fully_connected.h:76]   --->   Operation 177 'getelementptr' 'A_V_3_6_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 178 [2/2] (2.32ns)   --->   "%A_V_3_6_load = load i8* %A_V_3_6_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 178 'load' 'A_V_3_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%A_V_3_7_addr_1 = getelementptr [16 x i8]* @A_V_3_7, i64 0, i64 %newIndex1" [CNN_HLS/fully_connected.h:76]   --->   Operation 179 'getelementptr' 'A_V_3_7_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 180 [2/2] (2.32ns)   --->   "%A_V_3_7_load = load i8* %A_V_3_7_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 180 'load' 'A_V_3_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 181 [2/2] (3.25ns)   --->   "%B_V_3_0_load = load i8* %B_V_3_0_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 181 'load' 'B_V_3_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_24 : Operation 182 [2/2] (3.25ns)   --->   "%B_V_3_1_load = load i8* %B_V_3_1_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 182 'load' 'B_V_3_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_24 : Operation 183 [2/2] (3.25ns)   --->   "%B_V_3_2_load = load i8* %B_V_3_2_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 183 'load' 'B_V_3_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_24 : Operation 184 [2/2] (3.25ns)   --->   "%B_V_3_3_load = load i8* %B_V_3_3_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 184 'load' 'B_V_3_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_24 : Operation 185 [2/2] (3.25ns)   --->   "%B_V_3_4_load = load i8* %B_V_3_4_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 185 'load' 'B_V_3_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_24 : Operation 186 [2/2] (3.25ns)   --->   "%B_V_3_5_load = load i8* %B_V_3_5_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 186 'load' 'B_V_3_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_24 : Operation 187 [2/2] (3.25ns)   --->   "%B_V_3_6_load = load i8* %B_V_3_6_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 187 'load' 'B_V_3_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_24 : Operation 188 [2/2] (3.25ns)   --->   "%B_V_3_7_load = load i8* %B_V_3_7_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 188 'load' 'B_V_3_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_24 : Operation 189 [1/1] (1.55ns)   --->   "%ifzero = icmp eq i8 %j_3, -128" [CNN_HLS/fully_connected.h:76]   --->   Operation 189 'icmp' 'ifzero' <Predicate = (!exitcond_flatten8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [CNN_HLS/fully_connected.h:76]   --->   Operation 190 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 25 <SV = 12> <Delay = 3.25>
ST_25 : Operation 191 [1/2] (2.32ns)   --->   "%A_V_3_0_load = load i8* %A_V_3_0_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 191 'load' 'A_V_3_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 192 [1/2] (2.32ns)   --->   "%A_V_3_1_load = load i8* %A_V_3_1_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 192 'load' 'A_V_3_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 193 [1/2] (2.32ns)   --->   "%A_V_3_2_load = load i8* %A_V_3_2_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 193 'load' 'A_V_3_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 194 [1/2] (2.32ns)   --->   "%A_V_3_3_load = load i8* %A_V_3_3_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 194 'load' 'A_V_3_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 195 [1/2] (2.32ns)   --->   "%A_V_3_4_load = load i8* %A_V_3_4_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 195 'load' 'A_V_3_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 196 [1/2] (2.32ns)   --->   "%A_V_3_5_load = load i8* %A_V_3_5_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 196 'load' 'A_V_3_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 197 [1/2] (2.32ns)   --->   "%A_V_3_6_load = load i8* %A_V_3_6_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 197 'load' 'A_V_3_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 198 [1/2] (2.32ns)   --->   "%A_V_3_7_load = load i8* %A_V_3_7_addr_1, align 1" [CNN_HLS/fully_connected.h:76]   --->   Operation 198 'load' 'A_V_3_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 40 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 199 [1/2] (3.25ns)   --->   "%B_V_3_0_load = load i8* %B_V_3_0_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 199 'load' 'B_V_3_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_25 : Operation 200 [1/2] (3.25ns)   --->   "%B_V_3_1_load = load i8* %B_V_3_1_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 200 'load' 'B_V_3_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_25 : Operation 201 [1/2] (3.25ns)   --->   "%B_V_3_2_load = load i8* %B_V_3_2_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 201 'load' 'B_V_3_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_25 : Operation 202 [1/2] (3.25ns)   --->   "%B_V_3_3_load = load i8* %B_V_3_3_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 202 'load' 'B_V_3_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_25 : Operation 203 [1/2] (3.25ns)   --->   "%B_V_3_4_load = load i8* %B_V_3_4_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 203 'load' 'B_V_3_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_25 : Operation 204 [1/2] (3.25ns)   --->   "%B_V_3_5_load = load i8* %B_V_3_5_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 204 'load' 'B_V_3_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_25 : Operation 205 [1/2] (3.25ns)   --->   "%B_V_3_6_load = load i8* %B_V_3_6_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 205 'load' 'B_V_3_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_25 : Operation 206 [1/2] (3.25ns)   --->   "%B_V_3_7_load = load i8* %B_V_3_7_addr_1, align 1" [CNN_HLS/fully_connected.h:79]   --->   Operation 206 'load' 'B_V_3_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>

State 26 <SV = 13> <Delay = 2.47>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "%arrayNo2_cast = zext i4 %arrayNo2 to i32" [CNN_HLS/fully_connected.h:76]   --->   Operation 207 'zext' 'arrayNo2_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_26 : Operation 208 [1/1] (2.47ns)   --->   "%tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %A_V_3_0_load, i8 %A_V_3_1_load, i8 %A_V_3_2_load, i8 %A_V_3_3_load, i8 %A_V_3_4_load, i8 %A_V_3_5_load, i8 %A_V_3_6_load, i8 %A_V_3_7_load, i32 %arrayNo2_cast)" [CNN_HLS/fully_connected.h:76]   --->   Operation 208 'mux' 'tmp_24' <Predicate = (!exitcond_flatten8)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 209 [1/1] (2.47ns)   --->   "%tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %B_V_3_0_load, i8 %B_V_3_1_load, i8 %B_V_3_2_load, i8 %B_V_3_3_load, i8 %B_V_3_4_load, i8 %B_V_3_5_load, i8 %B_V_3_6_load, i8 %B_V_3_7_load, i32 %arrayNo2_cast)" [CNN_HLS/fully_connected.h:79]   --->   Operation 209 'mux' 'tmp_25' <Predicate = (!exitcond_flatten8)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 4.17>
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i8 %tmp_24 to i16" [CNN_HLS/fully_connected.h:79]   --->   Operation 210 'sext' 'lhs_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_27 : Operation 211 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i8 %tmp_25 to i16" [CNN_HLS/fully_connected.h:79]   --->   Operation 211 'sext' 'rhs_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_27 : Operation 212 [1/1] (4.17ns)   --->   "%r_V = mul i16 %rhs_V_1, %lhs_V_1" [CNN_HLS/fully_connected.h:79]   --->   Operation 212 'mul' 'r_V' <Predicate = (!exitcond_flatten8)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 2.07>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_38_tr6 = zext i16 %r_V to i17" [CNN_HLS/fully_connected.h:79]   --->   Operation 213 'zext' 'tmp_38_tr6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_28 : Operation 214 [1/1] (2.07ns)   --->   "%p_neg = sub i17 0, %tmp_38_tr6" [CNN_HLS/fully_connected.h:79]   --->   Operation 214 'sub' 'p_neg' <Predicate = (!exitcond_flatten8)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_neg, i32 6, i32 13)" [CNN_HLS/fully_connected.h:79]   --->   Operation 215 'partselect' 'tmp_27' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 29 <SV = 16> <Delay = 3.83>
ST_29 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node buf_V)   --->   "%p_0_mid2 = select i1 %exitcond3, i8 0, i8 %p_0" [CNN_HLS/fully_connected.h:76]   --->   Operation 216 'select' 'p_0_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str14)" [CNN_HLS/fully_connected.h:77]   --->   Operation 217 'specregionbegin' 'tmp_23' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/fully_connected.h:78]   --->   Operation 218 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node buf_V)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_V, i32 15)" [CNN_HLS/fully_connected.h:79]   --->   Operation 219 'bitselect' 'tmp_39' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 220 [1/1] (1.91ns)   --->   "%tmp_29 = sub i8 0, %tmp_27" [CNN_HLS/fully_connected.h:79]   --->   Operation 220 'sub' 'tmp_29' <Predicate = (!exitcond_flatten8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node buf_V)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V, i32 6, i32 13)" [CNN_HLS/fully_connected.h:79]   --->   Operation 221 'partselect' 'tmp_30' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_29 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node buf_V)   --->   "%tmp_32 = select i1 %tmp_39, i8 %tmp_29, i8 %tmp_30" [CNN_HLS/fully_connected.h:79]   --->   Operation 222 'select' 'tmp_32' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 223 [1/1] (1.91ns) (out node of the LUT)   --->   "%buf_V = add i8 %tmp_32, %p_0_mid2" [CNN_HLS/fully_connected.h:79]   --->   Operation 223 'add' 'buf_V' <Predicate = (!exitcond_flatten8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 224 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str14, i32 %tmp_23)" [CNN_HLS/fully_connected.h:80]   --->   Operation 224 'specregionend' 'empty_62' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 30 <SV = 17> <Delay = 3.18>
ST_30 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i8 %buf_V to i7" [CNN_HLS/fully_connected.h:76]   --->   Operation 225 'trunc' 'tmp_40' <Predicate = (ifzero)> <Delay = 0.00>
ST_30 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %buf_V, i32 7)" [CNN_HLS/config.h:23->CNN_HLS/fully_connected.h:81]   --->   Operation 226 'bitselect' 'tmp_41' <Predicate = (ifzero)> <Delay = 0.00>
ST_30 : Operation 227 [1/1] (0.99ns)   --->   "%x_V_y_V_i = select i1 %tmp_41, i7 0, i7 %tmp_40" [CNN_HLS/config.h:23->CNN_HLS/fully_connected.h:81]   --->   Operation 227 'select' 'x_V_y_V_i' <Predicate = (ifzero)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 228 [1/1] (0.00ns)   --->   "%Outbuf_V = zext i7 %x_V_y_V_i to i16" [CNN_HLS/fully_connected.h:81]   --->   Operation 228 'zext' 'Outbuf_V' <Predicate = (ifzero)> <Delay = 0.00>
ST_30 : Operation 229 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)" [CNN_HLS/fully_connected.h:82]   --->   Operation 229 'write' <Predicate = (ifzero)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_30 : Operation 230 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 230 'br' <Predicate = (ifzero)> <Delay = 0.00>

State 31 <SV = 11> <Delay = 0.00>
ST_31 : Operation 231 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str12, i32 %tmp_20)" [CNN_HLS/fully_connected.h:84]   --->   Operation 231 'specregionend' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 232 [1/1] (0.00ns)   --->   "br label %.preheader346" [CNN_HLS/fully_connected.h:64]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 7> <Delay = 4.71>
ST_32 : Operation 233 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ %indvar_flatten_next, %0 ], [ 0, %.preheader348.preheader ]"   --->   Operation 233 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 234 [1/1] (0.00ns)   --->   "%i = phi i4 [ %tmp_18_mid2_v, %0 ], [ 0, %.preheader348.preheader ]" [CNN_HLS/fully_connected.h:57]   --->   Operation 234 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 235 [1/1] (0.00ns)   --->   "%j = phi i8 [ %j_2, %0 ], [ 0, %.preheader348.preheader ]"   --->   Operation 235 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 236 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -768"   --->   Operation 236 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 237 [1/1] (1.63ns)   --->   "%indvar_flatten_next = add i11 %indvar_flatten, 1"   --->   Operation 237 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit350.loopexit, label %.preheader349"   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 239 [1/1] (1.73ns)   --->   "%i_3 = add i4 1, %i" [CNN_HLS/fully_connected.h:51]   --->   Operation 239 'add' 'i_3' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 240 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %j, -128" [CNN_HLS/fully_connected.h:53]   --->   Operation 240 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 241 [1/1] (1.24ns)   --->   "%j_mid2 = select i1 %exitcond, i8 0, i8 %j" [CNN_HLS/fully_connected.h:53]   --->   Operation 241 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 242 [1/1] (1.02ns)   --->   "%tmp_18_mid2_v = select i1 %exitcond, i4 %i_3, i4 %i" [CNN_HLS/fully_connected.h:57]   --->   Operation 242 'select' 'tmp_18_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 243 [1/1] (0.00ns)   --->   "%arrayNo1_cast = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j_mid2, i32 4, i32 7)" [CNN_HLS/fully_connected.h:53]   --->   Operation 243 'partselect' 'arrayNo1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i8 %j_mid2 to i4" [CNN_HLS/fully_connected.h:53]   --->   Operation 244 'trunc' 'tmp_33' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 245 [1/1] (1.36ns)   --->   "switch i4 %arrayNo1_cast, label %branch15 [
    i4 0, label %branch8
    i4 1, label %branch9
    i4 2, label %branch10
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
  ]" [CNN_HLS/fully_connected.h:57]   --->   Operation 245 'switch' <Predicate = (!exitcond_flatten)> <Delay = 1.36>
ST_32 : Operation 246 [1/1] (1.91ns)   --->   "%j_2 = add i8 %j_mid2, 1" [CNN_HLS/fully_connected.h:53]   --->   Operation 246 'add' 'j_2' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 8> <Delay = 4.37>
ST_33 : Operation 247 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)" [CNN_HLS/fully_connected.h:54]   --->   Operation 247 'specregionbegin' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_33 : Operation 248 [1/1] (2.18ns)   --->   "%tmp_V_33 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/fully_connected.h:56]   --->   Operation 248 'read' 'tmp_V_33' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i16 %tmp_V_33 to i8" [CNN_HLS/fully_connected.h:57]   --->   Operation 249 'trunc' 'tmp_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_33 : Operation 250 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_33)" [CNN_HLS/fully_connected.h:58]   --->   Operation 250 'write' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_33 : Operation 251 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp)" [CNN_HLS/fully_connected.h:59]   --->   Operation 251 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_33 : Operation 252 [1/1] (0.00ns)   --->   "br label %.preheader348" [CNN_HLS/fully_connected.h:53]   --->   Operation 252 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 34 <SV = 9> <Delay = 3.25>
ST_34 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/fully_connected.h:55]   --->   Operation 253 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_18_mid2_v, i4 %tmp_33)" [CNN_HLS/fully_connected.h:57]   --->   Operation 254 'bitconcatenate' 'tmp_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_31 = zext i8 %tmp_28 to i64" [CNN_HLS/fully_connected.h:57]   --->   Operation 255 'zext' 'tmp_31' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 256 [1/1] (0.00ns)   --->   "%B_V_3_0_addr = getelementptr [160 x i8]* @B_V_3_0, i64 0, i64 %tmp_31" [CNN_HLS/fully_connected.h:57]   --->   Operation 256 'getelementptr' 'B_V_3_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 257 [1/1] (0.00ns)   --->   "%B_V_3_1_addr = getelementptr [160 x i8]* @B_V_3_1, i64 0, i64 %tmp_31" [CNN_HLS/fully_connected.h:57]   --->   Operation 257 'getelementptr' 'B_V_3_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 258 [1/1] (0.00ns)   --->   "%B_V_3_2_addr = getelementptr [160 x i8]* @B_V_3_2, i64 0, i64 %tmp_31" [CNN_HLS/fully_connected.h:57]   --->   Operation 258 'getelementptr' 'B_V_3_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 259 [1/1] (0.00ns)   --->   "%B_V_3_3_addr = getelementptr [160 x i8]* @B_V_3_3, i64 0, i64 %tmp_31" [CNN_HLS/fully_connected.h:57]   --->   Operation 259 'getelementptr' 'B_V_3_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 260 [1/1] (0.00ns)   --->   "%B_V_3_4_addr = getelementptr [160 x i8]* @B_V_3_4, i64 0, i64 %tmp_31" [CNN_HLS/fully_connected.h:57]   --->   Operation 260 'getelementptr' 'B_V_3_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 261 [1/1] (0.00ns)   --->   "%B_V_3_5_addr = getelementptr [160 x i8]* @B_V_3_5, i64 0, i64 %tmp_31" [CNN_HLS/fully_connected.h:57]   --->   Operation 261 'getelementptr' 'B_V_3_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 262 [1/1] (0.00ns)   --->   "%B_V_3_6_addr = getelementptr [160 x i8]* @B_V_3_6, i64 0, i64 %tmp_31" [CNN_HLS/fully_connected.h:57]   --->   Operation 262 'getelementptr' 'B_V_3_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 263 [1/1] (0.00ns)   --->   "%B_V_3_7_addr = getelementptr [160 x i8]* @B_V_3_7, i64 0, i64 %tmp_31" [CNN_HLS/fully_connected.h:57]   --->   Operation 263 'getelementptr' 'B_V_3_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 264 [1/1] (3.25ns)   --->   "store i8 %tmp_26, i8* %B_V_3_6_addr, align 1" [CNN_HLS/fully_connected.h:57]   --->   Operation 264 'store' <Predicate = (arrayNo1_cast == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_34 : Operation 265 [1/1] (0.00ns)   --->   "br label %0" [CNN_HLS/fully_connected.h:57]   --->   Operation 265 'br' <Predicate = (arrayNo1_cast == 6)> <Delay = 0.00>
ST_34 : Operation 266 [1/1] (3.25ns)   --->   "store i8 %tmp_26, i8* %B_V_3_5_addr, align 1" [CNN_HLS/fully_connected.h:57]   --->   Operation 266 'store' <Predicate = (arrayNo1_cast == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_34 : Operation 267 [1/1] (0.00ns)   --->   "br label %0" [CNN_HLS/fully_connected.h:57]   --->   Operation 267 'br' <Predicate = (arrayNo1_cast == 5)> <Delay = 0.00>
ST_34 : Operation 268 [1/1] (3.25ns)   --->   "store i8 %tmp_26, i8* %B_V_3_4_addr, align 1" [CNN_HLS/fully_connected.h:57]   --->   Operation 268 'store' <Predicate = (arrayNo1_cast == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_34 : Operation 269 [1/1] (0.00ns)   --->   "br label %0" [CNN_HLS/fully_connected.h:57]   --->   Operation 269 'br' <Predicate = (arrayNo1_cast == 4)> <Delay = 0.00>
ST_34 : Operation 270 [1/1] (3.25ns)   --->   "store i8 %tmp_26, i8* %B_V_3_3_addr, align 1" [CNN_HLS/fully_connected.h:57]   --->   Operation 270 'store' <Predicate = (arrayNo1_cast == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_34 : Operation 271 [1/1] (0.00ns)   --->   "br label %0" [CNN_HLS/fully_connected.h:57]   --->   Operation 271 'br' <Predicate = (arrayNo1_cast == 3)> <Delay = 0.00>
ST_34 : Operation 272 [1/1] (3.25ns)   --->   "store i8 %tmp_26, i8* %B_V_3_2_addr, align 1" [CNN_HLS/fully_connected.h:57]   --->   Operation 272 'store' <Predicate = (arrayNo1_cast == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_34 : Operation 273 [1/1] (0.00ns)   --->   "br label %0" [CNN_HLS/fully_connected.h:57]   --->   Operation 273 'br' <Predicate = (arrayNo1_cast == 2)> <Delay = 0.00>
ST_34 : Operation 274 [1/1] (3.25ns)   --->   "store i8 %tmp_26, i8* %B_V_3_1_addr, align 1" [CNN_HLS/fully_connected.h:57]   --->   Operation 274 'store' <Predicate = (arrayNo1_cast == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_34 : Operation 275 [1/1] (0.00ns)   --->   "br label %0" [CNN_HLS/fully_connected.h:57]   --->   Operation 275 'br' <Predicate = (arrayNo1_cast == 1)> <Delay = 0.00>
ST_34 : Operation 276 [1/1] (3.25ns)   --->   "store i8 %tmp_26, i8* %B_V_3_0_addr, align 1" [CNN_HLS/fully_connected.h:57]   --->   Operation 276 'store' <Predicate = (arrayNo1_cast == 0)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_34 : Operation 277 [1/1] (0.00ns)   --->   "br label %0" [CNN_HLS/fully_connected.h:57]   --->   Operation 277 'br' <Predicate = (arrayNo1_cast == 0)> <Delay = 0.00>
ST_34 : Operation 278 [1/1] (3.25ns)   --->   "store i8 %tmp_26, i8* %B_V_3_7_addr, align 1" [CNN_HLS/fully_connected.h:57]   --->   Operation 278 'store' <Predicate = (arrayNo1_cast != 0 & arrayNo1_cast != 1 & arrayNo1_cast != 2 & arrayNo1_cast != 3 & arrayNo1_cast != 4 & arrayNo1_cast != 5 & arrayNo1_cast != 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 160> <RAM>
ST_34 : Operation 279 [1/1] (0.00ns)   --->   "br label %0" [CNN_HLS/fully_connected.h:57]   --->   Operation 279 'br' <Predicate = (arrayNo1_cast != 0 & arrayNo1_cast != 1 & arrayNo1_cast != 2 & arrayNo1_cast != 3 & arrayNo1_cast != 4 & arrayNo1_cast != 5 & arrayNo1_cast != 6)> <Delay = 0.00>

State 35 <SV = 8> <Delay = 0.00>
ST_35 : Operation 280 [1/1] (0.00ns)   --->   "br label %.loopexit350"   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/fully_connected.h:21) [23]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/fully_connected.h:23) [24]  (2.19 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/fully_connected.h:25) [25]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/fully_connected.h:27) [26]  (2.19 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/fully_connected.h:29) [27]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/fully_connected.h:31) [28]  (2.19 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/fully_connected.h:33) [29]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/fully_connected.h:35) [30]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/fully_connected.h:37) [31]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/fully_connected.h:39) [32]  (2.19 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/fully_connected.h:41) [33]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/fully_connected.h:43) [34]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', CNN_HLS/fully_connected.h:49) [37]  (2.43 ns)
	blocking operation 1.96 ns on control path)

 <State 8>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp1', CNN_HLS/fully_connected.h:88) [46]  (3.89 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/fully_connected.h:88) [48]  (3.95 ns)

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/fully_connected.h:88) [48]  (3.95 ns)

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/fully_connected.h:88) [48]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/fully_connected.h:88) [48]  (3.95 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/fully_connected.h:88) [48]  (3.95 ns)

 <State 15>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i4', CNN_HLS/fully_connected.h:89) with incoming values : ('i_4', CNN_HLS/fully_connected.h:89) [51]  (0 ns)
	'add' operation ('i_4', CNN_HLS/fully_connected.h:89) [54]  (2.52 ns)

 <State 16>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/fully_connected.h:93) [60]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/fully_connected.h:94) [61]  (2.19 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 3.41ns
The critical path consists of the following:
	'icmp' operation ('tmp_18', CNN_HLS/fully_connected.h:64) [71]  (2.43 ns)
	blocking operation 0.978 ns on control path)

 <State 19>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', CNN_HLS/fully_connected.h:67) [79]  (0 ns)
	'add' operation ('i', CNN_HLS/fully_connected.h:67) [82]  (1.92 ns)

 <State 20>: 2.19ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/fully_connected.h:70) [87]  (2.19 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_3_3_addr', CNN_HLS/fully_connected.h:71) [95]  (0 ns)
	'store' operation (CNN_HLS/fully_connected.h:71) of variable 'tmp_34', CNN_HLS/fully_connected.h:71 on array 'A_V_3_3' [111]  (2.32 ns)

 <State 22>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [131]  (1.77 ns)

 <State 23>: 4.71ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', CNN_HLS/fully_connected.h:76) [134]  (0 ns)
	'icmp' operation ('exitcond3', CNN_HLS/fully_connected.h:76) [140]  (1.55 ns)
	'select' operation ('j3_mid2', CNN_HLS/fully_connected.h:76) [142]  (1.25 ns)
	'add' operation ('j', CNN_HLS/fully_connected.h:76) [198]  (1.92 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_3_5_addr_1', CNN_HLS/fully_connected.h:79) [157]  (0 ns)
	'load' operation ('B_V_3_5_load', CNN_HLS/fully_connected.h:79) on array 'B_V_3_5' [183]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'load' operation ('B_V_3_0_load', CNN_HLS/fully_connected.h:79) on array 'B_V_3_0' [178]  (3.25 ns)

 <State 26>: 2.48ns
The critical path consists of the following:
	'mux' operation ('tmp_25', CNN_HLS/fully_connected.h:79) [186]  (2.48 ns)

 <State 27>: 4.17ns
The critical path consists of the following:
	'mul' operation ('r.V', CNN_HLS/fully_connected.h:79) [188]  (4.17 ns)

 <State 28>: 2.08ns
The critical path consists of the following:
	'sub' operation ('p_neg', CNN_HLS/fully_connected.h:79) [191]  (2.08 ns)

 <State 29>: 3.83ns
The critical path consists of the following:
	'sub' operation ('tmp_29', CNN_HLS/fully_connected.h:79) [193]  (1.92 ns)
	'select' operation ('tmp_32', CNN_HLS/fully_connected.h:79) [195]  (0 ns)
	'add' operation ('buf.V', CNN_HLS/fully_connected.h:79) [196]  (1.92 ns)

 <State 30>: 3.18ns
The critical path consists of the following:
	'select' operation ('x_V_y_V_i', CNN_HLS/config.h:23->CNN_HLS/fully_connected.h:81) [204]  (0.993 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/fully_connected.h:82) [206]  (2.19 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 4.71ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', CNN_HLS/fully_connected.h:53) [222]  (0 ns)
	'icmp' operation ('exitcond', CNN_HLS/fully_connected.h:53) [228]  (1.55 ns)
	'select' operation ('j_mid2', CNN_HLS/fully_connected.h:53) [229]  (1.25 ns)
	'add' operation ('j', CNN_HLS/fully_connected.h:53) [275]  (1.92 ns)

 <State 33>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/fully_connected.h:56) [233]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/fully_connected.h:58) [273]  (2.19 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_3_3_addr', CNN_HLS/fully_connected.h:57) [242]  (0 ns)
	'store' operation (CNN_HLS/fully_connected.h:57) of variable 'tmp_26', CNN_HLS/fully_connected.h:57 on array 'B_V_3_3' [258]  (3.25 ns)

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
