Item(by='andor', descendants=None, kids=None, score=None, time=1605392184, title=None, item_type='comment', url=None, parent=25093460, text='Not a chip designer, but I think it could lead to a more efficient use of the functional units.<p>With more instructions decoded per clock and a larger reorder buffer, the core should be able to keep its units busier, i.e. not wasting energy without producing valuable output.<p>This efficiency gain of course needs to outweigh the consumption of the additional decoders. This part is easier with ARM as decoding x86 is complicated.<p>In addition to higher unit utilization, the increased parallelism should also be an advantage in the &quot;race to sleep&quot; power management strategy.')