4 bit vote tallying circuit 
lab 1 
4
bit
vote
tallying
circuit
lab
1
objective
lab
assignment
get
familiar
vhdl
learn
use
modelsim
altera
cad
tools
please
read
instruction
carefully
properly
submitted
assignments
will
graded
make
sure
create
zip
file
named
student
id
submit
files
specification
due
monday
4
9
2012
3pm
vote
tallying
circuit
counts
number
1's
input
signal
4
bit
tally
circuit
designing
4
input
bits
x0
x1
x2
x3
please
specify
circuit
truth
table
can
name
output
bits
y0
y1
yn
produce
'sum
products'
expression
output
bit
think
questions
specifying
truth
table
based
number
bits
input
many
rows
truth
table
tallying
1's
4
bit
input
range
result
1
4
0
4
0
3
0
3based
answer
question
2
many
bits
required
encode
result
binary
lab
team
sign
due
wednesday
4
11
11
45pm
design
due
friday
4
13
11
45pm
task
design
4
bit
tally
circuit
test
bench
test
functionality
module
template
vhdl
files
tally
module
lab1
vhd
test
bench
lab1
tb
vhd
provided
interface
ports
already
defined
need
complete
design
files
please
make
changes
interface
tally
module
lab1
entity
one
4
bit
input
one
3
bit
output
interface
ports
defined
lab1
entity
lab1
vhd
file
inputs
std
logic
vector
3
downto
0
output
std
logic
vector
2
downto
0
design
assignment
1
based
basic
logic
gates
required
implement
tally
module
combinational
circuit
using
concurrent
signal
assignments
vhdl
start
downloading
lab1
zip
unpacking
verification
due
friday
4
13
11
45pm
inside
test
bench
test
tallying
module
using
various
input
combinations
specific
interval
time
can
order
tens
nanoseconds
example
change
input
get
result
tallying
module
compare
product
expected
value
see
correct
case
result
match
expected
value
test
bench
generate
error
message
use
assert
statement
reporting
error
message
note
entity
lab1
tb
test
bench
ports
since
input
output
signals
produce
lab
specification
design
including
truth
table
logic
expressions
please
submit
paper
design
monday
4
9
2012
3pm
vhdl
design
vhdl
test
bench
screenshots
waveforms
signals
design
please
submit
files
friday
4
13
11
45pm
