{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679359899682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679359899683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 21 00:51:39 2023 " "Processing started: Tue Mar 21 00:51:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679359899683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359899683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulation -c simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulation -c simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359899683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679359900370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679359900370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 simulation " "Found entity 1: simulation" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679359915740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 2 2 " "Found 2 design units, including 2 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679359915745 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_testbench " "Found entity 2: control_testbench" {  } { { "control.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/control.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679359915745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pi control.v(14) " "Verilog HDL Implicit Net warning at control.v(14): created implicit net for \"pi\"" {  } { { "control.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/control.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679359915745 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "interval_counts control.v(22) " "Verilog HDL Implicit Net warning at control.v(22): created implicit net for \"interval_counts\"" {  } { { "control.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/control.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679359915745 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "counter packed simulation.v(33) " "Verilog HDL Port Declaration warning at simulation.v(33): data type declaration for \"counter\" declares packed dimensions but the port declaration declaration does not" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 33 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1679359915746 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "counter simulation.v(11) " "HDL info at simulation.v(11): see declaration for object \"counter\"" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679359915746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simulation " "Elaborating entity \"simulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679359915788 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_start simulation.v(24) " "Verilog HDL or VHDL warning at simulation.v(24): object \"pi_start\" assigned a value but never read" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679359915791 "|simulation"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interval_2_start simulation.v(25) " "Verilog HDL or VHDL warning at simulation.v(25): object \"interval_2_start\" assigned a value but never read" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679359915791 "|simulation"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_time simulation.v(27) " "Verilog HDL or VHDL warning at simulation.v(27): object \"end_time\" assigned a value but never read" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679359915791 "|simulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 simulation.v(39) " "Verilog HDL assignment warning at simulation.v(39): truncated value with size 32 to match size of target (17)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679359915791 "|simulation"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk simulation.v(37) " "Verilog HDL warning at simulation.v(37): assignments to clk create a combinational loop" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1679359915791 "|simulation"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state simulation.v(37) " "Verilog HDL Always Construct warning at simulation.v(37): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679359915791 "|simulation"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "rabi_trig simulation.v(93) " "Verilog HDL warning at simulation.v(93): assignments to rabi_trig create a combinational loop" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1679359915791 "|simulation"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rabi simulation.v(93) " "Verilog HDL Always Construct warning at simulation.v(93): inferring latch(es) for variable \"rabi\", which holds its previous value in one or more paths through the always construct" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679359915791 "|simulation"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_state simulation.v(93) " "Verilog HDL Always Construct warning at simulation.v(93): inferring latch(es) for variable \"r_state\", which holds its previous value in one or more paths through the always construct" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679359915791 "|simulation"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_counter simulation.v(93) " "Verilog HDL Always Construct warning at simulation.v(93): inferring latch(es) for variable \"r_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pulse_length simulation.v(93) " "Verilog HDL Always Construct warning at simulation.v(93): inferring latch(es) for variable \"pulse_length\", which holds its previous value in one or more paths through the always construct" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "simulation.v(126) " "Verilog HDL warning at simulation.v(126): ignoring unsupported system task" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 126 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "interval 2 start = 60, pi start = 40, second pi_2 start= 80 simulation.v(141) " "Verilog HDL Display System Task info at simulation.v(141): interval 2 start = 60, pi start = 40, second pi_2 start= 80" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 141 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[1\] simulation.v(93) " "Inferred latch for \"pulse_length\[1\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[2\] simulation.v(93) " "Inferred latch for \"pulse_length\[2\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[3\] simulation.v(93) " "Inferred latch for \"pulse_length\[3\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[4\] simulation.v(93) " "Inferred latch for \"pulse_length\[4\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[5\] simulation.v(93) " "Inferred latch for \"pulse_length\[5\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[6\] simulation.v(93) " "Inferred latch for \"pulse_length\[6\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[7\] simulation.v(93) " "Inferred latch for \"pulse_length\[7\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[8\] simulation.v(93) " "Inferred latch for \"pulse_length\[8\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[9\] simulation.v(93) " "Inferred latch for \"pulse_length\[9\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[10\] simulation.v(93) " "Inferred latch for \"pulse_length\[10\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[11\] simulation.v(93) " "Inferred latch for \"pulse_length\[11\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[12\] simulation.v(93) " "Inferred latch for \"pulse_length\[12\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[13\] simulation.v(93) " "Inferred latch for \"pulse_length\[13\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[14\] simulation.v(93) " "Inferred latch for \"pulse_length\[14\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[15\] simulation.v(93) " "Inferred latch for \"pulse_length\[15\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[16\] simulation.v(93) " "Inferred latch for \"pulse_length\[16\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[17\] simulation.v(93) " "Inferred latch for \"pulse_length\[17\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[18\] simulation.v(93) " "Inferred latch for \"pulse_length\[18\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[19\] simulation.v(93) " "Inferred latch for \"pulse_length\[19\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[20\] simulation.v(93) " "Inferred latch for \"pulse_length\[20\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915792 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[21\] simulation.v(93) " "Inferred latch for \"pulse_length\[21\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[22\] simulation.v(93) " "Inferred latch for \"pulse_length\[22\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[23\] simulation.v(93) " "Inferred latch for \"pulse_length\[23\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[24\] simulation.v(93) " "Inferred latch for \"pulse_length\[24\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[25\] simulation.v(93) " "Inferred latch for \"pulse_length\[25\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[26\] simulation.v(93) " "Inferred latch for \"pulse_length\[26\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[27\] simulation.v(93) " "Inferred latch for \"pulse_length\[27\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[28\] simulation.v(93) " "Inferred latch for \"pulse_length\[28\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[29\] simulation.v(93) " "Inferred latch for \"pulse_length\[29\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[30\] simulation.v(93) " "Inferred latch for \"pulse_length\[30\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_length\[31\] simulation.v(93) " "Inferred latch for \"pulse_length\[31\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[0\] simulation.v(93) " "Inferred latch for \"r_counter\[0\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[1\] simulation.v(93) " "Inferred latch for \"r_counter\[1\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[2\] simulation.v(93) " "Inferred latch for \"r_counter\[2\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[3\] simulation.v(93) " "Inferred latch for \"r_counter\[3\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[4\] simulation.v(93) " "Inferred latch for \"r_counter\[4\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[5\] simulation.v(93) " "Inferred latch for \"r_counter\[5\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[6\] simulation.v(93) " "Inferred latch for \"r_counter\[6\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[7\] simulation.v(93) " "Inferred latch for \"r_counter\[7\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[8\] simulation.v(93) " "Inferred latch for \"r_counter\[8\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[9\] simulation.v(93) " "Inferred latch for \"r_counter\[9\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[10\] simulation.v(93) " "Inferred latch for \"r_counter\[10\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915793 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[11\] simulation.v(93) " "Inferred latch for \"r_counter\[11\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915794 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[12\] simulation.v(93) " "Inferred latch for \"r_counter\[12\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915794 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[13\] simulation.v(93) " "Inferred latch for \"r_counter\[13\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915794 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[14\] simulation.v(93) " "Inferred latch for \"r_counter\[14\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915794 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[15\] simulation.v(93) " "Inferred latch for \"r_counter\[15\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915794 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[16\] simulation.v(93) " "Inferred latch for \"r_counter\[16\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915794 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[17\] simulation.v(93) " "Inferred latch for \"r_counter\[17\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915794 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[18\] simulation.v(93) " "Inferred latch for \"r_counter\[18\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915794 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[19\] simulation.v(93) " "Inferred latch for \"r_counter\[19\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915794 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[20\] simulation.v(93) " "Inferred latch for \"r_counter\[20\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915794 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[21\] simulation.v(93) " "Inferred latch for \"r_counter\[21\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915794 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[22\] simulation.v(93) " "Inferred latch for \"r_counter\[22\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915794 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[23\] simulation.v(93) " "Inferred latch for \"r_counter\[23\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915794 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[24\] simulation.v(93) " "Inferred latch for \"r_counter\[24\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915795 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[25\] simulation.v(93) " "Inferred latch for \"r_counter\[25\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915795 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[26\] simulation.v(93) " "Inferred latch for \"r_counter\[26\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915795 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[27\] simulation.v(93) " "Inferred latch for \"r_counter\[27\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915795 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[28\] simulation.v(93) " "Inferred latch for \"r_counter\[28\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915795 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[29\] simulation.v(93) " "Inferred latch for \"r_counter\[29\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915795 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[30\] simulation.v(93) " "Inferred latch for \"r_counter\[30\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915796 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_counter\[31\] simulation.v(93) " "Inferred latch for \"r_counter\[31\]\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915796 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_state.00000010 simulation.v(93) " "Inferred latch for \"r_state.00000010\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915796 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_state.00000001 simulation.v(93) " "Inferred latch for \"r_state.00000001\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915796 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_state.00000000 simulation.v(93) " "Inferred latch for \"r_state.00000000\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915796 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rabi simulation.v(93) " "Inferred latch for \"rabi\" at simulation.v(93)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915796 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00101 simulation.v(37) " "Inferred latch for \"state.00101\" at simulation.v(37)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915796 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00100 simulation.v(37) " "Inferred latch for \"state.00100\" at simulation.v(37)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915796 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00011 simulation.v(37) " "Inferred latch for \"state.00011\" at simulation.v(37)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915796 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00010 simulation.v(37) " "Inferred latch for \"state.00010\" at simulation.v(37)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915796 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00001 simulation.v(37) " "Inferred latch for \"state.00001\" at simulation.v(37)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915796 "|simulation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00000 simulation.v(37) " "Inferred latch for \"state.00000\" at simulation.v(37)" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359915796 "|simulation"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.00100_1006 " "Latch state.00100_1006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.00011_1020 " "Ports D and ENA on the latch are fed by the same signal state.00011_1020" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916372 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.00010_1034 " "Latch state.00010_1034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.00001_1048 " "Ports D and ENA on the latch are fed by the same signal state.00001_1048" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916372 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.00000_1062 " "Latch state.00000_1062 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.00101_992 " "Ports D and ENA on the latch are fed by the same signal state.00101_992" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916372 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.00101_992 " "Latch state.00101_992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.00100_1006 " "Ports D and ENA on the latch are fed by the same signal state.00100_1006" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916372 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.00001_1048 " "Latch state.00001_1048 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.00000_1062 " "Ports D and ENA on the latch are fed by the same signal state.00000_1062" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916372 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.00011_1020 " "Latch state.00011_1020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.00010_1034 " "Ports D and ENA on the latch are fed by the same signal state.00010_1034" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916372 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_state.00000010_949 " "Latch r_state.00000010_949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000001_960 " "Ports D and ENA on the latch are fed by the same signal r_state.00000001_960" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916372 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[31\] " "Latch r_counter\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916372 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[30\] " "Latch r_counter\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916373 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[29\] " "Latch r_counter\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916373 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[28\] " "Latch r_counter\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916373 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[27\] " "Latch r_counter\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916373 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[26\] " "Latch r_counter\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916373 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[25\] " "Latch r_counter\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916373 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[24\] " "Latch r_counter\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916374 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[23\] " "Latch r_counter\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916374 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[22\] " "Latch r_counter\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916374 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[21\] " "Latch r_counter\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916374 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[20\] " "Latch r_counter\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916374 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[19\] " "Latch r_counter\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916374 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[18\] " "Latch r_counter\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916374 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[17\] " "Latch r_counter\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916374 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[16\] " "Latch r_counter\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916374 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[15\] " "Latch r_counter\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916374 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[14\] " "Latch r_counter\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916375 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[13\] " "Latch r_counter\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916375 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[12\] " "Latch r_counter\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916375 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[11\] " "Latch r_counter\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916375 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[10\] " "Latch r_counter\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916375 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[9\] " "Latch r_counter\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916375 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[8\] " "Latch r_counter\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916375 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[7\] " "Latch r_counter\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916376 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[6\] " "Latch r_counter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916376 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[5\] " "Latch r_counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916376 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[4\] " "Latch r_counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916376 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[3\] " "Latch r_counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916376 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[2\] " "Latch r_counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916376 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[1\] " "Latch r_counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916376 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_counter\[0\] " "Latch r_counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA r_state.00000010_949 " "Ports D and ENA on the latch are fed by the same signal r_state.00000010_949" {  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679359916377 ""}  } { { "simulation.v" "" { Text "C:/Users/Solom/OneDrive/Desktop/Control/simulation/simulation.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679359916377 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679359916606 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679359917310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679359917310 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "303 " "Implemented 303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679359917371 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679359917371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "284 " "Implemented 284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679359917371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679359917371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679359917401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 21 00:51:57 2023 " "Processing ended: Tue Mar 21 00:51:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679359917401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679359917401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679359917401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679359917401 ""}
