

================================================================
== Vivado HLS Report for 'quantize_activation'
================================================================
* Date:           Sun Nov 24 10:25:11 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.568 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85| 0.850 us | 0.850 us |   85|   85|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- QUANTIZE_ACTIVATION_LOOP_3  |       19|       19|         5|          1|          1|    16|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 71
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 66 67 68 69 70 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 71 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 66 
71 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [16 x i32]* %input_0_V, i64 0, i64 0" [./layer.h:128]   --->   Operation 72 'getelementptr' 'input_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (2.32ns)   --->   "%p_Val2_s = load i32* %input_0_V_addr, align 4" [./layer.h:128]   --->   Operation 73 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 6.30>
ST_2 : Operation 74 [1/2] (2.32ns)   --->   "%p_Val2_s = load i32* %input_0_V_addr, align 4" [./layer.h:128]   --->   Operation 74 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 75 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.55ns)   --->   "%sub_ln703 = sub i32 0, %p_Val2_s" [./layer.h:58->./layer.h:128]   --->   Operation 76 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.69ns)   --->   "%p_Val2_11 = select i1 %tmp_9, i32 %sub_ln703, i32 %p_Val2_s" [./layer.h:58->./layer.h:128]   --->   Operation 77 'select' 'p_Val2_11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %p_Val2_11 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 78 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_11, i32 31)" [./layer.h:100->./layer.h:128]   --->   Operation 79 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.73ns)   --->   "%select_ln100 = select i1 %tmp_10, i31 0, i31 %trunc_ln58" [./layer.h:100->./layer.h:128]   --->   Operation 80 'select' 'select_ln100' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%input_0_V_addr_2 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 1" [./layer.h:128]   --->   Operation 81 'getelementptr' 'input_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (2.32ns)   --->   "%p_Val2_12 = load i32* %input_0_V_addr_2, align 4" [./layer.h:128]   --->   Operation 82 'load' 'p_Val2_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%input_0_V_addr_3 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 2" [./layer.h:128]   --->   Operation 83 'getelementptr' 'input_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (2.32ns)   --->   "%p_Val2_14 = load i32* %input_0_V_addr_3, align 4" [./layer.h:128]   --->   Operation 84 'load' 'p_Val2_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 8.04>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i31 %select_ln100 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 85 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (2.32ns)   --->   "%p_Val2_12 = load i32* %input_0_V_addr_2, align 4" [./layer.h:128]   --->   Operation 86 'load' 'p_Val2_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_12, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 87 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (2.55ns)   --->   "%sub_ln703_1 = sub i32 0, %p_Val2_12" [./layer.h:58->./layer.h:128]   --->   Operation 88 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.69ns)   --->   "%p_Val2_13 = select i1 %tmp_11, i32 %sub_ln703_1, i32 %p_Val2_12" [./layer.h:58->./layer.h:128]   --->   Operation 89 'select' 'p_Val2_13' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i32 %p_Val2_13 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 90 'trunc' 'trunc_ln58_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln1494 = icmp sgt i32 %zext_ln100, %p_Val2_13" [./layer.h:100->./layer.h:128]   --->   Operation 91 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/2] (2.32ns)   --->   "%p_Val2_14 = load i32* %input_0_V_addr_3, align 4" [./layer.h:128]   --->   Operation 92 'load' 'p_Val2_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_14, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 93 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (2.55ns)   --->   "%sub_ln703_2 = sub i32 0, %p_Val2_14" [./layer.h:58->./layer.h:128]   --->   Operation 94 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.69ns)   --->   "%p_Val2_15 = select i1 %tmp_12, i32 %sub_ln703_2, i32 %p_Val2_14" [./layer.h:58->./layer.h:128]   --->   Operation 95 'select' 'p_Val2_15' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = trunc i32 %p_Val2_15 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 96 'trunc' 'trunc_ln58_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%input_0_V_addr_4 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 3" [./layer.h:128]   --->   Operation 97 'getelementptr' 'input_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (2.32ns)   --->   "%p_Val2_16 = load i32* %input_0_V_addr_4, align 4" [./layer.h:128]   --->   Operation 98 'load' 'p_Val2_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%input_0_V_addr_5 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 4" [./layer.h:128]   --->   Operation 99 'getelementptr' 'input_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (2.32ns)   --->   "%p_Val2_18 = load i32* %input_0_V_addr_5, align 4" [./layer.h:128]   --->   Operation 100 'load' 'p_Val2_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 8.04>
ST_4 : Operation 101 [1/1] (0.73ns)   --->   "%select_ln100_2 = select i1 %icmp_ln1494, i31 %select_ln100, i31 %trunc_ln58_1" [./layer.h:100->./layer.h:128]   --->   Operation 101 'select' 'select_ln100_2' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i31 %select_ln100_2 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 102 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.47ns)   --->   "%icmp_ln1494_2 = icmp sgt i32 %zext_ln100_1, %p_Val2_15" [./layer.h:100->./layer.h:128]   --->   Operation 103 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.73ns)   --->   "%select_ln100_3 = select i1 %icmp_ln1494_2, i31 %select_ln100_2, i31 %trunc_ln58_2" [./layer.h:100->./layer.h:128]   --->   Operation 104 'select' 'select_ln100_3' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i31 %select_ln100_3 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 105 'zext' 'zext_ln100_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (2.32ns)   --->   "%p_Val2_16 = load i32* %input_0_V_addr_4, align 4" [./layer.h:128]   --->   Operation 106 'load' 'p_Val2_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_16, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 107 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.55ns)   --->   "%sub_ln703_3 = sub i32 0, %p_Val2_16" [./layer.h:58->./layer.h:128]   --->   Operation 108 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.69ns)   --->   "%p_Val2_17 = select i1 %tmp_13, i32 %sub_ln703_3, i32 %p_Val2_16" [./layer.h:58->./layer.h:128]   --->   Operation 109 'select' 'p_Val2_17' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln58_3 = trunc i32 %p_Val2_17 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 110 'trunc' 'trunc_ln58_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (2.47ns)   --->   "%icmp_ln1494_3 = icmp sgt i32 %zext_ln100_2, %p_Val2_17" [./layer.h:100->./layer.h:128]   --->   Operation 111 'icmp' 'icmp_ln1494_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/2] (2.32ns)   --->   "%p_Val2_18 = load i32* %input_0_V_addr_5, align 4" [./layer.h:128]   --->   Operation 112 'load' 'p_Val2_18' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_18, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 113 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (2.55ns)   --->   "%sub_ln703_4 = sub i32 0, %p_Val2_18" [./layer.h:58->./layer.h:128]   --->   Operation 114 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.69ns)   --->   "%p_Val2_19 = select i1 %tmp_14, i32 %sub_ln703_4, i32 %p_Val2_18" [./layer.h:58->./layer.h:128]   --->   Operation 115 'select' 'p_Val2_19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln58_4 = trunc i32 %p_Val2_19 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 116 'trunc' 'trunc_ln58_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%input_0_V_addr_6 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 5" [./layer.h:128]   --->   Operation 117 'getelementptr' 'input_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (2.32ns)   --->   "%p_Val2_20 = load i32* %input_0_V_addr_6, align 4" [./layer.h:128]   --->   Operation 118 'load' 'p_Val2_20' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%input_0_V_addr_7 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 6" [./layer.h:128]   --->   Operation 119 'getelementptr' 'input_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (2.32ns)   --->   "%p_Val2_22 = load i32* %input_0_V_addr_7, align 4" [./layer.h:128]   --->   Operation 120 'load' 'p_Val2_22' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 8.04>
ST_5 : Operation 121 [1/1] (0.73ns)   --->   "%select_ln100_4 = select i1 %icmp_ln1494_3, i31 %select_ln100_3, i31 %trunc_ln58_3" [./layer.h:100->./layer.h:128]   --->   Operation 121 'select' 'select_ln100_4' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln100_3 = zext i31 %select_ln100_4 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 122 'zext' 'zext_ln100_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (2.47ns)   --->   "%icmp_ln1494_4 = icmp sgt i32 %zext_ln100_3, %p_Val2_19" [./layer.h:100->./layer.h:128]   --->   Operation 123 'icmp' 'icmp_ln1494_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.73ns)   --->   "%select_ln100_5 = select i1 %icmp_ln1494_4, i31 %select_ln100_4, i31 %trunc_ln58_4" [./layer.h:100->./layer.h:128]   --->   Operation 124 'select' 'select_ln100_5' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln100_4 = zext i31 %select_ln100_5 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 125 'zext' 'zext_ln100_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/2] (2.32ns)   --->   "%p_Val2_20 = load i32* %input_0_V_addr_6, align 4" [./layer.h:128]   --->   Operation 126 'load' 'p_Val2_20' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_20, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 127 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (2.55ns)   --->   "%sub_ln703_5 = sub i32 0, %p_Val2_20" [./layer.h:58->./layer.h:128]   --->   Operation 128 'sub' 'sub_ln703_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.69ns)   --->   "%p_Val2_21 = select i1 %tmp_15, i32 %sub_ln703_5, i32 %p_Val2_20" [./layer.h:58->./layer.h:128]   --->   Operation 129 'select' 'p_Val2_21' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln58_5 = trunc i32 %p_Val2_21 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 130 'trunc' 'trunc_ln58_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (2.47ns)   --->   "%icmp_ln1494_5 = icmp sgt i32 %zext_ln100_4, %p_Val2_21" [./layer.h:100->./layer.h:128]   --->   Operation 131 'icmp' 'icmp_ln1494_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/2] (2.32ns)   --->   "%p_Val2_22 = load i32* %input_0_V_addr_7, align 4" [./layer.h:128]   --->   Operation 132 'load' 'p_Val2_22' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_22, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 133 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (2.55ns)   --->   "%sub_ln703_6 = sub i32 0, %p_Val2_22" [./layer.h:58->./layer.h:128]   --->   Operation 134 'sub' 'sub_ln703_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.69ns)   --->   "%p_Val2_23 = select i1 %tmp_16, i32 %sub_ln703_6, i32 %p_Val2_22" [./layer.h:58->./layer.h:128]   --->   Operation 135 'select' 'p_Val2_23' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln58_6 = trunc i32 %p_Val2_23 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 136 'trunc' 'trunc_ln58_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%input_0_V_addr_8 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 7" [./layer.h:128]   --->   Operation 137 'getelementptr' 'input_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [2/2] (2.32ns)   --->   "%p_Val2_24 = load i32* %input_0_V_addr_8, align 4" [./layer.h:128]   --->   Operation 138 'load' 'p_Val2_24' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%input_0_V_addr_9 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 8" [./layer.h:128]   --->   Operation 139 'getelementptr' 'input_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [2/2] (2.32ns)   --->   "%p_Val2_26 = load i32* %input_0_V_addr_9, align 4" [./layer.h:128]   --->   Operation 140 'load' 'p_Val2_26' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 8.04>
ST_6 : Operation 141 [1/1] (0.73ns)   --->   "%select_ln100_6 = select i1 %icmp_ln1494_5, i31 %select_ln100_5, i31 %trunc_ln58_5" [./layer.h:100->./layer.h:128]   --->   Operation 141 'select' 'select_ln100_6' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln100_5 = zext i31 %select_ln100_6 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 142 'zext' 'zext_ln100_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (2.47ns)   --->   "%icmp_ln1494_6 = icmp sgt i32 %zext_ln100_5, %p_Val2_23" [./layer.h:100->./layer.h:128]   --->   Operation 143 'icmp' 'icmp_ln1494_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.73ns)   --->   "%select_ln100_7 = select i1 %icmp_ln1494_6, i31 %select_ln100_6, i31 %trunc_ln58_6" [./layer.h:100->./layer.h:128]   --->   Operation 144 'select' 'select_ln100_7' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln100_6 = zext i31 %select_ln100_7 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 145 'zext' 'zext_ln100_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/2] (2.32ns)   --->   "%p_Val2_24 = load i32* %input_0_V_addr_8, align 4" [./layer.h:128]   --->   Operation 146 'load' 'p_Val2_24' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_24, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 147 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (2.55ns)   --->   "%sub_ln703_7 = sub i32 0, %p_Val2_24" [./layer.h:58->./layer.h:128]   --->   Operation 148 'sub' 'sub_ln703_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.69ns)   --->   "%p_Val2_25 = select i1 %tmp_17, i32 %sub_ln703_7, i32 %p_Val2_24" [./layer.h:58->./layer.h:128]   --->   Operation 149 'select' 'p_Val2_25' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln58_7 = trunc i32 %p_Val2_25 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 150 'trunc' 'trunc_ln58_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (2.47ns)   --->   "%icmp_ln1494_7 = icmp sgt i32 %zext_ln100_6, %p_Val2_25" [./layer.h:100->./layer.h:128]   --->   Operation 151 'icmp' 'icmp_ln1494_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/2] (2.32ns)   --->   "%p_Val2_26 = load i32* %input_0_V_addr_9, align 4" [./layer.h:128]   --->   Operation 152 'load' 'p_Val2_26' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_26, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 153 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (2.55ns)   --->   "%sub_ln703_8 = sub i32 0, %p_Val2_26" [./layer.h:58->./layer.h:128]   --->   Operation 154 'sub' 'sub_ln703_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.69ns)   --->   "%p_Val2_27 = select i1 %tmp_18, i32 %sub_ln703_8, i32 %p_Val2_26" [./layer.h:58->./layer.h:128]   --->   Operation 155 'select' 'p_Val2_27' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln58_8 = trunc i32 %p_Val2_27 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 156 'trunc' 'trunc_ln58_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%input_0_V_addr_10 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 9" [./layer.h:128]   --->   Operation 157 'getelementptr' 'input_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (2.32ns)   --->   "%p_Val2_28 = load i32* %input_0_V_addr_10, align 4" [./layer.h:128]   --->   Operation 158 'load' 'p_Val2_28' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%input_0_V_addr_11 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 10" [./layer.h:128]   --->   Operation 159 'getelementptr' 'input_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [2/2] (2.32ns)   --->   "%p_Val2_30 = load i32* %input_0_V_addr_11, align 4" [./layer.h:128]   --->   Operation 160 'load' 'p_Val2_30' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 8.04>
ST_7 : Operation 161 [1/1] (0.73ns)   --->   "%select_ln100_8 = select i1 %icmp_ln1494_7, i31 %select_ln100_7, i31 %trunc_ln58_7" [./layer.h:100->./layer.h:128]   --->   Operation 161 'select' 'select_ln100_8' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln100_7 = zext i31 %select_ln100_8 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 162 'zext' 'zext_ln100_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (2.47ns)   --->   "%icmp_ln1494_8 = icmp sgt i32 %zext_ln100_7, %p_Val2_27" [./layer.h:100->./layer.h:128]   --->   Operation 163 'icmp' 'icmp_ln1494_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.73ns)   --->   "%select_ln100_9 = select i1 %icmp_ln1494_8, i31 %select_ln100_8, i31 %trunc_ln58_8" [./layer.h:100->./layer.h:128]   --->   Operation 164 'select' 'select_ln100_9' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln100_8 = zext i31 %select_ln100_9 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 165 'zext' 'zext_ln100_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/2] (2.32ns)   --->   "%p_Val2_28 = load i32* %input_0_V_addr_10, align 4" [./layer.h:128]   --->   Operation 166 'load' 'p_Val2_28' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_28, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 167 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (2.55ns)   --->   "%sub_ln703_9 = sub i32 0, %p_Val2_28" [./layer.h:58->./layer.h:128]   --->   Operation 168 'sub' 'sub_ln703_9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.69ns)   --->   "%p_Val2_29 = select i1 %tmp_19, i32 %sub_ln703_9, i32 %p_Val2_28" [./layer.h:58->./layer.h:128]   --->   Operation 169 'select' 'p_Val2_29' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln58_9 = trunc i32 %p_Val2_29 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 170 'trunc' 'trunc_ln58_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (2.47ns)   --->   "%icmp_ln1494_9 = icmp sgt i32 %zext_ln100_8, %p_Val2_29" [./layer.h:100->./layer.h:128]   --->   Operation 171 'icmp' 'icmp_ln1494_9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/2] (2.32ns)   --->   "%p_Val2_30 = load i32* %input_0_V_addr_11, align 4" [./layer.h:128]   --->   Operation 172 'load' 'p_Val2_30' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_30, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 173 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (2.55ns)   --->   "%sub_ln703_10 = sub i32 0, %p_Val2_30" [./layer.h:58->./layer.h:128]   --->   Operation 174 'sub' 'sub_ln703_10' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.69ns)   --->   "%p_Val2_31 = select i1 %tmp_20, i32 %sub_ln703_10, i32 %p_Val2_30" [./layer.h:58->./layer.h:128]   --->   Operation 175 'select' 'p_Val2_31' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln58_10 = trunc i32 %p_Val2_31 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 176 'trunc' 'trunc_ln58_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%input_0_V_addr_12 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 11" [./layer.h:128]   --->   Operation 177 'getelementptr' 'input_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [2/2] (2.32ns)   --->   "%p_Val2_32 = load i32* %input_0_V_addr_12, align 4" [./layer.h:128]   --->   Operation 178 'load' 'p_Val2_32' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%input_0_V_addr_13 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 12" [./layer.h:128]   --->   Operation 179 'getelementptr' 'input_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [2/2] (2.32ns)   --->   "%p_Val2_34 = load i32* %input_0_V_addr_13, align 4" [./layer.h:128]   --->   Operation 180 'load' 'p_Val2_34' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 8.04>
ST_8 : Operation 181 [1/1] (0.73ns)   --->   "%select_ln100_10 = select i1 %icmp_ln1494_9, i31 %select_ln100_9, i31 %trunc_ln58_9" [./layer.h:100->./layer.h:128]   --->   Operation 181 'select' 'select_ln100_10' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln100_9 = zext i31 %select_ln100_10 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 182 'zext' 'zext_ln100_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (2.47ns)   --->   "%icmp_ln1494_10 = icmp sgt i32 %zext_ln100_9, %p_Val2_31" [./layer.h:100->./layer.h:128]   --->   Operation 183 'icmp' 'icmp_ln1494_10' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.73ns)   --->   "%select_ln100_11 = select i1 %icmp_ln1494_10, i31 %select_ln100_10, i31 %trunc_ln58_10" [./layer.h:100->./layer.h:128]   --->   Operation 184 'select' 'select_ln100_11' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln100_10 = zext i31 %select_ln100_11 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 185 'zext' 'zext_ln100_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/2] (2.32ns)   --->   "%p_Val2_32 = load i32* %input_0_V_addr_12, align 4" [./layer.h:128]   --->   Operation 186 'load' 'p_Val2_32' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_32, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 187 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (2.55ns)   --->   "%sub_ln703_11 = sub i32 0, %p_Val2_32" [./layer.h:58->./layer.h:128]   --->   Operation 188 'sub' 'sub_ln703_11' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.69ns)   --->   "%p_Val2_33 = select i1 %tmp_21, i32 %sub_ln703_11, i32 %p_Val2_32" [./layer.h:58->./layer.h:128]   --->   Operation 189 'select' 'p_Val2_33' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln58_11 = trunc i32 %p_Val2_33 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 190 'trunc' 'trunc_ln58_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (2.47ns)   --->   "%icmp_ln1494_11 = icmp sgt i32 %zext_ln100_10, %p_Val2_33" [./layer.h:100->./layer.h:128]   --->   Operation 191 'icmp' 'icmp_ln1494_11' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/2] (2.32ns)   --->   "%p_Val2_34 = load i32* %input_0_V_addr_13, align 4" [./layer.h:128]   --->   Operation 192 'load' 'p_Val2_34' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_34, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 193 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (2.55ns)   --->   "%sub_ln703_12 = sub i32 0, %p_Val2_34" [./layer.h:58->./layer.h:128]   --->   Operation 194 'sub' 'sub_ln703_12' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.69ns)   --->   "%p_Val2_35 = select i1 %tmp_22, i32 %sub_ln703_12, i32 %p_Val2_34" [./layer.h:58->./layer.h:128]   --->   Operation 195 'select' 'p_Val2_35' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln58_12 = trunc i32 %p_Val2_35 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 196 'trunc' 'trunc_ln58_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%input_0_V_addr_14 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 13" [./layer.h:128]   --->   Operation 197 'getelementptr' 'input_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [2/2] (2.32ns)   --->   "%p_Val2_36 = load i32* %input_0_V_addr_14, align 4" [./layer.h:128]   --->   Operation 198 'load' 'p_Val2_36' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%input_0_V_addr_15 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 14" [./layer.h:128]   --->   Operation 199 'getelementptr' 'input_0_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [2/2] (2.32ns)   --->   "%p_Val2_38 = load i32* %input_0_V_addr_15, align 4" [./layer.h:128]   --->   Operation 200 'load' 'p_Val2_38' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 8.04>
ST_9 : Operation 201 [1/1] (0.73ns)   --->   "%select_ln100_12 = select i1 %icmp_ln1494_11, i31 %select_ln100_11, i31 %trunc_ln58_11" [./layer.h:100->./layer.h:128]   --->   Operation 201 'select' 'select_ln100_12' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln100_11 = zext i31 %select_ln100_12 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 202 'zext' 'zext_ln100_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (2.47ns)   --->   "%icmp_ln1494_12 = icmp sgt i32 %zext_ln100_11, %p_Val2_35" [./layer.h:100->./layer.h:128]   --->   Operation 203 'icmp' 'icmp_ln1494_12' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.73ns)   --->   "%select_ln100_13 = select i1 %icmp_ln1494_12, i31 %select_ln100_12, i31 %trunc_ln58_12" [./layer.h:100->./layer.h:128]   --->   Operation 204 'select' 'select_ln100_13' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln100_12 = zext i31 %select_ln100_13 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 205 'zext' 'zext_ln100_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/2] (2.32ns)   --->   "%p_Val2_36 = load i32* %input_0_V_addr_14, align 4" [./layer.h:128]   --->   Operation 206 'load' 'p_Val2_36' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_36, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 207 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (2.55ns)   --->   "%sub_ln703_13 = sub i32 0, %p_Val2_36" [./layer.h:58->./layer.h:128]   --->   Operation 208 'sub' 'sub_ln703_13' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.69ns)   --->   "%p_Val2_37 = select i1 %tmp_23, i32 %sub_ln703_13, i32 %p_Val2_36" [./layer.h:58->./layer.h:128]   --->   Operation 209 'select' 'p_Val2_37' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln58_13 = trunc i32 %p_Val2_37 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 210 'trunc' 'trunc_ln58_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (2.47ns)   --->   "%icmp_ln1494_13 = icmp sgt i32 %zext_ln100_12, %p_Val2_37" [./layer.h:100->./layer.h:128]   --->   Operation 211 'icmp' 'icmp_ln1494_13' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/2] (2.32ns)   --->   "%p_Val2_38 = load i32* %input_0_V_addr_15, align 4" [./layer.h:128]   --->   Operation 212 'load' 'p_Val2_38' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_38, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 213 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (2.55ns)   --->   "%sub_ln703_14 = sub i32 0, %p_Val2_38" [./layer.h:58->./layer.h:128]   --->   Operation 214 'sub' 'sub_ln703_14' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.69ns)   --->   "%p_Val2_39 = select i1 %tmp_24, i32 %sub_ln703_14, i32 %p_Val2_38" [./layer.h:58->./layer.h:128]   --->   Operation 215 'select' 'p_Val2_39' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln58_14 = trunc i32 %p_Val2_39 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 216 'trunc' 'trunc_ln58_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%input_0_V_addr_16 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 15" [./layer.h:128]   --->   Operation 217 'getelementptr' 'input_0_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [2/2] (2.32ns)   --->   "%p_Val2_40 = load i32* %input_0_V_addr_16, align 4" [./layer.h:128]   --->   Operation 218 'load' 'p_Val2_40' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 8.04>
ST_10 : Operation 219 [1/1] (0.73ns)   --->   "%select_ln100_14 = select i1 %icmp_ln1494_13, i31 %select_ln100_13, i31 %trunc_ln58_13" [./layer.h:100->./layer.h:128]   --->   Operation 219 'select' 'select_ln100_14' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln100_13 = zext i31 %select_ln100_14 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 220 'zext' 'zext_ln100_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (2.47ns)   --->   "%icmp_ln1494_14 = icmp sgt i32 %zext_ln100_13, %p_Val2_39" [./layer.h:100->./layer.h:128]   --->   Operation 221 'icmp' 'icmp_ln1494_14' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 222 [1/1] (0.73ns)   --->   "%select_ln100_15 = select i1 %icmp_ln1494_14, i31 %select_ln100_14, i31 %trunc_ln58_14" [./layer.h:100->./layer.h:128]   --->   Operation 222 'select' 'select_ln100_15' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln100_14 = zext i31 %select_ln100_15 to i32" [./layer.h:100->./layer.h:128]   --->   Operation 223 'zext' 'zext_ln100_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 224 [1/2] (2.32ns)   --->   "%p_Val2_40 = load i32* %input_0_V_addr_16, align 4" [./layer.h:128]   --->   Operation 224 'load' 'p_Val2_40' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_40, i32 31)" [./layer.h:58->./layer.h:128]   --->   Operation 225 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (2.55ns)   --->   "%sub_ln703_15 = sub i32 0, %p_Val2_40" [./layer.h:58->./layer.h:128]   --->   Operation 226 'sub' 'sub_ln703_15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [1/1] (0.69ns)   --->   "%p_Val2_41 = select i1 %tmp_25, i32 %sub_ln703_15, i32 %p_Val2_40" [./layer.h:58->./layer.h:128]   --->   Operation 227 'select' 'p_Val2_41' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln58_15 = trunc i32 %p_Val2_41 to i31" [./layer.h:58->./layer.h:128]   --->   Operation 228 'trunc' 'trunc_ln58_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (2.47ns)   --->   "%icmp_ln1494_15 = icmp sgt i32 %zext_ln100_14, %p_Val2_41" [./layer.h:100->./layer.h:128]   --->   Operation 229 'icmp' 'icmp_ln1494_15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.56>
ST_11 : Operation 230 [1/1] (0.73ns)   --->   "%select_ln100_16 = select i1 %icmp_ln1494_15, i31 %select_ln100_15, i31 %trunc_ln58_15" [./layer.h:100->./layer.h:128]   --->   Operation 230 'select' 'select_ln100_16' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (2.47ns)   --->   "%icmp_ln1494_16 = icmp ugt i31 %select_ln100_16, 41" [./layer.h:100->./layer.h:129]   --->   Operation 231 'icmp' 'icmp_ln1494_16' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (0.73ns)   --->   "%select_ln100_17 = select i1 %icmp_ln1494_16, i31 %select_ln100_16, i31 41" [./layer.h:100->./layer.h:129]   --->   Operation 232 'select' 'select_ln100_17' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i31 %select_ln100_17 to i51" [./layer.h:130]   --->   Operation 233 'zext' 'zext_ln1148' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 234 [55/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 234 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.63>
ST_12 : Operation 235 [54/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 235 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.63>
ST_13 : Operation 236 [53/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 236 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.63>
ST_14 : Operation 237 [52/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 237 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.63>
ST_15 : Operation 238 [51/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 238 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.63>
ST_16 : Operation 239 [50/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 239 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.63>
ST_17 : Operation 240 [49/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 240 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.63>
ST_18 : Operation 241 [48/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 241 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.63>
ST_19 : Operation 242 [47/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 242 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.63>
ST_20 : Operation 243 [46/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 243 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.63>
ST_21 : Operation 244 [45/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 244 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.63>
ST_22 : Operation 245 [44/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 245 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.63>
ST_23 : Operation 246 [43/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 246 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.63>
ST_24 : Operation 247 [42/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 247 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.63>
ST_25 : Operation 248 [41/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 248 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.63>
ST_26 : Operation 249 [40/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 249 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.63>
ST_27 : Operation 250 [39/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 250 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.63>
ST_28 : Operation 251 [38/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 251 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.63>
ST_29 : Operation 252 [37/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 252 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.63>
ST_30 : Operation 253 [36/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 253 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.63>
ST_31 : Operation 254 [35/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 254 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.63>
ST_32 : Operation 255 [34/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 255 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.63>
ST_33 : Operation 256 [33/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 256 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.63>
ST_34 : Operation 257 [32/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 257 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.63>
ST_35 : Operation 258 [31/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 258 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.63>
ST_36 : Operation 259 [30/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 259 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.63>
ST_37 : Operation 260 [29/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 260 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.63>
ST_38 : Operation 261 [28/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 261 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.63>
ST_39 : Operation 262 [27/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 262 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.63>
ST_40 : Operation 263 [26/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 263 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.63>
ST_41 : Operation 264 [25/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 264 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.63>
ST_42 : Operation 265 [24/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 265 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.63>
ST_43 : Operation 266 [23/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 266 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.63>
ST_44 : Operation 267 [22/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 267 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.63>
ST_45 : Operation 268 [21/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 268 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.63>
ST_46 : Operation 269 [20/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 269 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.63>
ST_47 : Operation 270 [19/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 270 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.63>
ST_48 : Operation 271 [18/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 271 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.63>
ST_49 : Operation 272 [17/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 272 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.63>
ST_50 : Operation 273 [16/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 273 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.63>
ST_51 : Operation 274 [15/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 274 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.63>
ST_52 : Operation 275 [14/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 275 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.63>
ST_53 : Operation 276 [13/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 276 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.63>
ST_54 : Operation 277 [12/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 277 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.63>
ST_55 : Operation 278 [11/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 278 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.63>
ST_56 : Operation 279 [10/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 279 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.63>
ST_57 : Operation 280 [9/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 280 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.63>
ST_58 : Operation 281 [8/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 281 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.63>
ST_59 : Operation 282 [7/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 282 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.63>
ST_60 : Operation 283 [6/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 283 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.63>
ST_61 : Operation 284 [5/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 284 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.63>
ST_62 : Operation 285 [4/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 285 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.63>
ST_63 : Operation 286 [3/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 286 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.63>
ST_64 : Operation 287 [2/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 287 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.63>
ST_65 : Operation 288 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str62)" [./layer.h:123]   --->   Operation 288 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 289 [1/55] (4.63ns)   --->   "%udiv_ln1148 = udiv i51 -17592186044416, %zext_ln1148" [./layer.h:130]   --->   Operation 289 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.63> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 54> <II = 32> <Delay = 4.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i51 %udiv_ln1148 to i32" [./layer.h:130]   --->   Operation 290 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i32 %trunc_ln703 to i54" [./layer.h:134]   --->   Operation 291 'sext' 'sext_ln134' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 292 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:134]   --->   Operation 292 'br' <Predicate = true> <Delay = 1.76>

State 66 <SV = 65> <Delay = 2.32>
ST_66 : Operation 293 [1/1] (0.00ns)   --->   "%j1_0_0 = phi i5 [ 0, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %add_ln134, %QUANTIZE_ACTIVATION_LOOP_3 ]" [./layer.h:134]   --->   Operation 293 'phi' 'j1_0_0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 294 [1/1] (1.36ns)   --->   "%icmp_ln134 = icmp eq i5 %j1_0_0, -16" [./layer.h:134]   --->   Operation 294 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 295 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 295 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 296 [1/1] (1.78ns)   --->   "%add_ln134 = add i5 %j1_0_0, 1" [./layer.h:134]   --->   Operation 296 'add' 'add_ln134' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 297 [1/1] (0.00ns)   --->   "br i1 %icmp_ln134, label %QUANTIZE_ACTIVATION_LOOP_1_end, label %QUANTIZE_ACTIVATION_LOOP_3" [./layer.h:134]   --->   Operation 297 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i5 %j1_0_0 to i64" [./layer.h:135]   --->   Operation 298 'zext' 'zext_ln135' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_66 : Operation 299 [1/1] (0.00ns)   --->   "%input_0_V_addr_17 = getelementptr [16 x i32]* %input_0_V, i64 0, i64 %zext_ln135" [./layer.h:135]   --->   Operation 299 'getelementptr' 'input_0_V_addr_17' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_66 : Operation 300 [2/2] (2.32ns)   --->   "%input_0_V_load = load i32* %input_0_V_addr_17, align 4" [./layer.h:135]   --->   Operation 300 'load' 'input_0_V_load' <Predicate = (!icmp_ln134)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 67 <SV = 66> <Delay = 2.32>
ST_67 : Operation 301 [1/2] (2.32ns)   --->   "%input_0_V_load = load i32* %input_0_V_addr_17, align 4" [./layer.h:135]   --->   Operation 301 'load' 'input_0_V_load' <Predicate = (!icmp_ln134)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 68 <SV = 67> <Delay = 8.51>
ST_68 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %input_0_V_load to i54" [./layer.h:135]   --->   Operation 302 'sext' 'sext_ln1118' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_68 : Operation 303 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i54 %sext_ln134, %sext_ln1118" [./layer.h:135]   --->   Operation 303 'mul' 'mul_ln1118' <Predicate = (!icmp_ln134)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 304 [1/1] (0.00ns)   --->   "%p_Val2_42 = call i32 @_ssdm_op_PartSelect.i32.i54.i32.i32(i54 %mul_ln1118, i32 22, i32 53)" [./layer.h:135]   --->   Operation 304 'partselect' 'p_Val2_42' <Predicate = (!icmp_ln134)> <Delay = 0.00>

State 69 <SV = 68> <Delay = 8.15>
ST_69 : Operation 305 [1/1] (2.47ns)   --->   "%icmp_ln1494_17 = icmp sgt i32 %p_Val2_42, 0" [./layer.h:107->./layer.h:135]   --->   Operation 305 'icmp' 'icmp_ln1494_17' <Predicate = (!icmp_ln134)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln107)   --->   "%select_ln107 = select i1 %icmp_ln1494_17, i32 2097152, i32 -2097152" [./layer.h:107->./layer.h:135]   --->   Operation 306 'select' 'select_ln107' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 307 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln107 = add i32 %p_Val2_42, %select_ln107" [./layer.h:107->./layer.h:135]   --->   Operation 307 'add' 'add_ln107' <Predicate = (!icmp_ln134)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_s = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %add_ln107, i32 22, i32 31)" [./layer.h:135]   --->   Operation 308 'partselect' 'p_Result_s' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_69 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln107, i32 31)" [./layer.h:135]   --->   Operation 309 'bitselect' 'tmp_26' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_69 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %add_ln107 to i22" [./layer.h:135]   --->   Operation 310 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_69 : Operation 311 [1/1] (2.44ns)   --->   "%icmp_ln851 = icmp eq i22 %trunc_ln851, 0" [./layer.h:135]   --->   Operation 311 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln134)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 312 [1/1] (1.73ns)   --->   "%add_ln700 = add i10 1, %p_Result_s" [./layer.h:135]   --->   Operation 312 'add' 'add_ln700' <Predicate = (!icmp_ln134)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i10 %p_Result_s, i10 %add_ln700" [./layer.h:135]   --->   Operation 313 'select' 'select_ln851' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 314 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %tmp_26, i10 %select_ln851, i10 %p_Result_s" [./layer.h:135]   --->   Operation 314 'select' 'select_ln850' <Predicate = (!icmp_ln134)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_27 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %select_ln850, i32 7, i32 9)" [./layer.h:136]   --->   Operation 315 'partselect' 'tmp_27' <Predicate = (!icmp_ln134)> <Delay = 0.00>

State 70 <SV = 69> <Delay = 5.34>
ST_70 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str64) nounwind" [./layer.h:134]   --->   Operation 316 'specloopname' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_70 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str64)" [./layer.h:134]   --->   Operation 317 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_70 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind" [./layer.h:135]   --->   Operation 318 'specpipeline' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_70 : Operation 319 [1/1] (1.77ns)   --->   "%icmp_ln887 = icmp slt i10 %select_ln850, -128" [./layer.h:136]   --->   Operation 319 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln134)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 320 [1/1] (1.13ns)   --->   "%icmp_ln895 = icmp sgt i3 %tmp_27, 0" [./layer.h:136]   --->   Operation 320 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln134)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%trunc_ln136 = trunc i10 %select_ln850 to i8" [./layer.h:136]   --->   Operation 321 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_70 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%select_ln887 = select i1 %icmp_ln887, i8 -128, i8 127" [./layer.h:136]   --->   Operation 322 'select' 'select_ln887' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%or_ln887 = or i1 %icmp_ln887, %icmp_ln895" [./layer.h:136]   --->   Operation 323 'or' 'or_ln887' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 324 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_1 = select i1 %or_ln887, i8 %select_ln887, i8 %trunc_ln136" [./layer.h:136]   --->   Operation 324 'select' 'select_ln887_1' <Predicate = (!icmp_ln134)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 325 [1/1] (0.00ns)   --->   "%output_states_0_V_a = getelementptr [16 x i8]* %output_states_0_V, i64 0, i64 %zext_ln135" [./layer.h:137]   --->   Operation 325 'getelementptr' 'output_states_0_V_a' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_70 : Operation 326 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_0_V_a, align 1" [./layer.h:137]   --->   Operation 326 'store' <Predicate = (!icmp_ln134)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 327 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str64, i32 %tmp_s)" [./layer.h:138]   --->   Operation 327 'specregionend' 'empty_59' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_70 : Operation 328 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:134]   --->   Operation 328 'br' <Predicate = (!icmp_ln134)> <Delay = 0.00>

State 71 <SV = 66> <Delay = 0.00>
ST_71 : Operation 329 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str62, i32 %tmp)" [./layer.h:139]   --->   Operation 329 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 330 [1/1] (0.00ns)   --->   "ret i32 %trunc_ln703" [./layer.h:140]   --->   Operation 330 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('input_0_V_addr', ./layer.h:128) [4]  (0 ns)
	'load' operation ('__Val2__', ./layer.h:128) on array 'input_0_V' [5]  (2.32 ns)

 <State 2>: 6.31ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:128) on array 'input_0_V' [5]  (2.32 ns)
	'sub' operation ('sub_ln703', ./layer.h:58->./layer.h:128) [7]  (2.55 ns)
	'select' operation ('__Val2__', ./layer.h:58->./layer.h:128) [8]  (0.698 ns)
	'select' operation ('select_ln100', ./layer.h:100->./layer.h:128) [11]  (0.733 ns)

 <State 3>: 8.05ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:128) on array 'input_0_V' [14]  (2.32 ns)
	'sub' operation ('sub_ln703_1', ./layer.h:58->./layer.h:128) [16]  (2.55 ns)
	'select' operation ('__Val2__', ./layer.h:58->./layer.h:128) [17]  (0.698 ns)
	'icmp' operation ('icmp_ln1494', ./layer.h:100->./layer.h:128) [19]  (2.47 ns)

 <State 4>: 8.05ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:128) on array 'input_0_V' [32]  (2.32 ns)
	'sub' operation ('sub_ln703_3', ./layer.h:58->./layer.h:128) [34]  (2.55 ns)
	'select' operation ('__Val2__', ./layer.h:58->./layer.h:128) [35]  (0.698 ns)
	'icmp' operation ('icmp_ln1494_3', ./layer.h:100->./layer.h:128) [37]  (2.47 ns)

 <State 5>: 8.05ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:128) on array 'input_0_V' [50]  (2.32 ns)
	'sub' operation ('sub_ln703_5', ./layer.h:58->./layer.h:128) [52]  (2.55 ns)
	'select' operation ('__Val2__', ./layer.h:58->./layer.h:128) [53]  (0.698 ns)
	'icmp' operation ('icmp_ln1494_5', ./layer.h:100->./layer.h:128) [55]  (2.47 ns)

 <State 6>: 8.05ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:128) on array 'input_0_V' [68]  (2.32 ns)
	'sub' operation ('sub_ln703_7', ./layer.h:58->./layer.h:128) [70]  (2.55 ns)
	'select' operation ('__Val2__', ./layer.h:58->./layer.h:128) [71]  (0.698 ns)
	'icmp' operation ('icmp_ln1494_7', ./layer.h:100->./layer.h:128) [73]  (2.47 ns)

 <State 7>: 8.05ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:128) on array 'input_0_V' [86]  (2.32 ns)
	'sub' operation ('sub_ln703_9', ./layer.h:58->./layer.h:128) [88]  (2.55 ns)
	'select' operation ('__Val2__', ./layer.h:58->./layer.h:128) [89]  (0.698 ns)
	'icmp' operation ('icmp_ln1494_9', ./layer.h:100->./layer.h:128) [91]  (2.47 ns)

 <State 8>: 8.05ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:128) on array 'input_0_V' [104]  (2.32 ns)
	'sub' operation ('sub_ln703_11', ./layer.h:58->./layer.h:128) [106]  (2.55 ns)
	'select' operation ('__Val2__', ./layer.h:58->./layer.h:128) [107]  (0.698 ns)
	'icmp' operation ('icmp_ln1494_11', ./layer.h:100->./layer.h:128) [109]  (2.47 ns)

 <State 9>: 8.05ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:128) on array 'input_0_V' [122]  (2.32 ns)
	'sub' operation ('sub_ln703_13', ./layer.h:58->./layer.h:128) [124]  (2.55 ns)
	'select' operation ('__Val2__', ./layer.h:58->./layer.h:128) [125]  (0.698 ns)
	'icmp' operation ('icmp_ln1494_13', ./layer.h:100->./layer.h:128) [127]  (2.47 ns)

 <State 10>: 8.05ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:128) on array 'input_0_V' [140]  (2.32 ns)
	'sub' operation ('sub_ln703_15', ./layer.h:58->./layer.h:128) [142]  (2.55 ns)
	'select' operation ('__Val2__', ./layer.h:58->./layer.h:128) [143]  (0.698 ns)
	'icmp' operation ('icmp_ln1494_15', ./layer.h:100->./layer.h:128) [145]  (2.47 ns)

 <State 11>: 8.57ns
The critical path consists of the following:
	'select' operation ('select_ln100_16', ./layer.h:100->./layer.h:128) [146]  (0.733 ns)
	'icmp' operation ('icmp_ln1494_16', ./layer.h:100->./layer.h:129) [147]  (2.47 ns)
	'select' operation ('select_ln100_17', ./layer.h:100->./layer.h:129) [148]  (0.733 ns)
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 12>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 13>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 14>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 15>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 16>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 17>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 18>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 19>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 20>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 21>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 22>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 23>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 24>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 25>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 26>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 27>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 28>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 29>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 30>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 31>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 32>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 33>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 34>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 35>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 36>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 37>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 38>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 39>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 40>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 41>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 42>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 43>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 44>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 45>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 46>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 47>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 48>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 49>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 50>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 51>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 52>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 53>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 54>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 55>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 56>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 57>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 58>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 59>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 60>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 61>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 62>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 63>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 64>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 65>: 4.63ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:130) [150]  (4.63 ns)

 <State 66>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j1_0_0', ./layer.h:134) with incoming values : ('add_ln134', ./layer.h:134) [155]  (0 ns)
	'getelementptr' operation ('input_0_V_addr_17', ./layer.h:135) [165]  (0 ns)
	'load' operation ('input_0_V_load', ./layer.h:135) on array 'input_0_V' [166]  (2.32 ns)

 <State 67>: 2.32ns
The critical path consists of the following:
	'load' operation ('input_0_V_load', ./layer.h:135) on array 'input_0_V' [166]  (2.32 ns)

 <State 68>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', ./layer.h:135) [168]  (8.51 ns)

 <State 69>: 8.16ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494_17', ./layer.h:107->./layer.h:135) [170]  (2.47 ns)
	'select' operation ('select_ln107', ./layer.h:107->./layer.h:135) [171]  (0 ns)
	'add' operation ('add_ln107', ./layer.h:107->./layer.h:135) [172]  (2.55 ns)
	'icmp' operation ('icmp_ln851', ./layer.h:135) [176]  (2.45 ns)
	'select' operation ('select_ln851', ./layer.h:135) [178]  (0 ns)
	'select' operation ('select_ln850', ./layer.h:135) [179]  (0.687 ns)

 <State 70>: 5.34ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln887', ./layer.h:136) [180]  (1.77 ns)
	'select' operation ('select_ln887', ./layer.h:136) [184]  (0 ns)
	'select' operation ('select_ln887_1', ./layer.h:136) [186]  (1.25 ns)
	'store' operation ('store_ln137', ./layer.h:137) of variable 'select_ln887_1', ./layer.h:136 on array 'output_states_0_V' [188]  (2.32 ns)

 <State 71>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
