/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /nvme/test_zephyr_standalone/zephyr-gsoc-core/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /mipi-connector
 *   4   /sdram@68000000
 *   5   /soc
 *   6   /soc/external-interrupt@40006000
 *   7   /soc/external-interrupt@40006001
 *   8   /soc/external-interrupt@40006002
 *   9   /soc/gpio@40400020
 *   10  /soc/external-interrupt@40006004
 *   11  /soc/external-interrupt@40006005
 *   12  /soc/external-interrupt@40006006
 *   13  /soc/external-interrupt@40006007
 *   14  /soc/external-interrupt@40006008
 *   15  /soc/external-interrupt@40006009
 *   16  /soc/external-interrupt@4000600e
 *   17  /soc/external-interrupt@4000600f
 *   18  /soc/gpio@40400080
 *   19  /soc/gpio@404000c0
 *   20  /soc/interrupt-controller@e000e100
 *   21  /soc/pin-controller@40400800
 *   22  /soc/pin-controller@40400800/iic1_default
 *   23  /soc/iic1@4025e100
 *   24  /clocks
 *   25  /clocks/clock-main-osc
 *   26  /clocks/pll
 *   27  /clocks/pll/pllp
 *   28  /clocks/pclkblock@40203000
 *   29  /clocks/pclkblock@40203000/pclka
 *   30  /soc/spi@4035c000
 *   31  /clocks/pclkblock@40203000/sciclk
 *   32  /soc/pin-controller@40400800/sci9_default
 *   33  /soc/sci9@40358900
 *   34  /soc/sci9@40358900/uart
 *   35  /zephyr,user
 *   36  /soc/external-interrupt@4000600a
 *   37  /soc/external-interrupt@4000600b
 *   38  /soc/external-interrupt@4000600c
 *   39  /soc/external-interrupt@4000600d
 *   40  /soc/gpio@40400000
 *   41  /buttons
 *   42  /buttons/s1
 *   43  /buttons/s2
 *   44  /clocks/clock-hoco
 *   45  /clocks/clock-loco
 *   46  /clocks/clock-moco
 *   47  /clocks/clock-subclk
 *   48  /clocks/pclkblock@40203000/clkout
 *   49  /clocks/pclkblock@40203000/cpuclk
 *   50  /clocks/pclkblock@40203000/fclk
 *   51  /clocks/pclkblock@40203000/i3cclk
 *   52  /clocks/pclkblock@40203000/iclk
 *   53  /clocks/pclkblock@40203000/octaspiclk
 *   54  /clocks/pclkblock@40203000/pclkc
 *   55  /clocks/pclkblock@40203000/spiclk
 *   56  /clocks/pclkblock@40203000/u60clk
 *   57  /clocks/pclkblock@40203000/uclk
 *   58  /clocks/pclkblock@40203000/bclk
 *   59  /clocks/pclkblock@40203000/bclk/bclkout
 *   60  /clocks/pll/pllq
 *   61  /clocks/pll/pllr
 *   62  /clocks/pll2
 *   63  /clocks/pll2/pll2p
 *   64  /clocks/pll2/pll2q
 *   65  /clocks/pll2/pll2r
 *   66  /cpus
 *   67  /cpus/cpu@0
 *   68  /cpus/cpu@0/mpu@e000ed90
 *   69  /leds
 *   70  /leds/led1
 *   71  /leds/led2
 *   72  /leds/led3
 *   73  /soc/pin-controller@40400800/adc0_default
 *   74  /soc/adc@40332000
 *   75  /soc/adc@40332200
 *   76  /clocks/pclkblock@40203000/lcdclk
 *   77  /soc/pin-controller@40400800/glcdc_default
 *   78  /soc/display-controller@40342000
 *   79  /soc/dsihost@40346000
 *   80  /soc/pin-controller@40400800/ether_default
 *   81  /soc/mdio
 *   82  /soc/mdio/ethernet-phy@5
 *   83  /soc/ethernet@40354100
 *   84  /soc/external-interrupt@40006003
 *   85  /soc/gpio@40400040
 *   86  /soc/gpio@40400060
 *   87  /soc/gpio@404000a0
 *   88  /soc/gpio@404000e0
 *   89  /soc/gpio@40400100
 *   90  /soc/gpio@40400120
 *   91  /soc/gpio@40400140
 *   92  /soc/gpio@40400160
 *   93  /soc/iic0@4025e000
 *   94  /soc/memory@22000000
 *   95  /soc/option_setting_ofs@300a100
 *   96  /soc/option_setting_s@300a200
 *   97  /soc/option_setting_sas@300a134
 *   98  /clocks/pclkblock@40203000/pclkd
 *   99  /soc/pwm0@40322000
 *   100 /soc/pwm1@40322100
 *   101 /soc/pwm10@40322a00
 *   102 /soc/pwm11@40322b00
 *   103 /soc/pwm12@40322c00
 *   104 /soc/pwm13@40322d00
 *   105 /soc/pwm2@40322200
 *   106 /soc/pwm3@40322300
 *   107 /soc/pwm4@40322400
 *   108 /soc/pwm5@40322500
 *   109 /soc/pwm6@40322600
 *   110 /soc/pin-controller@40400800/pwm7_default
 *   111 /soc/pwm7@40322700
 *   112 /soc/pwm8@40322800
 *   113 /soc/pwm9@40322900
 *   114 /clocks/pclkblock@40203000/pclkb
 *   115 /soc/sdhc@40252000
 *   116 /soc/sdhc@40252400
 *   117 /soc/pin-controller@40400800/spi1_default
 *   118 /soc/spi@4035c100
 *   119 /soc/system@4001e000
 *   120 /soc/timer@e000e010
 *   121 /soc/trng
 *   122 /soc/agt@40221000
 *   123 /soc/agt@40221000/counter
 *   124 /soc/agt@40221100
 *   125 /soc/agt@40221100/counter
 *   126 /clocks/pclkblock@40203000/canfdclk
 *   127 /clocks/pclkblock@40203000/pclke
 *   128 /soc/canfd_global@40380000
 *   129 /soc/pin-controller@40400800/canfd0_default
 *   130 /soc/canfd_global@40380000/canfd0
 *   131 /soc/canfd_global@40380000/canfd1
 *   132 /soc/flash-controller@40100000
 *   133 /soc/flash-controller@40100000/flash@2000000
 *   134 /soc/flash-controller@40100000/flash@2000000/partitions
 *   135 /soc/flash-controller@40100000/flash@2000000/partitions/partition@32000
 *   136 /soc/flash-controller@40100000/flash@27000000
 *   137 /soc/flash-controller@40100000/flash@27000000/partitions
 *   138 /soc/flash-controller@40100000/flash@27000000/partitions/partition@0
 *   139 /soc/pin-controller@40400800/adc0_default/group1
 *   140 /soc/pin-controller@40400800/canfd0_default/group1
 *   141 /soc/pin-controller@40400800/ether_default/group1
 *   142 /soc/pin-controller@40400800/glcdc_default/group1
 *   143 /soc/pin-controller@40400800/iic1_default/group1
 *   144 /soc/pin-controller@40400800/pwm7_default/group1
 *   145 /soc/pin-controller@40400800/pwm7_default/group2
 *   146 /soc/pin-controller@40400800/sci9_default/group1
 *   147 /soc/pin-controller@40400800/sci9_default/group2
 *   148 /soc/pin-controller@40400800/sdhc1_default
 *   149 /soc/pin-controller@40400800/sdhc1_default/group1
 *   150 /soc/pin-controller@40400800/sdhc1_default/group2
 *   151 /soc/pin-controller@40400800/sdram_default
 *   152 /soc/pin-controller@40400800/sdram_default/group1
 *   153 /soc/pin-controller@40400800/sdram_default/group2
 *   154 /soc/pin-controller@40400800/sdram_default/group3
 *   155 /soc/pin-controller@40400800/spi1_default/group1
 *   156 /soc/pin-controller@40400800/usbhs_default
 *   157 /soc/pin-controller@40400800/usbhs_default/group1
 *   158 /soc/sci0@40358000
 *   159 /soc/sci0@40358000/uart
 *   160 /soc/sci1@40358100
 *   161 /soc/sci1@40358100/uart
 *   162 /soc/sci2@40358200
 *   163 /soc/sci2@40358200/uart
 *   164 /soc/sci3@40358300
 *   165 /soc/sci3@40358300/uart
 *   166 /soc/sci4@40358400
 *   167 /soc/sci4@40358400/uart
 *   168 /soc/sdram-controller@40002000
 *   169 /soc/sdram-controller@40002000/bank@0
 *   170 /usbhs-phy
 *   171 /soc/usbhs@40351000
 *   172 /soc/usbhs@40351000/udc
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 11
#define DT_N_CHILD_NUM_STATUS_OKAY 11
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_clocks) fn(DT_N_S_usbhs_phy) fn(DT_N_S_leds) fn(DT_N_S_buttons) fn(DT_N_S_sdram_68000000) fn(DT_N_S_mipi_connector) fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_usbhs_phy) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sdram_68000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mipi_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_usbhs_phy, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_sdram_68000000, __VA_ARGS__) fn(DT_N_S_mipi_connector, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_usbhs_phy, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sdram_68000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mipi_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_clocks) fn(DT_N_S_usbhs_phy) fn(DT_N_S_leds) fn(DT_N_S_buttons) fn(DT_N_S_sdram_68000000) fn(DT_N_S_mipi_connector) fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_usbhs_phy) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sdram_68000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mipi_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_usbhs_phy, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_sdram_68000000, __VA_ARGS__) fn(DT_N_S_mipi_connector, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_usbhs_phy, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sdram_68000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mipi_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user, __VA_ARGS__)

/* Node's hash: */
#define DT_N_HASH il7asoJjJEMhngUeSt4tHVu8Zxx4EFG_FDeJfL3_oPE

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, \
	2, \
	3, \
	4, \
	5, \
	24, \
	35, \
	41, \
	66, \
	69, \
	170,

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_renesas_ra8d1 DT_N
#define DT_N_INST_0_renesas_ra8   DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_renesas_ra8d1 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "ra8d1"
#define DT_N_COMPAT_MATCHES_renesas_ra8 1
#define DT_N_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_1 "Renesas Electronics Corporation"
#define DT_N_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_1 "ra8"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"renesas,ra8d1", "renesas,ra8"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "renesas,ra8d1"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8d1
#define DT_N_P_compatible_IDX_0_STRING_TOKEN renesas_ra8d1
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8D1
#define DT_N_P_compatible_IDX_1_EXISTS 1
#define DT_N_P_compatible_IDX_1 "renesas,ra8"
#define DT_N_P_compatible_IDX_1_STRING_UNQUOTED renesas,ra8
#define DT_N_P_compatible_IDX_1_STRING_TOKEN renesas_ra8
#define DT_N_P_compatible_IDX_1_STRING_UPPER_TOKEN RENESAS_RA8
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0) \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__) \
	fn(DT_N, compatible, 1, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1, __VA_ARGS__)
#define DT_N_P_compatible_LEN 2
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_aliases_HASH QavYY6yplHKhLPRKsRzaLCGlR0CWZ0JUNJakcBCfDXA

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_chosen_HASH qNExeeLInzqaWpm1KroyYDk4lRIxVO2ig78mq_hOnA8

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /mipi-connector
 *
 * Node identifier: DT_N_S_mipi_connector
 *
 * Binding (compatible = renesas,ra-gpio-mipi-header):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,mipi-header.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_mipi_connector_PATH "/mipi-connector"

/* Node's name with unit-address: */
#define DT_N_S_mipi_connector_FULL_NAME "mipi-connector"
#define DT_N_S_mipi_connector_FULL_NAME_UNQUOTED mipi-connector
#define DT_N_S_mipi_connector_FULL_NAME_TOKEN mipi_connector
#define DT_N_S_mipi_connector_FULL_NAME_UPPER_TOKEN MIPI_CONNECTOR

/* Node parent (/) identifier: */
#define DT_N_S_mipi_connector_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_mipi_connector_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_mipi_connector_NODELABEL_NUM 1
#define DT_N_S_mipi_connector_FOREACH_NODELABEL(fn) fn(renesas_mipi_connector)
#define DT_N_S_mipi_connector_FOREACH_NODELABEL_VARGS(fn, ...) fn(renesas_mipi_connector, __VA_ARGS__)
#define DT_N_S_mipi_connector_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_mipi_connector_CHILD_NUM 0
#define DT_N_S_mipi_connector_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_mipi_connector_FOREACH_CHILD(fn) 
#define DT_N_S_mipi_connector_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_mipi_connector_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_mipi_connector_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_mipi_connector_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_mipi_connector_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_mipi_connector_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_mipi_connector_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_mipi_connector_HASH _twb89rWZb_lvlUntfqGalF6ud4Cq_PKtcyl3Gu5_IM

/* Node's dependency ordinal: */
#define DT_N_S_mipi_connector_ORD 3
#define DT_N_S_mipi_connector_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_mipi_connector_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_mipi_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_mipi_connector_EXISTS 1
#define DT_N_INST_0_renesas_ra_gpio_mipi_header DT_N_S_mipi_connector
#define DT_N_NODELABEL_renesas_mipi_connector   DT_N_S_mipi_connector

/* Macros for properties that are special in the specification: */
#define DT_N_S_mipi_connector_REG_NUM 0
#define DT_N_S_mipi_connector_RANGES_NUM 0
#define DT_N_S_mipi_connector_FOREACH_RANGE(fn) 
#define DT_N_S_mipi_connector_IRQ_NUM 0
#define DT_N_S_mipi_connector_IRQ_LEVEL 0
#define DT_N_S_mipi_connector_COMPAT_MATCHES_renesas_ra_gpio_mipi_header 1
#define DT_N_S_mipi_connector_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_mipi_connector_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_mipi_connector_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_mipi_connector_COMPAT_MODEL_IDX_0 "ra-gpio-mipi-header"
#define DT_N_S_mipi_connector_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_mipi_connector_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_mipi_connector_P_compatible {"renesas,ra-gpio-mipi-header"}
#define DT_N_S_mipi_connector_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_mipi_connector_P_compatible_IDX_0 "renesas,ra-gpio-mipi-header"
#define DT_N_S_mipi_connector_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-mipi-header
#define DT_N_S_mipi_connector_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_mipi_header
#define DT_N_S_mipi_connector_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_MIPI_HEADER
#define DT_N_S_mipi_connector_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_mipi_connector, compatible, 0)
#define DT_N_S_mipi_connector_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_mipi_connector, compatible, 0)
#define DT_N_S_mipi_connector_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_mipi_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_mipi_connector_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_mipi_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_mipi_connector_P_compatible_LEN 1
#define DT_N_S_mipi_connector_P_compatible_EXISTS 1
#define DT_N_S_mipi_connector_P_zephyr_deferred_init 0
#define DT_N_S_mipi_connector_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_mipi_connector_P_wakeup_source 0
#define DT_N_S_mipi_connector_P_wakeup_source_EXISTS 1
#define DT_N_S_mipi_connector_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_mipi_connector_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /sdram@68000000
 *
 * Node identifier: DT_N_S_sdram_68000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_sdram_68000000_PATH "/sdram@68000000"

/* Node's name with unit-address: */
#define DT_N_S_sdram_68000000_FULL_NAME "sdram@68000000"
#define DT_N_S_sdram_68000000_FULL_NAME_UNQUOTED sdram@68000000
#define DT_N_S_sdram_68000000_FULL_NAME_TOKEN sdram_68000000
#define DT_N_S_sdram_68000000_FULL_NAME_UPPER_TOKEN SDRAM_68000000

/* Node parent (/) identifier: */
#define DT_N_S_sdram_68000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_sdram_68000000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_sdram_68000000_NODELABEL_NUM 1
#define DT_N_S_sdram_68000000_FOREACH_NODELABEL(fn) fn(sdram1)
#define DT_N_S_sdram_68000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdram1, __VA_ARGS__)
#define DT_N_S_sdram_68000000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_sdram_68000000_CHILD_NUM 0
#define DT_N_S_sdram_68000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_sdram_68000000_FOREACH_CHILD(fn) 
#define DT_N_S_sdram_68000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_sdram_68000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_sdram_68000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_sdram_68000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_sdram_68000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_sdram_68000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_sdram_68000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_sdram_68000000_HASH X896gaWMoACQSTs2__js0q9No9k7IWpvWaXnW1KOTbo

/* Node's dependency ordinal: */
#define DT_N_S_sdram_68000000_ORD 4
#define DT_N_S_sdram_68000000_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_sdram_68000000_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_sdram_68000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_sdram_68000000_EXISTS 1
#define DT_N_INST_3_zephyr_memory_region DT_N_S_sdram_68000000
#define DT_N_INST_1_mmio_sram            DT_N_S_sdram_68000000
#define DT_N_NODELABEL_sdram1            DT_N_S_sdram_68000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_sdram_68000000_REG_NUM 1
#define DT_N_S_sdram_68000000_REG_IDX_0_EXISTS 1
#define DT_N_S_sdram_68000000_REG_IDX_0_VAL_ADDRESS 1744830464
#define DT_N_S_sdram_68000000_REG_IDX_0_VAL_SIZE 67108864
#define DT_N_S_sdram_68000000_RANGES_NUM 0
#define DT_N_S_sdram_68000000_FOREACH_RANGE(fn) 
#define DT_N_S_sdram_68000000_IRQ_NUM 0
#define DT_N_S_sdram_68000000_IRQ_LEVEL 0
#define DT_N_S_sdram_68000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_sdram_68000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_sdram_68000000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_sdram_68000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_sdram_68000000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_sdram_68000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_sdram_68000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_sdram_68000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_sdram_68000000_P_zephyr_memory_region "SDRAM"
#define DT_N_S_sdram_68000000_P_zephyr_memory_region_STRING_UNQUOTED SDRAM
#define DT_N_S_sdram_68000000_P_zephyr_memory_region_STRING_TOKEN SDRAM
#define DT_N_S_sdram_68000000_P_zephyr_memory_region_STRING_UPPER_TOKEN SDRAM
#define DT_N_S_sdram_68000000_P_zephyr_memory_region_IDX_0 "SDRAM"
#define DT_N_S_sdram_68000000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_sdram_68000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sdram_68000000, zephyr_memory_region, 0)
#define DT_N_S_sdram_68000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sdram_68000000, zephyr_memory_region, 0)
#define DT_N_S_sdram_68000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sdram_68000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_sdram_68000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sdram_68000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_sdram_68000000_P_zephyr_memory_region_LEN 1
#define DT_N_S_sdram_68000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_sdram_68000000_P_status "okay"
#define DT_N_S_sdram_68000000_P_status_STRING_UNQUOTED okay
#define DT_N_S_sdram_68000000_P_status_STRING_TOKEN okay
#define DT_N_S_sdram_68000000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_sdram_68000000_P_status_IDX_0 "okay"
#define DT_N_S_sdram_68000000_P_status_IDX_0_EXISTS 1
#define DT_N_S_sdram_68000000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_sdram_68000000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_sdram_68000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sdram_68000000, status, 0)
#define DT_N_S_sdram_68000000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sdram_68000000, status, 0)
#define DT_N_S_sdram_68000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sdram_68000000, status, 0, __VA_ARGS__)
#define DT_N_S_sdram_68000000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sdram_68000000, status, 0, __VA_ARGS__)
#define DT_N_S_sdram_68000000_P_status_LEN 1
#define DT_N_S_sdram_68000000_P_status_EXISTS 1
#define DT_N_S_sdram_68000000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_sdram_68000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_sdram_68000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_sdram_68000000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_sdram_68000000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_sdram_68000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_sdram_68000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_sdram_68000000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_sdram_68000000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_sdram_68000000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_sdram_68000000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_sdram_68000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sdram_68000000, compatible, 0) \
	fn(DT_N_S_sdram_68000000, compatible, 1)
#define DT_N_S_sdram_68000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sdram_68000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_sdram_68000000, compatible, 1)
#define DT_N_S_sdram_68000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sdram_68000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_sdram_68000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_sdram_68000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sdram_68000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_sdram_68000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_sdram_68000000_P_compatible_LEN 2
#define DT_N_S_sdram_68000000_P_compatible_EXISTS 1
#define DT_N_S_sdram_68000000_P_reg {1744830464, 67108864}
#define DT_N_S_sdram_68000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_sdram_68000000_P_reg_IDX_0 1744830464
#define DT_N_S_sdram_68000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_sdram_68000000_P_reg_IDX_1 67108864
#define DT_N_S_sdram_68000000_P_reg_EXISTS 1
#define DT_N_S_sdram_68000000_P_zephyr_deferred_init 0
#define DT_N_S_sdram_68000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_sdram_68000000_P_wakeup_source 0
#define DT_N_S_sdram_68000000_P_wakeup_source_EXISTS 1
#define DT_N_S_sdram_68000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_sdram_68000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 75
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 28
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_22000000) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc_S_gpio_40400000) fn(DT_N_S_soc_S_gpio_40400020) fn(DT_N_S_soc_S_gpio_40400040) fn(DT_N_S_soc_S_gpio_40400060) fn(DT_N_S_soc_S_gpio_40400080) fn(DT_N_S_soc_S_gpio_404000a0) fn(DT_N_S_soc_S_gpio_404000c0) fn(DT_N_S_soc_S_gpio_404000e0) fn(DT_N_S_soc_S_gpio_40400100) fn(DT_N_S_soc_S_gpio_40400120) fn(DT_N_S_soc_S_gpio_40400140) fn(DT_N_S_soc_S_gpio_40400160) fn(DT_N_S_soc_S_iic0_4025e000) fn(DT_N_S_soc_S_iic1_4025e100) fn(DT_N_S_soc_S_sci0_40358000) fn(DT_N_S_soc_S_sci1_40358100) fn(DT_N_S_soc_S_sci2_40358200) fn(DT_N_S_soc_S_sci3_40358300) fn(DT_N_S_soc_S_sci4_40358400) fn(DT_N_S_soc_S_sci9_40358900) fn(DT_N_S_soc_S_flash_controller_40100000) fn(DT_N_S_soc_S_adc_40332000) fn(DT_N_S_soc_S_adc_40332200) fn(DT_N_S_soc_S_trng) fn(DT_N_S_soc_S_spi_4035c000) fn(DT_N_S_soc_S_spi_4035c100) fn(DT_N_S_soc_S_pwm0_40322000) fn(DT_N_S_soc_S_pwm1_40322100) fn(DT_N_S_soc_S_pwm2_40322200) fn(DT_N_S_soc_S_pwm3_40322300) fn(DT_N_S_soc_S_pwm4_40322400) fn(DT_N_S_soc_S_pwm5_40322500) fn(DT_N_S_soc_S_pwm6_40322600) fn(DT_N_S_soc_S_pwm7_40322700) fn(DT_N_S_soc_S_pwm8_40322800) fn(DT_N_S_soc_S_pwm9_40322900) fn(DT_N_S_soc_S_pwm10_40322a00) fn(DT_N_S_soc_S_pwm11_40322b00) fn(DT_N_S_soc_S_pwm12_40322c00) fn(DT_N_S_soc_S_pwm13_40322d00) fn(DT_N_S_soc_S_option_setting_ofs_300a100) fn(DT_N_S_soc_S_option_setting_sas_300a134) fn(DT_N_S_soc_S_option_setting_s_300a200) fn(DT_N_S_soc_S_agt_40221000) fn(DT_N_S_soc_S_agt_40221100) fn(DT_N_S_soc_S_canfd_global_40380000) fn(DT_N_S_soc_S_ethernet_40354100) fn(DT_N_S_soc_S_mdio) fn(DT_N_S_soc_S_external_interrupt_40006000) fn(DT_N_S_soc_S_external_interrupt_40006001) fn(DT_N_S_soc_S_external_interrupt_40006002) fn(DT_N_S_soc_S_external_interrupt_40006003) fn(DT_N_S_soc_S_external_interrupt_40006004) fn(DT_N_S_soc_S_external_interrupt_40006005) fn(DT_N_S_soc_S_external_interrupt_40006006) fn(DT_N_S_soc_S_external_interrupt_40006007) fn(DT_N_S_soc_S_external_interrupt_40006008) fn(DT_N_S_soc_S_external_interrupt_40006009) fn(DT_N_S_soc_S_external_interrupt_4000600a) fn(DT_N_S_soc_S_external_interrupt_4000600b) fn(DT_N_S_soc_S_external_interrupt_4000600c) fn(DT_N_S_soc_S_external_interrupt_4000600d) fn(DT_N_S_soc_S_external_interrupt_4000600e) fn(DT_N_S_soc_S_external_interrupt_4000600f) fn(DT_N_S_soc_S_sdhc_40252000) fn(DT_N_S_soc_S_sdhc_40252400) fn(DT_N_S_soc_S_sdram_controller_40002000) fn(DT_N_S_soc_S_display_controller_40342000) fn(DT_N_S_soc_S_dsihost_40346000) fn(DT_N_S_soc_S_usbhs_40351000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_22000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400020) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400040) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400060) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000a0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000c0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000e0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400120) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400140) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400160) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic0_4025e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_4025e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci0_40358000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci1_40358100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci2_40358200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci3_40358300) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci4_40358400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40358900) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40332000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40332200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4035c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4035c100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm0_40322000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm1_40322100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm2_40322200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm3_40322300) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm4_40322400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm5_40322500) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm6_40322600) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm7_40322700) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm8_40322800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm9_40322900) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm10_40322a00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm11_40322b00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm12_40322c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm13_40322d00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs_300a100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_sas_300a134) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_s_300a200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_40221000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_40221100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_canfd_global_40380000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_40354100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006001) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006002) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006003) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006004) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006005) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006006) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006007) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006008) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006009) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600a) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600b) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600d) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600e) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600f) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdhc_40252000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdhc_40252400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdram_controller_40002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_display_controller_40342000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dsihost_40346000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbhs_40351000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_22000000, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000a0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000e0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400100, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400120, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400140, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400160, __VA_ARGS__) fn(DT_N_S_soc_S_iic0_4025e000, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_4025e100, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40358000, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40358100, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40358200, __VA_ARGS__) fn(DT_N_S_soc_S_sci3_40358300, __VA_ARGS__) fn(DT_N_S_soc_S_sci4_40358400, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40358900, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40332000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40332200, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4035c000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4035c100, __VA_ARGS__) fn(DT_N_S_soc_S_pwm0_40322000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm1_40322100, __VA_ARGS__) fn(DT_N_S_soc_S_pwm2_40322200, __VA_ARGS__) fn(DT_N_S_soc_S_pwm3_40322300, __VA_ARGS__) fn(DT_N_S_soc_S_pwm4_40322400, __VA_ARGS__) fn(DT_N_S_soc_S_pwm5_40322500, __VA_ARGS__) fn(DT_N_S_soc_S_pwm6_40322600, __VA_ARGS__) fn(DT_N_S_soc_S_pwm7_40322700, __VA_ARGS__) fn(DT_N_S_soc_S_pwm8_40322800, __VA_ARGS__) fn(DT_N_S_soc_S_pwm9_40322900, __VA_ARGS__) fn(DT_N_S_soc_S_pwm10_40322a00, __VA_ARGS__) fn(DT_N_S_soc_S_pwm11_40322b00, __VA_ARGS__) fn(DT_N_S_soc_S_pwm12_40322c00, __VA_ARGS__) fn(DT_N_S_soc_S_pwm13_40322d00, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs_300a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_300a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_300a200, __VA_ARGS__) fn(DT_N_S_soc_S_agt_40221000, __VA_ARGS__) fn(DT_N_S_soc_S_agt_40221100, __VA_ARGS__) fn(DT_N_S_soc_S_canfd_global_40380000, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40354100, __VA_ARGS__) fn(DT_N_S_soc_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006001, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006002, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006003, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006004, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006005, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006006, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006007, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006008, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006009, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600a, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600b, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600c, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600d, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600e, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600f, __VA_ARGS__) fn(DT_N_S_soc_S_sdhc_40252000, __VA_ARGS__) fn(DT_N_S_soc_S_sdhc_40252400, __VA_ARGS__) fn(DT_N_S_soc_S_sdram_controller_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_display_controller_40342000, __VA_ARGS__) fn(DT_N_S_soc_S_dsihost_40346000, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40351000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_22000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400020, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400040, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400060, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000a0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000c0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000e0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400120, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400140, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400160, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic0_4025e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_4025e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci0_40358000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci1_40358100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci2_40358200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci3_40358300, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci4_40358400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40358900, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40332000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40332200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4035c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4035c100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm0_40322000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm1_40322100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm2_40322200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm3_40322300, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm4_40322400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm5_40322500, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm6_40322600, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm7_40322700, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm8_40322800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm9_40322900, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm10_40322a00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm11_40322b00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm12_40322c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm13_40322d00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs_300a100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_sas_300a134, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_s_300a200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_40221000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_40221100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_canfd_global_40380000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_40354100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006001, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006002, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006003, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006004, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006005, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006006, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006007, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006008, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006009, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600a, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600b, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600d, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600e, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600f, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdhc_40252000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdhc_40252400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdram_controller_40002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_display_controller_40342000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dsihost_40346000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbhs_40351000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_22000000) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc_S_gpio_40400000) fn(DT_N_S_soc_S_gpio_40400020) fn(DT_N_S_soc_S_gpio_40400080) fn(DT_N_S_soc_S_gpio_404000a0) fn(DT_N_S_soc_S_gpio_404000c0) fn(DT_N_S_soc_S_gpio_40400140) fn(DT_N_S_soc_S_iic1_4025e100) fn(DT_N_S_soc_S_sci9_40358900) fn(DT_N_S_soc_S_flash_controller_40100000) fn(DT_N_S_soc_S_adc_40332000) fn(DT_N_S_soc_S_trng) fn(DT_N_S_soc_S_spi_4035c100) fn(DT_N_S_soc_S_pwm7_40322700) fn(DT_N_S_soc_S_option_setting_ofs_300a100) fn(DT_N_S_soc_S_option_setting_sas_300a134) fn(DT_N_S_soc_S_option_setting_s_300a200) fn(DT_N_S_soc_S_canfd_global_40380000) fn(DT_N_S_soc_S_ethernet_40354100) fn(DT_N_S_soc_S_mdio) fn(DT_N_S_soc_S_external_interrupt_4000600c) fn(DT_N_S_soc_S_external_interrupt_4000600d) fn(DT_N_S_soc_S_sdram_controller_40002000) fn(DT_N_S_soc_S_usbhs_40351000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_22000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400020) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000a0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000c0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400140) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_4025e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40358900) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40332000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4035c100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm7_40322700) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs_300a100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_sas_300a134) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_s_300a200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_canfd_global_40380000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_40354100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600d) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdram_controller_40002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbhs_40351000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_22000000, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000a0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400140, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_4025e100, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40358900, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40332000, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4035c100, __VA_ARGS__) fn(DT_N_S_soc_S_pwm7_40322700, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs_300a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_300a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_300a200, __VA_ARGS__) fn(DT_N_S_soc_S_canfd_global_40380000, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40354100, __VA_ARGS__) fn(DT_N_S_soc_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600c, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600d, __VA_ARGS__) fn(DT_N_S_soc_S_sdram_controller_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40351000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_22000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400020, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000a0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_404000c0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40400140, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_4025e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40358900, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40332000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4035c100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm7_40322700, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs_300a100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_sas_300a134, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_s_300a200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_canfd_global_40380000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_40354100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600d, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdram_controller_40002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbhs_40351000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_HASH DcVqqq9YzG86l3_Hk7pNncUh2rnHG8USjbVY6wBdFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 5
#define DT_N_S_soc_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	6, \
	7, \
	8, \
	9, \
	10, \
	11, \
	12, \
	13, \
	14, \
	15, \
	16, \
	17, \
	18, \
	19, \
	20, \
	21, \
	23, \
	30, \
	33, \
	36, \
	37, \
	38, \
	39, \
	40, \
	74, \
	75, \
	78, \
	79, \
	81, \
	83, \
	84, \
	85, \
	86, \
	87, \
	88, \
	89, \
	90, \
	91, \
	92, \
	93, \
	94, \
	95, \
	96, \
	97, \
	99, \
	100, \
	101, \
	102, \
	103, \
	104, \
	105, \
	106, \
	107, \
	108, \
	109, \
	111, \
	112, \
	113, \
	115, \
	116, \
	118, \
	119, \
	120, \
	121, \
	122, \
	124, \
	128, \
	132, \
	158, \
	160, \
	162, \
	164, \
	166, \
	168, \
	171,

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006000
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006000
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006000_PATH "/soc/external-interrupt@40006000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006000_FULL_NAME "external-interrupt@40006000"
#define DT_N_S_soc_S_external_interrupt_40006000_FULL_NAME_UNQUOTED external-interrupt@40006000
#define DT_N_S_soc_S_external_interrupt_40006000_FULL_NAME_TOKEN external_interrupt_40006000
#define DT_N_S_soc_S_external_interrupt_40006000_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006000_CHILD_IDX 53

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006000_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_NODELABEL(fn) fn(port_irq0)
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006000_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006000_HASH _JguhCipNqxbSf8Vxnc3v8DEXbXTHAF6iRtpR1pV3xQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006000_ORD 6
#define DT_N_S_soc_S_external_interrupt_40006000_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006000_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006000_SUPPORTS_ORDS \
	9, \
	18, \
	85, \
	89,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006000_EXISTS 1
#define DT_N_INST_2_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_NODELABEL_port_irq0                  DT_N_S_soc_S_external_interrupt_40006000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006000_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_REG_IDX_0_VAL_ADDRESS 1073766400
#define DT_N_S_soc_S_external_interrupt_40006000_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006000_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006000_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006000_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg {1073766400, 1}
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_IDX_0 1073766400
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_channel 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006000, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006000, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006000, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006000, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006001
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006001
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006001_PATH "/soc/external-interrupt@40006001"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006001_FULL_NAME "external-interrupt@40006001"
#define DT_N_S_soc_S_external_interrupt_40006001_FULL_NAME_UNQUOTED external-interrupt@40006001
#define DT_N_S_soc_S_external_interrupt_40006001_FULL_NAME_TOKEN external_interrupt_40006001
#define DT_N_S_soc_S_external_interrupt_40006001_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006001

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006001_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006001_CHILD_IDX 54

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006001_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_NODELABEL(fn) fn(port_irq1)
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq1, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006001_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006001_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006001_HASH 8q6E1Gh7Xz_wRoERBgd3GK_ob9OIH8sW5Isrq_the34

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006001_ORD 7
#define DT_N_S_soc_S_external_interrupt_40006001_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006001_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006001_SUPPORTS_ORDS \
	9, \
	85, \
	87,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006001_EXISTS 1
#define DT_N_INST_3_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_NODELABEL_port_irq1                  DT_N_S_soc_S_external_interrupt_40006001

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006001_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006001_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_REG_IDX_0_VAL_ADDRESS 1073766401
#define DT_N_S_soc_S_external_interrupt_40006001_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006001_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006001_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006001_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006001_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006001_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg {1073766401, 1}
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_IDX_0 1073766401
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_channel 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006001, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006001, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006001, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006001, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006001, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006001, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006001, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006001, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006001_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006001_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006001_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006002
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006002
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006002_PATH "/soc/external-interrupt@40006002"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006002_FULL_NAME "external-interrupt@40006002"
#define DT_N_S_soc_S_external_interrupt_40006002_FULL_NAME_UNQUOTED external-interrupt@40006002
#define DT_N_S_soc_S_external_interrupt_40006002_FULL_NAME_TOKEN external_interrupt_40006002
#define DT_N_S_soc_S_external_interrupt_40006002_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006002

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006002_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006002_CHILD_IDX 55

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006002_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_NODELABEL(fn) fn(port_irq2)
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq2, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006002_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006002_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006002_HASH t0KRaatL4jucAj6fIcdff56EGqFNvJ33pSXpgESB8E8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006002_ORD 8
#define DT_N_S_soc_S_external_interrupt_40006002_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006002_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006002_SUPPORTS_ORDS \
	9, \
	85, \
	87,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006002_EXISTS 1
#define DT_N_INST_4_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_NODELABEL_port_irq2                  DT_N_S_soc_S_external_interrupt_40006002

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006002_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006002_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_REG_IDX_0_VAL_ADDRESS 1073766402
#define DT_N_S_soc_S_external_interrupt_40006002_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006002_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006002_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006002_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006002_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006002_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg {1073766402, 1}
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_IDX_0 1073766402
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_channel 2
#define DT_N_S_soc_S_external_interrupt_40006002_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006002, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006002, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006002, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006002, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006002, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006002, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006002, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006002, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006002_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006002_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006002_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400020
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400020
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400020_PATH "/soc/gpio@40400020"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400020_FULL_NAME "gpio@40400020"
#define DT_N_S_soc_S_gpio_40400020_FULL_NAME_UNQUOTED gpio@40400020
#define DT_N_S_soc_S_gpio_40400020_FULL_NAME_TOKEN gpio_40400020
#define DT_N_S_soc_S_gpio_40400020_FULL_NAME_UPPER_TOKEN GPIO_40400020

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400020_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400020_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400020_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400020_FOREACH_NODELABEL(fn) fn(ioport1)
#define DT_N_S_soc_S_gpio_40400020_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400020_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400020_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400020_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40400020_HASH Jv_cYCsqvplrZSuGO8e6Eelu_Tkh7MRvEHlpw4BVAWU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400020_ORD 9
#define DT_N_S_soc_S_gpio_40400020_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400020_REQUIRES_ORDS \
	5, \
	6, \
	7, \
	8,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400020_SUPPORTS_ORDS \
	35, \
	69, \
	72,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400020_EXISTS 1
#define DT_N_INST_1_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40400020
#define DT_N_NODELABEL_ioport1             DT_N_S_soc_S_gpio_40400020

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400020_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400020_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_REG_IDX_0_VAL_ADDRESS 1077936160
#define DT_N_S_soc_S_gpio_40400020_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40400020_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400020_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400020_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400020_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400020_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40400020_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400020_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400020_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400020_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400020_P_reg {1077936160, 32}
#define DT_N_S_soc_S_gpio_40400020_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_reg_IDX_0 1077936160
#define DT_N_S_soc_S_gpio_40400020_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400020_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port 1
#define DT_N_S_soc_S_gpio_40400020_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_IDX_0_NAME "port-irq0"
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_NAME_port_irq0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_NAME_port_irq0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_IDX_1_NAME "port-irq1"
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_NAME_port_irq1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_NAME_port_irq1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_IDX_2_NAME "port-irq2"
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_NAME_port_irq2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_NAME_port_irq2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400020, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40400020, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40400020, port_irqs, 2)
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400020, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400020, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400020, port_irqs, 2)
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400020, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400020, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400020, port_irqs, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400020, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400020, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400020, port_irqs, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_LEN 3
#define DT_N_S_soc_S_gpio_40400020_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names {"port-irq0", "port-irq1", "port-irq2"}
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_0 "port-irq0"
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq0
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_0_STRING_TOKEN port_irq0
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ0
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_1 "port-irq1"
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_1_STRING_TOKEN port_irq1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_2 "port-irq2"
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq2
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_2_STRING_TOKEN port_irq2
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ2
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400020, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40400020, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40400020, port_irq_names, 2)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400020, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400020, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400020, port_irq_names, 2)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400020, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400020, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400020, port_irq_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400020, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400020, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400020, port_irq_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_LEN 3
#define DT_N_S_soc_S_gpio_40400020_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq0_pins {5}
#define DT_N_S_soc_S_gpio_40400020_P_port_irq0_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq0_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_40400020_P_port_irq0_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400020, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400020, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq0_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400020, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400020, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq0_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq0_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq1_pins {1, 4}
#define DT_N_S_soc_S_gpio_40400020_P_port_irq1_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq1_pins_IDX_0 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq1_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq1_pins_IDX_1 4
#define DT_N_S_soc_S_gpio_40400020_P_port_irq1_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400020, port_irq1_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40400020, port_irq1_pins, 1)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400020, port_irq1_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400020, port_irq1_pins, 1)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq1_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400020, port_irq1_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400020, port_irq1_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400020, port_irq1_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400020, port_irq1_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq1_pins_LEN 2
#define DT_N_S_soc_S_gpio_40400020_P_port_irq1_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq2_pins {0}
#define DT_N_S_soc_S_gpio_40400020_P_port_irq2_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq2_pins_IDX_0 0
#define DT_N_S_soc_S_gpio_40400020_P_port_irq2_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400020, port_irq2_pins, 0)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400020, port_irq2_pins, 0)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq2_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400020, port_irq2_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400020, port_irq2_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_port_irq2_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400020_P_port_irq2_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400020_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400020_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_status "okay"
#define DT_N_S_soc_S_gpio_40400020_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40400020_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40400020_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40400020_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40400020_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40400020_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400020, status, 0)
#define DT_N_S_soc_S_gpio_40400020_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400020, status, 0)
#define DT_N_S_soc_S_gpio_40400020_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400020, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400020, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400020_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40400020_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400020_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40400020_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40400020_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40400020_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400020, compatible, 0)
#define DT_N_S_soc_S_gpio_40400020_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400020, compatible, 0)
#define DT_N_S_soc_S_gpio_40400020_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400020, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400020, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400020_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400020_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400020_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400020_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400020_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400020_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006004
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006004
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006004_PATH "/soc/external-interrupt@40006004"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006004_FULL_NAME "external-interrupt@40006004"
#define DT_N_S_soc_S_external_interrupt_40006004_FULL_NAME_UNQUOTED external-interrupt@40006004
#define DT_N_S_soc_S_external_interrupt_40006004_FULL_NAME_TOKEN external_interrupt_40006004
#define DT_N_S_soc_S_external_interrupt_40006004_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006004

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006004_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006004_CHILD_IDX 57

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006004_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_NODELABEL(fn) fn(port_irq4)
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq4, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006004_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006004_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006004_HASH A3v7H3Aql5Q8C_XApAhVw3JL8XG1RCLEW7zSccHdt_w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006004_ORD 10
#define DT_N_S_soc_S_external_interrupt_40006004_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006004_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006004_SUPPORTS_ORDS \
	18, \
	86, \
	91,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006004_EXISTS 1
#define DT_N_INST_6_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_NODELABEL_port_irq4                  DT_N_S_soc_S_external_interrupt_40006004

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006004_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006004_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_REG_IDX_0_VAL_ADDRESS 1073766404
#define DT_N_S_soc_S_external_interrupt_40006004_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006004_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006004_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006004_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006004_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006004_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg {1073766404, 1}
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_IDX_0 1073766404
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_channel 4
#define DT_N_S_soc_S_external_interrupt_40006004_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006004, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006004, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006004, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006004, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006004, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006004, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006004, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006004, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006004_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006004_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006004_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006005
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006005
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006005_PATH "/soc/external-interrupt@40006005"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006005_FULL_NAME "external-interrupt@40006005"
#define DT_N_S_soc_S_external_interrupt_40006005_FULL_NAME_UNQUOTED external-interrupt@40006005
#define DT_N_S_soc_S_external_interrupt_40006005_FULL_NAME_TOKEN external_interrupt_40006005
#define DT_N_S_soc_S_external_interrupt_40006005_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006005

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006005_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006005_CHILD_IDX 58

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006005_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_NODELABEL(fn) fn(port_irq5)
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq5, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006005_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006005_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006005_HASH H6OPOwk9yulexMzL8KktzJNHEqThPXZPbGvVxzDPCJ8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006005_ORD 11
#define DT_N_S_soc_S_external_interrupt_40006005_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006005_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006005_SUPPORTS_ORDS \
	18, \
	86, \
	91,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006005_EXISTS 1
#define DT_N_INST_7_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_NODELABEL_port_irq5                  DT_N_S_soc_S_external_interrupt_40006005

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006005_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006005_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_REG_IDX_0_VAL_ADDRESS 1073766405
#define DT_N_S_soc_S_external_interrupt_40006005_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006005_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006005_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006005_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006005_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006005_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg {1073766405, 1}
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_IDX_0 1073766405
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_channel 5
#define DT_N_S_soc_S_external_interrupt_40006005_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006005, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006005, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006005, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006005, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006005, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006005, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006005, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006005, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006005_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006005_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006005_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006006
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006006
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006006_PATH "/soc/external-interrupt@40006006"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006006_FULL_NAME "external-interrupt@40006006"
#define DT_N_S_soc_S_external_interrupt_40006006_FULL_NAME_UNQUOTED external-interrupt@40006006
#define DT_N_S_soc_S_external_interrupt_40006006_FULL_NAME_TOKEN external_interrupt_40006006
#define DT_N_S_soc_S_external_interrupt_40006006_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006006

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006006_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006006_CHILD_IDX 59

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006006_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_NODELABEL(fn) fn(port_irq6)
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq6, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006006_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006006_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006006_HASH 4eMdp3gb5amI619oQWl_1kfgBALdJ_8I0wLPgz_iVRs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006006_ORD 12
#define DT_N_S_soc_S_external_interrupt_40006006_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006006_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006006_SUPPORTS_ORDS \
	18, \
	40, \
	86, \
	91,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006006_EXISTS 1
#define DT_N_INST_8_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_NODELABEL_port_irq6                  DT_N_S_soc_S_external_interrupt_40006006

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006006_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006006_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_REG_IDX_0_VAL_ADDRESS 1073766406
#define DT_N_S_soc_S_external_interrupt_40006006_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006006_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006006_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006006_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006006_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006006_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg {1073766406, 1}
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_IDX_0 1073766406
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_channel 6
#define DT_N_S_soc_S_external_interrupt_40006006_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006006, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006006, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006006, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006006, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006006, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006006, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006006, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006006, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006006_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006006_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006006_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006007
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006007
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006007_PATH "/soc/external-interrupt@40006007"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006007_FULL_NAME "external-interrupt@40006007"
#define DT_N_S_soc_S_external_interrupt_40006007_FULL_NAME_UNQUOTED external-interrupt@40006007
#define DT_N_S_soc_S_external_interrupt_40006007_FULL_NAME_TOKEN external_interrupt_40006007
#define DT_N_S_soc_S_external_interrupt_40006007_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006007

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006007_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006007_CHILD_IDX 60

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006007_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_NODELABEL(fn) fn(port_irq7)
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq7, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006007_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006007_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006007_HASH ZXaoE15HikaM4pDzUECnTeOQebC93Z6c_BT3jbPjn3w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006007_ORD 13
#define DT_N_S_soc_S_external_interrupt_40006007_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006007_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006007_SUPPORTS_ORDS \
	18, \
	19, \
	40, \
	88,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006007_EXISTS 1
#define DT_N_INST_9_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_NODELABEL_port_irq7                  DT_N_S_soc_S_external_interrupt_40006007

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006007_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006007_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_REG_IDX_0_VAL_ADDRESS 1073766407
#define DT_N_S_soc_S_external_interrupt_40006007_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006007_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006007_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006007_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006007_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006007_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg {1073766407, 1}
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_IDX_0 1073766407
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_channel 7
#define DT_N_S_soc_S_external_interrupt_40006007_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006007, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006007, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006007, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006007, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006007, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006007, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006007, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006007, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006007_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006007_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006007_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006008
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006008
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006008_PATH "/soc/external-interrupt@40006008"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006008_FULL_NAME "external-interrupt@40006008"
#define DT_N_S_soc_S_external_interrupt_40006008_FULL_NAME_UNQUOTED external-interrupt@40006008
#define DT_N_S_soc_S_external_interrupt_40006008_FULL_NAME_TOKEN external_interrupt_40006008
#define DT_N_S_soc_S_external_interrupt_40006008_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006008

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006008_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006008_CHILD_IDX 61

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006008_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_NODELABEL(fn) fn(port_irq8)
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq8, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006008_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006008_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006008_HASH qOZMsYJW9KYCgiBXtmB25EP_hpynmeZt6w5uOYcgg8I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006008_ORD 14
#define DT_N_S_soc_S_external_interrupt_40006008_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006008_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006008_SUPPORTS_ORDS \
	18, \
	40, \
	86, \
	88, \
	90,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006008_EXISTS 1
#define DT_N_INST_10_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_NODELABEL_port_irq8                   DT_N_S_soc_S_external_interrupt_40006008

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006008_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006008_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_REG_IDX_0_VAL_ADDRESS 1073766408
#define DT_N_S_soc_S_external_interrupt_40006008_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006008_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006008_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006008_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006008_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006008_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg {1073766408, 1}
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_IDX_0 1073766408
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_channel 8
#define DT_N_S_soc_S_external_interrupt_40006008_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006008, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006008, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006008, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006008, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006008, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006008, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006008, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006008, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006008_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006008_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006008_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006009
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006009
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006009_PATH "/soc/external-interrupt@40006009"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006009_FULL_NAME "external-interrupt@40006009"
#define DT_N_S_soc_S_external_interrupt_40006009_FULL_NAME_UNQUOTED external-interrupt@40006009
#define DT_N_S_soc_S_external_interrupt_40006009_FULL_NAME_TOKEN external_interrupt_40006009
#define DT_N_S_soc_S_external_interrupt_40006009_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006009

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006009_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006009_CHILD_IDX 62

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006009_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_NODELABEL(fn) fn(port_irq9)
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq9, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006009_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006009_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006009_HASH 0SIAlvsRcwvwRV6e7noFkhDXO9FD4g_vJnpepxZ6154

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006009_ORD 15
#define DT_N_S_soc_S_external_interrupt_40006009_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006009_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006009_SUPPORTS_ORDS \
	18, \
	40, \
	86, \
	90,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006009_EXISTS 1
#define DT_N_INST_11_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_NODELABEL_port_irq9                   DT_N_S_soc_S_external_interrupt_40006009

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006009_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006009_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_REG_IDX_0_VAL_ADDRESS 1073766409
#define DT_N_S_soc_S_external_interrupt_40006009_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006009_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006009_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006009_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006009_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006009_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg {1073766409, 1}
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_IDX_0 1073766409
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_channel 9
#define DT_N_S_soc_S_external_interrupt_40006009_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006009, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006009, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006009, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006009, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006009, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006009, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006009, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006009, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006009_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006009_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006009_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600e
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600e
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600e_PATH "/soc/external-interrupt@4000600e"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600e_FULL_NAME "external-interrupt@4000600e"
#define DT_N_S_soc_S_external_interrupt_4000600e_FULL_NAME_UNQUOTED external-interrupt@4000600e
#define DT_N_S_soc_S_external_interrupt_4000600e_FULL_NAME_TOKEN external_interrupt_4000600e
#define DT_N_S_soc_S_external_interrupt_4000600e_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600E

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600e_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600e_CHILD_IDX 67

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600e_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_NODELABEL(fn) fn(port_irq14)
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq14, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600e_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600e_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600e_HASH uZ4kWZVL5ld903r_vmCPsro433qxOF7nuU6kQgAO7iY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600e_ORD 16
#define DT_N_S_soc_S_external_interrupt_4000600e_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600e_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600e_SUPPORTS_ORDS \
	18, \
	40, \
	87, \
	89,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600e_EXISTS 1
#define DT_N_INST_14_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_NODELABEL_port_irq14                  DT_N_S_soc_S_external_interrupt_4000600e

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600e_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600e_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_REG_IDX_0_VAL_ADDRESS 1073766414
#define DT_N_S_soc_S_external_interrupt_4000600e_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_4000600e_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600e_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600e_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600e_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600e_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg {1073766414, 1}
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_IDX_0 1073766414
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_channel 14
#define DT_N_S_soc_S_external_interrupt_4000600e_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600e, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600e, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600e, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600e, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600e, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600e, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600e, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600e, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600e_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600e_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600e_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600f
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600f
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600f_PATH "/soc/external-interrupt@4000600f"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600f_FULL_NAME "external-interrupt@4000600f"
#define DT_N_S_soc_S_external_interrupt_4000600f_FULL_NAME_UNQUOTED external-interrupt@4000600f
#define DT_N_S_soc_S_external_interrupt_4000600f_FULL_NAME_TOKEN external_interrupt_4000600f
#define DT_N_S_soc_S_external_interrupt_4000600f_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600F

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600f_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600f_CHILD_IDX 68

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600f_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_NODELABEL(fn) fn(port_irq15)
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq15, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600f_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600f_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600f_HASH GD5bUMUleNyEOfFZemu8Ua5uXY8Wv1VIYLPsExwEAs4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600f_ORD 17
#define DT_N_S_soc_S_external_interrupt_4000600f_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600f_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600f_SUPPORTS_ORDS \
	18, \
	87, \
	89,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600f_EXISTS 1
#define DT_N_INST_15_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_NODELABEL_port_irq15                  DT_N_S_soc_S_external_interrupt_4000600f

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600f_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600f_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_REG_IDX_0_VAL_ADDRESS 1073766415
#define DT_N_S_soc_S_external_interrupt_4000600f_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_4000600f_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600f_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600f_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600f_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600f_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg {1073766415, 1}
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_IDX_0 1073766415
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_channel 15
#define DT_N_S_soc_S_external_interrupt_4000600f_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600f, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600f, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600f, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600f, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600f, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600f, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600f, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600f, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600f_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600f_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600f_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400080
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400080
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400080_PATH "/soc/gpio@40400080"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400080_FULL_NAME "gpio@40400080"
#define DT_N_S_soc_S_gpio_40400080_FULL_NAME_UNQUOTED gpio@40400080
#define DT_N_S_soc_S_gpio_40400080_FULL_NAME_TOKEN gpio_40400080
#define DT_N_S_soc_S_gpio_40400080_FULL_NAME_UPPER_TOKEN GPIO_40400080

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400080_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400080_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400080_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400080_FOREACH_NODELABEL(fn) fn(ioport4)
#define DT_N_S_soc_S_gpio_40400080_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400080_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400080_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400080_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40400080_HASH bAoyUNHMgjduJ4OGHEQORrlb_ucFBXa5r63_WdtSEpY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400080_ORD 18
#define DT_N_S_soc_S_gpio_40400080_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400080_REQUIRES_ORDS \
	5, \
	6, \
	10, \
	11, \
	12, \
	13, \
	14, \
	15, \
	16, \
	17,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400080_SUPPORTS_ORDS \
	35, \
	69, \
	71,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400080_EXISTS 1
#define DT_N_INST_2_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40400080
#define DT_N_NODELABEL_ioport4             DT_N_S_soc_S_gpio_40400080

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400080_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400080_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_REG_IDX_0_VAL_ADDRESS 1077936256
#define DT_N_S_soc_S_gpio_40400080_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40400080_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400080_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400080_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400080_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400080_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40400080_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400080_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400080_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400080_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400080_P_reg {1077936256, 32}
#define DT_N_S_soc_S_gpio_40400080_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_reg_IDX_0 1077936256
#define DT_N_S_soc_S_gpio_40400080_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400080_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port 4
#define DT_N_S_soc_S_gpio_40400080_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins {2, 3, 4}
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_IDX_1 3
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_IDX_2 4
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 1) \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 2)
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 2)
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, vbatts_pins, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_LEN 3
#define DT_N_S_soc_S_gpio_40400080_P_vbatts_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_0_NAME "port-irq0"
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_1_NAME "port-irq4"
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq4_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq4_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_2_NAME "port-irq5"
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq5_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq5_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_3_NAME "port-irq6"
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq6_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq6_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_4_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_4_NAME "port-irq7"
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq7_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq7_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_5_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_5_NAME "port-irq8"
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq8_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq8_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_6_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_6_NAME "port-irq9"
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq9_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq9_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_7_PH DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_7_NAME "port-irq14"
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq14_PH DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq14_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_8_PH DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_IDX_8_NAME "port-irq15"
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq15_PH DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_NAME_port_irq15_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 3) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 4) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 5) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 6) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 7) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 8)
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 8)
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irqs, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_LEN 9
#define DT_N_S_soc_S_gpio_40400080_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names {"port-irq0", "port-irq4", "port-irq5", "port-irq6", "port-irq7", "port-irq8", "port-irq9", "port-irq14", "port-irq15"}
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_0 "port-irq0"
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq0
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_0_STRING_TOKEN port_irq0
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ0
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_1 "port-irq4"
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq4
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_1_STRING_TOKEN port_irq4
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ4
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_2 "port-irq5"
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq5
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_2_STRING_TOKEN port_irq5
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ5
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_3 "port-irq6"
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq6
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_3_STRING_TOKEN port_irq6
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ6
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_4 "port-irq7"
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_4_STRING_UNQUOTED port-irq7
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_4_STRING_TOKEN port_irq7
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_4_STRING_UPPER_TOKEN PORT_IRQ7
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_5 "port-irq8"
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_5_STRING_UNQUOTED port-irq8
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_5_STRING_TOKEN port_irq8
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_5_STRING_UPPER_TOKEN PORT_IRQ8
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_6 "port-irq9"
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_6_STRING_UNQUOTED port-irq9
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_6_STRING_TOKEN port_irq9
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_6_STRING_UPPER_TOKEN PORT_IRQ9
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_7 "port-irq14"
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_7_STRING_UNQUOTED port-irq14
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_7_STRING_TOKEN port_irq14
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_7_STRING_UPPER_TOKEN PORT_IRQ14
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_8 "port-irq15"
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_8_STRING_UNQUOTED port-irq15
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_8_STRING_TOKEN port_irq15
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_IDX_8_STRING_UPPER_TOKEN PORT_IRQ15
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 3) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 4) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 5) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 6) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 7) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 8)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 8)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq_names, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_LEN 9
#define DT_N_S_soc_S_gpio_40400080_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq0_pins {0}
#define DT_N_S_soc_S_gpio_40400080_P_port_irq0_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq0_pins_IDX_0 0
#define DT_N_S_soc_S_gpio_40400080_P_port_irq0_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq0_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq0_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq0_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq4_pins {2, 11}
#define DT_N_S_soc_S_gpio_40400080_P_port_irq4_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq4_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40400080_P_port_irq4_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq4_pins_IDX_1 11
#define DT_N_S_soc_S_gpio_40400080_P_port_irq4_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, port_irq4_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq4_pins, 1)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, port_irq4_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq4_pins, 1)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq4_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq4_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq4_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq4_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq4_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq4_pins_LEN 2
#define DT_N_S_soc_S_gpio_40400080_P_port_irq4_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq5_pins {1, 10}
#define DT_N_S_soc_S_gpio_40400080_P_port_irq5_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq5_pins_IDX_0 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq5_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq5_pins_IDX_1 10
#define DT_N_S_soc_S_gpio_40400080_P_port_irq5_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, port_irq5_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq5_pins, 1)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, port_irq5_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq5_pins, 1)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq5_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq5_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq5_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq5_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400080, port_irq5_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq5_pins_LEN 2
#define DT_N_S_soc_S_gpio_40400080_P_port_irq5_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq6_pins {9}
#define DT_N_S_soc_S_gpio_40400080_P_port_irq6_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq6_pins_IDX_0 9
#define DT_N_S_soc_S_gpio_40400080_P_port_irq6_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq6_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq6_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq6_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq7_pins {8}
#define DT_N_S_soc_S_gpio_40400080_P_port_irq7_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq7_pins_IDX_0 8
#define DT_N_S_soc_S_gpio_40400080_P_port_irq7_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq7_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq7_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq7_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq8_pins {15}
#define DT_N_S_soc_S_gpio_40400080_P_port_irq8_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq8_pins_IDX_0 15
#define DT_N_S_soc_S_gpio_40400080_P_port_irq8_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq8_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq8_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq8_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq9_pins {14}
#define DT_N_S_soc_S_gpio_40400080_P_port_irq9_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq9_pins_IDX_0 14
#define DT_N_S_soc_S_gpio_40400080_P_port_irq9_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq9_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq9_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq9_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq14_pins {3}
#define DT_N_S_soc_S_gpio_40400080_P_port_irq14_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq14_pins_IDX_0 3
#define DT_N_S_soc_S_gpio_40400080_P_port_irq14_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, port_irq14_pins, 0)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq14_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, port_irq14_pins, 0)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq14_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq14_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq14_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq14_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq14_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq14_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq15_pins {4}
#define DT_N_S_soc_S_gpio_40400080_P_port_irq15_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq15_pins_IDX_0 4
#define DT_N_S_soc_S_gpio_40400080_P_port_irq15_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, port_irq15_pins, 0)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq15_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, port_irq15_pins, 0)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq15_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq15_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq15_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, port_irq15_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_port_irq15_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400080_P_port_irq15_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400080_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400080_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_status "okay"
#define DT_N_S_soc_S_gpio_40400080_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40400080_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40400080_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40400080_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40400080_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40400080_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, status, 0)
#define DT_N_S_soc_S_gpio_40400080_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, status, 0)
#define DT_N_S_soc_S_gpio_40400080_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400080_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40400080_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400080_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40400080_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40400080_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40400080_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400080, compatible, 0)
#define DT_N_S_soc_S_gpio_40400080_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400080, compatible, 0)
#define DT_N_S_soc_S_gpio_40400080_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400080_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400080_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400080_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400080_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400080_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400080_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@404000c0
 *
 * Node identifier: DT_N_S_soc_S_gpio_404000c0
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_404000c0_PATH "/soc/gpio@404000c0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_404000c0_FULL_NAME "gpio@404000c0"
#define DT_N_S_soc_S_gpio_404000c0_FULL_NAME_UNQUOTED gpio@404000c0
#define DT_N_S_soc_S_gpio_404000c0_FULL_NAME_TOKEN gpio_404000c0
#define DT_N_S_soc_S_gpio_404000c0_FULL_NAME_UPPER_TOKEN GPIO_404000C0

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_404000c0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_404000c0_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_404000c0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_NODELABEL(fn) fn(ioport6)
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport6, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_404000c0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_404000c0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_404000c0_HASH _n_IlNldTYkz1cNuRgENzD8_fXczJI53YcNcvpW3j3k

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_404000c0_ORD 19
#define DT_N_S_soc_S_gpio_404000c0_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_404000c0_REQUIRES_ORDS \
	5, \
	13,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_404000c0_SUPPORTS_ORDS \
	35, \
	69, \
	70,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_404000c0_EXISTS 1
#define DT_N_INST_4_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_404000c0
#define DT_N_NODELABEL_ioport6             DT_N_S_soc_S_gpio_404000c0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_404000c0_REG_NUM 1
#define DT_N_S_soc_S_gpio_404000c0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_REG_IDX_0_VAL_ADDRESS 1077936320
#define DT_N_S_soc_S_gpio_404000c0_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_404000c0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_404000c0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_404000c0_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_404000c0_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_404000c0_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_404000c0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_404000c0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_404000c0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_404000c0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_404000c0_P_reg {1077936320, 32}
#define DT_N_S_soc_S_gpio_404000c0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_reg_IDX_0 1077936320
#define DT_N_S_soc_S_gpio_404000c0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_404000c0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_port 6
#define DT_N_S_soc_S_gpio_404000c0_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_404000c0_P_port_irqs_IDX_0_NAME "port-irq7"
#define DT_N_S_soc_S_gpio_404000c0_P_port_irqs_NAME_port_irq7_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_404000c0_P_port_irqs_NAME_port_irq7_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000c0, port_irqs, 0)
#define DT_N_S_soc_S_gpio_404000c0_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000c0, port_irqs, 0)
#define DT_N_S_soc_S_gpio_404000c0_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000c0, port_irqs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000c0, port_irqs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_P_port_irqs_LEN 1
#define DT_N_S_soc_S_gpio_404000c0_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq_names {"port-irq7"}
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq_names_IDX_0 "port-irq7"
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq7
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq_names_IDX_0_STRING_TOKEN port_irq7
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ7
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000c0, port_irq_names, 0)
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000c0, port_irq_names, 0)
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000c0, port_irq_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000c0, port_irq_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq_names_LEN 1
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq7_pins {15}
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq7_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq7_pins_IDX_0 15
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq7_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000c0, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000c0, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq7_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000c0, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000c0, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq7_pins_LEN 1
#define DT_N_S_soc_S_gpio_404000c0_P_port_irq7_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_404000c0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_ngpios 16
#define DT_N_S_soc_S_gpio_404000c0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_status "okay"
#define DT_N_S_soc_S_gpio_404000c0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_404000c0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_404000c0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_404000c0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_404000c0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_404000c0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000c0, status, 0)
#define DT_N_S_soc_S_gpio_404000c0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000c0, status, 0)
#define DT_N_S_soc_S_gpio_404000c0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000c0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000c0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_404000c0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000c0, compatible, 0)
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000c0, compatible, 0)
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_404000c0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_404000c0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_404000c0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_404000c0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_404000c0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v8.1m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v8.1m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UNQUOTED interrupt-controller@e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_TOKEN interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_E000E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_HASH MNKByYDCdVxyLwiy4A_bv2jZfVhfDT01mZ2_1uEhUYQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 20
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	23, \
	30, \
	33, \
	38, \
	39, \
	74, \
	75, \
	78, \
	79, \
	83, \
	111, \
	115, \
	118, \
	122, \
	124, \
	128, \
	130, \
	131, \
	132, \
	158, \
	160, \
	162, \
	164, \
	166, \
	171,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v8_1m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic        DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v8_1m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v8.1m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984, 3072}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v8.1m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v8.1m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v8.1m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v8_1m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V8_1M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800
 *
 * Binding (compatible = renesas,ra-pinctrl-pfs):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/renesas,ra-pincrl-pfs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_PATH "/soc/pin-controller@40400800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_FULL_NAME "pin-controller@40400800"
#define DT_N_S_soc_S_pin_controller_40400800_FULL_NAME_UNQUOTED pin-controller@40400800
#define DT_N_S_soc_S_pin_controller_40400800_FULL_NAME_TOKEN pin_controller_40400800
#define DT_N_S_soc_S_pin_controller_40400800_FULL_NAME_UPPER_TOKEN PIN_CONTROLLER_40400800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_CHILD_NUM 11
#define DT_N_S_soc_S_pin_controller_40400800_CHILD_NUM_STATUS_OKAY 11
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_HASH iDuUHdN4ov_d4Uosy_fyWdHoRjXPjGeHMLays_sOThU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_ORD 21
#define DT_N_S_soc_S_pin_controller_40400800_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_SUPPORTS_ORDS \
	22, \
	32, \
	73, \
	77, \
	80, \
	110, \
	117, \
	129, \
	148, \
	151, \
	156,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_EXISTS 1
#define DT_N_INST_0_renesas_ra_pinctrl_pfs DT_N_S_soc_S_pin_controller_40400800
#define DT_N_NODELABEL_pinctrl             DT_N_S_soc_S_pin_controller_40400800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_REG_IDX_0_VAL_ADDRESS 1077938176
#define DT_N_S_soc_S_pin_controller_40400800_REG_IDX_0_VAL_SIZE 960
#define DT_N_S_soc_S_pin_controller_40400800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_COMPAT_MATCHES_renesas_ra_pinctrl_pfs 1
#define DT_N_S_soc_S_pin_controller_40400800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pin_controller_40400800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_COMPAT_MODEL_IDX_0 "ra-pinctrl-pfs"
#define DT_N_S_soc_S_pin_controller_40400800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_P_status "okay"
#define DT_N_S_soc_S_pin_controller_40400800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pin_controller_40400800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pin_controller_40400800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pin_controller_40400800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pin_controller_40400800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40400800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800, status, 0)
#define DT_N_S_soc_S_pin_controller_40400800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800, status, 0)
#define DT_N_S_soc_S_pin_controller_40400800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_P_status_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_P_status_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible {"renesas,ra-pinctrl-pfs"}
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_IDX_0 "renesas,ra-pinctrl-pfs"
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pinctrl-pfs
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pinctrl_pfs
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PINCTRL_PFS
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_reg {1077938176, 960}
#define DT_N_S_soc_S_pin_controller_40400800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_reg_IDX_0 1077938176
#define DT_N_S_soc_S_pin_controller_40400800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_reg_IDX_1 960
#define DT_N_S_soc_S_pin_controller_40400800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_40400800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40400800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_40400800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/iic1_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_iic1_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_PATH "/soc/pin-controller@40400800/iic1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FULL_NAME "iic1_default"
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FULL_NAME_UNQUOTED iic1_default
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FULL_NAME_TOKEN iic1_default
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FULL_NAME_UPPER_TOKEN IIC1_DEFAULT

/* Node parent (/soc/pin-controller@40400800) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_PARENT DT_N_S_soc_S_pin_controller_40400800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_NODELABEL(fn) fn(iic1_default)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(iic1_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_HASH oAgqJj8ai3g8WPfpKXKn9pSAYDjWxU0vntKJLkbT81k

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_ORD 22
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_REQUIRES_ORDS \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_SUPPORTS_ORDS \
	23, \
	143,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_EXISTS 1
#define DT_N_NODELABEL_iic1_default DT_N_S_soc_S_pin_controller_40400800_S_iic1_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/iic1@4025e100
 *
 * Node identifier: DT_N_S_soc_S_iic1_4025e100
 *
 * Binding (compatible = renesas,ra-iic):
 *   $ZEPHYR_BASE/dts/bindings/i2c/renesas,ra-iic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iic1_4025e100_PATH "/soc/iic1@4025e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iic1_4025e100_FULL_NAME "iic1@4025e100"
#define DT_N_S_soc_S_iic1_4025e100_FULL_NAME_UNQUOTED iic1@4025e100
#define DT_N_S_soc_S_iic1_4025e100_FULL_NAME_TOKEN iic1_4025e100
#define DT_N_S_soc_S_iic1_4025e100_FULL_NAME_UPPER_TOKEN IIC1_4025E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_iic1_4025e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iic1_4025e100_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iic1_4025e100_NODELABEL_NUM 2
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_NODELABEL(fn) fn(iic1) fn(renesas_mipi_i2c)
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(iic1, __VA_ARGS__) fn(renesas_mipi_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iic1_4025e100_CHILD_NUM 0
#define DT_N_S_soc_S_iic1_4025e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iic1_4025e100_HASH kBcOILhb_5Ap5OTOMG_iyHLTYAYjsWmEf9Z45T38ZK0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iic1_4025e100_ORD 23
#define DT_N_S_soc_S_iic1_4025e100_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iic1_4025e100_REQUIRES_ORDS \
	5, \
	20, \
	22,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iic1_4025e100_SUPPORTS_ORDS \
	35,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iic1_4025e100_EXISTS 1
#define DT_N_INST_0_renesas_ra_iic      DT_N_S_soc_S_iic1_4025e100
#define DT_N_NODELABEL_iic1             DT_N_S_soc_S_iic1_4025e100
#define DT_N_NODELABEL_renesas_mipi_i2c DT_N_S_soc_S_iic1_4025e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iic1_4025e100_REG_NUM 1
#define DT_N_S_soc_S_iic1_4025e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_REG_IDX_0_VAL_ADDRESS 1076224256
#define DT_N_S_soc_S_iic1_4025e100_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_iic1_4025e100_RANGES_NUM 0
#define DT_N_S_soc_S_iic1_4025e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NUM 4
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_VAL_irq 91
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_VAL_irq 92
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_VAL_irq 93
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_VAL_irq 94
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_4025e100_IRQ_LEVEL 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_iic1_4025e100_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_iic1_4025e100_COMPAT_MATCHES_renesas_ra_iic 1
#define DT_N_S_soc_S_iic1_4025e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_iic1_4025e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_COMPAT_MODEL_IDX_0 "ra-iic"
#define DT_N_S_soc_S_iic1_4025e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iic1_4025e100_PINCTRL_NUM 1
#define DT_N_S_soc_S_iic1_4025e100_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_iic1_4025e100_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_iic1_4025e100_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_iic1_4025e100_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_iic1_default

/* Generic property macros: */
#define DT_N_S_soc_S_iic1_4025e100_P_reg {1076224256, 256}
#define DT_N_S_soc_S_iic1_4025e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_reg_IDX_0 1076224256
#define DT_N_S_soc_S_iic1_4025e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_reg_IDX_1 256
#define DT_N_S_soc_S_iic1_4025e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_channel 1
#define DT_N_S_soc_S_iic1_4025e100_P_channel_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts {91, 1, 92, 1, 93, 1, 94, 1}
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_0 91
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_2 92
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_4 93
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_6 94
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_rise_time_ns 120
#define DT_N_S_soc_S_iic1_4025e100_P_rise_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_fall_time_ns 120
#define DT_N_S_soc_S_iic1_4025e100_P_fall_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_duty_cycle_percent 50
#define DT_N_S_soc_S_iic1_4025e100_P_duty_cycle_percent_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_priority_level 12
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_priority_level_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_clock_frequency 1000000
#define DT_N_S_soc_S_iic1_4025e100_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_sq_size 4
#define DT_N_S_soc_S_iic1_4025e100_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_cq_size 4
#define DT_N_S_soc_S_iic1_4025e100_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_status "okay"
#define DT_N_S_soc_S_iic1_4025e100_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_iic1_4025e100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_iic1_4025e100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_iic1_4025e100_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_iic1_4025e100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_iic1_4025e100_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4025e100, status, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4025e100, status, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4025e100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4025e100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_status_LEN 1
#define DT_N_S_soc_S_iic1_4025e100_P_status_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_compatible {"renesas,ra-iic"}
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_IDX_0 "renesas,ra-iic"
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-iic
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_iic
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_IIC
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4025e100, compatible, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4025e100, compatible, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4025e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4025e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_LEN 1
#define DT_N_S_soc_S_iic1_4025e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 0) \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 1) \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 2) \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 3)
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 3)
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4025e100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_iic1_4025e100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_iic1_4025e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_wakeup_source 0
#define DT_N_S_soc_S_iic1_4025e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_iic1_4025e100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40400800_S_iic1_default
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_iic1_default
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_0, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_0, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_names, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_names, 0)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4025e100, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_iic1_4025e100_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /clocks
 *
 * Node identifier: DT_N_S_clocks
 */

/* Node's full path: */
#define DT_N_S_clocks_PATH "/clocks"

/* Node's name with unit-address: */
#define DT_N_S_clocks_FULL_NAME "clocks"
#define DT_N_S_clocks_FULL_NAME_UNQUOTED clocks
#define DT_N_S_clocks_FULL_NAME_TOKEN clocks
#define DT_N_S_clocks_FULL_NAME_UPPER_TOKEN CLOCKS

/* Node parent (/) identifier: */
#define DT_N_S_clocks_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_NODELABEL_NUM 1
#define DT_N_S_clocks_FOREACH_NODELABEL(fn) fn(clocks)
#define DT_N_S_clocks_FOREACH_NODELABEL_VARGS(fn, ...) fn(clocks, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_CHILD_NUM 8
#define DT_N_S_clocks_CHILD_NUM_STATUS_OKAY 7
#define DT_N_S_clocks_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_clock_main_osc) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pll2) fn(DT_N_S_clocks_S_pclkblock_40203000)
#define DT_N_S_clocks_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_main_osc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000)
#define DT_N_S_clocks_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_clock_main_osc) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pclkblock_40203000)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_main_osc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_clocks_HASH 3P3fmk_q5wPvaymGA6NeomHHBb_cCfQX2PaKw_k1t_w

/* Node's dependency ordinal: */
#define DT_N_S_clocks_ORD 24
#define DT_N_S_clocks_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_SUPPORTS_ORDS \
	25, \
	26, \
	28, \
	44, \
	45, \
	46, \
	47, \
	62,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_EXISTS 1
#define DT_N_NODELABEL_clocks DT_N_S_clocks

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_REG_NUM 0
#define DT_N_S_clocks_RANGES_NUM 0
#define DT_N_S_clocks_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_IRQ_NUM 0
#define DT_N_S_clocks_IRQ_LEVEL 0
#define DT_N_S_clocks_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /clocks/clock-main-osc
 *
 * Node identifier: DT_N_S_clocks_S_clock_main_osc
 *
 * Binding (compatible = renesas,ra-cgc-external-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-external-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_main_osc_PATH "/clocks/clock-main-osc"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_main_osc_FULL_NAME "clock-main-osc"
#define DT_N_S_clocks_S_clock_main_osc_FULL_NAME_UNQUOTED clock-main-osc
#define DT_N_S_clocks_S_clock_main_osc_FULL_NAME_TOKEN clock_main_osc
#define DT_N_S_clocks_S_clock_main_osc_FULL_NAME_UPPER_TOKEN CLOCK_MAIN_OSC

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_main_osc_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_main_osc_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_main_osc_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_NODELABEL(fn) fn(xtal)
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_NODELABEL_VARGS(fn, ...) fn(xtal, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_main_osc_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_main_osc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_main_osc_HASH 9YCpAeSlxfQeSGdUduN1T1jvJhHrtAYgJScydqW1j8A

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_main_osc_ORD 25
#define DT_N_S_clocks_S_clock_main_osc_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_main_osc_REQUIRES_ORDS \
	24,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_main_osc_SUPPORTS_ORDS \
	26,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_main_osc_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_external_clock DT_N_S_clocks_S_clock_main_osc
#define DT_N_NODELABEL_xtal                       DT_N_S_clocks_S_clock_main_osc

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_main_osc_REG_NUM 0
#define DT_N_S_clocks_S_clock_main_osc_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_main_osc_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_main_osc_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_MATCHES_renesas_ra_cgc_external_clock 1
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_MODEL_IDX_0 "ra-cgc-external-clock"
#define DT_N_S_clocks_S_clock_main_osc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_main_osc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_main_osc_P_mosel 0
#define DT_N_S_clocks_S_clock_main_osc_P_mosel_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_clock_main_osc_P_mosel_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_mosel_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_mosel_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_clock_frequency 20000000
#define DT_N_S_clocks_S_clock_main_osc_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_status "okay"
#define DT_N_S_clocks_S_clock_main_osc_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clock_main_osc_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clock_main_osc_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clock_main_osc_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clock_main_osc_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clock_main_osc_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_main_osc, status, 0)
#define DT_N_S_clocks_S_clock_main_osc_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_main_osc, status, 0)
#define DT_N_S_clocks_S_clock_main_osc_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_main_osc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_main_osc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_P_status_LEN 1
#define DT_N_S_clocks_S_clock_main_osc_P_status_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_compatible {"renesas,ra-cgc-external-clock"}
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0 "renesas,ra-cgc-external-clock"
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-external-clock
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_external_clock
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_EXTERNAL_CLOCK
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_main_osc, compatible, 0)
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_main_osc, compatible, 0)
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_main_osc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_main_osc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_main_osc_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_main_osc_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_main_osc_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll
 *
 * Node identifier: DT_N_S_clocks_S_pll
 *
 * Binding (compatible = renesas,ra-cgc-pll):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pll.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_PATH "/clocks/pll"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_FULL_NAME "pll"
#define DT_N_S_clocks_S_pll_FULL_NAME_UNQUOTED pll
#define DT_N_S_clocks_S_pll_FULL_NAME_TOKEN pll
#define DT_N_S_clocks_S_pll_FULL_NAME_UPPER_TOKEN PLL

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll_FOREACH_NODELABEL(fn) fn(pll)
#define DT_N_S_clocks_S_pll_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_CHILD_NUM 3
#define DT_N_S_clocks_S_pll_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_clocks_S_pll_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_pll_S_pllp) fn(DT_N_S_clocks_S_pll_S_pllq) fn(DT_N_S_clocks_S_pll_S_pllr)
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_S_pllp) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_S_pllq) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_S_pllr)
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_S_pllp, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_S_pllq, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_S_pllr, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_S_pllp, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_S_pllq, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_S_pllr, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_pll_S_pllp) fn(DT_N_S_clocks_S_pll_S_pllq) fn(DT_N_S_clocks_S_pll_S_pllr)
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_S_pllp) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_S_pllq) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_S_pllr)
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_S_pllp, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_S_pllq, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_S_pllr, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_S_pllp, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_S_pllq, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_S_pllr, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_clocks_S_pll_HASH MENiPNxcjOF6dwaYSdS9Iq0tqHDbWKghVscDDRncn0o

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_ORD 26
#define DT_N_S_clocks_S_pll_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_REQUIRES_ORDS \
	24, \
	25,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_SUPPORTS_ORDS \
	27, \
	60, \
	61, \
	76, \
	126,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_pll DT_N_S_clocks_S_pll
#define DT_N_NODELABEL_pll             DT_N_S_clocks_S_pll

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_REG_NUM 0
#define DT_N_S_clocks_S_pll_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll_COMPAT_MATCHES_renesas_ra_cgc_pll 1
#define DT_N_S_clocks_S_pll_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_COMPAT_MODEL_IDX_0 "ra-cgc-pll"
#define DT_N_S_clocks_S_pll_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_PH DT_N_S_clocks_S_clock_main_osc
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, clocks, 0)
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, clocks, 0)
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_clocks_LEN 1
#define DT_N_S_clocks_S_pll_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pll_P_div 2
#define DT_N_S_clocks_S_pll_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul {96, 0}
#define DT_N_S_clocks_S_pll_P_mul_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul_IDX_0 96
#define DT_N_S_clocks_S_pll_P_mul_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul_IDX_1 0
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, mul, 0) \
	fn(DT_N_S_clocks_S_pll, mul, 1)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, mul, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll, mul, 1)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, mul, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pll, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, mul, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_mul_LEN 2
#define DT_N_S_clocks_S_pll_P_mul_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status "okay"
#define DT_N_S_clocks_S_pll_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pll_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pll_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pll_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pll_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, status, 0)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, status, 0)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_status_LEN 1
#define DT_N_S_clocks_S_pll_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_P_compatible {"renesas,ra-cgc-pll"}
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0 "renesas,ra-cgc-pll"
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pll
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pll
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PLL
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, compatible, 0)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, compatible, 0)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll/pllp
 *
 * Node identifier: DT_N_S_clocks_S_pll_S_pllp
 *
 * Binding (compatible = renesas,ra-cgc-pll-out):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pll-out.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_S_pllp_PATH "/clocks/pll/pllp"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_S_pllp_FULL_NAME "pllp"
#define DT_N_S_clocks_S_pll_S_pllp_FULL_NAME_UNQUOTED pllp
#define DT_N_S_clocks_S_pll_S_pllp_FULL_NAME_TOKEN pllp
#define DT_N_S_clocks_S_pll_S_pllp_FULL_NAME_UPPER_TOKEN PLLP

/* Node parent (/clocks/pll) identifier: */
#define DT_N_S_clocks_S_pll_S_pllp_PARENT DT_N_S_clocks_S_pll

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_S_pllp_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll_S_pllp_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll_S_pllp_FOREACH_NODELABEL(fn) fn(pllp)
#define DT_N_S_clocks_S_pll_S_pllp_FOREACH_NODELABEL_VARGS(fn, ...) fn(pllp, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllp_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_S_pllp_CHILD_NUM 0
#define DT_N_S_clocks_S_pll_S_pllp_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll_S_pllp_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_S_pllp_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_S_pllp_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_S_pllp_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll_S_pllp_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_S_pllp_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_S_pllp_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_S_pllp_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll_S_pllp_HASH zrqIYaJHjPvnI48haFn0vkR6MLvRxTmM65ur9jJsM94

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_S_pllp_ORD 27
#define DT_N_S_clocks_S_pll_S_pllp_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_S_pllp_REQUIRES_ORDS \
	26,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_S_pllp_SUPPORTS_ORDS \
	28, \
	31,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_S_pllp_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_pll_out DT_N_S_clocks_S_pll_S_pllp
#define DT_N_NODELABEL_pllp                DT_N_S_clocks_S_pll_S_pllp

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_S_pllp_REG_NUM 0
#define DT_N_S_clocks_S_pll_S_pllp_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_S_pllp_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_S_pllp_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_S_pllp_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll_S_pllp_COMPAT_MATCHES_renesas_ra_cgc_pll_out 1
#define DT_N_S_clocks_S_pll_S_pllp_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllp_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll_S_pllp_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllp_COMPAT_MODEL_IDX_0 "ra-cgc-pll-out"
#define DT_N_S_clocks_S_pll_S_pllp_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_S_pllp_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_S_pllp_P_div 2
#define DT_N_S_clocks_S_pll_S_pllp_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllp_P_freq 480000000
#define DT_N_S_clocks_S_pll_S_pllp_P_freq_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllp_P_status "okay"
#define DT_N_S_clocks_S_pll_S_pllp_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pll_S_pllp_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pll_S_pllp_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_S_pllp_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pll_S_pllp_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllp_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pll_S_pllp_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllp_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_S_pllp, status, 0)
#define DT_N_S_clocks_S_pll_S_pllp_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_S_pllp, status, 0)
#define DT_N_S_clocks_S_pll_S_pllp_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_S_pllp, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllp_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_S_pllp, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllp_P_status_LEN 1
#define DT_N_S_clocks_S_pll_S_pllp_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllp_P_compatible {"renesas,ra-cgc-pll-out"}
#define DT_N_S_clocks_S_pll_S_pllp_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllp_P_compatible_IDX_0 "renesas,ra-cgc-pll-out"
#define DT_N_S_clocks_S_pll_S_pllp_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pll-out
#define DT_N_S_clocks_S_pll_S_pllp_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pll_out
#define DT_N_S_clocks_S_pll_S_pllp_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PLL_OUT
#define DT_N_S_clocks_S_pll_S_pllp_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_S_pllp, compatible, 0)
#define DT_N_S_clocks_S_pll_S_pllp_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_S_pllp, compatible, 0)
#define DT_N_S_clocks_S_pll_S_pllp_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_S_pllp, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllp_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_S_pllp, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllp_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_S_pllp_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllp_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll_S_pllp_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllp_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_S_pllp_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllp_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_S_pllp_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000
 *
 * Binding (compatible = renesas,ra-cgc-pclk-block):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk-block.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_PATH "/clocks/pclkblock@40203000"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_FULL_NAME "pclkblock@40203000"
#define DT_N_S_clocks_S_pclkblock_40203000_FULL_NAME_UNQUOTED pclkblock@40203000
#define DT_N_S_clocks_S_pclkblock_40203000_FULL_NAME_TOKEN pclkblock_40203000
#define DT_N_S_clocks_S_pclkblock_40203000_FULL_NAME_UPPER_TOKEN PCLKBLOCK_40203000

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_FOREACH_NODELABEL(fn) fn(pclkblock)
#define DT_N_S_clocks_S_pclkblock_40203000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkblock, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_CHILD_NUM 18
#define DT_N_S_clocks_S_pclkblock_40203000_CHILD_NUM_STATUS_OKAY 12
#define DT_N_S_clocks_S_pclkblock_40203000_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_clkout) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_spiclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_uclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_u60clk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk)
#define DT_N_S_clocks_S_pclkblock_40203000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_clkout) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_spiclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_uclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_u60clk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk)
#define DT_N_S_clocks_S_pclkblock_40203000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_clkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_spiclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_uclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_u60clk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_clkout, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_spiclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_uclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_u60clk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk)
#define DT_N_S_clocks_S_pclkblock_40203000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk)
#define DT_N_S_clocks_S_pclkblock_40203000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_HASH u7_TADVL4msV7O5SOPm0aauDqJAgNGT2b40z0KaTN8o

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_ORD 28
#define DT_N_S_clocks_S_pclkblock_40203000_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_REQUIRES_ORDS \
	24, \
	27,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_SUPPORTS_ORDS \
	29, \
	31, \
	48, \
	49, \
	50, \
	51, \
	52, \
	53, \
	54, \
	55, \
	56, \
	57, \
	58, \
	76, \
	98, \
	114, \
	126, \
	127,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_pclk_block DT_N_S_clocks_S_pclkblock_40203000
#define DT_N_NODELABEL_pclkblock              DT_N_S_clocks_S_pclkblock_40203000

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NUM 5
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_0_VAL_ADDRESS 1075851264
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_0_VAL_SIZE 4
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_1_VAL_ADDRESS 1075851268
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_1_VAL_SIZE 4
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_2_VAL_ADDRESS 1075851272
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_2_VAL_SIZE 4
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_3_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_3_VAL_ADDRESS 1075851276
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_3_VAL_SIZE 4
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_4_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_4_VAL_ADDRESS 1075851280
#define DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_4_VAL_SIZE 4
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPA_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPA_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPA_VAL_SIZE DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_0_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPB_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPB_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPB_VAL_SIZE DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_1_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPC_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPC_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPC_VAL_SIZE DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_2_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPD_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPD_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPD_VAL_SIZE DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_3_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPE_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPE_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40203000_REG_NAME_MSTPE_VAL_SIZE DT_N_S_clocks_S_pclkblock_40203000_REG_IDX_4_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40203000_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_COMPAT_MATCHES_renesas_ra_cgc_pclk_block 1
#define DT_N_S_clocks_S_pclkblock_40203000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_COMPAT_MODEL_IDX_0 "ra-cgc-pclk-block"
#define DT_N_S_clocks_S_pclkblock_40203000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pll_S_pllp
#define DT_N_S_clocks_S_pclkblock_40203000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000, clocks, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000, clocks, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_P_clocks_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40203000_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40203000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40203000_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_compatible {"renesas,ra-cgc-pclk-block"}
#define DT_N_S_clocks_S_pclkblock_40203000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_compatible_IDX_0 "renesas,ra-cgc-pclk-block"
#define DT_N_S_clocks_S_pclkblock_40203000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk-block
#define DT_N_S_clocks_S_pclkblock_40203000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk_block
#define DT_N_S_clocks_S_pclkblock_40203000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK_BLOCK
#define DT_N_S_clocks_S_pclkblock_40203000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg {1075851264, 4, 1075851268, 4, 1075851272, 4, 1075851276, 4, 1075851280, 4}
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_0 1075851264
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_1 4
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_2 1075851268
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_3 4
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_4 1075851272
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_5 4
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_6_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_6 1075851276
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_7_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_7 4
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_8_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_8 1075851280
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_9_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_IDX_9 4
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names {"MSTPA", "MSTPB", "MSTPC", "MSTPD", "MSTPE"}
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_0 "MSTPA"
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_0_STRING_UNQUOTED MSTPA
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_0_STRING_TOKEN MSTPA
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_0_STRING_UPPER_TOKEN MSTPA
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_1 "MSTPB"
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_1_STRING_UNQUOTED MSTPB
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_1_STRING_TOKEN MSTPB
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_1_STRING_UPPER_TOKEN MSTPB
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_2 "MSTPC"
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_2_STRING_UNQUOTED MSTPC
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_2_STRING_TOKEN MSTPC
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_2_STRING_UPPER_TOKEN MSTPC
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_3 "MSTPD"
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_3_STRING_UNQUOTED MSTPD
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_3_STRING_TOKEN MSTPD
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_3_STRING_UPPER_TOKEN MSTPD
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_4 "MSTPE"
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_4_STRING_UNQUOTED MSTPE
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_4_STRING_TOKEN MSTPE
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_IDX_4_STRING_UPPER_TOKEN MSTPE
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 0) \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 1) \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 2) \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 3) \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 4)
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 4)
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 4, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40203000, reg_names, 4, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_LEN 5
#define DT_N_S_clocks_S_pclkblock_40203000_P_reg_names_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/pclka
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_pclka
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_PATH "/clocks/pclkblock@40203000/pclka"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FULL_NAME "pclka"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FULL_NAME_UNQUOTED pclka
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FULL_NAME_TOKEN pclka
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FULL_NAME_UPPER_TOKEN PCLKA

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FOREACH_NODELABEL(fn) fn(pclka)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclka, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_HASH bBq_8TowYq4kr8X7nBAxgZ7V4tEFenMR0ZNcuSjloW0

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_ORD 29
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_SUPPORTS_ORDS \
	30, \
	118, \
	128,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_EXISTS 1
#define DT_N_INST_2_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_pclka
#define DT_N_NODELABEL_pclka            DT_N_S_clocks_S_pclkblock_40203000_S_pclka

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_div 4
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclka_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@4035c000
 *
 * Node identifier: DT_N_S_soc_S_spi_4035c000
 *
 * Binding (compatible = renesas,ra8-spi-b):
 *   $ZEPHYR_BASE/dts/bindings/spi/renesas,ra8-spi-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_4035c000_PATH "/soc/spi@4035c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_4035c000_FULL_NAME "spi@4035c000"
#define DT_N_S_soc_S_spi_4035c000_FULL_NAME_UNQUOTED spi@4035c000
#define DT_N_S_soc_S_spi_4035c000_FULL_NAME_TOKEN spi_4035c000
#define DT_N_S_soc_S_spi_4035c000_FULL_NAME_UPPER_TOKEN SPI_4035C000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_4035c000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_4035c000_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_4035c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_4035c000_FOREACH_NODELABEL(fn) fn(spi0)
#define DT_N_S_soc_S_spi_4035c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_4035c000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_4035c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4035c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_4035c000_HASH UF_zcVd7QNlSNAUCHN6nIk9WV02ueWfo5bjqbf8YCho

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_4035c000_ORD 30
#define DT_N_S_soc_S_spi_4035c000_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_4035c000_REQUIRES_ORDS \
	5, \
	20, \
	29,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_4035c000_SUPPORTS_ORDS \
	35,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_4035c000_EXISTS 1
#define DT_N_INST_1_renesas_ra8_spi_b DT_N_S_soc_S_spi_4035c000
#define DT_N_NODELABEL_spi0           DT_N_S_soc_S_spi_4035c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_4035c000_REG_NUM 1
#define DT_N_S_soc_S_spi_4035c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_REG_IDX_0_VAL_ADDRESS 1077264384
#define DT_N_S_soc_S_spi_4035c000_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_spi_4035c000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_4035c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_4035c000_IRQ_NUM 4
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_VAL_irq 29
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_VAL_irq 30
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_VAL_irq 31
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_spi_4035c000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_spi_4035c000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_spi_4035c000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_spi_4035c000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_spi_4035c000_COMPAT_MATCHES_renesas_ra8_spi_b 1
#define DT_N_S_soc_S_spi_4035c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_spi_4035c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_COMPAT_MODEL_IDX_0 "ra8-spi-b"
#define DT_N_S_soc_S_spi_4035c000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_4035c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_4035c000_P_channel 0
#define DT_N_S_soc_S_spi_4035c000_P_channel_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_reg {1077264384, 256}
#define DT_N_S_soc_S_spi_4035c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_reg_IDX_0 1077264384
#define DT_N_S_soc_S_spi_4035c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_reg_IDX_1 256
#define DT_N_S_soc_S_spi_4035c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclka
#define DT_N_S_soc_S_spi_4035c000_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_spi_4035c000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_clocks_IDX_0_VAL_stop_bit 19
#define DT_N_S_soc_S_spi_4035c000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_clocks_IDX_0_NAME "spiclk"
#define DT_N_S_soc_S_spi_4035c000_P_clocks_NAME_spiclk_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclka
#define DT_N_S_soc_S_spi_4035c000_P_clocks_NAME_spiclk_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_clocks_NAME_spiclk_VAL_mstp DT_N_S_soc_S_spi_4035c000_P_clocks_IDX_0_VAL_mstp
#define DT_N_S_soc_S_spi_4035c000_P_clocks_NAME_spiclk_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_clocks_NAME_spiclk_VAL_stop_bit DT_N_S_soc_S_spi_4035c000_P_clocks_IDX_0_VAL_stop_bit
#define DT_N_S_soc_S_spi_4035c000_P_clocks_NAME_spiclk_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c000, clocks, 0)
#define DT_N_S_soc_S_spi_4035c000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c000, clocks, 0)
#define DT_N_S_soc_S_spi_4035c000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_4035c000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_tx_dtc 0
#define DT_N_S_soc_S_spi_4035c000_P_tx_dtc_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_rx_dtc 0
#define DT_N_S_soc_S_spi_4035c000_P_rx_dtc_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts {28, 1, 29, 1, 30, 1, 31, 1}
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_2 29
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_4 30
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_6 31
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 3)
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 3)
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_spi_4035c000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_status "disabled"
#define DT_N_S_soc_S_spi_4035c000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_4035c000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_4035c000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_4035c000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_4035c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_4035c000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c000, status, 0)
#define DT_N_S_soc_S_spi_4035c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c000, status, 0)
#define DT_N_S_soc_S_spi_4035c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_status_LEN 1
#define DT_N_S_soc_S_spi_4035c000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_compatible {"renesas,ra8-spi-b"}
#define DT_N_S_soc_S_spi_4035c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_compatible_IDX_0 "renesas,ra8-spi-b"
#define DT_N_S_soc_S_spi_4035c000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-spi-b
#define DT_N_S_soc_S_spi_4035c000_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_spi_b
#define DT_N_S_soc_S_spi_4035c000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_SPI_B
#define DT_N_S_soc_S_spi_4035c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c000, compatible, 0)
#define DT_N_S_soc_S_spi_4035c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c000, compatible, 0)
#define DT_N_S_soc_S_spi_4035c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_4035c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_clock_names {"spiclk"}
#define DT_N_S_soc_S_spi_4035c000_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_clock_names_IDX_0 "spiclk"
#define DT_N_S_soc_S_spi_4035c000_P_clock_names_IDX_0_STRING_UNQUOTED spiclk
#define DT_N_S_soc_S_spi_4035c000_P_clock_names_IDX_0_STRING_TOKEN spiclk
#define DT_N_S_soc_S_spi_4035c000_P_clock_names_IDX_0_STRING_UPPER_TOKEN SPICLK
#define DT_N_S_soc_S_spi_4035c000_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c000, clock_names, 0)
#define DT_N_S_soc_S_spi_4035c000_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c000, clock_names, 0)
#define DT_N_S_soc_S_spi_4035c000_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c000, clock_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c000, clock_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c000_P_clock_names_LEN 1
#define DT_N_S_soc_S_spi_4035c000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_4035c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_4035c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_4035c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_4035c000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/sciclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_sciclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_PATH "/clocks/pclkblock@40203000/sciclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FULL_NAME "sciclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FULL_NAME_UNQUOTED sciclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FULL_NAME_TOKEN sciclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FULL_NAME_UPPER_TOKEN SCICLK

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FOREACH_NODELABEL(fn) fn(sciclk)
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(sciclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_HASH CJ5ldJqaYC9lMQGChrHF_jV0wSK2YKaT0paAJxTborc

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_ORD 31
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_REQUIRES_ORDS \
	27, \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_SUPPORTS_ORDS \
	33, \
	158, \
	160, \
	162, \
	164, \
	166,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_EXISTS 1
#define DT_N_INST_9_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_sciclk
#define DT_N_NODELABEL_sciclk           DT_N_S_clocks_S_pclkblock_40203000_S_sciclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_div 4
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_clocks_IDX_0_PH DT_N_S_clocks_S_pll_S_pllp
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, clocks, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, clocks, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_clocks_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_sciclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/sci9_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_sci9_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_PATH "/soc/pin-controller@40400800/sci9_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FULL_NAME "sci9_default"
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FULL_NAME_UNQUOTED sci9_default
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FULL_NAME_TOKEN sci9_default
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FULL_NAME_UPPER_TOKEN SCI9_DEFAULT

/* Node parent (/soc/pin-controller@40400800) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_PARENT DT_N_S_soc_S_pin_controller_40400800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_NODELABEL(fn) fn(sci9_default)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci9_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_CHILD_NUM 2
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_HASH 8ydCha6RUgM9SPIUUu8WxYKrH70HTA5V9DbEtOesavU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_ORD 32
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_REQUIRES_ORDS \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_SUPPORTS_ORDS \
	33, \
	146, \
	147,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_EXISTS 1
#define DT_N_NODELABEL_sci9_default DT_N_S_soc_S_pin_controller_40400800_S_sci9_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/sci9@40358900
 *
 * Node identifier: DT_N_S_soc_S_sci9_40358900
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci9_40358900_PATH "/soc/sci9@40358900"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci9_40358900_FULL_NAME "sci9@40358900"
#define DT_N_S_soc_S_sci9_40358900_FULL_NAME_UNQUOTED sci9@40358900
#define DT_N_S_soc_S_sci9_40358900_FULL_NAME_TOKEN sci9_40358900
#define DT_N_S_soc_S_sci9_40358900_FULL_NAME_UPPER_TOKEN SCI9_40358900

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci9_40358900_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci9_40358900_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci9_40358900_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci9_40358900_FOREACH_NODELABEL(fn) fn(sci9)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci9, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci9_40358900_CHILD_NUM 1
#define DT_N_S_soc_S_sci9_40358900_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci9_40358900_S_uart)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900_S_uart)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sci9_40358900_S_uart)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900_S_uart)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_sci9_40358900_HASH 6JmaGoSYy_isvRPDNoalPXvtS7IKlBbEFhyzVXaZNqM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci9_40358900_ORD 33
#define DT_N_S_soc_S_sci9_40358900_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci9_40358900_REQUIRES_ORDS \
	5, \
	20, \
	31, \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci9_40358900_SUPPORTS_ORDS \
	34,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci9_40358900_EXISTS 1
#define DT_N_INST_0_renesas_ra_sci DT_N_S_soc_S_sci9_40358900
#define DT_N_NODELABEL_sci9        DT_N_S_soc_S_sci9_40358900

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci9_40358900_REG_NUM 1
#define DT_N_S_soc_S_sci9_40358900_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_REG_IDX_0_VAL_ADDRESS 1077250304
#define DT_N_S_soc_S_sci9_40358900_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci9_40358900_RANGES_NUM 0
#define DT_N_S_soc_S_sci9_40358900_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci9_40358900_IRQ_NUM 4
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_VAL_irq 25
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_VAL_irq 26
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_VAL_irq 27
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40358900_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci9_40358900_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci9_40358900_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci9_40358900_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci9_40358900_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci9_40358900_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci9_40358900_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci9_40358900_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci9_40358900_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci9_40358900_PINCTRL_NUM 1
#define DT_N_S_soc_S_sci9_40358900_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sci9_40358900_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sci9_40358900_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sci9_40358900_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_sci9_default

/* Generic property macros: */
#define DT_N_S_soc_S_sci9_40358900_P_reg {1077250304, 256}
#define DT_N_S_soc_S_sci9_40358900_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_reg_IDX_0 1077250304
#define DT_N_S_soc_S_sci9_40358900_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci9_40358900_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_sciclk
#define DT_N_S_soc_S_sci9_40358900_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci9_40358900_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_clocks_IDX_0_VAL_stop_bit 22
#define DT_N_S_soc_S_sci9_40358900_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900, clocks, 0)
#define DT_N_S_soc_S_sci9_40358900_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900, clocks, 0)
#define DT_N_S_soc_S_sci9_40358900_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_clocks_LEN 1
#define DT_N_S_soc_S_sci9_40358900_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_status "okay"
#define DT_N_S_soc_S_sci9_40358900_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sci9_40358900_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sci9_40358900_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci9_40358900_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sci9_40358900_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci9_40358900_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900, status, 0)
#define DT_N_S_soc_S_sci9_40358900_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900, status, 0)
#define DT_N_S_soc_S_sci9_40358900_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_status_LEN 1
#define DT_N_S_soc_S_sci9_40358900_P_status_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci9_40358900_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci9_40358900_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci9_40358900_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci9_40358900_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci9_40358900_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900, compatible, 0)
#define DT_N_S_soc_S_sci9_40358900_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900, compatible, 0)
#define DT_N_S_soc_S_sci9_40358900_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_compatible_LEN 1
#define DT_N_S_soc_S_sci9_40358900_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts {24, 1, 25, 1, 26, 1, 27, 1}
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_2 25
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_4 26
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_6 27
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 3)
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 3)
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40358900, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci9_40358900_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci9_40358900_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_wakeup_source 0
#define DT_N_S_soc_S_sci9_40358900_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci9_40358900_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40400800_S_sci9_default
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_sci9_default
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_0, 0)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_0, 0)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_names, 0)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_names, 0)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sci9_40358900_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/sci9@40358900/uart
 *
 * Node identifier: DT_N_S_soc_S_sci9_40358900_S_uart
 *
 * Binding (compatible = renesas,ra8-uart-sci-b):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra8-uart-sci-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_PATH "/soc/sci9@40358900/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci9_40358900_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci9_40358900_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci9_40358900_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci9@40358900) identifier: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_PARENT DT_N_S_soc_S_sci9_40358900

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_NODELABEL(fn) fn(uart9)
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart9, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci9_40358900) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci9_40358900_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_HASH g3QItsmXVmZwHD5G25kB_PWaWZizl4h8HI9sO8VyzQ4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_ORD 34
#define DT_N_S_soc_S_sci9_40358900_S_uart_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_REQUIRES_ORDS \
	33,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_SUPPORTS_ORDS \
	35,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_EXISTS 1
#define DT_N_INST_0_renesas_ra8_uart_sci_b DT_N_S_soc_S_sci9_40358900_S_uart
#define DT_N_NODELABEL_uart9               DT_N_S_soc_S_sci9_40358900_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci9_40358900_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_COMPAT_MATCHES_renesas_ra8_uart_sci_b 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci9_40358900_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_COMPAT_MODEL_IDX_0 "ra8-uart-sci-b"
#define DT_N_S_soc_S_sci9_40358900_S_uart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_channel 9
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_current_speed 115200
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900_S_uart, parity, 0)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900_S_uart, parity, 0)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status "okay"
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900_S_uart, status, 0)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900_S_uart, status, 0)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible {"renesas,ra8-uart-sci-b"}
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_IDX_0 "renesas,ra8-uart-sci-b"
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-uart-sci-b
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_uart_sci_b
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_UART_SCI_B
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40358900_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40358900_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci9_40358900_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /zephyr,user
 *
 * Node identifier: DT_N_S_zephyr_user
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_zephyr_user_PATH "/zephyr,user"

/* Node's name with unit-address: */
#define DT_N_S_zephyr_user_FULL_NAME "zephyr,user"
#define DT_N_S_zephyr_user_FULL_NAME_UNQUOTED zephyr,user
#define DT_N_S_zephyr_user_FULL_NAME_TOKEN zephyr_user
#define DT_N_S_zephyr_user_FULL_NAME_UPPER_TOKEN ZEPHYR_USER

/* Node parent (/) identifier: */
#define DT_N_S_zephyr_user_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_zephyr_user_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_zephyr_user_NODELABEL_NUM 0
#define DT_N_S_zephyr_user_FOREACH_NODELABEL(fn) 
#define DT_N_S_zephyr_user_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_zephyr_user_CHILD_NUM 0
#define DT_N_S_zephyr_user_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_zephyr_user_FOREACH_CHILD(fn) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_zephyr_user_HASH yvQw9UuQMLRblNbUC3yeUHnjbtsQjI3bWwAx_c_vELI

/* Node's dependency ordinal: */
#define DT_N_S_zephyr_user_ORD 35
#define DT_N_S_zephyr_user_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_zephyr_user_REQUIRES_ORDS \
	0, \
	9, \
	18, \
	19, \
	23, \
	30, \
	34,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_zephyr_user_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_zephyr_user_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_zephyr_user_REG_NUM 0
#define DT_N_S_zephyr_user_RANGES_NUM 0
#define DT_N_S_zephyr_user_FOREACH_RANGE(fn) 
#define DT_N_S_zephyr_user_IRQ_NUM 0
#define DT_N_S_zephyr_user_IRQ_LEVEL 0
#define DT_N_S_zephyr_user_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_zephyr_user_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_PH DT_N_S_soc_S_gpio_404000c0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_pin 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_PH DT_N_S_soc_S_gpio_40400080
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_pin 14
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_PH DT_N_S_soc_S_gpio_40400020
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_pin 7
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_LEN 3
#define DT_N_S_zephyr_user_P_digital_pin_gpios_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_PH DT_N_S_soc_S_gpio_404000c0
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_pin 0
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_flags 0
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_PH DT_N_S_soc_S_gpio_40400080
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_pin 14
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_flags 0
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_PH DT_N_S_soc_S_gpio_40400020
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_pin 7
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_flags 0
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_LEN 3
#define DT_N_S_zephyr_user_P_builtin_led_gpios_EXISTS 1
#define DT_N_S_zephyr_user_P_serials DT_N_S_soc_S_sci9_40358900_S_uart
#define DT_N_S_zephyr_user_P_serials_IDX_0 DT_N_S_soc_S_sci9_40358900_S_uart
#define DT_N_S_zephyr_user_P_serials_IDX_0_PH DT_N_S_soc_S_sci9_40358900_S_uart
#define DT_N_S_zephyr_user_P_serials_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, serials, 0)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, serials, 0)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, serials, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, serials, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_serials_LEN 1
#define DT_N_S_zephyr_user_P_serials_EXISTS 1
#define DT_N_S_zephyr_user_P_i2cs DT_N_S_soc_S_iic1_4025e100
#define DT_N_S_zephyr_user_P_i2cs_IDX_0 DT_N_S_soc_S_iic1_4025e100
#define DT_N_S_zephyr_user_P_i2cs_IDX_0_PH DT_N_S_soc_S_iic1_4025e100
#define DT_N_S_zephyr_user_P_i2cs_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, i2cs, 0)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, i2cs, 0)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, i2cs, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, i2cs, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_i2cs_LEN 1
#define DT_N_S_zephyr_user_P_i2cs_EXISTS 1
#define DT_N_S_zephyr_user_P_spis DT_N_S_soc_S_spi_4035c000
#define DT_N_S_zephyr_user_P_spis_IDX_0 DT_N_S_soc_S_spi_4035c000
#define DT_N_S_zephyr_user_P_spis_IDX_0_PH DT_N_S_soc_S_spi_4035c000
#define DT_N_S_zephyr_user_P_spis_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, spis, 0)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, spis, 0)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, spis, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, spis, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_spis_LEN 1
#define DT_N_S_zephyr_user_P_spis_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600a
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600a
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600a_PATH "/soc/external-interrupt@4000600a"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600a_FULL_NAME "external-interrupt@4000600a"
#define DT_N_S_soc_S_external_interrupt_4000600a_FULL_NAME_UNQUOTED external-interrupt@4000600a
#define DT_N_S_soc_S_external_interrupt_4000600a_FULL_NAME_TOKEN external_interrupt_4000600a
#define DT_N_S_soc_S_external_interrupt_4000600a_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600A

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600a_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600a_CHILD_IDX 63

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600a_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_NODELABEL(fn) fn(port_irq10)
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq10, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600a_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600a_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600a_HASH nLnkf_WOSPuRwB4m5VIIoCWc3FDyC7uFWMjG13d9rMg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600a_ORD 36
#define DT_N_S_soc_S_external_interrupt_4000600a_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600a_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600a_SUPPORTS_ORDS \
	40, \
	88, \
	90,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600a_EXISTS 1
#define DT_N_INST_12_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_NODELABEL_port_irq10                  DT_N_S_soc_S_external_interrupt_4000600a

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600a_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600a_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_REG_IDX_0_VAL_ADDRESS 1073766410
#define DT_N_S_soc_S_external_interrupt_4000600a_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_4000600a_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600a_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600a_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600a_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600a_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg {1073766410, 1}
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_IDX_0 1073766410
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_channel 10
#define DT_N_S_soc_S_external_interrupt_4000600a_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600a, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600a, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600a, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600a, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600a, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600a, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600a, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600a, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600a_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600a_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600a_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600b
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600b
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600b_PATH "/soc/external-interrupt@4000600b"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600b_FULL_NAME "external-interrupt@4000600b"
#define DT_N_S_soc_S_external_interrupt_4000600b_FULL_NAME_UNQUOTED external-interrupt@4000600b
#define DT_N_S_soc_S_external_interrupt_4000600b_FULL_NAME_TOKEN external_interrupt_4000600b
#define DT_N_S_soc_S_external_interrupt_4000600b_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600B

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600b_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600b_CHILD_IDX 64

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600b_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_NODELABEL(fn) fn(port_irq11)
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq11, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600b_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600b_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600b_HASH B7XMWWvMDSpQlTLGcovzqvBuqQ_QuuWUiR_0S8UCug0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600b_ORD 37
#define DT_N_S_soc_S_external_interrupt_4000600b_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600b_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600b_SUPPORTS_ORDS \
	40, \
	88, \
	89, \
	90,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600b_EXISTS 1
#define DT_N_INST_13_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_NODELABEL_port_irq11                  DT_N_S_soc_S_external_interrupt_4000600b

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600b_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600b_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_REG_IDX_0_VAL_ADDRESS 1073766411
#define DT_N_S_soc_S_external_interrupt_4000600b_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_4000600b_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600b_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600b_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600b_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600b_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg {1073766411, 1}
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_IDX_0 1073766411
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_channel 11
#define DT_N_S_soc_S_external_interrupt_4000600b_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600b, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600b, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600b, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600b, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600b, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600b, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600b, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600b, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600b_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600b_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600b_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600c
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600c
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600c_PATH "/soc/external-interrupt@4000600c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600c_FULL_NAME "external-interrupt@4000600c"
#define DT_N_S_soc_S_external_interrupt_4000600c_FULL_NAME_UNQUOTED external-interrupt@4000600c
#define DT_N_S_soc_S_external_interrupt_4000600c_FULL_NAME_TOKEN external_interrupt_4000600c
#define DT_N_S_soc_S_external_interrupt_4000600c_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600C

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600c_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600c_CHILD_IDX 65

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600c_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_NODELABEL(fn) fn(port_irq12)
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq12, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600c_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600c_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600c_HASH Hk87p4kF77f9yS7iDx4FfAakNHbptJB_EouPWNpcdRs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600c_ORD 38
#define DT_N_S_soc_S_external_interrupt_4000600c_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600c_REQUIRES_ORDS \
	5, \
	20,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600c_SUPPORTS_ORDS \
	40, \
	89,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600c_EXISTS 1
#define DT_N_INST_0_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600c
#define DT_N_NODELABEL_port_irq12                 DT_N_S_soc_S_external_interrupt_4000600c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600c_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600c_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_REG_IDX_0_VAL_ADDRESS 1073766412
#define DT_N_S_soc_S_external_interrupt_4000600c_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_4000600c_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600c_IRQ_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600c_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_IRQ_IDX_0_VAL_irq 88
#define DT_N_S_soc_S_external_interrupt_4000600c_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_IRQ_IDX_0_VAL_priority 12
#define DT_N_S_soc_S_external_interrupt_4000600c_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_external_interrupt_4000600c_IRQ_LEVEL 1
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600c_P_interrupts {88, 12}
#define DT_N_S_soc_S_external_interrupt_4000600c_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_interrupts_IDX_0 88
#define DT_N_S_soc_S_external_interrupt_4000600c_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_interrupts_IDX_1 12
#define DT_N_S_soc_S_external_interrupt_4000600c_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg {1073766412, 1}
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_IDX_0 1073766412
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_channel 12
#define DT_N_S_soc_S_external_interrupt_4000600c_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status "okay"
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600c, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600c, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600c, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600c, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600c, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600c, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600c_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600c_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600c_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600d
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600d
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600d_PATH "/soc/external-interrupt@4000600d"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600d_FULL_NAME "external-interrupt@4000600d"
#define DT_N_S_soc_S_external_interrupt_4000600d_FULL_NAME_UNQUOTED external-interrupt@4000600d
#define DT_N_S_soc_S_external_interrupt_4000600d_FULL_NAME_TOKEN external_interrupt_4000600d
#define DT_N_S_soc_S_external_interrupt_4000600d_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600D

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600d_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600d_CHILD_IDX 66

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600d_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_NODELABEL(fn) fn(port_irq13)
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq13, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600d_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600d_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600d_HASH eYT88OK1yTlegu4jROUnqN6zS8yKxDNiq1JGN0E9g0c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600d_ORD 39
#define DT_N_S_soc_S_external_interrupt_4000600d_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600d_REQUIRES_ORDS \
	5, \
	20,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600d_SUPPORTS_ORDS \
	40,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600d_EXISTS 1
#define DT_N_INST_1_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600d
#define DT_N_NODELABEL_port_irq13                 DT_N_S_soc_S_external_interrupt_4000600d

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600d_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600d_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_REG_IDX_0_VAL_ADDRESS 1073766413
#define DT_N_S_soc_S_external_interrupt_4000600d_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_4000600d_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600d_IRQ_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600d_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_IRQ_IDX_0_VAL_irq 89
#define DT_N_S_soc_S_external_interrupt_4000600d_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_IRQ_IDX_0_VAL_priority 12
#define DT_N_S_soc_S_external_interrupt_4000600d_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_external_interrupt_4000600d_IRQ_LEVEL 1
#define DT_N_S_soc_S_external_interrupt_4000600d_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600d_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600d_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600d_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600d_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600d_P_interrupts {89, 12}
#define DT_N_S_soc_S_external_interrupt_4000600d_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_interrupts_IDX_0 89
#define DT_N_S_soc_S_external_interrupt_4000600d_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_interrupts_IDX_1 12
#define DT_N_S_soc_S_external_interrupt_4000600d_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_reg {1073766413, 1}
#define DT_N_S_soc_S_external_interrupt_4000600d_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_reg_IDX_0 1073766413
#define DT_N_S_soc_S_external_interrupt_4000600d_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_channel 13
#define DT_N_S_soc_S_external_interrupt_4000600d_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600d_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600d_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600d_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status "okay"
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600d, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600d, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600d, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600d, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600d, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600d, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600d, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600d, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600d_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600d_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600d_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400000
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400000_PATH "/soc/gpio@40400000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400000_FULL_NAME "gpio@40400000"
#define DT_N_S_soc_S_gpio_40400000_FULL_NAME_UNQUOTED gpio@40400000
#define DT_N_S_soc_S_gpio_40400000_FULL_NAME_TOKEN gpio_40400000
#define DT_N_S_soc_S_gpio_40400000_FULL_NAME_UPPER_TOKEN GPIO_40400000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400000_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400000_FOREACH_NODELABEL(fn) fn(ioport0)
#define DT_N_S_soc_S_gpio_40400000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400000_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40400000_HASH qJcaxEfUV22rV28gwNHVQ4h3Gg3A_Ew5v_403qY_M5s

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400000_ORD 40
#define DT_N_S_soc_S_gpio_40400000_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400000_REQUIRES_ORDS \
	5, \
	12, \
	13, \
	14, \
	15, \
	16, \
	36, \
	37, \
	38, \
	39,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400000_SUPPORTS_ORDS \
	41, \
	42, \
	43,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400000_EXISTS 1
#define DT_N_INST_0_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40400000
#define DT_N_NODELABEL_ioport0             DT_N_S_soc_S_gpio_40400000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_REG_IDX_0_VAL_ADDRESS 1077936128
#define DT_N_S_soc_S_gpio_40400000_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40400000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400000_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400000_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40400000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400000_P_reg {1077936128, 32}
#define DT_N_S_soc_S_gpio_40400000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_reg_IDX_0 1077936128
#define DT_N_S_soc_S_gpio_40400000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port 0
#define DT_N_S_soc_S_gpio_40400000_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_0_NAME "port-irq6"
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq6_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq6_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_1_NAME "port-irq7"
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq7_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq7_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_2_NAME "port-irq8"
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq8_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq8_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_3_NAME "port-irq9"
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq9_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq9_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_4_PH DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_4_NAME "port-irq10"
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq10_PH DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq10_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_5_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_5_NAME "port-irq11"
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq11_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq11_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_6_PH DT_N_S_soc_S_external_interrupt_4000600c
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_6_NAME "port-irq12"
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq12_PH DT_N_S_soc_S_external_interrupt_4000600c
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq12_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_7_PH DT_N_S_soc_S_external_interrupt_4000600d
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_7_NAME "port-irq13"
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq13_PH DT_N_S_soc_S_external_interrupt_4000600d
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq13_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_8_PH DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_IDX_8_NAME "port-irq14"
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq14_PH DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_NAME_port_irq14_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 3) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 4) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 5) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 6) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 7) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 8)
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 8)
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irqs, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_LEN 9
#define DT_N_S_soc_S_gpio_40400000_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names {"port-irq6", "port-irq7", "port-irq8", "port-irq9", "port-irq10", "port-irq11", "port-irq12", "port-irq13", "port-irq14"}
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_0 "port-irq6"
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq6
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_0_STRING_TOKEN port_irq6
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ6
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_1 "port-irq7"
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq7
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_1_STRING_TOKEN port_irq7
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ7
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_2 "port-irq8"
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq8
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_2_STRING_TOKEN port_irq8
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ8
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_3 "port-irq9"
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq9
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_3_STRING_TOKEN port_irq9
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ9
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_4 "port-irq10"
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_4_STRING_UNQUOTED port-irq10
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_4_STRING_TOKEN port_irq10
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_4_STRING_UPPER_TOKEN PORT_IRQ10
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_5 "port-irq11"
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_5_STRING_UNQUOTED port-irq11
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_5_STRING_TOKEN port_irq11
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_5_STRING_UPPER_TOKEN PORT_IRQ11
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_6 "port-irq12"
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_6_STRING_UNQUOTED port-irq12
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_6_STRING_TOKEN port_irq12
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_6_STRING_UPPER_TOKEN PORT_IRQ12
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_7 "port-irq13"
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_7_STRING_UNQUOTED port-irq13
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_7_STRING_TOKEN port_irq13
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_7_STRING_UPPER_TOKEN PORT_IRQ13
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_8 "port-irq14"
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_8_STRING_UNQUOTED port-irq14
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_8_STRING_TOKEN port_irq14
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_IDX_8_STRING_UPPER_TOKEN PORT_IRQ14
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 3) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 4) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 5) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 6) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 7) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 8)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 8)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq_names, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_LEN 9
#define DT_N_S_soc_S_gpio_40400000_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq6_pins {0}
#define DT_N_S_soc_S_gpio_40400000_P_port_irq6_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq6_pins_IDX_0 0
#define DT_N_S_soc_S_gpio_40400000_P_port_irq6_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq6_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq6_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq6_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq7_pins {1}
#define DT_N_S_soc_S_gpio_40400000_P_port_irq7_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq7_pins_IDX_0 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq7_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq7_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq7_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq7_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq8_pins {2}
#define DT_N_S_soc_S_gpio_40400000_P_port_irq8_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq8_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40400000_P_port_irq8_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq8_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq8_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq8_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq9_pins {4}
#define DT_N_S_soc_S_gpio_40400000_P_port_irq9_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq9_pins_IDX_0 4
#define DT_N_S_soc_S_gpio_40400000_P_port_irq9_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq9_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq9_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq9_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq10_pins {5}
#define DT_N_S_soc_S_gpio_40400000_P_port_irq10_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq10_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_40400000_P_port_irq10_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, port_irq10_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq10_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, port_irq10_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq10_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq10_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq10_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq10_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq10_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq10_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq11_pins {6}
#define DT_N_S_soc_S_gpio_40400000_P_port_irq11_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq11_pins_IDX_0 6
#define DT_N_S_soc_S_gpio_40400000_P_port_irq11_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq11_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq11_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq11_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq12_pins {8}
#define DT_N_S_soc_S_gpio_40400000_P_port_irq12_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq12_pins_IDX_0 8
#define DT_N_S_soc_S_gpio_40400000_P_port_irq12_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, port_irq12_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq12_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, port_irq12_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq12_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq12_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq12_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq12_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq12_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq12_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq13_pins {9, 15}
#define DT_N_S_soc_S_gpio_40400000_P_port_irq13_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq13_pins_IDX_0 9
#define DT_N_S_soc_S_gpio_40400000_P_port_irq13_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq13_pins_IDX_1 15
#define DT_N_S_soc_S_gpio_40400000_P_port_irq13_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, port_irq13_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq13_pins, 1)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq13_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, port_irq13_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq13_pins, 1)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq13_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq13_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq13_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq13_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq13_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400000, port_irq13_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq13_pins_LEN 2
#define DT_N_S_soc_S_gpio_40400000_P_port_irq13_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq14_pins {10}
#define DT_N_S_soc_S_gpio_40400000_P_port_irq14_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq14_pins_IDX_0 10
#define DT_N_S_soc_S_gpio_40400000_P_port_irq14_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, port_irq14_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq14_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, port_irq14_pins, 0)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq14_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq14_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq14_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, port_irq14_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_port_irq14_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400000_P_port_irq14_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_status "okay"
#define DT_N_S_soc_S_gpio_40400000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40400000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40400000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40400000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40400000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40400000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, status, 0)
#define DT_N_S_soc_S_gpio_40400000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, status, 0)
#define DT_N_S_soc_S_gpio_40400000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40400000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40400000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40400000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40400000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400000, compatible, 0)
#define DT_N_S_soc_S_gpio_40400000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400000, compatible, 0)
#define DT_N_S_soc_S_gpio_40400000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /buttons
 *
 * Node identifier: DT_N_S_buttons
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/input/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_buttons_PATH "/buttons"

/* Node's name with unit-address: */
#define DT_N_S_buttons_FULL_NAME "buttons"
#define DT_N_S_buttons_FULL_NAME_UNQUOTED buttons
#define DT_N_S_buttons_FULL_NAME_TOKEN buttons
#define DT_N_S_buttons_FULL_NAME_UPPER_TOKEN BUTTONS

/* Node parent (/) identifier: */
#define DT_N_S_buttons_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_buttons_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_buttons_NODELABEL_NUM 0
#define DT_N_S_buttons_FOREACH_NODELABEL(fn) 
#define DT_N_S_buttons_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_buttons_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_buttons_CHILD_NUM 2
#define DT_N_S_buttons_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_buttons_FOREACH_CHILD(fn) fn(DT_N_S_buttons_S_s1) fn(DT_N_S_buttons_S_s2)
#define DT_N_S_buttons_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_buttons_S_s1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_s2)
#define DT_N_S_buttons_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_buttons_S_s1, __VA_ARGS__) fn(DT_N_S_buttons_S_s2, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_s1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_s2, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_buttons_S_s1) fn(DT_N_S_buttons_S_s2)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_buttons_S_s1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_s2)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_buttons_S_s1, __VA_ARGS__) fn(DT_N_S_buttons_S_s2, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_s1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons_S_s2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_buttons_HASH 5PjIhtTrOdD7xh1YVA9zDmUgeKJd76iHjBCCBzXYfdo

/* Node's dependency ordinal: */
#define DT_N_S_buttons_ORD 41
#define DT_N_S_buttons_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_buttons_REQUIRES_ORDS \
	0, \
	40,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_buttons_SUPPORTS_ORDS \
	42, \
	43,

/* Existence and alternate IDs: */
#define DT_N_S_buttons_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_buttons

/* Macros for properties that are special in the specification: */
#define DT_N_S_buttons_REG_NUM 0
#define DT_N_S_buttons_RANGES_NUM 0
#define DT_N_S_buttons_FOREACH_RANGE(fn) 
#define DT_N_S_buttons_IRQ_NUM 0
#define DT_N_S_buttons_IRQ_LEVEL 0
#define DT_N_S_buttons_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_buttons_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_buttons_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_buttons_P_debounce_interval_ms 30
#define DT_N_S_buttons_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_buttons_P_polling_mode 0
#define DT_N_S_buttons_P_polling_mode_EXISTS 1
#define DT_N_S_buttons_P_no_disconnect 0
#define DT_N_S_buttons_P_no_disconnect_EXISTS 1
#define DT_N_S_buttons_P_compatible {"gpio-keys"}
#define DT_N_S_buttons_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_buttons_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons, compatible, 0)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons, compatible, 0)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons, compatible, 0, __VA_ARGS__)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons, compatible, 0, __VA_ARGS__)
#define DT_N_S_buttons_P_compatible_LEN 1
#define DT_N_S_buttons_P_compatible_EXISTS 1
#define DT_N_S_buttons_P_zephyr_deferred_init 0
#define DT_N_S_buttons_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_buttons_P_wakeup_source 0
#define DT_N_S_buttons_P_wakeup_source_EXISTS 1
#define DT_N_S_buttons_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_buttons_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /buttons/s1
 *
 * Node identifier: DT_N_S_buttons_S_s1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_buttons_S_s1_PATH "/buttons/s1"

/* Node's name with unit-address: */
#define DT_N_S_buttons_S_s1_FULL_NAME "s1"
#define DT_N_S_buttons_S_s1_FULL_NAME_UNQUOTED s1
#define DT_N_S_buttons_S_s1_FULL_NAME_TOKEN s1
#define DT_N_S_buttons_S_s1_FULL_NAME_UPPER_TOKEN S1

/* Node parent (/buttons) identifier: */
#define DT_N_S_buttons_S_s1_PARENT DT_N_S_buttons

/* Node's index in its parent's list of children: */
#define DT_N_S_buttons_S_s1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_buttons_S_s1_NODELABEL_NUM 1
#define DT_N_S_buttons_S_s1_FOREACH_NODELABEL(fn) fn(button0)
#define DT_N_S_buttons_S_s1_FOREACH_NODELABEL_VARGS(fn, ...) fn(button0, __VA_ARGS__)
#define DT_N_S_buttons_S_s1_FOREACH_ANCESTOR(fn) fn(DT_N_S_buttons) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_buttons_S_s1_CHILD_NUM 0
#define DT_N_S_buttons_S_s1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_buttons_S_s1_FOREACH_CHILD(fn) 
#define DT_N_S_buttons_S_s1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_buttons_S_s1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_buttons_S_s1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_buttons_S_s1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_buttons_S_s1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_buttons_S_s1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_buttons_S_s1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_buttons_S_s1_HASH qXHOvXXH9HxUsVzfHf3AXzXY6o9N_6tiq_xSrMCMb4Y

/* Node's dependency ordinal: */
#define DT_N_S_buttons_S_s1_ORD 42
#define DT_N_S_buttons_S_s1_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_buttons_S_s1_REQUIRES_ORDS \
	40, \
	41,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_buttons_S_s1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_buttons_S_s1_EXISTS 1
#define DT_N_ALIAS_sw0         DT_N_S_buttons_S_s1
#define DT_N_NODELABEL_button0 DT_N_S_buttons_S_s1

/* Macros for properties that are special in the specification: */
#define DT_N_S_buttons_S_s1_REG_NUM 0
#define DT_N_S_buttons_S_s1_RANGES_NUM 0
#define DT_N_S_buttons_S_s1_FOREACH_RANGE(fn) 
#define DT_N_S_buttons_S_s1_IRQ_NUM 0
#define DT_N_S_buttons_S_s1_IRQ_LEVEL 0
#define DT_N_S_buttons_S_s1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_buttons_S_s1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_buttons_S_s1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_s1_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40400000
#define DT_N_S_buttons_S_s1_P_gpios_IDX_0_VAL_pin 9
#define DT_N_S_buttons_S_s1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_buttons_S_s1_P_gpios_IDX_0_VAL_flags 17
#define DT_N_S_buttons_S_s1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_buttons_S_s1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_s1, gpios, 0)
#define DT_N_S_buttons_S_s1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_s1, gpios, 0)
#define DT_N_S_buttons_S_s1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_s1, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_s1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_s1, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_s1_P_gpios_LEN 1
#define DT_N_S_buttons_S_s1_P_gpios_EXISTS 1
#define DT_N_S_buttons_S_s1_P_label "Push button switch 1"
#define DT_N_S_buttons_S_s1_P_label_STRING_UNQUOTED Push button switch 1
#define DT_N_S_buttons_S_s1_P_label_STRING_TOKEN Push_button_switch_1
#define DT_N_S_buttons_S_s1_P_label_STRING_UPPER_TOKEN PUSH_BUTTON_SWITCH_1
#define DT_N_S_buttons_S_s1_P_label_IDX_0 "Push button switch 1"
#define DT_N_S_buttons_S_s1_P_label_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_s1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_s1, label, 0)
#define DT_N_S_buttons_S_s1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_s1, label, 0)
#define DT_N_S_buttons_S_s1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_s1, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_s1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_s1, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_s1_P_label_LEN 1
#define DT_N_S_buttons_S_s1_P_label_EXISTS 1
#define DT_N_S_buttons_S_s1_P_zephyr_code 11
#define DT_N_S_buttons_S_s1_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /buttons/s2
 *
 * Node identifier: DT_N_S_buttons_S_s2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_buttons_S_s2_PATH "/buttons/s2"

/* Node's name with unit-address: */
#define DT_N_S_buttons_S_s2_FULL_NAME "s2"
#define DT_N_S_buttons_S_s2_FULL_NAME_UNQUOTED s2
#define DT_N_S_buttons_S_s2_FULL_NAME_TOKEN s2
#define DT_N_S_buttons_S_s2_FULL_NAME_UPPER_TOKEN S2

/* Node parent (/buttons) identifier: */
#define DT_N_S_buttons_S_s2_PARENT DT_N_S_buttons

/* Node's index in its parent's list of children: */
#define DT_N_S_buttons_S_s2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_buttons_S_s2_NODELABEL_NUM 1
#define DT_N_S_buttons_S_s2_FOREACH_NODELABEL(fn) fn(button1)
#define DT_N_S_buttons_S_s2_FOREACH_NODELABEL_VARGS(fn, ...) fn(button1, __VA_ARGS__)
#define DT_N_S_buttons_S_s2_FOREACH_ANCESTOR(fn) fn(DT_N_S_buttons) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_buttons_S_s2_CHILD_NUM 0
#define DT_N_S_buttons_S_s2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_buttons_S_s2_FOREACH_CHILD(fn) 
#define DT_N_S_buttons_S_s2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_buttons_S_s2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_buttons_S_s2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_buttons_S_s2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_buttons_S_s2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_buttons_S_s2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_buttons_S_s2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_buttons_S_s2_HASH J19AUIPPknFBA8Sg8p_iKFMX9iKTC60qMbOCinDGVnA

/* Node's dependency ordinal: */
#define DT_N_S_buttons_S_s2_ORD 43
#define DT_N_S_buttons_S_s2_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_buttons_S_s2_REQUIRES_ORDS \
	40, \
	41,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_buttons_S_s2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_buttons_S_s2_EXISTS 1
#define DT_N_ALIAS_sw1         DT_N_S_buttons_S_s2
#define DT_N_NODELABEL_button1 DT_N_S_buttons_S_s2

/* Macros for properties that are special in the specification: */
#define DT_N_S_buttons_S_s2_REG_NUM 0
#define DT_N_S_buttons_S_s2_RANGES_NUM 0
#define DT_N_S_buttons_S_s2_FOREACH_RANGE(fn) 
#define DT_N_S_buttons_S_s2_IRQ_NUM 0
#define DT_N_S_buttons_S_s2_IRQ_LEVEL 0
#define DT_N_S_buttons_S_s2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_buttons_S_s2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_buttons_S_s2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_s2_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40400000
#define DT_N_S_buttons_S_s2_P_gpios_IDX_0_VAL_pin 8
#define DT_N_S_buttons_S_s2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_buttons_S_s2_P_gpios_IDX_0_VAL_flags 17
#define DT_N_S_buttons_S_s2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_buttons_S_s2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_s2, gpios, 0)
#define DT_N_S_buttons_S_s2_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_s2, gpios, 0)
#define DT_N_S_buttons_S_s2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_s2, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_s2_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_s2, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_s2_P_gpios_LEN 1
#define DT_N_S_buttons_S_s2_P_gpios_EXISTS 1
#define DT_N_S_buttons_S_s2_P_label "Push button switch 2"
#define DT_N_S_buttons_S_s2_P_label_STRING_UNQUOTED Push button switch 2
#define DT_N_S_buttons_S_s2_P_label_STRING_TOKEN Push_button_switch_2
#define DT_N_S_buttons_S_s2_P_label_STRING_UPPER_TOKEN PUSH_BUTTON_SWITCH_2
#define DT_N_S_buttons_S_s2_P_label_IDX_0 "Push button switch 2"
#define DT_N_S_buttons_S_s2_P_label_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_s2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_s2, label, 0)
#define DT_N_S_buttons_S_s2_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_s2, label, 0)
#define DT_N_S_buttons_S_s2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_s2, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_s2_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_s2, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_s2_P_label_LEN 1
#define DT_N_S_buttons_S_s2_P_label_EXISTS 1
#define DT_N_S_buttons_S_s2_P_zephyr_code 2
#define DT_N_S_buttons_S_s2_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /clocks/clock-hoco
 *
 * Node identifier: DT_N_S_clocks_S_clock_hoco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_hoco_PATH "/clocks/clock-hoco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_hoco_FULL_NAME "clock-hoco"
#define DT_N_S_clocks_S_clock_hoco_FULL_NAME_UNQUOTED clock-hoco
#define DT_N_S_clocks_S_clock_hoco_FULL_NAME_TOKEN clock_hoco
#define DT_N_S_clocks_S_clock_hoco_FULL_NAME_UPPER_TOKEN CLOCK_HOCO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_hoco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_hoco_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_hoco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_hoco_FOREACH_NODELABEL(fn) fn(hoco)
#define DT_N_S_clocks_S_clock_hoco_FOREACH_NODELABEL_VARGS(fn, ...) fn(hoco, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_hoco_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_hoco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_hoco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_hoco_HASH Q14ul_XJDMA0IqDEOia_zfy7qvwRQiosuSAgJI4GhYA

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_hoco_ORD 44
#define DT_N_S_clocks_S_clock_hoco_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_hoco_REQUIRES_ORDS \
	24,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_hoco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_hoco_EXISTS 1
#define DT_N_INST_0_fixed_clock DT_N_S_clocks_S_clock_hoco
#define DT_N_NODELABEL_hoco     DT_N_S_clocks_S_clock_hoco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_hoco_REG_NUM 0
#define DT_N_S_clocks_S_clock_hoco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_hoco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_hoco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_hoco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_hoco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_hoco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_hoco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_hoco_P_clock_frequency 48000000
#define DT_N_S_clocks_S_clock_hoco_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_hoco_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_hoco_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clock-loco
 *
 * Node identifier: DT_N_S_clocks_S_clock_loco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_loco_PATH "/clocks/clock-loco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_loco_FULL_NAME "clock-loco"
#define DT_N_S_clocks_S_clock_loco_FULL_NAME_UNQUOTED clock-loco
#define DT_N_S_clocks_S_clock_loco_FULL_NAME_TOKEN clock_loco
#define DT_N_S_clocks_S_clock_loco_FULL_NAME_UPPER_TOKEN CLOCK_LOCO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_loco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_loco_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_loco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_loco_FOREACH_NODELABEL(fn) fn(loco)
#define DT_N_S_clocks_S_clock_loco_FOREACH_NODELABEL_VARGS(fn, ...) fn(loco, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_loco_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_loco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_loco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_loco_HASH _nRoclQ1PIhH0gYuTvM3L5kLzwMA09o3MudMw5IQ59o

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_loco_ORD 45
#define DT_N_S_clocks_S_clock_loco_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_loco_REQUIRES_ORDS \
	24,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_loco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_loco_EXISTS 1
#define DT_N_INST_2_fixed_clock DT_N_S_clocks_S_clock_loco
#define DT_N_NODELABEL_loco     DT_N_S_clocks_S_clock_loco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_loco_REG_NUM 0
#define DT_N_S_clocks_S_clock_loco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_loco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_loco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_loco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_loco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_loco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_loco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_loco_P_clock_frequency 32768
#define DT_N_S_clocks_S_clock_loco_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_loco, compatible, 0)
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_loco, compatible, 0)
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_loco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_loco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_loco_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_loco_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_loco_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_loco_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_loco_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clock-moco
 *
 * Node identifier: DT_N_S_clocks_S_clock_moco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_moco_PATH "/clocks/clock-moco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_moco_FULL_NAME "clock-moco"
#define DT_N_S_clocks_S_clock_moco_FULL_NAME_UNQUOTED clock-moco
#define DT_N_S_clocks_S_clock_moco_FULL_NAME_TOKEN clock_moco
#define DT_N_S_clocks_S_clock_moco_FULL_NAME_UPPER_TOKEN CLOCK_MOCO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_moco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_moco_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_moco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_moco_FOREACH_NODELABEL(fn) fn(moco)
#define DT_N_S_clocks_S_clock_moco_FOREACH_NODELABEL_VARGS(fn, ...) fn(moco, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_moco_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_moco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_moco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_moco_HASH BmNHWiB_uRF30yEOlCCuW2IqsQBeFTd_Fjwv3LnwkL8

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_moco_ORD 46
#define DT_N_S_clocks_S_clock_moco_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_moco_REQUIRES_ORDS \
	24,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_moco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_moco_EXISTS 1
#define DT_N_INST_1_fixed_clock DT_N_S_clocks_S_clock_moco
#define DT_N_NODELABEL_moco     DT_N_S_clocks_S_clock_moco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_moco_REG_NUM 0
#define DT_N_S_clocks_S_clock_moco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_moco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_moco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_moco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_moco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_moco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_moco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_moco_P_clock_frequency 8000000
#define DT_N_S_clocks_S_clock_moco_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_moco, compatible, 0)
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_moco, compatible, 0)
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_moco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_moco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_moco_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_moco_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_moco_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_moco_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_moco_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clock-subclk
 *
 * Node identifier: DT_N_S_clocks_S_clock_subclk
 *
 * Binding (compatible = renesas,ra-cgc-subclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-subclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_subclk_PATH "/clocks/clock-subclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_subclk_FULL_NAME "clock-subclk"
#define DT_N_S_clocks_S_clock_subclk_FULL_NAME_UNQUOTED clock-subclk
#define DT_N_S_clocks_S_clock_subclk_FULL_NAME_TOKEN clock_subclk
#define DT_N_S_clocks_S_clock_subclk_FULL_NAME_UPPER_TOKEN CLOCK_SUBCLK

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_subclk_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_subclk_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_subclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_subclk_FOREACH_NODELABEL(fn) fn(subclk)
#define DT_N_S_clocks_S_clock_subclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(subclk, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_subclk_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_subclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_subclk_HASH HxKRNJIC2_yJjL9PqtujdpgxZ3X8XKbK9TXqQVfv_tw

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_subclk_ORD 47
#define DT_N_S_clocks_S_clock_subclk_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_subclk_REQUIRES_ORDS \
	24,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_subclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_subclk_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_subclk DT_N_S_clocks_S_clock_subclk
#define DT_N_NODELABEL_subclk             DT_N_S_clocks_S_clock_subclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_subclk_REG_NUM 0
#define DT_N_S_clocks_S_clock_subclk_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_subclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_subclk_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_subclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MATCHES_renesas_ra_cgc_subclk 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MODEL_IDX_0 "ra-cgc-subclk"
#define DT_N_S_clocks_S_clock_subclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_subclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability 0
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_stabilization_time 1000
#define DT_N_S_clocks_S_clock_subclk_P_stabilization_time_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_clock_frequency 32768
#define DT_N_S_clocks_S_clock_subclk_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_status "okay"
#define DT_N_S_clocks_S_clock_subclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clock_subclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clock_subclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clock_subclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clock_subclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clock_subclk_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_subclk, status, 0)
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_subclk, status, 0)
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_subclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_subclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_status_LEN 1
#define DT_N_S_clocks_S_clock_subclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_compatible {"renesas,ra-cgc-subclk"}
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0 "renesas,ra-cgc-subclk"
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-subclk
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_subclk
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_SUBCLK
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_subclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_subclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/clkout
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_clkout
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_PATH "/clocks/pclkblock@40203000/clkout"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FULL_NAME "clkout"
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FULL_NAME_UNQUOTED clkout
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FULL_NAME_TOKEN clkout
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FULL_NAME_UPPER_TOKEN CLKOUT

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FOREACH_NODELABEL(fn) fn(clkout)
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FOREACH_NODELABEL_VARGS(fn, ...) fn(clkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_HASH T_FAW3fCHE_1qeSjeyfryw_7QkNKIsLIOgBcXoNs1Jw

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_ORD 48
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_EXISTS 1
#define DT_N_INST_12_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_clkout
#define DT_N_NODELABEL_clkout            DT_N_S_clocks_S_pclkblock_40203000_S_clkout

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_clkout, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_clkout, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_clkout, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_clkout, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_clkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_clkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_clkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_clkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_clkout_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/cpuclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_PATH "/clocks/pclkblock@40203000/cpuclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FULL_NAME "cpuclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FULL_NAME_UNQUOTED cpuclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FULL_NAME_TOKEN cpuclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FULL_NAME_UPPER_TOKEN CPUCLK

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FOREACH_NODELABEL(fn) fn(cpuclk)
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpuclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_HASH 0AY9EPRc_pTmxDnnf8JiQuE4dyP8M_aYFvadtigY7wc

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_ORD 49
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk
#define DT_N_NODELABEL_cpuclk           DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_div 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/fclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_fclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_PATH "/clocks/pclkblock@40203000/fclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FULL_NAME "fclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FULL_NAME_UNQUOTED fclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FULL_NAME_TOKEN fclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FULL_NAME_UPPER_TOKEN FCLK

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FOREACH_NODELABEL(fn) fn(fclk)
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(fclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_HASH 4BzV5cPxF7Kkz0fFScudtwdnwYcXyG8krAHP6hHkTEQ

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_ORD 50
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_EXISTS 1
#define DT_N_INST_8_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_fclk
#define DT_N_NODELABEL_fclk             DT_N_S_clocks_S_pclkblock_40203000_S_fclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_div 8
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_fclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/i3cclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_PATH "/clocks/pclkblock@40203000/i3cclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FULL_NAME "i3cclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FULL_NAME_UNQUOTED i3cclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FULL_NAME_TOKEN i3cclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FULL_NAME_UPPER_TOKEN I3CCLK

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FOREACH_NODELABEL(fn) fn(i3cclk)
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(i3cclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_HASH xkCNo2P8LllvDFC9c5wfNq_sB_y7agTuRYzjHEPW_xM

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_ORD 51
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_EXISTS 1
#define DT_N_INST_14_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk
#define DT_N_NODELABEL_i3cclk            DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/iclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_iclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_PATH "/clocks/pclkblock@40203000/iclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FULL_NAME "iclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FULL_NAME_UNQUOTED iclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FULL_NAME_TOKEN iclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FULL_NAME_UPPER_TOKEN ICLK

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FOREACH_NODELABEL(fn) fn(iclk)
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(iclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_HASH U6pNmwxHVCgO12xBAqlqYYUPLGZlQJq7EBMuNIFVY8c

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_ORD 52
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_EXISTS 1
#define DT_N_INST_1_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_iclk
#define DT_N_NODELABEL_iclk             DT_N_S_clocks_S_pclkblock_40203000_S_iclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_div 2
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_iclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/octaspiclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_PATH "/clocks/pclkblock@40203000/octaspiclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FULL_NAME "octaspiclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FULL_NAME_UNQUOTED octaspiclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FULL_NAME_TOKEN octaspiclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FULL_NAME_UPPER_TOKEN OCTASPICLK

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FOREACH_NODELABEL(fn) fn(octaspiclk)
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(octaspiclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_HASH VQU7wMO3ovYsssqVyPRKXRJ2v_o2oMQ8djv5IMYnt54

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_ORD 53
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_EXISTS 1
#define DT_N_INST_17_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk
#define DT_N_NODELABEL_octaspiclk        DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/pclkc
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_pclkc
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_PATH "/clocks/pclkblock@40203000/pclkc"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FULL_NAME "pclkc"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FULL_NAME_UNQUOTED pclkc
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FULL_NAME_TOKEN pclkc
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FULL_NAME_UPPER_TOKEN PCLKC

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FOREACH_NODELABEL(fn) fn(pclkc)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkc, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_HASH 9UpFvpPss57IRdAB2ho5UvDTCIDFxAQbMzv3y_1eoRE

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_ORD 54
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_EXISTS 1
#define DT_N_INST_4_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_pclkc
#define DT_N_NODELABEL_pclkc            DT_N_S_clocks_S_pclkblock_40203000_S_pclkc

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_div 8
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkc_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/spiclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_spiclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_PATH "/clocks/pclkblock@40203000/spiclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FULL_NAME "spiclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FULL_NAME_UNQUOTED spiclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FULL_NAME_TOKEN spiclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FULL_NAME_UPPER_TOKEN SPICLK

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FOREACH_NODELABEL(fn) fn(spiclk)
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(spiclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_HASH 8_V29cFXY4s1v3GyqciqRaL78dYqQAY6jq1Z0xULxv8

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_ORD 55
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_EXISTS 1
#define DT_N_INST_13_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_spiclk
#define DT_N_NODELABEL_spiclk            DT_N_S_clocks_S_pclkblock_40203000_S_spiclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_spiclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_spiclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_spiclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_spiclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_spiclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_spiclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_spiclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_spiclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_spiclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/u60clk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_u60clk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_PATH "/clocks/pclkblock@40203000/u60clk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FULL_NAME "u60clk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FULL_NAME_UNQUOTED u60clk
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FULL_NAME_TOKEN u60clk
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FULL_NAME_UPPER_TOKEN U60CLK

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FOREACH_NODELABEL(fn) fn(u60clk)
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FOREACH_NODELABEL_VARGS(fn, ...) fn(u60clk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_HASH WiMgSNhMSHYV0AHWNforJHt3RTopRms4KTSq9fJvDqQ

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_ORD 56
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_EXISTS 1
#define DT_N_INST_16_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_u60clk
#define DT_N_NODELABEL_u60clk            DT_N_S_clocks_S_pclkblock_40203000_S_u60clk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_u60clk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_u60clk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_u60clk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_u60clk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_u60clk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_u60clk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_u60clk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_u60clk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_u60clk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/uclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_uclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_PATH "/clocks/pclkblock@40203000/uclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FULL_NAME "uclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FULL_NAME_UNQUOTED uclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FULL_NAME_TOKEN uclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FULL_NAME_UPPER_TOKEN UCLK

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FOREACH_NODELABEL(fn) fn(uclk)
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(uclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_HASH gqXyequV6e38kus3em3HUH5I38no4IL3jiiCL9Wr2QI

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_ORD 57
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_EXISTS 1
#define DT_N_INST_15_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_uclk
#define DT_N_NODELABEL_uclk              DT_N_S_clocks_S_pclkblock_40203000_S_uclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_uclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_uclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_uclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_uclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_uclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_uclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_uclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_uclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_uclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/bclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_bclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_PATH "/clocks/pclkblock@40203000/bclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FULL_NAME "bclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FULL_NAME_UNQUOTED bclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FULL_NAME_TOKEN bclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FULL_NAME_UPPER_TOKEN BCLK

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FOREACH_NODELABEL(fn) fn(bclk)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(bclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_CHILD_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_HASH TSCmfUFwOcdxVjjiGAIGSRAZfI81RcnKZxJ5AV0Ijd4

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_ORD 58
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_SUPPORTS_ORDS \
	59,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_EXISTS 1
#define DT_N_INST_7_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_bclk
#define DT_N_NODELABEL_bclk             DT_N_S_clocks_S_pclkblock_40203000_S_bclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_div 4
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/bclk/bclkout
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout
 *
 * Binding (compatible = renesas,ra-cgc-busclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-busclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_PATH "/clocks/pclkblock@40203000/bclk/bclkout"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FULL_NAME "bclkout"
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FULL_NAME_UNQUOTED bclkout
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FULL_NAME_TOKEN bclkout
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FULL_NAME_UPPER_TOKEN BCLKOUT

/* Node parent (/clocks/pclkblock@40203000/bclk) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_PARENT DT_N_S_clocks_S_pclkblock_40203000_S_bclk

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FOREACH_NODELABEL(fn) fn(bclkout)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FOREACH_NODELABEL_VARGS(fn, ...) fn(bclkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_HASH sHplEOGtEFCgRLCLT1FZyG5r3l4giDg2IZbvbtcwXBg

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_ORD 59
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_REQUIRES_ORDS \
	58,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_busclk DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout
#define DT_N_NODELABEL_bclkout            DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_COMPAT_MATCHES_renesas_ra_cgc_busclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_COMPAT_MODEL_IDX_0 "ra-cgc-busclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_clk_out_div 2
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_clk_out_div_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_clk_out_div_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_clk_out_div_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_clk_out_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_sdclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_sdclk_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_sdclk_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_sdclk_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_sdclk_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_compatible {"renesas,ra-cgc-busclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_compatible_IDX_0 "renesas,ra-cgc-busclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-busclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_busclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_BUSCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll/pllq
 *
 * Node identifier: DT_N_S_clocks_S_pll_S_pllq
 *
 * Binding (compatible = renesas,ra-cgc-pll-out):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pll-out.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_S_pllq_PATH "/clocks/pll/pllq"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_S_pllq_FULL_NAME "pllq"
#define DT_N_S_clocks_S_pll_S_pllq_FULL_NAME_UNQUOTED pllq
#define DT_N_S_clocks_S_pll_S_pllq_FULL_NAME_TOKEN pllq
#define DT_N_S_clocks_S_pll_S_pllq_FULL_NAME_UPPER_TOKEN PLLQ

/* Node parent (/clocks/pll) identifier: */
#define DT_N_S_clocks_S_pll_S_pllq_PARENT DT_N_S_clocks_S_pll

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_S_pllq_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll_S_pllq_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll_S_pllq_FOREACH_NODELABEL(fn) fn(pllq)
#define DT_N_S_clocks_S_pll_S_pllq_FOREACH_NODELABEL_VARGS(fn, ...) fn(pllq, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllq_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_S_pllq_CHILD_NUM 0
#define DT_N_S_clocks_S_pll_S_pllq_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll_S_pllq_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_S_pllq_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_S_pllq_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_S_pllq_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll_S_pllq_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_S_pllq_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_S_pllq_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_S_pllq_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll_S_pllq_HASH LjJFVUdpBAHNzmRYsgo90FvC144jVKdaFm2DabsGQ8Q

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_S_pllq_ORD 60
#define DT_N_S_clocks_S_pll_S_pllq_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_S_pllq_REQUIRES_ORDS \
	26,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_S_pllq_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_S_pllq_EXISTS 1
#define DT_N_INST_1_renesas_ra_cgc_pll_out DT_N_S_clocks_S_pll_S_pllq
#define DT_N_NODELABEL_pllq                DT_N_S_clocks_S_pll_S_pllq

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_S_pllq_REG_NUM 0
#define DT_N_S_clocks_S_pll_S_pllq_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_S_pllq_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_S_pllq_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_S_pllq_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll_S_pllq_COMPAT_MATCHES_renesas_ra_cgc_pll_out 1
#define DT_N_S_clocks_S_pll_S_pllq_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllq_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll_S_pllq_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllq_COMPAT_MODEL_IDX_0 "ra-cgc-pll-out"
#define DT_N_S_clocks_S_pll_S_pllq_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_S_pllq_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_S_pllq_P_div 2
#define DT_N_S_clocks_S_pll_S_pllq_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllq_P_freq 480000000
#define DT_N_S_clocks_S_pll_S_pllq_P_freq_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllq_P_status "okay"
#define DT_N_S_clocks_S_pll_S_pllq_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pll_S_pllq_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pll_S_pllq_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_S_pllq_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pll_S_pllq_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllq_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pll_S_pllq_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllq_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_S_pllq, status, 0)
#define DT_N_S_clocks_S_pll_S_pllq_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_S_pllq, status, 0)
#define DT_N_S_clocks_S_pll_S_pllq_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_S_pllq, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllq_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_S_pllq, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllq_P_status_LEN 1
#define DT_N_S_clocks_S_pll_S_pllq_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllq_P_compatible {"renesas,ra-cgc-pll-out"}
#define DT_N_S_clocks_S_pll_S_pllq_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllq_P_compatible_IDX_0 "renesas,ra-cgc-pll-out"
#define DT_N_S_clocks_S_pll_S_pllq_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pll-out
#define DT_N_S_clocks_S_pll_S_pllq_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pll_out
#define DT_N_S_clocks_S_pll_S_pllq_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PLL_OUT
#define DT_N_S_clocks_S_pll_S_pllq_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_S_pllq, compatible, 0)
#define DT_N_S_clocks_S_pll_S_pllq_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_S_pllq, compatible, 0)
#define DT_N_S_clocks_S_pll_S_pllq_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_S_pllq, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllq_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_S_pllq, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllq_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_S_pllq_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllq_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll_S_pllq_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllq_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_S_pllq_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllq_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_S_pllq_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll/pllr
 *
 * Node identifier: DT_N_S_clocks_S_pll_S_pllr
 *
 * Binding (compatible = renesas,ra-cgc-pll-out):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pll-out.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_S_pllr_PATH "/clocks/pll/pllr"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_S_pllr_FULL_NAME "pllr"
#define DT_N_S_clocks_S_pll_S_pllr_FULL_NAME_UNQUOTED pllr
#define DT_N_S_clocks_S_pll_S_pllr_FULL_NAME_TOKEN pllr
#define DT_N_S_clocks_S_pll_S_pllr_FULL_NAME_UPPER_TOKEN PLLR

/* Node parent (/clocks/pll) identifier: */
#define DT_N_S_clocks_S_pll_S_pllr_PARENT DT_N_S_clocks_S_pll

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_S_pllr_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll_S_pllr_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll_S_pllr_FOREACH_NODELABEL(fn) fn(pllr)
#define DT_N_S_clocks_S_pll_S_pllr_FOREACH_NODELABEL_VARGS(fn, ...) fn(pllr, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllr_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_S_pllr_CHILD_NUM 0
#define DT_N_S_clocks_S_pll_S_pllr_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll_S_pllr_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_S_pllr_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_S_pllr_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_S_pllr_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll_S_pllr_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_S_pllr_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_S_pllr_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_S_pllr_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll_S_pllr_HASH VP6iOrKJTBy8kCuXDUMIdi5sAo39A7m1gWkokUp2ZBE

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_S_pllr_ORD 61
#define DT_N_S_clocks_S_pll_S_pllr_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_S_pllr_REQUIRES_ORDS \
	26,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_S_pllr_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_S_pllr_EXISTS 1
#define DT_N_INST_2_renesas_ra_cgc_pll_out DT_N_S_clocks_S_pll_S_pllr
#define DT_N_NODELABEL_pllr                DT_N_S_clocks_S_pll_S_pllr

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_S_pllr_REG_NUM 0
#define DT_N_S_clocks_S_pll_S_pllr_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_S_pllr_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_S_pllr_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_S_pllr_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll_S_pllr_COMPAT_MATCHES_renesas_ra_cgc_pll_out 1
#define DT_N_S_clocks_S_pll_S_pllr_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllr_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll_S_pllr_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllr_COMPAT_MODEL_IDX_0 "ra-cgc-pll-out"
#define DT_N_S_clocks_S_pll_S_pllr_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_S_pllr_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_S_pllr_P_div 2
#define DT_N_S_clocks_S_pll_S_pllr_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllr_P_freq 480000000
#define DT_N_S_clocks_S_pll_S_pllr_P_freq_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllr_P_status "okay"
#define DT_N_S_clocks_S_pll_S_pllr_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pll_S_pllr_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pll_S_pllr_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_S_pllr_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pll_S_pllr_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllr_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pll_S_pllr_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllr_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_S_pllr, status, 0)
#define DT_N_S_clocks_S_pll_S_pllr_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_S_pllr, status, 0)
#define DT_N_S_clocks_S_pll_S_pllr_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_S_pllr, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllr_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_S_pllr, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllr_P_status_LEN 1
#define DT_N_S_clocks_S_pll_S_pllr_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllr_P_compatible {"renesas,ra-cgc-pll-out"}
#define DT_N_S_clocks_S_pll_S_pllr_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllr_P_compatible_IDX_0 "renesas,ra-cgc-pll-out"
#define DT_N_S_clocks_S_pll_S_pllr_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pll-out
#define DT_N_S_clocks_S_pll_S_pllr_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pll_out
#define DT_N_S_clocks_S_pll_S_pllr_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PLL_OUT
#define DT_N_S_clocks_S_pll_S_pllr_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_S_pllr, compatible, 0)
#define DT_N_S_clocks_S_pll_S_pllr_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_S_pllr, compatible, 0)
#define DT_N_S_clocks_S_pll_S_pllr_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_S_pllr, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllr_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_S_pllr, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_S_pllr_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_S_pllr_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllr_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll_S_pllr_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllr_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_S_pllr_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_S_pllr_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_S_pllr_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll2
 *
 * Node identifier: DT_N_S_clocks_S_pll2
 *
 * Binding (compatible = renesas,ra-cgc-pll):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pll.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll2_PATH "/clocks/pll2"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll2_FULL_NAME "pll2"
#define DT_N_S_clocks_S_pll2_FULL_NAME_UNQUOTED pll2
#define DT_N_S_clocks_S_pll2_FULL_NAME_TOKEN pll2
#define DT_N_S_clocks_S_pll2_FULL_NAME_UPPER_TOKEN PLL2

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll2_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll2_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll2_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll2_FOREACH_NODELABEL(fn) fn(pll2)
#define DT_N_S_clocks_S_pll2_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll2, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll2_CHILD_NUM 3
#define DT_N_S_clocks_S_pll2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_pll2_S_pll2p) fn(DT_N_S_clocks_S_pll2_S_pll2q) fn(DT_N_S_clocks_S_pll2_S_pll2r)
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2_S_pll2p) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll2_S_pll2q) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll2_S_pll2r)
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2_S_pll2p, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2_S_pll2q, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2_S_pll2r, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2_S_pll2p, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll2_S_pll2q, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll2_S_pll2r, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll2_HASH Kk7KSqyBPNmEU8JZbjz9LnJAyAXEz7lr4JjxWsOUzTY

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll2_ORD 62
#define DT_N_S_clocks_S_pll2_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll2_REQUIRES_ORDS \
	24,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll2_SUPPORTS_ORDS \
	63, \
	64, \
	65,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll2_EXISTS 1
#define DT_N_INST_1_renesas_ra_cgc_pll DT_N_S_clocks_S_pll2
#define DT_N_NODELABEL_pll2            DT_N_S_clocks_S_pll2

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll2_REG_NUM 0
#define DT_N_S_clocks_S_pll2_RANGES_NUM 0
#define DT_N_S_clocks_S_pll2_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll2_IRQ_NUM 0
#define DT_N_S_clocks_S_pll2_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll2_COMPAT_MATCHES_renesas_ra_cgc_pll 1
#define DT_N_S_clocks_S_pll2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_COMPAT_MODEL_IDX_0 "ra-cgc-pll"
#define DT_N_S_clocks_S_pll2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll2_P_div 2
#define DT_N_S_clocks_S_pll2_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_mul {96, 0}
#define DT_N_S_clocks_S_pll2_P_mul_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_mul_IDX_0 96
#define DT_N_S_clocks_S_pll2_P_mul_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_mul_IDX_1 0
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2, mul, 0) \
	fn(DT_N_S_clocks_S_pll2, mul, 1)
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2, mul, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll2, mul, 1)
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2, mul, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pll2, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2, mul, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll2, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_mul_LEN 2
#define DT_N_S_clocks_S_pll2_P_mul_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status "disabled"
#define DT_N_S_clocks_S_pll2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pll2_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pll2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll2_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pll2_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pll2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2, status, 0)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2, status, 0)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_status_LEN 1
#define DT_N_S_clocks_S_pll2_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_compatible {"renesas,ra-cgc-pll"}
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0 "renesas,ra-cgc-pll"
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pll
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pll
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PLL
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2, compatible, 0)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2, compatible, 0)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll2_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_wakeup_source 0
#define DT_N_S_clocks_S_pll2_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll2/pll2p
 *
 * Node identifier: DT_N_S_clocks_S_pll2_S_pll2p
 *
 * Binding (compatible = renesas,ra-cgc-pll-out):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pll-out.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll2_S_pll2p_PATH "/clocks/pll2/pll2p"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll2_S_pll2p_FULL_NAME "pll2p"
#define DT_N_S_clocks_S_pll2_S_pll2p_FULL_NAME_UNQUOTED pll2p
#define DT_N_S_clocks_S_pll2_S_pll2p_FULL_NAME_TOKEN pll2p
#define DT_N_S_clocks_S_pll2_S_pll2p_FULL_NAME_UPPER_TOKEN PLL2P

/* Node parent (/clocks/pll2) identifier: */
#define DT_N_S_clocks_S_pll2_S_pll2p_PARENT DT_N_S_clocks_S_pll2

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll2_S_pll2p_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll2_S_pll2p_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll2_S_pll2p_FOREACH_NODELABEL(fn) fn(pll2p)
#define DT_N_S_clocks_S_pll2_S_pll2p_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll2p, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2p_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pll2) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll2_S_pll2p_CHILD_NUM 0
#define DT_N_S_clocks_S_pll2_S_pll2p_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll2_S_pll2p_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll2_S_pll2p_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_S_pll2p_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_S_pll2p_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll2_S_pll2p_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll2_S_pll2p_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_S_pll2p_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_S_pll2p_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll2_S_pll2p_HASH tJyWCzWNQf55IVvR7oSA2qgSIkocYLg7cZnt6G494uA

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll2_S_pll2p_ORD 63
#define DT_N_S_clocks_S_pll2_S_pll2p_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll2_S_pll2p_REQUIRES_ORDS \
	62,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll2_S_pll2p_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll2_S_pll2p_EXISTS 1
#define DT_N_INST_3_renesas_ra_cgc_pll_out DT_N_S_clocks_S_pll2_S_pll2p
#define DT_N_NODELABEL_pll2p               DT_N_S_clocks_S_pll2_S_pll2p

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll2_S_pll2p_REG_NUM 0
#define DT_N_S_clocks_S_pll2_S_pll2p_RANGES_NUM 0
#define DT_N_S_clocks_S_pll2_S_pll2p_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll2_S_pll2p_IRQ_NUM 0
#define DT_N_S_clocks_S_pll2_S_pll2p_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll2_S_pll2p_COMPAT_MATCHES_renesas_ra_cgc_pll_out 1
#define DT_N_S_clocks_S_pll2_S_pll2p_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2p_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll2_S_pll2p_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2p_COMPAT_MODEL_IDX_0 "ra-cgc-pll-out"
#define DT_N_S_clocks_S_pll2_S_pll2p_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll2_S_pll2p_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll2_S_pll2p_P_div 2
#define DT_N_S_clocks_S_pll2_S_pll2p_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2p_P_freq 0
#define DT_N_S_clocks_S_pll2_S_pll2p_P_freq_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2p_P_status "disabled"
#define DT_N_S_clocks_S_pll2_S_pll2p_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pll2_S_pll2p_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pll2_S_pll2p_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll2_S_pll2p_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pll2_S_pll2p_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2p_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pll2_S_pll2p_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2p_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2_S_pll2p, status, 0)
#define DT_N_S_clocks_S_pll2_S_pll2p_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2_S_pll2p, status, 0)
#define DT_N_S_clocks_S_pll2_S_pll2p_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2_S_pll2p, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2p_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2_S_pll2p, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2p_P_status_LEN 1
#define DT_N_S_clocks_S_pll2_S_pll2p_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2p_P_compatible {"renesas,ra-cgc-pll-out"}
#define DT_N_S_clocks_S_pll2_S_pll2p_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2p_P_compatible_IDX_0 "renesas,ra-cgc-pll-out"
#define DT_N_S_clocks_S_pll2_S_pll2p_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pll-out
#define DT_N_S_clocks_S_pll2_S_pll2p_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pll_out
#define DT_N_S_clocks_S_pll2_S_pll2p_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PLL_OUT
#define DT_N_S_clocks_S_pll2_S_pll2p_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2_S_pll2p, compatible, 0)
#define DT_N_S_clocks_S_pll2_S_pll2p_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2_S_pll2p, compatible, 0)
#define DT_N_S_clocks_S_pll2_S_pll2p_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2_S_pll2p, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2p_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2_S_pll2p, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2p_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll2_S_pll2p_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2p_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll2_S_pll2p_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2p_P_wakeup_source 0
#define DT_N_S_clocks_S_pll2_S_pll2p_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2p_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll2_S_pll2p_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll2/pll2q
 *
 * Node identifier: DT_N_S_clocks_S_pll2_S_pll2q
 *
 * Binding (compatible = renesas,ra-cgc-pll-out):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pll-out.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll2_S_pll2q_PATH "/clocks/pll2/pll2q"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll2_S_pll2q_FULL_NAME "pll2q"
#define DT_N_S_clocks_S_pll2_S_pll2q_FULL_NAME_UNQUOTED pll2q
#define DT_N_S_clocks_S_pll2_S_pll2q_FULL_NAME_TOKEN pll2q
#define DT_N_S_clocks_S_pll2_S_pll2q_FULL_NAME_UPPER_TOKEN PLL2Q

/* Node parent (/clocks/pll2) identifier: */
#define DT_N_S_clocks_S_pll2_S_pll2q_PARENT DT_N_S_clocks_S_pll2

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll2_S_pll2q_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll2_S_pll2q_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll2_S_pll2q_FOREACH_NODELABEL(fn) fn(pll2q)
#define DT_N_S_clocks_S_pll2_S_pll2q_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll2q, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2q_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pll2) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll2_S_pll2q_CHILD_NUM 0
#define DT_N_S_clocks_S_pll2_S_pll2q_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll2_S_pll2q_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll2_S_pll2q_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_S_pll2q_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_S_pll2q_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll2_S_pll2q_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll2_S_pll2q_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_S_pll2q_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_S_pll2q_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll2_S_pll2q_HASH k_D7ntOunUE3LjGAqzcuR8hrWKZsl_E8XIp0_8ltvoM

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll2_S_pll2q_ORD 64
#define DT_N_S_clocks_S_pll2_S_pll2q_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll2_S_pll2q_REQUIRES_ORDS \
	62,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll2_S_pll2q_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll2_S_pll2q_EXISTS 1
#define DT_N_INST_4_renesas_ra_cgc_pll_out DT_N_S_clocks_S_pll2_S_pll2q
#define DT_N_NODELABEL_pll2q               DT_N_S_clocks_S_pll2_S_pll2q

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll2_S_pll2q_REG_NUM 0
#define DT_N_S_clocks_S_pll2_S_pll2q_RANGES_NUM 0
#define DT_N_S_clocks_S_pll2_S_pll2q_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll2_S_pll2q_IRQ_NUM 0
#define DT_N_S_clocks_S_pll2_S_pll2q_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll2_S_pll2q_COMPAT_MATCHES_renesas_ra_cgc_pll_out 1
#define DT_N_S_clocks_S_pll2_S_pll2q_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2q_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll2_S_pll2q_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2q_COMPAT_MODEL_IDX_0 "ra-cgc-pll-out"
#define DT_N_S_clocks_S_pll2_S_pll2q_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll2_S_pll2q_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll2_S_pll2q_P_div 2
#define DT_N_S_clocks_S_pll2_S_pll2q_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2q_P_freq 0
#define DT_N_S_clocks_S_pll2_S_pll2q_P_freq_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2q_P_status "disabled"
#define DT_N_S_clocks_S_pll2_S_pll2q_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pll2_S_pll2q_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pll2_S_pll2q_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll2_S_pll2q_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pll2_S_pll2q_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2q_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pll2_S_pll2q_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2q_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2_S_pll2q, status, 0)
#define DT_N_S_clocks_S_pll2_S_pll2q_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2_S_pll2q, status, 0)
#define DT_N_S_clocks_S_pll2_S_pll2q_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2_S_pll2q, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2q_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2_S_pll2q, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2q_P_status_LEN 1
#define DT_N_S_clocks_S_pll2_S_pll2q_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2q_P_compatible {"renesas,ra-cgc-pll-out"}
#define DT_N_S_clocks_S_pll2_S_pll2q_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2q_P_compatible_IDX_0 "renesas,ra-cgc-pll-out"
#define DT_N_S_clocks_S_pll2_S_pll2q_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pll-out
#define DT_N_S_clocks_S_pll2_S_pll2q_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pll_out
#define DT_N_S_clocks_S_pll2_S_pll2q_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PLL_OUT
#define DT_N_S_clocks_S_pll2_S_pll2q_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2_S_pll2q, compatible, 0)
#define DT_N_S_clocks_S_pll2_S_pll2q_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2_S_pll2q, compatible, 0)
#define DT_N_S_clocks_S_pll2_S_pll2q_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2_S_pll2q, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2q_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2_S_pll2q, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2q_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll2_S_pll2q_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2q_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll2_S_pll2q_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2q_P_wakeup_source 0
#define DT_N_S_clocks_S_pll2_S_pll2q_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2q_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll2_S_pll2q_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll2/pll2r
 *
 * Node identifier: DT_N_S_clocks_S_pll2_S_pll2r
 *
 * Binding (compatible = renesas,ra-cgc-pll-out):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pll-out.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll2_S_pll2r_PATH "/clocks/pll2/pll2r"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll2_S_pll2r_FULL_NAME "pll2r"
#define DT_N_S_clocks_S_pll2_S_pll2r_FULL_NAME_UNQUOTED pll2r
#define DT_N_S_clocks_S_pll2_S_pll2r_FULL_NAME_TOKEN pll2r
#define DT_N_S_clocks_S_pll2_S_pll2r_FULL_NAME_UPPER_TOKEN PLL2R

/* Node parent (/clocks/pll2) identifier: */
#define DT_N_S_clocks_S_pll2_S_pll2r_PARENT DT_N_S_clocks_S_pll2

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll2_S_pll2r_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll2_S_pll2r_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll2_S_pll2r_FOREACH_NODELABEL(fn) fn(pll2r)
#define DT_N_S_clocks_S_pll2_S_pll2r_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll2r, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2r_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pll2) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll2_S_pll2r_CHILD_NUM 0
#define DT_N_S_clocks_S_pll2_S_pll2r_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll2_S_pll2r_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll2_S_pll2r_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_S_pll2r_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_S_pll2r_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll2_S_pll2r_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll2_S_pll2r_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_S_pll2r_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_S_pll2r_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll2_S_pll2r_HASH u7eKiDNvv9jc5_1WDW9JDHzKiZ7vK6Q_9I5eD_vZM9E

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll2_S_pll2r_ORD 65
#define DT_N_S_clocks_S_pll2_S_pll2r_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll2_S_pll2r_REQUIRES_ORDS \
	62,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll2_S_pll2r_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll2_S_pll2r_EXISTS 1
#define DT_N_INST_5_renesas_ra_cgc_pll_out DT_N_S_clocks_S_pll2_S_pll2r
#define DT_N_NODELABEL_pll2r               DT_N_S_clocks_S_pll2_S_pll2r

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll2_S_pll2r_REG_NUM 0
#define DT_N_S_clocks_S_pll2_S_pll2r_RANGES_NUM 0
#define DT_N_S_clocks_S_pll2_S_pll2r_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll2_S_pll2r_IRQ_NUM 0
#define DT_N_S_clocks_S_pll2_S_pll2r_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll2_S_pll2r_COMPAT_MATCHES_renesas_ra_cgc_pll_out 1
#define DT_N_S_clocks_S_pll2_S_pll2r_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2r_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll2_S_pll2r_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2r_COMPAT_MODEL_IDX_0 "ra-cgc-pll-out"
#define DT_N_S_clocks_S_pll2_S_pll2r_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll2_S_pll2r_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll2_S_pll2r_P_div 2
#define DT_N_S_clocks_S_pll2_S_pll2r_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2r_P_freq 0
#define DT_N_S_clocks_S_pll2_S_pll2r_P_freq_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2r_P_status "disabled"
#define DT_N_S_clocks_S_pll2_S_pll2r_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pll2_S_pll2r_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pll2_S_pll2r_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll2_S_pll2r_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pll2_S_pll2r_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2r_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pll2_S_pll2r_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2r_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2_S_pll2r, status, 0)
#define DT_N_S_clocks_S_pll2_S_pll2r_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2_S_pll2r, status, 0)
#define DT_N_S_clocks_S_pll2_S_pll2r_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2_S_pll2r, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2r_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2_S_pll2r, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2r_P_status_LEN 1
#define DT_N_S_clocks_S_pll2_S_pll2r_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2r_P_compatible {"renesas,ra-cgc-pll-out"}
#define DT_N_S_clocks_S_pll2_S_pll2r_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2r_P_compatible_IDX_0 "renesas,ra-cgc-pll-out"
#define DT_N_S_clocks_S_pll2_S_pll2r_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pll-out
#define DT_N_S_clocks_S_pll2_S_pll2r_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pll_out
#define DT_N_S_clocks_S_pll2_S_pll2r_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PLL_OUT
#define DT_N_S_clocks_S_pll2_S_pll2r_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2_S_pll2r, compatible, 0)
#define DT_N_S_clocks_S_pll2_S_pll2r_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2_S_pll2r, compatible, 0)
#define DT_N_S_clocks_S_pll2_S_pll2r_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2_S_pll2r, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2r_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2_S_pll2r, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_S_pll2r_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll2_S_pll2r_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2r_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll2_S_pll2r_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2r_P_wakeup_source 0
#define DT_N_S_clocks_S_pll2_S_pll2r_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll2_S_pll2r_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll2_S_pll2r_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 1
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_HASH iL3XRGZVvvtpNJqKV0_jvtuXF7m6kgky4nI2ifizwdg

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 66
#define DT_N_S_cpus_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	67,

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m85):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m85.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 1
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_HASH Su0JBbOtM0QIxe_1ka2Xvgw4rk1QaIlMIj8Rp_v4yVQ

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 67
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	66,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	68,

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m85 DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m85 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m85"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m85"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m85"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m85
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m85
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M85
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv8.1m-mpu):
 *   $ZEPHYR_BASE/dts/bindings/mmu_mpu/arm,armv8.1m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UNQUOTED mpu@e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_TOKEN mpu_e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UPPER_TOKEN MPU_E000ED90

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL(fn) fn(mpu)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL_VARGS(fn, ...) fn(mpu, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_HASH otj85KLBeEBY12eXojsCVZB1yE6Ww_J1xjGC9_C8_ok

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 68
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	67,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv8_1m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu           DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv8_1m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0 "armv8.1m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200, 64}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv8.1m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv8.1m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8.1m-mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_TOKEN arm_armv8_1m_mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8_1M_MPU
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"
#define DT_N_S_leds_FULL_NAME_UNQUOTED leds
#define DT_N_S_leds_FULL_NAME_TOKEN leds
#define DT_N_S_leds_FULL_NAME_UPPER_TOKEN LEDS

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_leds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 3
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_leds_HASH bMroFUocDdjE3kJ38dK18mDvlCOPoyya5kIIs76irj8

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 69
#define DT_N_S_leds_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, \
	9, \
	18, \
	19,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	70, \
	71, \
	72,

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led1
 *
 * Node identifier: DT_N_S_leds_S_led1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led1_PATH "/leds/led1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led1_FULL_NAME "led1"
#define DT_N_S_leds_S_led1_FULL_NAME_UNQUOTED led1
#define DT_N_S_leds_S_led1_FULL_NAME_TOKEN led1
#define DT_N_S_leds_S_led1_FULL_NAME_UPPER_TOKEN LED1

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led1_NODELABEL_NUM 1
#define DT_N_S_leds_S_led1_FOREACH_NODELABEL(fn) fn(led1)
#define DT_N_S_leds_S_led1_FOREACH_NODELABEL_VARGS(fn, ...) fn(led1, __VA_ARGS__)
#define DT_N_S_leds_S_led1_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led1_CHILD_NUM 0
#define DT_N_S_leds_S_led1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led1_HASH VGRgjc3j5KSBuUr8dl6ht3aDk7X8JYQwu52eKU_EtBI

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led1_ORD 70
#define DT_N_S_leds_S_led1_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led1_REQUIRES_ORDS \
	19, \
	69,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led1_EXISTS 1
#define DT_N_ALIAS_led0     DT_N_S_leds_S_led1
#define DT_N_NODELABEL_led1 DT_N_S_leds_S_led1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led1_REG_NUM 0
#define DT_N_S_leds_S_led1_RANGES_NUM 0
#define DT_N_S_leds_S_led1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led1_IRQ_NUM 0
#define DT_N_S_leds_S_led1_IRQ_LEVEL 0
#define DT_N_S_leds_S_led1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_404000c0
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led1, gpios, 0)
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led1, gpios, 0)
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_gpios_LEN 1
#define DT_N_S_leds_S_led1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led1_P_label "LED1"
#define DT_N_S_leds_S_led1_P_label_STRING_UNQUOTED LED1
#define DT_N_S_leds_S_led1_P_label_STRING_TOKEN LED1
#define DT_N_S_leds_S_led1_P_label_STRING_UPPER_TOKEN LED1
#define DT_N_S_leds_S_led1_P_label_IDX_0 "LED1"
#define DT_N_S_leds_S_led1_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led1, label, 0)
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led1, label, 0)
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_label_LEN 1
#define DT_N_S_leds_S_led1_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led2
 *
 * Node identifier: DT_N_S_leds_S_led2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led2_PATH "/leds/led2"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led2_FULL_NAME "led2"
#define DT_N_S_leds_S_led2_FULL_NAME_UNQUOTED led2
#define DT_N_S_leds_S_led2_FULL_NAME_TOKEN led2
#define DT_N_S_leds_S_led2_FULL_NAME_UPPER_TOKEN LED2

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led2_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led2_NODELABEL_NUM 1
#define DT_N_S_leds_S_led2_FOREACH_NODELABEL(fn) fn(led2)
#define DT_N_S_leds_S_led2_FOREACH_NODELABEL_VARGS(fn, ...) fn(led2, __VA_ARGS__)
#define DT_N_S_leds_S_led2_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led2_CHILD_NUM 0
#define DT_N_S_leds_S_led2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led2_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led2_HASH L_kq_1PmJcscdIQetgSeNXA26SuET24DfTtYVT0zWaU

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led2_ORD 71
#define DT_N_S_leds_S_led2_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led2_REQUIRES_ORDS \
	18, \
	69,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led2_EXISTS 1
#define DT_N_NODELABEL_led2 DT_N_S_leds_S_led2

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led2_REG_NUM 0
#define DT_N_S_leds_S_led2_RANGES_NUM 0
#define DT_N_S_leds_S_led2_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led2_IRQ_NUM 0
#define DT_N_S_leds_S_led2_IRQ_LEVEL 0
#define DT_N_S_leds_S_led2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40400080
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_pin 14
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led2, gpios, 0)
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led2, gpios, 0)
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_gpios_LEN 1
#define DT_N_S_leds_S_led2_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led2_P_label "LED2"
#define DT_N_S_leds_S_led2_P_label_STRING_UNQUOTED LED2
#define DT_N_S_leds_S_led2_P_label_STRING_TOKEN LED2
#define DT_N_S_leds_S_led2_P_label_STRING_UPPER_TOKEN LED2
#define DT_N_S_leds_S_led2_P_label_IDX_0 "LED2"
#define DT_N_S_leds_S_led2_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led2, label, 0)
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led2, label, 0)
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_label_LEN 1
#define DT_N_S_leds_S_led2_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led3
 *
 * Node identifier: DT_N_S_leds_S_led3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led3_PATH "/leds/led3"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led3_FULL_NAME "led3"
#define DT_N_S_leds_S_led3_FULL_NAME_UNQUOTED led3
#define DT_N_S_leds_S_led3_FULL_NAME_TOKEN led3
#define DT_N_S_leds_S_led3_FULL_NAME_UPPER_TOKEN LED3

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led3_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led3_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led3_NODELABEL_NUM 1
#define DT_N_S_leds_S_led3_FOREACH_NODELABEL(fn) fn(led3)
#define DT_N_S_leds_S_led3_FOREACH_NODELABEL_VARGS(fn, ...) fn(led3, __VA_ARGS__)
#define DT_N_S_leds_S_led3_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led3_CHILD_NUM 0
#define DT_N_S_leds_S_led3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led3_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led3_HASH b9zdmQymRUreNL3M4Ub3RlnjXnjz7hDZaywGO5S9lsY

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led3_ORD 72
#define DT_N_S_leds_S_led3_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led3_REQUIRES_ORDS \
	9, \
	69,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led3_EXISTS 1
#define DT_N_NODELABEL_led3 DT_N_S_leds_S_led3

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led3_REG_NUM 0
#define DT_N_S_leds_S_led3_RANGES_NUM 0
#define DT_N_S_leds_S_led3_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led3_IRQ_NUM 0
#define DT_N_S_leds_S_led3_IRQ_LEVEL 0
#define DT_N_S_leds_S_led3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40400020
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_pin 7
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led3, gpios, 0)
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led3, gpios, 0)
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_gpios_LEN 1
#define DT_N_S_leds_S_led3_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led3_P_label "LED3"
#define DT_N_S_leds_S_led3_P_label_STRING_UNQUOTED LED3
#define DT_N_S_leds_S_led3_P_label_STRING_TOKEN LED3
#define DT_N_S_leds_S_led3_P_label_STRING_UPPER_TOKEN LED3
#define DT_N_S_leds_S_led3_P_label_IDX_0 "LED3"
#define DT_N_S_leds_S_led3_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led3, label, 0)
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led3, label, 0)
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_label_LEN 1
#define DT_N_S_leds_S_led3_P_label_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/adc0_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_adc0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_PATH "/soc/pin-controller@40400800/adc0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FULL_NAME "adc0_default"
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FULL_NAME_UNQUOTED adc0_default
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FULL_NAME_TOKEN adc0_default
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FULL_NAME_UPPER_TOKEN ADC0_DEFAULT

/* Node parent (/soc/pin-controller@40400800) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_PARENT DT_N_S_soc_S_pin_controller_40400800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FOREACH_NODELABEL(fn) fn(adc0_default)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc0_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_HASH x2crwmKTFOQUiFelfxH0uvX7Pc_i02vG2x9o9YiCxC4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_ORD 73
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_REQUIRES_ORDS \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_SUPPORTS_ORDS \
	74, \
	139,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_EXISTS 1
#define DT_N_NODELABEL_adc0_default DT_N_S_soc_S_pin_controller_40400800_S_adc0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/adc@40332000
 *
 * Node identifier: DT_N_S_soc_S_adc_40332000
 *
 * Binding (compatible = renesas,ra-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/renesas,ra-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40332000_PATH "/soc/adc@40332000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40332000_FULL_NAME "adc@40332000"
#define DT_N_S_soc_S_adc_40332000_FULL_NAME_UNQUOTED adc@40332000
#define DT_N_S_soc_S_adc_40332000_FULL_NAME_TOKEN adc_40332000
#define DT_N_S_soc_S_adc_40332000_FULL_NAME_UPPER_TOKEN ADC_40332000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40332000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40332000_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40332000_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_40332000_FOREACH_NODELABEL(fn) fn(adc0)
#define DT_N_S_soc_S_adc_40332000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40332000_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40332000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40332000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40332000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40332000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40332000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40332000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40332000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40332000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40332000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40332000_HASH OboWnOrSLkOMtWMKKkha3n350lIg0CRicO_d6fkeHVk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40332000_ORD 74
#define DT_N_S_soc_S_adc_40332000_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40332000_REQUIRES_ORDS \
	5, \
	20, \
	73,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40332000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40332000_EXISTS 1
#define DT_N_INST_0_renesas_ra_adc DT_N_S_soc_S_adc_40332000
#define DT_N_NODELABEL_adc0        DT_N_S_soc_S_adc_40332000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40332000_REG_NUM 1
#define DT_N_S_soc_S_adc_40332000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_REG_IDX_0_VAL_ADDRESS 1077092352
#define DT_N_S_soc_S_adc_40332000_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_adc_40332000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40332000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40332000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40332000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_IRQ_IDX_0_VAL_irq 38
#define DT_N_S_soc_S_adc_40332000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_adc_40332000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_40332000_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_40332000_IRQ_NAME_scanend_VAL_irq DT_N_S_soc_S_adc_40332000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_adc_40332000_IRQ_NAME_scanend_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_IRQ_NAME_scanend_VAL_priority DT_N_S_soc_S_adc_40332000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_adc_40332000_IRQ_NAME_scanend_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_IRQ_NAME_scanend_CONTROLLER DT_N_S_soc_S_adc_40332000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_adc_40332000_COMPAT_MATCHES_renesas_ra_adc 1
#define DT_N_S_soc_S_adc_40332000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_adc_40332000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_COMPAT_MODEL_IDX_0 "ra-adc"
#define DT_N_S_soc_S_adc_40332000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40332000_PINCTRL_NUM 1
#define DT_N_S_soc_S_adc_40332000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_adc_40332000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_40332000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_adc_40332000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_adc0_default

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40332000_P_reg {1077092352, 256}
#define DT_N_S_soc_S_adc_40332000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_reg_IDX_0 1077092352
#define DT_N_S_soc_S_adc_40332000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_reg_IDX_1 256
#define DT_N_S_soc_S_adc_40332000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_vref_mv 3300
#define DT_N_S_soc_S_adc_40332000_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_channel_count 12
#define DT_N_S_soc_S_adc_40332000_P_channel_count_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_channel_available_mask 983543
#define DT_N_S_soc_S_adc_40332000_P_channel_available_mask_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_average_count 1
#define DT_N_S_soc_S_adc_40332000_P_average_count_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_40332000_P_average_count_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_average_count_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_average_count_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_status "okay"
#define DT_N_S_soc_S_adc_40332000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_adc_40332000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_adc_40332000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_40332000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_adc_40332000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_40332000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40332000, status, 0)
#define DT_N_S_soc_S_adc_40332000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40332000, status, 0)
#define DT_N_S_soc_S_adc_40332000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40332000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40332000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332000_P_status_LEN 1
#define DT_N_S_soc_S_adc_40332000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_compatible {"renesas,ra-adc"}
#define DT_N_S_soc_S_adc_40332000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_compatible_IDX_0 "renesas,ra-adc"
#define DT_N_S_soc_S_adc_40332000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-adc
#define DT_N_S_soc_S_adc_40332000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_adc
#define DT_N_S_soc_S_adc_40332000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_ADC
#define DT_N_S_soc_S_adc_40332000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40332000, compatible, 0)
#define DT_N_S_soc_S_adc_40332000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40332000, compatible, 0)
#define DT_N_S_soc_S_adc_40332000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40332000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40332000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40332000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_interrupts {38, 1}
#define DT_N_S_soc_S_adc_40332000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_interrupts_IDX_0 38
#define DT_N_S_soc_S_adc_40332000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_adc_40332000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_interrupt_names {"scanend"}
#define DT_N_S_soc_S_adc_40332000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_interrupt_names_IDX_0 "scanend"
#define DT_N_S_soc_S_adc_40332000_P_interrupt_names_IDX_0_STRING_UNQUOTED scanend
#define DT_N_S_soc_S_adc_40332000_P_interrupt_names_IDX_0_STRING_TOKEN scanend
#define DT_N_S_soc_S_adc_40332000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN SCANEND
#define DT_N_S_soc_S_adc_40332000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40332000, interrupt_names, 0)
#define DT_N_S_soc_S_adc_40332000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40332000, interrupt_names, 0)
#define DT_N_S_soc_S_adc_40332000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40332000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40332000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_adc_40332000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_40332000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_40332000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_40332000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40400800_S_adc0_default
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_adc0_default
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40332000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40332000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40332000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40332000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40332000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40332000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40332000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40332000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_adc_40332000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/adc@40332200
 *
 * Node identifier: DT_N_S_soc_S_adc_40332200
 *
 * Binding (compatible = renesas,ra-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/renesas,ra-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40332200_PATH "/soc/adc@40332200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40332200_FULL_NAME "adc@40332200"
#define DT_N_S_soc_S_adc_40332200_FULL_NAME_UNQUOTED adc@40332200
#define DT_N_S_soc_S_adc_40332200_FULL_NAME_TOKEN adc_40332200
#define DT_N_S_soc_S_adc_40332200_FULL_NAME_UPPER_TOKEN ADC_40332200

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40332200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40332200_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40332200_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_40332200_FOREACH_NODELABEL(fn) fn(adc1)
#define DT_N_S_soc_S_adc_40332200_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332200_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40332200_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40332200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40332200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40332200_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40332200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40332200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40332200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40332200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40332200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40332200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40332200_HASH LhCC4Q0030mvRLCXNmEWAhKLOyrC4wktxjIfIxu_q5g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40332200_ORD 75
#define DT_N_S_soc_S_adc_40332200_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40332200_REQUIRES_ORDS \
	5, \
	20,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40332200_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40332200_EXISTS 1
#define DT_N_INST_1_renesas_ra_adc DT_N_S_soc_S_adc_40332200
#define DT_N_NODELABEL_adc1        DT_N_S_soc_S_adc_40332200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40332200_REG_NUM 1
#define DT_N_S_soc_S_adc_40332200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_REG_IDX_0_VAL_ADDRESS 1077092864
#define DT_N_S_soc_S_adc_40332200_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_adc_40332200_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40332200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40332200_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40332200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_adc_40332200_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_adc_40332200_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_40332200_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_40332200_IRQ_NAME_scanend_VAL_irq DT_N_S_soc_S_adc_40332200_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_adc_40332200_IRQ_NAME_scanend_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_IRQ_NAME_scanend_VAL_priority DT_N_S_soc_S_adc_40332200_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_adc_40332200_IRQ_NAME_scanend_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_IRQ_NAME_scanend_CONTROLLER DT_N_S_soc_S_adc_40332200_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_adc_40332200_COMPAT_MATCHES_renesas_ra_adc 1
#define DT_N_S_soc_S_adc_40332200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_adc_40332200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_COMPAT_MODEL_IDX_0 "ra-adc"
#define DT_N_S_soc_S_adc_40332200_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40332200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40332200_P_reg {1077092864, 256}
#define DT_N_S_soc_S_adc_40332200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_reg_IDX_0 1077092864
#define DT_N_S_soc_S_adc_40332200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_reg_IDX_1 256
#define DT_N_S_soc_S_adc_40332200_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_vref_mv 3300
#define DT_N_S_soc_S_adc_40332200_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_channel_count 13
#define DT_N_S_soc_S_adc_40332200_P_channel_count_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_channel_available_mask 8323191
#define DT_N_S_soc_S_adc_40332200_P_channel_available_mask_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_average_count 1
#define DT_N_S_soc_S_adc_40332200_P_average_count_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_40332200_P_average_count_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_average_count_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_average_count_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_status "disabled"
#define DT_N_S_soc_S_adc_40332200_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_adc_40332200_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_adc_40332200_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_40332200_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_adc_40332200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_40332200_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40332200, status, 0)
#define DT_N_S_soc_S_adc_40332200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40332200, status, 0)
#define DT_N_S_soc_S_adc_40332200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40332200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40332200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332200_P_status_LEN 1
#define DT_N_S_soc_S_adc_40332200_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_compatible {"renesas,ra-adc"}
#define DT_N_S_soc_S_adc_40332200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_compatible_IDX_0 "renesas,ra-adc"
#define DT_N_S_soc_S_adc_40332200_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-adc
#define DT_N_S_soc_S_adc_40332200_P_compatible_IDX_0_STRING_TOKEN renesas_ra_adc
#define DT_N_S_soc_S_adc_40332200_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_ADC
#define DT_N_S_soc_S_adc_40332200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40332200, compatible, 0)
#define DT_N_S_soc_S_adc_40332200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40332200, compatible, 0)
#define DT_N_S_soc_S_adc_40332200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40332200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40332200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332200_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40332200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_interrupts {39, 1}
#define DT_N_S_soc_S_adc_40332200_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_adc_40332200_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_adc_40332200_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_interrupt_names {"scanend"}
#define DT_N_S_soc_S_adc_40332200_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_interrupt_names_IDX_0 "scanend"
#define DT_N_S_soc_S_adc_40332200_P_interrupt_names_IDX_0_STRING_UNQUOTED scanend
#define DT_N_S_soc_S_adc_40332200_P_interrupt_names_IDX_0_STRING_TOKEN scanend
#define DT_N_S_soc_S_adc_40332200_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN SCANEND
#define DT_N_S_soc_S_adc_40332200_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40332200, interrupt_names, 0)
#define DT_N_S_soc_S_adc_40332200_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40332200, interrupt_names, 0)
#define DT_N_S_soc_S_adc_40332200_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40332200, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332200_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40332200, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40332200_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_adc_40332200_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_40332200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_wakeup_source 0
#define DT_N_S_soc_S_adc_40332200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_40332200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_40332200_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/lcdclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_PATH "/clocks/pclkblock@40203000/lcdclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FULL_NAME "lcdclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FULL_NAME_UNQUOTED lcdclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FULL_NAME_TOKEN lcdclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FULL_NAME_UPPER_TOKEN LCDCLK

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FOREACH_NODELABEL(fn) fn(lcdclk)
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(lcdclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_HASH Naos_TUBeXAtoziHnJimiMRYnkzjjTZkO_aphDLwODA

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_ORD 76
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_REQUIRES_ORDS \
	26, \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_SUPPORTS_ORDS \
	78, \
	79,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_EXISTS 1
#define DT_N_INST_11_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk
#define DT_N_NODELABEL_lcdclk            DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_div 2
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_clocks_IDX_0_PH DT_N_S_clocks_S_pll
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, clocks, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, clocks, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_clocks_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/glcdc_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_PATH "/soc/pin-controller@40400800/glcdc_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FULL_NAME "glcdc_default"
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FULL_NAME_UNQUOTED glcdc_default
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FULL_NAME_TOKEN glcdc_default
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FULL_NAME_UPPER_TOKEN GLCDC_DEFAULT

/* Node parent (/soc/pin-controller@40400800) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_PARENT DT_N_S_soc_S_pin_controller_40400800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FOREACH_NODELABEL(fn) fn(glcdc_default)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(glcdc_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_HASH 93s9kma_TyO_RtKNkpYorBXbsykYNqOJm1qssZqZLKI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_ORD 77
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_REQUIRES_ORDS \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_SUPPORTS_ORDS \
	78, \
	142,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_EXISTS 1
#define DT_N_NODELABEL_glcdc_default DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/display-controller@40342000
 *
 * Node identifier: DT_N_S_soc_S_display_controller_40342000
 *
 * Binding (compatible = renesas,ra-glcdc):
 *   $ZEPHYR_BASE/dts/bindings/display/renesas,ra-glcdc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_display_controller_40342000_PATH "/soc/display-controller@40342000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_display_controller_40342000_FULL_NAME "display-controller@40342000"
#define DT_N_S_soc_S_display_controller_40342000_FULL_NAME_UNQUOTED display-controller@40342000
#define DT_N_S_soc_S_display_controller_40342000_FULL_NAME_TOKEN display_controller_40342000
#define DT_N_S_soc_S_display_controller_40342000_FULL_NAME_UPPER_TOKEN DISPLAY_CONTROLLER_40342000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_display_controller_40342000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_display_controller_40342000_CHILD_IDX 72

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_display_controller_40342000_NODELABEL_NUM 2
#define DT_N_S_soc_S_display_controller_40342000_FOREACH_NODELABEL(fn) fn(lcdif) fn(zephyr_lcdif)
#define DT_N_S_soc_S_display_controller_40342000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lcdif, __VA_ARGS__) fn(zephyr_lcdif, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_40342000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_display_controller_40342000_CHILD_NUM 0
#define DT_N_S_soc_S_display_controller_40342000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_display_controller_40342000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_display_controller_40342000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_display_controller_40342000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_display_controller_40342000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_display_controller_40342000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_display_controller_40342000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_display_controller_40342000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_display_controller_40342000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_display_controller_40342000_HASH 7jqsmvPG01Fk_ncTMqurYDz5UYXtFbMVBVn0jnjJyO0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_display_controller_40342000_ORD 78
#define DT_N_S_soc_S_display_controller_40342000_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_display_controller_40342000_REQUIRES_ORDS \
	5, \
	20, \
	76, \
	77,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_display_controller_40342000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_display_controller_40342000_EXISTS 1
#define DT_N_INST_0_renesas_ra_glcdc DT_N_S_soc_S_display_controller_40342000
#define DT_N_NODELABEL_lcdif         DT_N_S_soc_S_display_controller_40342000
#define DT_N_NODELABEL_zephyr_lcdif  DT_N_S_soc_S_display_controller_40342000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_display_controller_40342000_REG_NUM 1
#define DT_N_S_soc_S_display_controller_40342000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_REG_IDX_0_VAL_ADDRESS 1077157888
#define DT_N_S_soc_S_display_controller_40342000_REG_IDX_0_VAL_SIZE 5204
#define DT_N_S_soc_S_display_controller_40342000_RANGES_NUM 0
#define DT_N_S_soc_S_display_controller_40342000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_display_controller_40342000_IRQ_NUM 1
#define DT_N_S_soc_S_display_controller_40342000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_IRQ_IDX_0_VAL_irq 71
#define DT_N_S_soc_S_display_controller_40342000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_display_controller_40342000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_display_controller_40342000_IRQ_LEVEL 1
#define DT_N_S_soc_S_display_controller_40342000_IRQ_NAME_line_VAL_irq DT_N_S_soc_S_display_controller_40342000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_display_controller_40342000_IRQ_NAME_line_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_IRQ_NAME_line_VAL_priority DT_N_S_soc_S_display_controller_40342000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_display_controller_40342000_IRQ_NAME_line_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_IRQ_NAME_line_CONTROLLER DT_N_S_soc_S_display_controller_40342000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_display_controller_40342000_COMPAT_MATCHES_renesas_ra_glcdc 1
#define DT_N_S_soc_S_display_controller_40342000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_display_controller_40342000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_COMPAT_MODEL_IDX_0 "ra-glcdc"
#define DT_N_S_soc_S_display_controller_40342000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_display_controller_40342000_PINCTRL_NUM 1
#define DT_N_S_soc_S_display_controller_40342000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_display_controller_40342000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_display_controller_40342000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_display_controller_40342000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default

/* Generic property macros: */
#define DT_N_S_soc_S_display_controller_40342000_P_reg {1077157888, 5204}
#define DT_N_S_soc_S_display_controller_40342000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_reg_IDX_0 1077157888
#define DT_N_S_soc_S_display_controller_40342000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_reg_IDX_1 5204
#define DT_N_S_soc_S_display_controller_40342000_P_reg_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk
#define DT_N_S_soc_S_display_controller_40342000_P_clocks_IDX_0_VAL_mstp 2
#define DT_N_S_soc_S_display_controller_40342000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_clocks_IDX_0_VAL_stop_bit 4
#define DT_N_S_soc_S_display_controller_40342000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_40342000, clocks, 0)
#define DT_N_S_soc_S_display_controller_40342000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_40342000, clocks, 0)
#define DT_N_S_soc_S_display_controller_40342000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_40342000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_40342000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_40342000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_40342000_P_clocks_LEN 1
#define DT_N_S_soc_S_display_controller_40342000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_40342000, pinctrl_0, 0)
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_40342000, pinctrl_0, 0)
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_40342000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_40342000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_40342000, pinctrl_names, 0)
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_40342000, pinctrl_names, 0)
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_40342000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_40342000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_display_controller_40342000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_interrupts {71, 1}
#define DT_N_S_soc_S_display_controller_40342000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_interrupts_IDX_0 71
#define DT_N_S_soc_S_display_controller_40342000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_display_controller_40342000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_interrupt_names {"line"}
#define DT_N_S_soc_S_display_controller_40342000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_interrupt_names_IDX_0 "line"
#define DT_N_S_soc_S_display_controller_40342000_P_interrupt_names_IDX_0_STRING_UNQUOTED line
#define DT_N_S_soc_S_display_controller_40342000_P_interrupt_names_IDX_0_STRING_TOKEN line
#define DT_N_S_soc_S_display_controller_40342000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN LINE
#define DT_N_S_soc_S_display_controller_40342000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_40342000, interrupt_names, 0)
#define DT_N_S_soc_S_display_controller_40342000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_40342000, interrupt_names, 0)
#define DT_N_S_soc_S_display_controller_40342000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_40342000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_40342000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_40342000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_40342000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_display_controller_40342000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_status "disabled"
#define DT_N_S_soc_S_display_controller_40342000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_display_controller_40342000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_display_controller_40342000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_display_controller_40342000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_display_controller_40342000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_display_controller_40342000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_40342000, status, 0)
#define DT_N_S_soc_S_display_controller_40342000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_40342000, status, 0)
#define DT_N_S_soc_S_display_controller_40342000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_40342000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_40342000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_40342000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_40342000_P_status_LEN 1
#define DT_N_S_soc_S_display_controller_40342000_P_status_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_compatible {"renesas,ra-glcdc"}
#define DT_N_S_soc_S_display_controller_40342000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_compatible_IDX_0 "renesas,ra-glcdc"
#define DT_N_S_soc_S_display_controller_40342000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-glcdc
#define DT_N_S_soc_S_display_controller_40342000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_glcdc
#define DT_N_S_soc_S_display_controller_40342000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GLCDC
#define DT_N_S_soc_S_display_controller_40342000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_40342000, compatible, 0)
#define DT_N_S_soc_S_display_controller_40342000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_40342000, compatible, 0)
#define DT_N_S_soc_S_display_controller_40342000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_40342000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_40342000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_40342000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_40342000_P_compatible_LEN 1
#define DT_N_S_soc_S_display_controller_40342000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_display_controller_40342000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_wakeup_source 0
#define DT_N_S_soc_S_display_controller_40342000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_display_controller_40342000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_display_controller_40342000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dsihost@40346000
 *
 * Node identifier: DT_N_S_soc_S_dsihost_40346000
 *
 * Binding (compatible = renesas,ra-mipi-dsi):
 *   $ZEPHYR_BASE/dts/bindings/mipi-dsi/renesas,ra-mipi-dsi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dsihost_40346000_PATH "/soc/dsihost@40346000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dsihost_40346000_FULL_NAME "dsihost@40346000"
#define DT_N_S_soc_S_dsihost_40346000_FULL_NAME_UNQUOTED dsihost@40346000
#define DT_N_S_soc_S_dsihost_40346000_FULL_NAME_TOKEN dsihost_40346000
#define DT_N_S_soc_S_dsihost_40346000_FULL_NAME_UPPER_TOKEN DSIHOST_40346000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dsihost_40346000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dsihost_40346000_CHILD_IDX 73

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dsihost_40346000_NODELABEL_NUM 2
#define DT_N_S_soc_S_dsihost_40346000_FOREACH_NODELABEL(fn) fn(mipi_dsi) fn(zephyr_mipi_dsi)
#define DT_N_S_soc_S_dsihost_40346000_FOREACH_NODELABEL_VARGS(fn, ...) fn(mipi_dsi, __VA_ARGS__) fn(zephyr_mipi_dsi, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_40346000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dsihost_40346000_CHILD_NUM 0
#define DT_N_S_soc_S_dsihost_40346000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dsihost_40346000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dsihost_40346000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dsihost_40346000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dsihost_40346000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dsihost_40346000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dsihost_40346000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dsihost_40346000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dsihost_40346000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dsihost_40346000_HASH dCh8tgpqyLL6VRtgqJbxwmyHwhd1BFDBv6nzcffSWN8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dsihost_40346000_ORD 79
#define DT_N_S_soc_S_dsihost_40346000_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dsihost_40346000_REQUIRES_ORDS \
	5, \
	20, \
	76,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dsihost_40346000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dsihost_40346000_EXISTS 1
#define DT_N_ALIAS_mipi_dsi             DT_N_S_soc_S_dsihost_40346000
#define DT_N_INST_0_renesas_ra_mipi_dsi DT_N_S_soc_S_dsihost_40346000
#define DT_N_NODELABEL_mipi_dsi         DT_N_S_soc_S_dsihost_40346000
#define DT_N_NODELABEL_zephyr_mipi_dsi  DT_N_S_soc_S_dsihost_40346000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dsihost_40346000_REG_NUM 1
#define DT_N_S_soc_S_dsihost_40346000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_REG_IDX_0_VAL_ADDRESS 1077174272
#define DT_N_S_soc_S_dsihost_40346000_REG_IDX_0_VAL_SIZE 8192
#define DT_N_S_soc_S_dsihost_40346000_RANGES_NUM 0
#define DT_N_S_soc_S_dsihost_40346000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NUM 6
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_0_VAL_irq 72
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_0_VAL_priority 12
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_1_VAL_irq 73
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_1_VAL_priority 12
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_2_VAL_irq 74
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_2_VAL_priority 12
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_3_VAL_irq 75
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_3_VAL_priority 12
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_4_VAL_irq 76
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_4_VAL_priority 12
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_4_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_5_VAL_irq 77
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_5_VAL_priority 12
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_5_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dsihost_40346000_IRQ_LEVEL 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_sq0_VAL_irq DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_sq0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_sq0_VAL_priority DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_sq0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_sq0_CONTROLLER DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_sq1_VAL_irq DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_sq1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_sq1_VAL_priority DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_sq1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_sq1_CONTROLLER DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_vm_VAL_irq DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_vm_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_vm_VAL_priority DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_vm_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_vm_CONTROLLER DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_rcv_VAL_irq DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_rcv_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_rcv_VAL_priority DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_rcv_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_rcv_CONTROLLER DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_ferr_VAL_irq DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_4_VAL_irq
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_ferr_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_ferr_VAL_priority DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_4_VAL_priority
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_ferr_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_ferr_CONTROLLER DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_4_CONTROLLER
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_ppi_VAL_irq DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_5_VAL_irq
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_ppi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_ppi_VAL_priority DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_5_VAL_priority
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_ppi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_IRQ_NAME_ppi_CONTROLLER DT_N_S_soc_S_dsihost_40346000_IRQ_IDX_5_CONTROLLER
#define DT_N_S_soc_S_dsihost_40346000_COMPAT_MATCHES_renesas_ra_mipi_dsi 1
#define DT_N_S_soc_S_dsihost_40346000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_dsihost_40346000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_COMPAT_MODEL_IDX_0 "ra-mipi-dsi"
#define DT_N_S_soc_S_dsihost_40346000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dsihost_40346000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dsihost_40346000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk
#define DT_N_S_soc_S_dsihost_40346000_P_clocks_IDX_0_VAL_mstp 2
#define DT_N_S_soc_S_dsihost_40346000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_clocks_IDX_0_VAL_stop_bit 10
#define DT_N_S_soc_S_dsihost_40346000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dsihost_40346000, clocks, 0)
#define DT_N_S_soc_S_dsihost_40346000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_40346000, clocks, 0)
#define DT_N_S_soc_S_dsihost_40346000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_40346000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_40346000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_40346000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_40346000_P_clocks_LEN 1
#define DT_N_S_soc_S_dsihost_40346000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts {72, 12, 73, 12, 74, 12, 75, 12, 76, 12, 77, 12}
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_0 72
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_1 12
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_2 73
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_3 12
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_4 74
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_5 12
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_6 75
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_7 12
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_8 76
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_9 12
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_10 77
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_IDX_11 12
#define DT_N_S_soc_S_dsihost_40346000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names {"sq0", "sq1", "vm", "rcv", "ferr", "ppi"}
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_0 "sq0"
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_0_STRING_UNQUOTED sq0
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_0_STRING_TOKEN sq0
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN SQ0
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_1 "sq1"
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_1_STRING_UNQUOTED sq1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_1_STRING_TOKEN sq1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN SQ1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_2 "vm"
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_2_STRING_UNQUOTED vm
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_2_STRING_TOKEN vm
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN VM
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_3 "rcv"
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_3_STRING_UNQUOTED rcv
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_3_STRING_TOKEN rcv
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN RCV
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_4 "ferr"
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_4_STRING_UNQUOTED ferr
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_4_STRING_TOKEN ferr
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_4_STRING_UPPER_TOKEN FERR
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_5 "ppi"
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_5_STRING_UNQUOTED ppi
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_5_STRING_TOKEN ppi
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_IDX_5_STRING_UPPER_TOKEN PPI
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 3) \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 4) \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 5)
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 5)
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 5, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_40346000, interrupt_names, 5, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_LEN 6
#define DT_N_S_soc_S_dsihost_40346000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_status "disabled"
#define DT_N_S_soc_S_dsihost_40346000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dsihost_40346000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dsihost_40346000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dsihost_40346000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dsihost_40346000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_dsihost_40346000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dsihost_40346000, status, 0)
#define DT_N_S_soc_S_dsihost_40346000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_40346000, status, 0)
#define DT_N_S_soc_S_dsihost_40346000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_40346000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_40346000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_40346000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_40346000_P_status_LEN 1
#define DT_N_S_soc_S_dsihost_40346000_P_status_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_compatible {"renesas,ra-mipi-dsi"}
#define DT_N_S_soc_S_dsihost_40346000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_compatible_IDX_0 "renesas,ra-mipi-dsi"
#define DT_N_S_soc_S_dsihost_40346000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-mipi-dsi
#define DT_N_S_soc_S_dsihost_40346000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_mipi_dsi
#define DT_N_S_soc_S_dsihost_40346000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_MIPI_DSI
#define DT_N_S_soc_S_dsihost_40346000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dsihost_40346000, compatible, 0)
#define DT_N_S_soc_S_dsihost_40346000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_40346000, compatible, 0)
#define DT_N_S_soc_S_dsihost_40346000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_40346000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_40346000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_40346000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_40346000_P_compatible_LEN 1
#define DT_N_S_soc_S_dsihost_40346000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_reg {1077174272, 8192}
#define DT_N_S_soc_S_dsihost_40346000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_reg_IDX_0 1077174272
#define DT_N_S_soc_S_dsihost_40346000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_dsihost_40346000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dsihost_40346000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_wakeup_source 0
#define DT_N_S_soc_S_dsihost_40346000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dsihost_40346000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dsihost_40346000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/ether_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_ether_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_PATH "/soc/pin-controller@40400800/ether_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FULL_NAME "ether_default"
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FULL_NAME_UNQUOTED ether_default
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FULL_NAME_TOKEN ether_default
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FULL_NAME_UPPER_TOKEN ETHER_DEFAULT

/* Node parent (/soc/pin-controller@40400800) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_PARENT DT_N_S_soc_S_pin_controller_40400800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FOREACH_NODELABEL(fn) fn(ether_default)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(ether_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_HASH abgA1esIL4Y2wDlbQJHBYeSZD9gznsxOe2bzoLBIQPA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_ORD 80
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_REQUIRES_ORDS \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_SUPPORTS_ORDS \
	81, \
	141,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_EXISTS 1
#define DT_N_NODELABEL_ether_default DT_N_S_soc_S_pin_controller_40400800_S_ether_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/mdio
 *
 * Node identifier: DT_N_S_soc_S_mdio
 *
 * Binding (compatible = renesas,ra-mdio):
 *   $ZEPHYR_BASE/dts/bindings/mdio/renesas,ra-mdio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mdio_PATH "/soc/mdio"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mdio_FULL_NAME "mdio"
#define DT_N_S_soc_S_mdio_FULL_NAME_UNQUOTED mdio
#define DT_N_S_soc_S_mdio_FULL_NAME_TOKEN mdio
#define DT_N_S_soc_S_mdio_FULL_NAME_UPPER_TOKEN MDIO

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mdio_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mdio_CHILD_IDX 52

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mdio_NODELABEL_NUM 1
#define DT_N_S_soc_S_mdio_FOREACH_NODELABEL(fn) fn(mdio)
#define DT_N_S_soc_S_mdio_FOREACH_NODELABEL_VARGS(fn, ...) fn(mdio, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mdio_CHILD_NUM 1
#define DT_N_S_soc_S_mdio_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_mdio_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5)
#define DT_N_S_soc_S_mdio_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5)
#define DT_N_S_soc_S_mdio_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5)
#define DT_N_S_soc_S_mdio_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5)
#define DT_N_S_soc_S_mdio_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_mdio_HASH oVgZCIpPjZnk66uOcztgHq5VjM9K3_XUOh_kCag2xe0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mdio_ORD 81
#define DT_N_S_soc_S_mdio_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mdio_REQUIRES_ORDS \
	5, \
	80,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mdio_SUPPORTS_ORDS \
	82,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mdio_EXISTS 1
#define DT_N_INST_0_renesas_ra_mdio DT_N_S_soc_S_mdio
#define DT_N_NODELABEL_mdio         DT_N_S_soc_S_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mdio_REG_NUM 0
#define DT_N_S_soc_S_mdio_RANGES_NUM 0
#define DT_N_S_soc_S_mdio_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mdio_IRQ_NUM 0
#define DT_N_S_soc_S_mdio_IRQ_LEVEL 0
#define DT_N_S_soc_S_mdio_COMPAT_MATCHES_renesas_ra_mdio 1
#define DT_N_S_soc_S_mdio_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_mdio_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_COMPAT_MODEL_IDX_0 "ra-mdio"
#define DT_N_S_soc_S_mdio_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mdio_PINCTRL_NUM 1
#define DT_N_S_soc_S_mdio_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_mdio_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_mdio_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_mdio_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_mdio_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_ether_default

/* Generic property macros: */
#define DT_N_S_soc_S_mdio_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40400800_S_ether_default
#define DT_N_S_soc_S_mdio_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_ether_default
#define DT_N_S_soc_S_mdio_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio, pinctrl_0, 0)
#define DT_N_S_soc_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio, pinctrl_0, 0)
#define DT_N_S_soc_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_mdio_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_mdio_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_mdio_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_mdio_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_mdio_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_mdio_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio, pinctrl_names, 0)
#define DT_N_S_soc_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio, pinctrl_names, 0)
#define DT_N_S_soc_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_mdio_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_mdio_P_suppress_preamble 0
#define DT_N_S_soc_S_mdio_P_suppress_preamble_EXISTS 1
#define DT_N_S_soc_S_mdio_P_clock_frequency 2500000
#define DT_N_S_soc_S_mdio_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_mdio_P_status "okay"
#define DT_N_S_soc_S_mdio_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_mdio_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_mdio_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_mdio_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_mdio_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_mdio_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_mdio_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio, status, 0)
#define DT_N_S_soc_S_mdio_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio, status, 0)
#define DT_N_S_soc_S_mdio_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_status_LEN 1
#define DT_N_S_soc_S_mdio_P_status_EXISTS 1
#define DT_N_S_soc_S_mdio_P_compatible {"renesas,ra-mdio"}
#define DT_N_S_soc_S_mdio_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_P_compatible_IDX_0 "renesas,ra-mdio"
#define DT_N_S_soc_S_mdio_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-mdio
#define DT_N_S_soc_S_mdio_P_compatible_IDX_0_STRING_TOKEN renesas_ra_mdio
#define DT_N_S_soc_S_mdio_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_MDIO
#define DT_N_S_soc_S_mdio_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio, compatible, 0)
#define DT_N_S_soc_S_mdio_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio, compatible, 0)
#define DT_N_S_soc_S_mdio_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_compatible_LEN 1
#define DT_N_S_soc_S_mdio_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mdio_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mdio_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mdio_P_wakeup_source 0
#define DT_N_S_soc_S_mdio_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mdio_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mdio_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/mdio/ethernet-phy@5
 *
 * Node identifier: DT_N_S_soc_S_mdio_S_ethernet_phy_5
 *
 * Binding (compatible = ethernet-phy):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/ethernet-phy.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_PATH "/soc/mdio/ethernet-phy@5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FULL_NAME "ethernet-phy@5"
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FULL_NAME_UNQUOTED ethernet-phy@5
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FULL_NAME_TOKEN ethernet_phy_5
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FULL_NAME_UPPER_TOKEN ETHERNET_PHY_5

/* Node parent (/soc/mdio) identifier: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_PARENT DT_N_S_soc_S_mdio

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_NODELABEL_NUM 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FOREACH_NODELABEL(fn) fn(phy)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FOREACH_NODELABEL_VARGS(fn, ...) fn(phy, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_mdio) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_CHILD_NUM 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_HASH Jj8Td54q6yF6RAaDMP93OHTKDxzNwoaUKrGgCT_yuNI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_ORD 82
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_REQUIRES_ORDS \
	81,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_SUPPORTS_ORDS \
	83,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_EXISTS 1
#define DT_N_INST_0_ethernet_phy DT_N_S_soc_S_mdio_S_ethernet_phy_5
#define DT_N_NODELABEL_phy       DT_N_S_soc_S_mdio_S_ethernet_phy_5

/* Bus info (controller: '/soc/mdio', type: '['mdio']') */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_BUS_mdio 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_BUS DT_N_S_soc_S_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_REG_NUM 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_REG_IDX_0_VAL_ADDRESS 5
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_RANGES_NUM 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_IRQ_NUM 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_IRQ_LEVEL 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_COMPAT_MATCHES_ethernet_phy 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_reg {5}
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_reg_IDX_0 5
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_reg_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_no_reset 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_no_reset_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_status "okay"
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, status, 0)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, status, 0)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_status_LEN 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_status_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_compatible {"ethernet-phy"}
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_compatible_IDX_0 "ethernet-phy"
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_compatible_IDX_0_STRING_UNQUOTED ethernet-phy
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_compatible_IDX_0_STRING_TOKEN ethernet_phy
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_compatible_IDX_0_STRING_UPPER_TOKEN ETHERNET_PHY
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, compatible, 0)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, compatible, 0)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_compatible_LEN 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_wakeup_source 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_5_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@40354100
 *
 * Node identifier: DT_N_S_soc_S_ethernet_40354100
 *
 * Binding (compatible = renesas,ra-ethernet):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/renesas,ra-ethernet.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_40354100_PATH "/soc/ethernet@40354100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_40354100_FULL_NAME "ethernet@40354100"
#define DT_N_S_soc_S_ethernet_40354100_FULL_NAME_UNQUOTED ethernet@40354100
#define DT_N_S_soc_S_ethernet_40354100_FULL_NAME_TOKEN ethernet_40354100
#define DT_N_S_soc_S_ethernet_40354100_FULL_NAME_UPPER_TOKEN ETHERNET_40354100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ethernet_40354100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ethernet_40354100_CHILD_IDX 51

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ethernet_40354100_NODELABEL_NUM 1
#define DT_N_S_soc_S_ethernet_40354100_FOREACH_NODELABEL(fn) fn(eth)
#define DT_N_S_soc_S_ethernet_40354100_FOREACH_NODELABEL_VARGS(fn, ...) fn(eth, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40354100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ethernet_40354100_CHILD_NUM 0
#define DT_N_S_soc_S_ethernet_40354100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ethernet_40354100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ethernet_40354100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_40354100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_40354100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ethernet_40354100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ethernet_40354100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_40354100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_40354100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ethernet_40354100_HASH tuKr_RGK9QYxcK5TznkjY8xMTIli9RGiDyK6boHFwzo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_40354100_ORD 83
#define DT_N_S_soc_S_ethernet_40354100_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_40354100_REQUIRES_ORDS \
	5, \
	20, \
	82,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_40354100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_40354100_EXISTS 1
#define DT_N_INST_0_renesas_ra_ethernet DT_N_S_soc_S_ethernet_40354100
#define DT_N_NODELABEL_eth              DT_N_S_soc_S_ethernet_40354100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_40354100_REG_NUM 1
#define DT_N_S_soc_S_ethernet_40354100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_REG_IDX_0_VAL_ADDRESS 1077231872
#define DT_N_S_soc_S_ethernet_40354100_REG_IDX_0_VAL_SIZE 252
#define DT_N_S_soc_S_ethernet_40354100_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_40354100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_40354100_IRQ_NUM 1
#define DT_N_S_soc_S_ethernet_40354100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_IRQ_IDX_0_VAL_irq 42
#define DT_N_S_soc_S_ethernet_40354100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ethernet_40354100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_ethernet_40354100_IRQ_LEVEL 1
#define DT_N_S_soc_S_ethernet_40354100_COMPAT_MATCHES_renesas_ra_ethernet 1
#define DT_N_S_soc_S_ethernet_40354100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_ethernet_40354100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_COMPAT_MODEL_IDX_0 "ra-ethernet"
#define DT_N_S_soc_S_ethernet_40354100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_40354100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_40354100_P_reg {1077231872, 252}
#define DT_N_S_soc_S_ethernet_40354100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_reg_IDX_0 1077231872
#define DT_N_S_soc_S_ethernet_40354100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_reg_IDX_1 252
#define DT_N_S_soc_S_ethernet_40354100_P_reg_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_interrupts {42, 0}
#define DT_N_S_soc_S_ethernet_40354100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_interrupts_IDX_0 42
#define DT_N_S_soc_S_ethernet_40354100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ethernet_40354100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_phy_handle DT_N_S_soc_S_mdio_S_ethernet_phy_5
#define DT_N_S_soc_S_ethernet_40354100_P_phy_handle_IDX_0 DT_N_S_soc_S_mdio_S_ethernet_phy_5
#define DT_N_S_soc_S_ethernet_40354100_P_phy_handle_IDX_0_PH DT_N_S_soc_S_mdio_S_ethernet_phy_5
#define DT_N_S_soc_S_ethernet_40354100_P_phy_handle_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_phy_handle_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40354100, phy_handle, 0)
#define DT_N_S_soc_S_ethernet_40354100_P_phy_handle_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40354100, phy_handle, 0)
#define DT_N_S_soc_S_ethernet_40354100_P_phy_handle_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40354100, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40354100_P_phy_handle_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40354100, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40354100_P_phy_handle_LEN 1
#define DT_N_S_soc_S_ethernet_40354100_P_phy_handle_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address {116, 144, 80, 176, 93, 233}
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_IDX_0 116
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_IDX_1 144
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_IDX_2 80
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_IDX_3 176
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_IDX_4 93
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_IDX_5 233
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 0) \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 1) \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 2) \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 3) \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 4) \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 5)
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 5)
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 5, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40354100, local_mac_address, 5, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_LEN 6
#define DT_N_S_soc_S_ethernet_40354100_P_local_mac_address_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_zephyr_random_mac_address 0
#define DT_N_S_soc_S_ethernet_40354100_P_zephyr_random_mac_address_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_phy_connection_type "rmii"
#define DT_N_S_soc_S_ethernet_40354100_P_phy_connection_type_STRING_UNQUOTED rmii
#define DT_N_S_soc_S_ethernet_40354100_P_phy_connection_type_STRING_TOKEN rmii
#define DT_N_S_soc_S_ethernet_40354100_P_phy_connection_type_STRING_UPPER_TOKEN RMII
#define DT_N_S_soc_S_ethernet_40354100_P_phy_connection_type_IDX_0 "rmii"
#define DT_N_S_soc_S_ethernet_40354100_P_phy_connection_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_phy_connection_type_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_ethernet_40354100_P_phy_connection_type_IDX_0_ENUM_VAL_rmii_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_phy_connection_type_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40354100, phy_connection_type, 0)
#define DT_N_S_soc_S_ethernet_40354100_P_phy_connection_type_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40354100, phy_connection_type, 0)
#define DT_N_S_soc_S_ethernet_40354100_P_phy_connection_type_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40354100, phy_connection_type, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40354100_P_phy_connection_type_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40354100, phy_connection_type, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40354100_P_phy_connection_type_LEN 1
#define DT_N_S_soc_S_ethernet_40354100_P_phy_connection_type_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_status "okay"
#define DT_N_S_soc_S_ethernet_40354100_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_ethernet_40354100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ethernet_40354100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_40354100_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_ethernet_40354100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_ethernet_40354100_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40354100, status, 0)
#define DT_N_S_soc_S_ethernet_40354100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40354100, status, 0)
#define DT_N_S_soc_S_ethernet_40354100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40354100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40354100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40354100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40354100_P_status_LEN 1
#define DT_N_S_soc_S_ethernet_40354100_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_compatible {"renesas,ra-ethernet"}
#define DT_N_S_soc_S_ethernet_40354100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_compatible_IDX_0 "renesas,ra-ethernet"
#define DT_N_S_soc_S_ethernet_40354100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-ethernet
#define DT_N_S_soc_S_ethernet_40354100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_ethernet
#define DT_N_S_soc_S_ethernet_40354100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_ETHERNET
#define DT_N_S_soc_S_ethernet_40354100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40354100, compatible, 0)
#define DT_N_S_soc_S_ethernet_40354100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40354100, compatible, 0)
#define DT_N_S_soc_S_ethernet_40354100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40354100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40354100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40354100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40354100_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_40354100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ethernet_40354100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_40354100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ethernet_40354100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ethernet_40354100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006003
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006003
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006003_PATH "/soc/external-interrupt@40006003"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006003_FULL_NAME "external-interrupt@40006003"
#define DT_N_S_soc_S_external_interrupt_40006003_FULL_NAME_UNQUOTED external-interrupt@40006003
#define DT_N_S_soc_S_external_interrupt_40006003_FULL_NAME_TOKEN external_interrupt_40006003
#define DT_N_S_soc_S_external_interrupt_40006003_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006003

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006003_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006003_CHILD_IDX 56

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006003_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_NODELABEL(fn) fn(port_irq3)
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq3, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006003_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006003_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006003_HASH tEI9jOltLEUdjq_5kszXq6r7xiLYIfEu_RzaapYnlt8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006003_ORD 84
#define DT_N_S_soc_S_external_interrupt_40006003_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006003_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006003_SUPPORTS_ORDS \
	85, \
	87,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006003_EXISTS 1
#define DT_N_INST_5_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_NODELABEL_port_irq3                  DT_N_S_soc_S_external_interrupt_40006003

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006003_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006003_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_REG_IDX_0_VAL_ADDRESS 1073766403
#define DT_N_S_soc_S_external_interrupt_40006003_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006003_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006003_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006003_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006003_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006003_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg {1073766403, 1}
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_IDX_0 1073766403
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_channel 3
#define DT_N_S_soc_S_external_interrupt_40006003_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006003, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006003, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006003, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006003, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006003, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006003, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006003, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006003, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006003_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006003_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006003_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400040
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400040
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400040_PATH "/soc/gpio@40400040"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400040_FULL_NAME "gpio@40400040"
#define DT_N_S_soc_S_gpio_40400040_FULL_NAME_UNQUOTED gpio@40400040
#define DT_N_S_soc_S_gpio_40400040_FULL_NAME_TOKEN gpio_40400040
#define DT_N_S_soc_S_gpio_40400040_FULL_NAME_UPPER_TOKEN GPIO_40400040

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400040_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400040_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400040_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400040_FOREACH_NODELABEL(fn) fn(ioport2)
#define DT_N_S_soc_S_gpio_40400040_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400040_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400040_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400040_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40400040_HASH gDBn7a5miNMjkDTewgcuYL5vBUOSbqYUPc3cJS1Pb6s

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400040_ORD 85
#define DT_N_S_soc_S_gpio_40400040_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400040_REQUIRES_ORDS \
	5, \
	6, \
	7, \
	8, \
	84,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400040_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400040_EXISTS 1
#define DT_N_INST_6_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40400040
#define DT_N_NODELABEL_ioport2             DT_N_S_soc_S_gpio_40400040

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400040_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400040_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_REG_IDX_0_VAL_ADDRESS 1077936192
#define DT_N_S_soc_S_gpio_40400040_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40400040_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400040_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400040_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400040_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400040_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40400040_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400040_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400040_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400040_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400040_P_reg {1077936192, 32}
#define DT_N_S_soc_S_gpio_40400040_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_reg_IDX_0 1077936192
#define DT_N_S_soc_S_gpio_40400040_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400040_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port 2
#define DT_N_S_soc_S_gpio_40400040_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_IDX_0_NAME "port-irq0"
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_NAME_port_irq0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_NAME_port_irq0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_IDX_1_NAME "port-irq1"
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_NAME_port_irq1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_NAME_port_irq1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_IDX_2_NAME "port-irq2"
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_NAME_port_irq2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_NAME_port_irq2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_IDX_3_NAME "port-irq3"
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_NAME_port_irq3_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_NAME_port_irq3_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_LEN 4
#define DT_N_S_soc_S_gpio_40400040_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names {"port-irq0", "port-irq1", "port-irq2", "port-irq3"}
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_0 "port-irq0"
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq0
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_0_STRING_TOKEN port_irq0
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ0
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_1 "port-irq1"
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_1_STRING_TOKEN port_irq1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_2 "port-irq2"
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq2
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_2_STRING_TOKEN port_irq2
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ2
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_3 "port-irq3"
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq3
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_3_STRING_TOKEN port_irq3
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ3
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_LEN 4
#define DT_N_S_soc_S_gpio_40400040_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq0_pins {6}
#define DT_N_S_soc_S_gpio_40400040_P_port_irq0_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq0_pins_IDX_0 6
#define DT_N_S_soc_S_gpio_40400040_P_port_irq0_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400040, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400040, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq0_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400040, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400040, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq0_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq0_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq1_pins {5}
#define DT_N_S_soc_S_gpio_40400040_P_port_irq1_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq1_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_40400040_P_port_irq1_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400040, port_irq1_pins, 0)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400040, port_irq1_pins, 0)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq1_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400040, port_irq1_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400040, port_irq1_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq1_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq1_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq2_pins {3, 13}
#define DT_N_S_soc_S_gpio_40400040_P_port_irq2_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq2_pins_IDX_0 3
#define DT_N_S_soc_S_gpio_40400040_P_port_irq2_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq2_pins_IDX_1 13
#define DT_N_S_soc_S_gpio_40400040_P_port_irq2_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400040, port_irq2_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq2_pins, 1)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400040, port_irq2_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq2_pins, 1)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq2_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400040, port_irq2_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq2_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400040, port_irq2_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq2_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq2_pins_LEN 2
#define DT_N_S_soc_S_gpio_40400040_P_port_irq2_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq3_pins {2, 8, 12}
#define DT_N_S_soc_S_gpio_40400040_P_port_irq3_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq3_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40400040_P_port_irq3_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq3_pins_IDX_1 8
#define DT_N_S_soc_S_gpio_40400040_P_port_irq3_pins_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_port_irq3_pins_IDX_2 12
#define DT_N_S_soc_S_gpio_40400040_P_port_irq3_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400040, port_irq3_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq3_pins, 1) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq3_pins, 2)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400040, port_irq3_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq3_pins, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq3_pins, 2)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq3_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400040, port_irq3_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq3_pins, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq3_pins, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400040, port_irq3_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq3_pins, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400040, port_irq3_pins, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_port_irq3_pins_LEN 3
#define DT_N_S_soc_S_gpio_40400040_P_port_irq3_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400040_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400040_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_status "disabled"
#define DT_N_S_soc_S_gpio_40400040_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40400040_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400040_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400040_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40400040_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40400040_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400040, status, 0)
#define DT_N_S_soc_S_gpio_40400040_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400040, status, 0)
#define DT_N_S_soc_S_gpio_40400040_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400040_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40400040_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400040_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40400040_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40400040_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40400040_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400040, compatible, 0)
#define DT_N_S_soc_S_gpio_40400040_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400040, compatible, 0)
#define DT_N_S_soc_S_gpio_40400040_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400040_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400040_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400040_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400040_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400040_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400040_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400060
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400060
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400060_PATH "/soc/gpio@40400060"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400060_FULL_NAME "gpio@40400060"
#define DT_N_S_soc_S_gpio_40400060_FULL_NAME_UNQUOTED gpio@40400060
#define DT_N_S_soc_S_gpio_40400060_FULL_NAME_TOKEN gpio_40400060
#define DT_N_S_soc_S_gpio_40400060_FULL_NAME_UPPER_TOKEN GPIO_40400060

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400060_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400060_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400060_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400060_FOREACH_NODELABEL(fn) fn(ioport3)
#define DT_N_S_soc_S_gpio_40400060_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400060_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400060_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400060_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40400060_HASH kDIG3VDV1fS7ATE1SqxqMk2E8phZoz7PWTWKw7sw__M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400060_ORD 86
#define DT_N_S_soc_S_gpio_40400060_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400060_REQUIRES_ORDS \
	5, \
	10, \
	11, \
	12, \
	14, \
	15,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400060_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400060_EXISTS 1
#define DT_N_INST_7_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40400060
#define DT_N_NODELABEL_ioport3             DT_N_S_soc_S_gpio_40400060

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400060_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400060_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_REG_IDX_0_VAL_ADDRESS 1077936224
#define DT_N_S_soc_S_gpio_40400060_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40400060_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400060_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400060_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400060_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400060_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40400060_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400060_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400060_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400060_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400060_P_reg {1077936224, 32}
#define DT_N_S_soc_S_gpio_40400060_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_reg_IDX_0 1077936224
#define DT_N_S_soc_S_gpio_40400060_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400060_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port 3
#define DT_N_S_soc_S_gpio_40400060_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_0_NAME "port-irq4"
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_NAME_port_irq4_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_NAME_port_irq4_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_1_NAME "port-irq5"
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_NAME_port_irq5_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_NAME_port_irq5_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_2_NAME "port-irq6"
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_NAME_port_irq6_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_NAME_port_irq6_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_3_NAME "port-irq8"
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_NAME_port_irq8_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_NAME_port_irq8_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_4_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_IDX_4_NAME "port-irq9"
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_NAME_port_irq9_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_NAME_port_irq9_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 3) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 4)
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 4)
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irqs, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_LEN 5
#define DT_N_S_soc_S_gpio_40400060_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names {"port-irq4", "port-irq5", "port-irq6", "port-irq8", "port-irq9"}
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_0 "port-irq4"
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq4
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_0_STRING_TOKEN port_irq4
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ4
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_1 "port-irq5"
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq5
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_1_STRING_TOKEN port_irq5
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ5
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_2 "port-irq6"
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq6
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_2_STRING_TOKEN port_irq6
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ6
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_3 "port-irq8"
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq8
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_3_STRING_TOKEN port_irq8
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ8
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_4 "port-irq9"
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_4_STRING_UNQUOTED port-irq9
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_4_STRING_TOKEN port_irq9
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_IDX_4_STRING_UPPER_TOKEN PORT_IRQ9
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 3) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 4)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 4)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400060, port_irq_names, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_LEN 5
#define DT_N_S_soc_S_gpio_40400060_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq4_pins {0}
#define DT_N_S_soc_S_gpio_40400060_P_port_irq4_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq4_pins_IDX_0 0
#define DT_N_S_soc_S_gpio_40400060_P_port_irq4_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400060, port_irq4_pins, 0)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400060, port_irq4_pins, 0)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq4_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400060, port_irq4_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400060, port_irq4_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq4_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq4_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq5_pins {2}
#define DT_N_S_soc_S_gpio_40400060_P_port_irq5_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq5_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40400060_P_port_irq5_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400060, port_irq5_pins, 0)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400060, port_irq5_pins, 0)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq5_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400060, port_irq5_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400060, port_irq5_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq5_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq5_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq6_pins {1}
#define DT_N_S_soc_S_gpio_40400060_P_port_irq6_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq6_pins_IDX_0 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq6_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400060, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400060, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq6_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400060, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400060, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq6_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq6_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq8_pins {5}
#define DT_N_S_soc_S_gpio_40400060_P_port_irq8_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq8_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_40400060_P_port_irq8_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400060, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400060, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq8_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400060, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400060, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq8_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq8_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq9_pins {4}
#define DT_N_S_soc_S_gpio_40400060_P_port_irq9_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq9_pins_IDX_0 4
#define DT_N_S_soc_S_gpio_40400060_P_port_irq9_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400060, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400060, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq9_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400060, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400060, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_port_irq9_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400060_P_port_irq9_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400060_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400060_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_status "disabled"
#define DT_N_S_soc_S_gpio_40400060_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40400060_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400060_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400060_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40400060_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40400060_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400060, status, 0)
#define DT_N_S_soc_S_gpio_40400060_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400060, status, 0)
#define DT_N_S_soc_S_gpio_40400060_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400060, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400060, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400060_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40400060_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400060_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40400060_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40400060_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40400060_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400060, compatible, 0)
#define DT_N_S_soc_S_gpio_40400060_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400060, compatible, 0)
#define DT_N_S_soc_S_gpio_40400060_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400060, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400060, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400060_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400060_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400060_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400060_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400060_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400060_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@404000a0
 *
 * Node identifier: DT_N_S_soc_S_gpio_404000a0
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_404000a0_PATH "/soc/gpio@404000a0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_404000a0_FULL_NAME "gpio@404000a0"
#define DT_N_S_soc_S_gpio_404000a0_FULL_NAME_UNQUOTED gpio@404000a0
#define DT_N_S_soc_S_gpio_404000a0_FULL_NAME_TOKEN gpio_404000a0
#define DT_N_S_soc_S_gpio_404000a0_FULL_NAME_UPPER_TOKEN GPIO_404000A0

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_404000a0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_404000a0_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_404000a0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_NODELABEL(fn) fn(ioport5)
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport5, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_404000a0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_404000a0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_404000a0_HASH UqIXByUHnWjIpMCJDKfjHms_9RKa8tntco3LP2zcLYo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_404000a0_ORD 87
#define DT_N_S_soc_S_gpio_404000a0_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_404000a0_REQUIRES_ORDS \
	5, \
	7, \
	8, \
	16, \
	17, \
	84,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_404000a0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_404000a0_EXISTS 1
#define DT_N_INST_3_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_404000a0
#define DT_N_NODELABEL_ioport5             DT_N_S_soc_S_gpio_404000a0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_404000a0_REG_NUM 1
#define DT_N_S_soc_S_gpio_404000a0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_REG_IDX_0_VAL_ADDRESS 1077936288
#define DT_N_S_soc_S_gpio_404000a0_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_404000a0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_404000a0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_404000a0_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_404000a0_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_404000a0_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_404000a0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_404000a0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_404000a0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_404000a0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_404000a0_P_reg {1077936288, 32}
#define DT_N_S_soc_S_gpio_404000a0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_reg_IDX_0 1077936288
#define DT_N_S_soc_S_gpio_404000a0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_404000a0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port 5
#define DT_N_S_soc_S_gpio_404000a0_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_0_NAME "port-irq1"
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_NAME_port_irq1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_NAME_port_irq1_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_1_NAME "port-irq2"
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_NAME_port_irq2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_NAME_port_irq2_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_2_NAME "port-irq3"
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_NAME_port_irq3_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_NAME_port_irq3_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_3_NAME "port-irq14"
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_NAME_port_irq14_PH DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_NAME_port_irq14_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_4_PH DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_IDX_4_NAME "port-irq15"
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_NAME_port_irq15_PH DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_NAME_port_irq15_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 3) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 4)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 4)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irqs, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_LEN 5
#define DT_N_S_soc_S_gpio_404000a0_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names {"port-irq1", "port-irq2", "port-irq3", "port-irq14", "port-irq15"}
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_0 "port-irq1"
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_0_STRING_TOKEN port_irq1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_1 "port-irq2"
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq2
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_1_STRING_TOKEN port_irq2
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ2
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_2 "port-irq3"
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq3
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_2_STRING_TOKEN port_irq3
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ3
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_3 "port-irq14"
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq14
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_3_STRING_TOKEN port_irq14
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ14
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_4 "port-irq15"
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_4_STRING_UNQUOTED port-irq15
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_4_STRING_TOKEN port_irq15
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_IDX_4_STRING_UPPER_TOKEN PORT_IRQ15
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 3) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 4)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 4)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000a0, port_irq_names, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_LEN 5
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq1_pins {8}
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq1_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq1_pins_IDX_0 8
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq1_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000a0, port_irq1_pins, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000a0, port_irq1_pins, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq1_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000a0, port_irq1_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000a0, port_irq1_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq1_pins_LEN 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq1_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq2_pins {9}
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq2_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq2_pins_IDX_0 9
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq2_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000a0, port_irq2_pins, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000a0, port_irq2_pins, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq2_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000a0, port_irq2_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000a0, port_irq2_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq2_pins_LEN 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq2_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq3_pins {10}
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq3_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq3_pins_IDX_0 10
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq3_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000a0, port_irq3_pins, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000a0, port_irq3_pins, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq3_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000a0, port_irq3_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000a0, port_irq3_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq3_pins_LEN 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq3_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq14_pins {12}
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq14_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq14_pins_IDX_0 12
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq14_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000a0, port_irq14_pins, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq14_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000a0, port_irq14_pins, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq14_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000a0, port_irq14_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq14_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000a0, port_irq14_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq14_pins_LEN 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq14_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq15_pins {11}
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq15_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq15_pins_IDX_0 11
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq15_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000a0, port_irq15_pins, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq15_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000a0, port_irq15_pins, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq15_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000a0, port_irq15_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq15_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000a0, port_irq15_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq15_pins_LEN 1
#define DT_N_S_soc_S_gpio_404000a0_P_port_irq15_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_404000a0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_ngpios 16
#define DT_N_S_soc_S_gpio_404000a0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_status "okay"
#define DT_N_S_soc_S_gpio_404000a0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_404000a0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_404000a0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_404000a0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_404000a0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_404000a0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000a0, status, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000a0, status, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000a0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000a0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_404000a0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000a0, compatible, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000a0, compatible, 0)
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000a0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000a0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_404000a0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_404000a0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_404000a0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_404000a0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_404000a0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@404000e0
 *
 * Node identifier: DT_N_S_soc_S_gpio_404000e0
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_404000e0_PATH "/soc/gpio@404000e0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_404000e0_FULL_NAME "gpio@404000e0"
#define DT_N_S_soc_S_gpio_404000e0_FULL_NAME_UNQUOTED gpio@404000e0
#define DT_N_S_soc_S_gpio_404000e0_FULL_NAME_TOKEN gpio_404000e0
#define DT_N_S_soc_S_gpio_404000e0_FULL_NAME_UPPER_TOKEN GPIO_404000E0

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_404000e0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_404000e0_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_404000e0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_NODELABEL(fn) fn(ioport7)
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_404000e0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_404000e0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_404000e0_HASH zLjoF8_0c25cyZsEy4OliFpfbKaWVlGNrZLycobEuHU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_404000e0_ORD 88
#define DT_N_S_soc_S_gpio_404000e0_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_404000e0_REQUIRES_ORDS \
	5, \
	13, \
	14, \
	36, \
	37,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_404000e0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_404000e0_EXISTS 1
#define DT_N_INST_8_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_404000e0
#define DT_N_NODELABEL_ioport7             DT_N_S_soc_S_gpio_404000e0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_404000e0_REG_NUM 1
#define DT_N_S_soc_S_gpio_404000e0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_REG_IDX_0_VAL_ADDRESS 1077936352
#define DT_N_S_soc_S_gpio_404000e0_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_404000e0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_404000e0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_404000e0_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_404000e0_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_404000e0_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_404000e0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_404000e0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_404000e0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_404000e0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_404000e0_P_reg {1077936352, 32}
#define DT_N_S_soc_S_gpio_404000e0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_reg_IDX_0 1077936352
#define DT_N_S_soc_S_gpio_404000e0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_404000e0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port 7
#define DT_N_S_soc_S_gpio_404000e0_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_IDX_0_NAME "port-irq7"
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_NAME_port_irq7_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_NAME_port_irq7_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_IDX_1_NAME "port-irq8"
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_NAME_port_irq8_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_NAME_port_irq8_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_IDX_2_NAME "port-irq10"
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_NAME_port_irq10_PH DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_NAME_port_irq10_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_IDX_3_NAME "port-irq11"
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_NAME_port_irq11_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_NAME_port_irq11_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 3)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 3)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_LEN 4
#define DT_N_S_soc_S_gpio_404000e0_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names {"port-irq7", "port-irq8", "port-irq10", "port-irq11"}
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_0 "port-irq7"
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq7
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_0_STRING_TOKEN port_irq7
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ7
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_1 "port-irq8"
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq8
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_1_STRING_TOKEN port_irq8
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ8
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_2 "port-irq10"
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq10
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_2_STRING_TOKEN port_irq10
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ10
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_3 "port-irq11"
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq11
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_3_STRING_TOKEN port_irq11
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ11
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_404000e0, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_LEN 4
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq7_pins {6}
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq7_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq7_pins_IDX_0 6
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq7_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000e0, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000e0, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq7_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000e0, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000e0, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq7_pins_LEN 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq7_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq8_pins {7}
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq8_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq8_pins_IDX_0 7
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq8_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000e0, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000e0, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq8_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000e0, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000e0, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq8_pins_LEN 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq8_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq10_pins {9}
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq10_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq10_pins_IDX_0 9
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq10_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000e0, port_irq10_pins, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq10_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000e0, port_irq10_pins, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq10_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000e0, port_irq10_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq10_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000e0, port_irq10_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq10_pins_LEN 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq10_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq11_pins {8}
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq11_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq11_pins_IDX_0 8
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq11_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000e0, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000e0, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq11_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000e0, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000e0, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq11_pins_LEN 1
#define DT_N_S_soc_S_gpio_404000e0_P_port_irq11_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_404000e0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_ngpios 16
#define DT_N_S_soc_S_gpio_404000e0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_status "disabled"
#define DT_N_S_soc_S_gpio_404000e0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_404000e0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_404000e0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_404000e0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_404000e0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_404000e0_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000e0, status, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000e0, status, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000e0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000e0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_404000e0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_404000e0, compatible, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_404000e0, compatible, 0)
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_404000e0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_404000e0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_404000e0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_404000e0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_404000e0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_404000e0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_404000e0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400100
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400100
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400100_PATH "/soc/gpio@40400100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400100_FULL_NAME "gpio@40400100"
#define DT_N_S_soc_S_gpio_40400100_FULL_NAME_UNQUOTED gpio@40400100
#define DT_N_S_soc_S_gpio_40400100_FULL_NAME_TOKEN gpio_40400100
#define DT_N_S_soc_S_gpio_40400100_FULL_NAME_UPPER_TOKEN GPIO_40400100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400100_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400100_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400100_FOREACH_NODELABEL(fn) fn(ioport8)
#define DT_N_S_soc_S_gpio_40400100_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400100_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40400100_HASH rTRy8KFqpw9J_sXa5qpGyvAsWSDwo2h7XYA4UDJQyos

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400100_ORD 89
#define DT_N_S_soc_S_gpio_40400100_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400100_REQUIRES_ORDS \
	5, \
	6, \
	16, \
	17, \
	37, \
	38,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400100_EXISTS 1
#define DT_N_INST_9_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40400100
#define DT_N_NODELABEL_ioport8             DT_N_S_soc_S_gpio_40400100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400100_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_REG_IDX_0_VAL_ADDRESS 1077936384
#define DT_N_S_soc_S_gpio_40400100_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40400100_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400100_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400100_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400100_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40400100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400100_P_reg {1077936384, 32}
#define DT_N_S_soc_S_gpio_40400100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_reg_IDX_0 1077936384
#define DT_N_S_soc_S_gpio_40400100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400100_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port 8
#define DT_N_S_soc_S_gpio_40400100_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_0_NAME "port-irq0"
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_NAME_port_irq0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_NAME_port_irq0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_1_NAME "port-irq11"
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_NAME_port_irq11_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_NAME_port_irq11_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_4000600c
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_2_NAME "port-irq12"
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_NAME_port_irq12_PH DT_N_S_soc_S_external_interrupt_4000600c
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_NAME_port_irq12_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_3_NAME "port-irq14"
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_NAME_port_irq14_PH DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_NAME_port_irq14_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_4_PH DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_IDX_4_NAME "port-irq15"
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_NAME_port_irq15_PH DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_NAME_port_irq15_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 3) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 4)
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 4)
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irqs, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_LEN 5
#define DT_N_S_soc_S_gpio_40400100_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names {"port-irq0", "port-irq11", "port-irq12", "port-irq14", "port-irq15"}
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_0 "port-irq0"
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq0
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_0_STRING_TOKEN port_irq0
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ0
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_1 "port-irq11"
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq11
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_1_STRING_TOKEN port_irq11
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ11
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_2 "port-irq12"
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq12
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_2_STRING_TOKEN port_irq12
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ12
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_3 "port-irq14"
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq14
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_3_STRING_TOKEN port_irq14
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ14
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_4 "port-irq15"
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_4_STRING_UNQUOTED port-irq15
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_4_STRING_TOKEN port_irq15
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_IDX_4_STRING_UPPER_TOKEN PORT_IRQ15
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 3) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 4)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 4)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400100, port_irq_names, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_LEN 5
#define DT_N_S_soc_S_gpio_40400100_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq0_pins {6}
#define DT_N_S_soc_S_gpio_40400100_P_port_irq0_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq0_pins_IDX_0 6
#define DT_N_S_soc_S_gpio_40400100_P_port_irq0_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400100, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400100, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq0_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400100, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400100, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq0_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq0_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq11_pins {0}
#define DT_N_S_soc_S_gpio_40400100_P_port_irq11_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq11_pins_IDX_0 0
#define DT_N_S_soc_S_gpio_40400100_P_port_irq11_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400100, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400100, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq11_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400100, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400100, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq11_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq11_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq12_pins {1}
#define DT_N_S_soc_S_gpio_40400100_P_port_irq12_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq12_pins_IDX_0 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq12_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400100, port_irq12_pins, 0)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq12_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400100, port_irq12_pins, 0)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq12_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400100, port_irq12_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq12_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400100, port_irq12_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq12_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq12_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq14_pins {4}
#define DT_N_S_soc_S_gpio_40400100_P_port_irq14_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq14_pins_IDX_0 4
#define DT_N_S_soc_S_gpio_40400100_P_port_irq14_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400100, port_irq14_pins, 0)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq14_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400100, port_irq14_pins, 0)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq14_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400100, port_irq14_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq14_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400100, port_irq14_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq14_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq14_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq15_pins {8}
#define DT_N_S_soc_S_gpio_40400100_P_port_irq15_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq15_pins_IDX_0 8
#define DT_N_S_soc_S_gpio_40400100_P_port_irq15_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400100, port_irq15_pins, 0)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq15_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400100, port_irq15_pins, 0)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq15_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400100, port_irq15_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq15_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400100, port_irq15_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_port_irq15_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400100_P_port_irq15_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400100_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400100_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_status "disabled"
#define DT_N_S_soc_S_gpio_40400100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40400100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40400100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40400100_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400100, status, 0)
#define DT_N_S_soc_S_gpio_40400100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400100, status, 0)
#define DT_N_S_soc_S_gpio_40400100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400100_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40400100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40400100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40400100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40400100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400100, compatible, 0)
#define DT_N_S_soc_S_gpio_40400100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400100, compatible, 0)
#define DT_N_S_soc_S_gpio_40400100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400100_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400120
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400120
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400120_PATH "/soc/gpio@40400120"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400120_FULL_NAME "gpio@40400120"
#define DT_N_S_soc_S_gpio_40400120_FULL_NAME_UNQUOTED gpio@40400120
#define DT_N_S_soc_S_gpio_40400120_FULL_NAME_TOKEN gpio_40400120
#define DT_N_S_soc_S_gpio_40400120_FULL_NAME_UPPER_TOKEN GPIO_40400120

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400120_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400120_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400120_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400120_FOREACH_NODELABEL(fn) fn(ioport9)
#define DT_N_S_soc_S_gpio_40400120_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport9, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400120_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400120_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400120_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40400120_HASH h3HAdowdM4YmfhmTZMKpXM1Zzx1LPFnO9WioBCihX2o

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400120_ORD 90
#define DT_N_S_soc_S_gpio_40400120_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400120_REQUIRES_ORDS \
	5, \
	14, \
	15, \
	36, \
	37,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400120_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400120_EXISTS 1
#define DT_N_INST_10_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40400120
#define DT_N_NODELABEL_ioport9              DT_N_S_soc_S_gpio_40400120

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400120_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400120_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_REG_IDX_0_VAL_ADDRESS 1077936416
#define DT_N_S_soc_S_gpio_40400120_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40400120_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400120_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400120_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400120_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400120_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40400120_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400120_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400120_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400120_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400120_P_reg {1077936416, 32}
#define DT_N_S_soc_S_gpio_40400120_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_reg_IDX_0 1077936416
#define DT_N_S_soc_S_gpio_40400120_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400120_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port 9
#define DT_N_S_soc_S_gpio_40400120_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_IDX_0_NAME "port-irq8"
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_NAME_port_irq8_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_NAME_port_irq8_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_IDX_1_NAME "port-irq9"
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_NAME_port_irq9_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_NAME_port_irq9_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_IDX_2_NAME "port-irq10"
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_NAME_port_irq10_PH DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_NAME_port_irq10_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_IDX_3_NAME "port-irq11"
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_NAME_port_irq11_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_NAME_port_irq11_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400120, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_LEN 4
#define DT_N_S_soc_S_gpio_40400120_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names {"port-irq8", "port-irq9", "port-irq10", "port-irq11"}
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_0 "port-irq8"
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq8
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_0_STRING_TOKEN port_irq8
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ8
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_1 "port-irq9"
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq9
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_1_STRING_TOKEN port_irq9
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ9
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_2 "port-irq10"
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq10
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_2_STRING_TOKEN port_irq10
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ10
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_3 "port-irq11"
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq11
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_3_STRING_TOKEN port_irq11
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ11
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400120, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_LEN 4
#define DT_N_S_soc_S_gpio_40400120_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq8_pins {5}
#define DT_N_S_soc_S_gpio_40400120_P_port_irq8_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq8_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_40400120_P_port_irq8_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400120, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400120, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq8_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400120, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400120, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq8_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq8_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq9_pins {6}
#define DT_N_S_soc_S_gpio_40400120_P_port_irq9_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq9_pins_IDX_0 6
#define DT_N_S_soc_S_gpio_40400120_P_port_irq9_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400120, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400120, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq9_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400120, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400120, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq9_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq9_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq10_pins {7}
#define DT_N_S_soc_S_gpio_40400120_P_port_irq10_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq10_pins_IDX_0 7
#define DT_N_S_soc_S_gpio_40400120_P_port_irq10_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400120, port_irq10_pins, 0)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq10_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400120, port_irq10_pins, 0)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq10_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400120, port_irq10_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq10_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400120, port_irq10_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq10_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq10_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq11_pins {8}
#define DT_N_S_soc_S_gpio_40400120_P_port_irq11_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq11_pins_IDX_0 8
#define DT_N_S_soc_S_gpio_40400120_P_port_irq11_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400120, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400120, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq11_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400120, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400120, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_port_irq11_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400120_P_port_irq11_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400120_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400120_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_status "disabled"
#define DT_N_S_soc_S_gpio_40400120_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40400120_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400120_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400120_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40400120_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40400120_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400120, status, 0)
#define DT_N_S_soc_S_gpio_40400120_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400120, status, 0)
#define DT_N_S_soc_S_gpio_40400120_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400120, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400120, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400120_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40400120_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400120_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40400120_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40400120_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40400120_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400120, compatible, 0)
#define DT_N_S_soc_S_gpio_40400120_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400120, compatible, 0)
#define DT_N_S_soc_S_gpio_40400120_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400120, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400120, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400120_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400120_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400120_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400120_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400120_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400120_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400140
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400140
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400140_PATH "/soc/gpio@40400140"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400140_FULL_NAME "gpio@40400140"
#define DT_N_S_soc_S_gpio_40400140_FULL_NAME_UNQUOTED gpio@40400140
#define DT_N_S_soc_S_gpio_40400140_FULL_NAME_TOKEN gpio_40400140
#define DT_N_S_soc_S_gpio_40400140_FULL_NAME_UPPER_TOKEN GPIO_40400140

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400140_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400140_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400140_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400140_FOREACH_NODELABEL(fn) fn(ioporta)
#define DT_N_S_soc_S_gpio_40400140_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioporta, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400140_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400140_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400140_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40400140_HASH bnW0PpiwMt7r97zf_yM2UPRiZkUOeAUwDPu_w_9jhmA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400140_ORD 91
#define DT_N_S_soc_S_gpio_40400140_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400140_REQUIRES_ORDS \
	5, \
	10, \
	11, \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400140_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400140_EXISTS 1
#define DT_N_INST_5_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40400140
#define DT_N_NODELABEL_ioporta             DT_N_S_soc_S_gpio_40400140

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400140_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400140_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_REG_IDX_0_VAL_ADDRESS 1077936448
#define DT_N_S_soc_S_gpio_40400140_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40400140_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400140_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400140_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400140_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400140_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40400140_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400140_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400140_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400140_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400140_P_reg {1077936448, 32}
#define DT_N_S_soc_S_gpio_40400140_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_reg_IDX_0 1077936448
#define DT_N_S_soc_S_gpio_40400140_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400140_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port 10
#define DT_N_S_soc_S_gpio_40400140_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_IDX_0_NAME "port-irq4"
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_NAME_port_irq4_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_NAME_port_irq4_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_IDX_1_NAME "port-irq5"
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_NAME_port_irq5_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_NAME_port_irq5_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_IDX_2_NAME "port-irq6"
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_NAME_port_irq6_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_NAME_port_irq6_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400140, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40400140, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40400140, port_irqs, 2)
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400140, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400140, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400140, port_irqs, 2)
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400140, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400140, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400140, port_irqs, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400140, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400140, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400140, port_irqs, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_LEN 3
#define DT_N_S_soc_S_gpio_40400140_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names {"port-irq4", "port-irq5", "port-irq6"}
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_0 "port-irq4"
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq4
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_0_STRING_TOKEN port_irq4
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ4
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_1 "port-irq5"
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq5
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_1_STRING_TOKEN port_irq5
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ5
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_2 "port-irq6"
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq6
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_2_STRING_TOKEN port_irq6
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ6
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400140, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40400140, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40400140, port_irq_names, 2)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400140, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400140, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400140, port_irq_names, 2)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400140, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400140, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40400140, port_irq_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400140, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400140, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40400140, port_irq_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_LEN 3
#define DT_N_S_soc_S_gpio_40400140_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irq4_pins {10}
#define DT_N_S_soc_S_gpio_40400140_P_port_irq4_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irq4_pins_IDX_0 10
#define DT_N_S_soc_S_gpio_40400140_P_port_irq4_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400140, port_irq4_pins, 0)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400140, port_irq4_pins, 0)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq4_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400140, port_irq4_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400140, port_irq4_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq4_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irq4_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irq5_pins {9}
#define DT_N_S_soc_S_gpio_40400140_P_port_irq5_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irq5_pins_IDX_0 9
#define DT_N_S_soc_S_gpio_40400140_P_port_irq5_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400140, port_irq5_pins, 0)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400140, port_irq5_pins, 0)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq5_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400140, port_irq5_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400140, port_irq5_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq5_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irq5_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irq6_pins {8}
#define DT_N_S_soc_S_gpio_40400140_P_port_irq6_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irq6_pins_IDX_0 8
#define DT_N_S_soc_S_gpio_40400140_P_port_irq6_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400140, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400140, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq6_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400140, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400140, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_port_irq6_pins_LEN 1
#define DT_N_S_soc_S_gpio_40400140_P_port_irq6_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400140_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400140_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_status "okay"
#define DT_N_S_soc_S_gpio_40400140_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40400140_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40400140_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40400140_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40400140_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40400140_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400140, status, 0)
#define DT_N_S_soc_S_gpio_40400140_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400140, status, 0)
#define DT_N_S_soc_S_gpio_40400140_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400140, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400140, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400140_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40400140_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400140_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40400140_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40400140_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40400140_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400140, compatible, 0)
#define DT_N_S_soc_S_gpio_40400140_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400140, compatible, 0)
#define DT_N_S_soc_S_gpio_40400140_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400140, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400140, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400140_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400140_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400140_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400140_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400140_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400140_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40400160
 *
 * Node identifier: DT_N_S_soc_S_gpio_40400160
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40400160_PATH "/soc/gpio@40400160"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40400160_FULL_NAME "gpio@40400160"
#define DT_N_S_soc_S_gpio_40400160_FULL_NAME_UNQUOTED gpio@40400160
#define DT_N_S_soc_S_gpio_40400160_FULL_NAME_TOKEN gpio_40400160
#define DT_N_S_soc_S_gpio_40400160_FULL_NAME_UPPER_TOKEN GPIO_40400160

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40400160_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40400160_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40400160_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40400160_FOREACH_NODELABEL(fn) fn(ioportb)
#define DT_N_S_soc_S_gpio_40400160_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioportb, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400160_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40400160_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40400160_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40400160_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40400160_HASH 2icC7bAMkEbevaaEd1v_HLqYwsF_PKV6UtHBpAAn_j8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40400160_ORD 92
#define DT_N_S_soc_S_gpio_40400160_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40400160_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40400160_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40400160_EXISTS 1
#define DT_N_INST_11_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40400160
#define DT_N_NODELABEL_ioportb              DT_N_S_soc_S_gpio_40400160

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40400160_REG_NUM 1
#define DT_N_S_soc_S_gpio_40400160_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_REG_IDX_0_VAL_ADDRESS 1077936480
#define DT_N_S_soc_S_gpio_40400160_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40400160_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40400160_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40400160_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40400160_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40400160_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40400160_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40400160_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400160_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40400160_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40400160_P_reg {1077936480, 32}
#define DT_N_S_soc_S_gpio_40400160_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_reg_IDX_0 1077936480
#define DT_N_S_soc_S_gpio_40400160_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40400160_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_port 11
#define DT_N_S_soc_S_gpio_40400160_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40400160_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_ngpios 16
#define DT_N_S_soc_S_gpio_40400160_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_status "disabled"
#define DT_N_S_soc_S_gpio_40400160_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_40400160_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_40400160_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_40400160_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_gpio_40400160_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_40400160_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400160, status, 0)
#define DT_N_S_soc_S_gpio_40400160_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400160, status, 0)
#define DT_N_S_soc_S_gpio_40400160_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400160, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400160_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400160, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400160_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40400160_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40400160_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40400160_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40400160_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40400160_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40400160_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40400160, compatible, 0)
#define DT_N_S_soc_S_gpio_40400160_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40400160, compatible, 0)
#define DT_N_S_soc_S_gpio_40400160_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40400160, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400160_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40400160, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40400160_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40400160_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40400160_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40400160_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40400160_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40400160_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/iic0@4025e000
 *
 * Node identifier: DT_N_S_soc_S_iic0_4025e000
 *
 * Binding (compatible = renesas,ra-iic):
 *   $ZEPHYR_BASE/dts/bindings/i2c/renesas,ra-iic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iic0_4025e000_PATH "/soc/iic0@4025e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iic0_4025e000_FULL_NAME "iic0@4025e000"
#define DT_N_S_soc_S_iic0_4025e000_FULL_NAME_UNQUOTED iic0@4025e000
#define DT_N_S_soc_S_iic0_4025e000_FULL_NAME_TOKEN iic0_4025e000
#define DT_N_S_soc_S_iic0_4025e000_FULL_NAME_UPPER_TOKEN IIC0_4025E000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_iic0_4025e000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iic0_4025e000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iic0_4025e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_NODELABEL(fn) fn(iic0)
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(iic0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iic0_4025e000_CHILD_NUM 0
#define DT_N_S_soc_S_iic0_4025e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iic0_4025e000_HASH QCEN6KH9y5GZFjPiMWKjfv4RnhoH2LjBHdkIHUJNsQ4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iic0_4025e000_ORD 93
#define DT_N_S_soc_S_iic0_4025e000_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iic0_4025e000_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iic0_4025e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iic0_4025e000_EXISTS 1
#define DT_N_INST_1_renesas_ra_iic DT_N_S_soc_S_iic0_4025e000
#define DT_N_NODELABEL_iic0        DT_N_S_soc_S_iic0_4025e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iic0_4025e000_REG_NUM 1
#define DT_N_S_soc_S_iic0_4025e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_REG_IDX_0_VAL_ADDRESS 1076224000
#define DT_N_S_soc_S_iic0_4025e000_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_iic0_4025e000_RANGES_NUM 0
#define DT_N_S_soc_S_iic0_4025e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iic0_4025e000_IRQ_NUM 0
#define DT_N_S_soc_S_iic0_4025e000_IRQ_LEVEL 0
#define DT_N_S_soc_S_iic0_4025e000_COMPAT_MATCHES_renesas_ra_iic 1
#define DT_N_S_soc_S_iic0_4025e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_iic0_4025e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_COMPAT_MODEL_IDX_0 "ra-iic"
#define DT_N_S_soc_S_iic0_4025e000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iic0_4025e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iic0_4025e000_P_reg {1076224000, 256}
#define DT_N_S_soc_S_iic0_4025e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_reg_IDX_0 1076224000
#define DT_N_S_soc_S_iic0_4025e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_reg_IDX_1 256
#define DT_N_S_soc_S_iic0_4025e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_channel 0
#define DT_N_S_soc_S_iic0_4025e000_P_channel_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_rise_time_ns 120
#define DT_N_S_soc_S_iic0_4025e000_P_rise_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_fall_time_ns 120
#define DT_N_S_soc_S_iic0_4025e000_P_fall_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_duty_cycle_percent 50
#define DT_N_S_soc_S_iic0_4025e000_P_duty_cycle_percent_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_priority_level 12
#define DT_N_S_soc_S_iic0_4025e000_P_interrupt_priority_level_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_sq_size 4
#define DT_N_S_soc_S_iic0_4025e000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_cq_size 4
#define DT_N_S_soc_S_iic0_4025e000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_status "disabled"
#define DT_N_S_soc_S_iic0_4025e000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_iic0_4025e000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_iic0_4025e000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_iic0_4025e000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_iic0_4025e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_iic0_4025e000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic0_4025e000, status, 0)
#define DT_N_S_soc_S_iic0_4025e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic0_4025e000, status, 0)
#define DT_N_S_soc_S_iic0_4025e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic0_4025e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4025e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic0_4025e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4025e000_P_status_LEN 1
#define DT_N_S_soc_S_iic0_4025e000_P_status_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_compatible {"renesas,ra-iic"}
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_IDX_0 "renesas,ra-iic"
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-iic
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_iic
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_IIC
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic0_4025e000, compatible, 0)
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic0_4025e000, compatible, 0)
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic0_4025e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic0_4025e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_LEN 1
#define DT_N_S_soc_S_iic0_4025e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_iic0_4025e000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_wakeup_source 0
#define DT_N_S_soc_S_iic0_4025e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_iic0_4025e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_iic0_4025e000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory@22000000
 *
 * Node identifier: DT_N_S_soc_S_memory_22000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_22000000_PATH "/soc/memory@22000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_22000000_FULL_NAME "memory@22000000"
#define DT_N_S_soc_S_memory_22000000_FULL_NAME_UNQUOTED memory@22000000
#define DT_N_S_soc_S_memory_22000000_FULL_NAME_TOKEN memory_22000000
#define DT_N_S_soc_S_memory_22000000_FULL_NAME_UPPER_TOKEN MEMORY_22000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_22000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_22000000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_22000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_22000000_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_soc_S_memory_22000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_22000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_22000000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_22000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_22000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_memory_22000000_HASH 92XGtugRU_bpk1khEOckeR5U0rspcjj_noZmZQMzerI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_22000000_ORD 94
#define DT_N_S_soc_S_memory_22000000_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_22000000_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_22000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_22000000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_soc_S_memory_22000000
#define DT_N_NODELABEL_sram0  DT_N_S_soc_S_memory_22000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_22000000_REG_NUM 1
#define DT_N_S_soc_S_memory_22000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_REG_IDX_0_VAL_ADDRESS 570425344
#define DT_N_S_soc_S_memory_22000000_REG_IDX_0_VAL_SIZE 917504
#define DT_N_S_soc_S_memory_22000000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_22000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_22000000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_22000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_22000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_22000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_22000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_22000000_P_reg {570425344, 917504}
#define DT_N_S_soc_S_memory_22000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_P_reg_IDX_0 570425344
#define DT_N_S_soc_S_memory_22000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_P_reg_IDX_1 917504
#define DT_N_S_soc_S_memory_22000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_memory_22000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_memory_22000000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_22000000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_22000000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_22000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_22000000, compatible, 0)
#define DT_N_S_soc_S_memory_22000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_22000000, compatible, 0)
#define DT_N_S_soc_S_memory_22000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_22000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_22000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_22000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_22000000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_22000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_22000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_22000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_22000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_22000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/option_setting_ofs@300a100
 *
 * Node identifier: DT_N_S_soc_S_option_setting_ofs_300a100
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_PATH "/soc/option_setting_ofs@300a100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_FULL_NAME "option_setting_ofs@300a100"
#define DT_N_S_soc_S_option_setting_ofs_300a100_FULL_NAME_UNQUOTED option_setting_ofs@300a100
#define DT_N_S_soc_S_option_setting_ofs_300a100_FULL_NAME_TOKEN option_setting_ofs_300a100
#define DT_N_S_soc_S_option_setting_ofs_300a100_FULL_NAME_UPPER_TOKEN OPTION_SETTING_OFS_300A100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_CHILD_IDX 45

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_NODELABEL(fn) fn(option_setting_ofs)
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_ofs, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_ofs_300a100_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_HASH kQKzQHmfAaBsvYMlI7OjOEykDZ2Y9vJR8X8zbxIMXTA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_ORD 95
#define DT_N_S_soc_S_option_setting_ofs_300a100_ORD_STR_SORTABLE 00095

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region  DT_N_S_soc_S_option_setting_ofs_300a100
#define DT_N_NODELABEL_option_setting_ofs DT_N_S_soc_S_option_setting_ofs_300a100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_REG_NUM 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_REG_IDX_0_VAL_ADDRESS 50372864
#define DT_N_S_soc_S_option_setting_ofs_300a100_REG_IDX_0_VAL_SIZE 24
#define DT_N_S_soc_S_option_setting_ofs_300a100_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_ofs_300a100_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_option_setting_ofs_300a100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_option_setting_ofs_300a100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region "OPTION_SETTING_OFS"
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_STRING_UNQUOTED OPTION_SETTING_OFS
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_STRING_TOKEN OPTION_SETTING_OFS
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_STRING_UPPER_TOKEN OPTION_SETTING_OFS
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_IDX_0 "OPTION_SETTING_OFS"
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs_300a100, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs_300a100, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_300a100, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs_300a100, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status "okay"
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs_300a100, status, 0)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs_300a100, status, 0)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_300a100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs_300a100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible {"zephyr,memory-region"}
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs_300a100, compatible, 0)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs_300a100, compatible, 0)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_300a100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs_300a100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_reg {50372864, 24}
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_reg_IDX_0 50372864
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_reg_IDX_1 24
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_ofs_300a100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/option_setting_s@300a200
 *
 * Node identifier: DT_N_S_soc_S_option_setting_s_300a200
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_s_300a200_PATH "/soc/option_setting_s@300a200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_s_300a200_FULL_NAME "option_setting_s@300a200"
#define DT_N_S_soc_S_option_setting_s_300a200_FULL_NAME_UNQUOTED option_setting_s@300a200
#define DT_N_S_soc_S_option_setting_s_300a200_FULL_NAME_TOKEN option_setting_s_300a200
#define DT_N_S_soc_S_option_setting_s_300a200_FULL_NAME_UPPER_TOKEN OPTION_SETTING_S_300A200

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_s_300a200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_s_300a200_CHILD_IDX 47

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_s_300a200_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_NODELABEL(fn) fn(option_setting_s)
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_s, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_s_300a200_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_s_300a200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_option_setting_s_300a200_HASH 2yddXfcAsNePtAYE6msOwywuqe31gzL8O9apR_SxHvI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_s_300a200_ORD 96
#define DT_N_S_soc_S_option_setting_s_300a200_ORD_STR_SORTABLE 00096

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_s_300a200_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_s_300a200_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_s_300a200_EXISTS 1
#define DT_N_INST_2_zephyr_memory_region DT_N_S_soc_S_option_setting_s_300a200
#define DT_N_NODELABEL_option_setting_s  DT_N_S_soc_S_option_setting_s_300a200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_s_300a200_REG_NUM 1
#define DT_N_S_soc_S_option_setting_s_300a200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_REG_IDX_0_VAL_ADDRESS 50373120
#define DT_N_S_soc_S_option_setting_s_300a200_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_option_setting_s_300a200_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_s_300a200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_s_300a200_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_s_300a200_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_s_300a200_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_option_setting_s_300a200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_option_setting_s_300a200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_option_setting_s_300a200_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_s_300a200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region "OPTION_SETTING_S"
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_STRING_UNQUOTED OPTION_SETTING_S
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_STRING_TOKEN OPTION_SETTING_S
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_STRING_UPPER_TOKEN OPTION_SETTING_S
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_IDX_0 "OPTION_SETTING_S"
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_s_300a200, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_s_300a200, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_s_300a200, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_s_300a200, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_status "okay"
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_s_300a200, status, 0)
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_s_300a200, status, 0)
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_s_300a200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_s_300a200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible {"zephyr,memory-region"}
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_s_300a200, compatible, 0)
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_s_300a200, compatible, 0)
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_s_300a200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_s_300a200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_reg {50373120, 256}
#define DT_N_S_soc_S_option_setting_s_300a200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_reg_IDX_0 50373120
#define DT_N_S_soc_S_option_setting_s_300a200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_reg_IDX_1 256
#define DT_N_S_soc_S_option_setting_s_300a200_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_s_300a200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_s_300a200_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/option_setting_sas@300a134
 *
 * Node identifier: DT_N_S_soc_S_option_setting_sas_300a134
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_sas_300a134_PATH "/soc/option_setting_sas@300a134"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_sas_300a134_FULL_NAME "option_setting_sas@300a134"
#define DT_N_S_soc_S_option_setting_sas_300a134_FULL_NAME_UNQUOTED option_setting_sas@300a134
#define DT_N_S_soc_S_option_setting_sas_300a134_FULL_NAME_TOKEN option_setting_sas_300a134
#define DT_N_S_soc_S_option_setting_sas_300a134_FULL_NAME_UPPER_TOKEN OPTION_SETTING_SAS_300A134

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_sas_300a134_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_sas_300a134_CHILD_IDX 46

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_sas_300a134_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_NODELABEL(fn) fn(option_setting_sas)
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_sas, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_sas_300a134_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_sas_300a134_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_option_setting_sas_300a134_HASH aEJxdF7fzKtmREuVNBIBuPuIjKvUYvyodjWBQU9rS5A

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_sas_300a134_ORD 97
#define DT_N_S_soc_S_option_setting_sas_300a134_ORD_STR_SORTABLE 00097

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_sas_300a134_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_sas_300a134_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_sas_300a134_EXISTS 1
#define DT_N_INST_1_zephyr_memory_region  DT_N_S_soc_S_option_setting_sas_300a134
#define DT_N_NODELABEL_option_setting_sas DT_N_S_soc_S_option_setting_sas_300a134

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_sas_300a134_REG_NUM 1
#define DT_N_S_soc_S_option_setting_sas_300a134_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_REG_IDX_0_VAL_ADDRESS 50372916
#define DT_N_S_soc_S_option_setting_sas_300a134_REG_IDX_0_VAL_SIZE 204
#define DT_N_S_soc_S_option_setting_sas_300a134_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_sas_300a134_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_sas_300a134_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_sas_300a134_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_sas_300a134_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_option_setting_sas_300a134_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_option_setting_sas_300a134_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_option_setting_sas_300a134_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_sas_300a134_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region "OPTION_SETTING_SAS"
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_STRING_UNQUOTED OPTION_SETTING_SAS
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_STRING_TOKEN OPTION_SETTING_SAS
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_STRING_UPPER_TOKEN OPTION_SETTING_SAS
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_IDX_0 "OPTION_SETTING_SAS"
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_sas_300a134, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_sas_300a134, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_sas_300a134, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_sas_300a134, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status "okay"
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_sas_300a134, status, 0)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_sas_300a134, status, 0)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_sas_300a134, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_sas_300a134, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible {"zephyr,memory-region"}
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_sas_300a134, compatible, 0)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_sas_300a134, compatible, 0)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_sas_300a134, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_sas_300a134, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_reg {50372916, 204}
#define DT_N_S_soc_S_option_setting_sas_300a134_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_reg_IDX_0 50372916
#define DT_N_S_soc_S_option_setting_sas_300a134_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_reg_IDX_1 204
#define DT_N_S_soc_S_option_setting_sas_300a134_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_sas_300a134_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_sas_300a134_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/pclkd
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_PATH "/clocks/pclkblock@40203000/pclkd"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FULL_NAME "pclkd"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FULL_NAME_UNQUOTED pclkd
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FULL_NAME_TOKEN pclkd
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FULL_NAME_UPPER_TOKEN PCLKD

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FOREACH_NODELABEL(fn) fn(pclkd)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkd, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_HASH HsojGGnpdnM5nVVzCdOHko_VNFg15cf91BU6COanaBU

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_ORD 98
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_ORD_STR_SORTABLE 00098

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_SUPPORTS_ORDS \
	99, \
	100, \
	101, \
	102, \
	103, \
	104, \
	105, \
	106, \
	107, \
	108, \
	109, \
	111, \
	112, \
	113,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_EXISTS 1
#define DT_N_INST_5_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_NODELABEL_pclkd            DT_N_S_clocks_S_pclkblock_40203000_S_pclkd

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_div 4
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkd_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm0@40322000
 *
 * Node identifier: DT_N_S_soc_S_pwm0_40322000
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm0_40322000_PATH "/soc/pwm0@40322000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm0_40322000_FULL_NAME "pwm0@40322000"
#define DT_N_S_soc_S_pwm0_40322000_FULL_NAME_UNQUOTED pwm0@40322000
#define DT_N_S_soc_S_pwm0_40322000_FULL_NAME_TOKEN pwm0_40322000
#define DT_N_S_soc_S_pwm0_40322000_FULL_NAME_UPPER_TOKEN PWM0_40322000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm0_40322000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm0_40322000_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm0_40322000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm0_40322000_FOREACH_NODELABEL(fn) fn(pwm0)
#define DT_N_S_soc_S_pwm0_40322000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40322000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm0_40322000_CHILD_NUM 0
#define DT_N_S_soc_S_pwm0_40322000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm0_40322000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm0_40322000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm0_40322000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm0_40322000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm0_40322000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm0_40322000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm0_40322000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm0_40322000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm0_40322000_HASH jP2qowDirRnUPMREGSnppgXI5c7RylfJrmRUDXOQGGc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm0_40322000_ORD 99
#define DT_N_S_soc_S_pwm0_40322000_ORD_STR_SORTABLE 00099

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm0_40322000_REQUIRES_ORDS \
	5, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm0_40322000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm0_40322000_EXISTS 1
#define DT_N_INST_1_renesas_ra_pwm DT_N_S_soc_S_pwm0_40322000
#define DT_N_NODELABEL_pwm0        DT_N_S_soc_S_pwm0_40322000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm0_40322000_REG_NUM 1
#define DT_N_S_soc_S_pwm0_40322000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_REG_IDX_0_VAL_ADDRESS 1077026816
#define DT_N_S_soc_S_pwm0_40322000_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm0_40322000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm0_40322000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm0_40322000_IRQ_NUM 0
#define DT_N_S_soc_S_pwm0_40322000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm0_40322000_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm0_40322000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm0_40322000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm0_40322000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm0_40322000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm0_40322000_P_divider 0
#define DT_N_S_soc_S_pwm0_40322000_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_channel 0
#define DT_N_S_soc_S_pwm0_40322000_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_S_soc_S_pwm0_40322000_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm0_40322000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_clocks_IDX_0_VAL_stop_bit 31
#define DT_N_S_soc_S_pwm0_40322000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm0_40322000, clocks, 0)
#define DT_N_S_soc_S_pwm0_40322000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm0_40322000, clocks, 0)
#define DT_N_S_soc_S_pwm0_40322000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm0_40322000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40322000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm0_40322000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40322000_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm0_40322000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_status "disabled"
#define DT_N_S_soc_S_pwm0_40322000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm0_40322000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm0_40322000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm0_40322000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm0_40322000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm0_40322000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm0_40322000, status, 0)
#define DT_N_S_soc_S_pwm0_40322000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm0_40322000, status, 0)
#define DT_N_S_soc_S_pwm0_40322000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm0_40322000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40322000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm0_40322000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40322000_P_status_LEN 1
#define DT_N_S_soc_S_pwm0_40322000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm0_40322000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm0_40322000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm0_40322000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm0_40322000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm0_40322000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm0_40322000, compatible, 0)
#define DT_N_S_soc_S_pwm0_40322000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm0_40322000, compatible, 0)
#define DT_N_S_soc_S_pwm0_40322000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm0_40322000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40322000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm0_40322000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40322000_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm0_40322000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_reg {1077026816, 256}
#define DT_N_S_soc_S_pwm0_40322000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_reg_IDX_0 1077026816
#define DT_N_S_soc_S_pwm0_40322000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm0_40322000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm0_40322000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm0_40322000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm0_40322000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm0_40322000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm1@40322100
 *
 * Node identifier: DT_N_S_soc_S_pwm1_40322100
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm1_40322100_PATH "/soc/pwm1@40322100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm1_40322100_FULL_NAME "pwm1@40322100"
#define DT_N_S_soc_S_pwm1_40322100_FULL_NAME_UNQUOTED pwm1@40322100
#define DT_N_S_soc_S_pwm1_40322100_FULL_NAME_TOKEN pwm1_40322100
#define DT_N_S_soc_S_pwm1_40322100_FULL_NAME_UPPER_TOKEN PWM1_40322100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm1_40322100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm1_40322100_CHILD_IDX 32

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm1_40322100_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm1_40322100_FOREACH_NODELABEL(fn) fn(pwm1)
#define DT_N_S_soc_S_pwm1_40322100_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40322100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm1_40322100_CHILD_NUM 0
#define DT_N_S_soc_S_pwm1_40322100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm1_40322100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm1_40322100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm1_40322100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm1_40322100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm1_40322100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm1_40322100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm1_40322100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm1_40322100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm1_40322100_HASH epG5XxzQRABdd8c3TEr9Yb0ior9OL1Ux_Y7TFfA_2_g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm1_40322100_ORD 100
#define DT_N_S_soc_S_pwm1_40322100_ORD_STR_SORTABLE 00100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm1_40322100_REQUIRES_ORDS \
	5, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm1_40322100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm1_40322100_EXISTS 1
#define DT_N_INST_2_renesas_ra_pwm DT_N_S_soc_S_pwm1_40322100
#define DT_N_NODELABEL_pwm1        DT_N_S_soc_S_pwm1_40322100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm1_40322100_REG_NUM 1
#define DT_N_S_soc_S_pwm1_40322100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_REG_IDX_0_VAL_ADDRESS 1077027072
#define DT_N_S_soc_S_pwm1_40322100_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm1_40322100_RANGES_NUM 0
#define DT_N_S_soc_S_pwm1_40322100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm1_40322100_IRQ_NUM 0
#define DT_N_S_soc_S_pwm1_40322100_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm1_40322100_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm1_40322100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm1_40322100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm1_40322100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm1_40322100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm1_40322100_P_divider 0
#define DT_N_S_soc_S_pwm1_40322100_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_channel 1
#define DT_N_S_soc_S_pwm1_40322100_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_S_soc_S_pwm1_40322100_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm1_40322100_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_clocks_IDX_0_VAL_stop_bit 30
#define DT_N_S_soc_S_pwm1_40322100_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_40322100, clocks, 0)
#define DT_N_S_soc_S_pwm1_40322100_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm1_40322100, clocks, 0)
#define DT_N_S_soc_S_pwm1_40322100_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_40322100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40322100_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm1_40322100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40322100_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm1_40322100_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_status "disabled"
#define DT_N_S_soc_S_pwm1_40322100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm1_40322100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm1_40322100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm1_40322100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm1_40322100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm1_40322100_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_40322100, status, 0)
#define DT_N_S_soc_S_pwm1_40322100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm1_40322100, status, 0)
#define DT_N_S_soc_S_pwm1_40322100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_40322100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40322100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm1_40322100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40322100_P_status_LEN 1
#define DT_N_S_soc_S_pwm1_40322100_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm1_40322100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm1_40322100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm1_40322100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm1_40322100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm1_40322100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_40322100, compatible, 0)
#define DT_N_S_soc_S_pwm1_40322100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm1_40322100, compatible, 0)
#define DT_N_S_soc_S_pwm1_40322100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_40322100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40322100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm1_40322100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40322100_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm1_40322100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_reg {1077027072, 256}
#define DT_N_S_soc_S_pwm1_40322100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_reg_IDX_0 1077027072
#define DT_N_S_soc_S_pwm1_40322100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm1_40322100_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm1_40322100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_wakeup_source 0
#define DT_N_S_soc_S_pwm1_40322100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm1_40322100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm1_40322100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm10@40322a00
 *
 * Node identifier: DT_N_S_soc_S_pwm10_40322a00
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm10_40322a00_PATH "/soc/pwm10@40322a00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm10_40322a00_FULL_NAME "pwm10@40322a00"
#define DT_N_S_soc_S_pwm10_40322a00_FULL_NAME_UNQUOTED pwm10@40322a00
#define DT_N_S_soc_S_pwm10_40322a00_FULL_NAME_TOKEN pwm10_40322a00
#define DT_N_S_soc_S_pwm10_40322a00_FULL_NAME_UPPER_TOKEN PWM10_40322A00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm10_40322a00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm10_40322a00_CHILD_IDX 41

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm10_40322a00_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm10_40322a00_FOREACH_NODELABEL(fn) fn(pwm10)
#define DT_N_S_soc_S_pwm10_40322a00_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm10, __VA_ARGS__)
#define DT_N_S_soc_S_pwm10_40322a00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm10_40322a00_CHILD_NUM 0
#define DT_N_S_soc_S_pwm10_40322a00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm10_40322a00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm10_40322a00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm10_40322a00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm10_40322a00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm10_40322a00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm10_40322a00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm10_40322a00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm10_40322a00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm10_40322a00_HASH PvU2lFcSfpH_aMnwWI_P0ZC8I8TXXhr29iwJhO1DK8Y

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm10_40322a00_ORD 101
#define DT_N_S_soc_S_pwm10_40322a00_ORD_STR_SORTABLE 00101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm10_40322a00_REQUIRES_ORDS \
	5, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm10_40322a00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm10_40322a00_EXISTS 1
#define DT_N_INST_10_renesas_ra_pwm DT_N_S_soc_S_pwm10_40322a00
#define DT_N_NODELABEL_pwm10        DT_N_S_soc_S_pwm10_40322a00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm10_40322a00_REG_NUM 1
#define DT_N_S_soc_S_pwm10_40322a00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_REG_IDX_0_VAL_ADDRESS 1077029376
#define DT_N_S_soc_S_pwm10_40322a00_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm10_40322a00_RANGES_NUM 0
#define DT_N_S_soc_S_pwm10_40322a00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm10_40322a00_IRQ_NUM 0
#define DT_N_S_soc_S_pwm10_40322a00_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm10_40322a00_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm10_40322a00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm10_40322a00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm10_40322a00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm10_40322a00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm10_40322a00_P_divider 0
#define DT_N_S_soc_S_pwm10_40322a00_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_channel 10
#define DT_N_S_soc_S_pwm10_40322a00_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_S_soc_S_pwm10_40322a00_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm10_40322a00_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_clocks_IDX_0_VAL_stop_bit 21
#define DT_N_S_soc_S_pwm10_40322a00_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm10_40322a00, clocks, 0)
#define DT_N_S_soc_S_pwm10_40322a00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm10_40322a00, clocks, 0)
#define DT_N_S_soc_S_pwm10_40322a00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm10_40322a00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm10_40322a00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm10_40322a00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm10_40322a00_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm10_40322a00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_status "disabled"
#define DT_N_S_soc_S_pwm10_40322a00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm10_40322a00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm10_40322a00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm10_40322a00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm10_40322a00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm10_40322a00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm10_40322a00, status, 0)
#define DT_N_S_soc_S_pwm10_40322a00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm10_40322a00, status, 0)
#define DT_N_S_soc_S_pwm10_40322a00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm10_40322a00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm10_40322a00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm10_40322a00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm10_40322a00_P_status_LEN 1
#define DT_N_S_soc_S_pwm10_40322a00_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm10_40322a00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm10_40322a00_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm10_40322a00_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm10_40322a00_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm10_40322a00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm10_40322a00, compatible, 0)
#define DT_N_S_soc_S_pwm10_40322a00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm10_40322a00, compatible, 0)
#define DT_N_S_soc_S_pwm10_40322a00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm10_40322a00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm10_40322a00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm10_40322a00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm10_40322a00_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm10_40322a00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_reg {1077029376, 256}
#define DT_N_S_soc_S_pwm10_40322a00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_reg_IDX_0 1077029376
#define DT_N_S_soc_S_pwm10_40322a00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm10_40322a00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm10_40322a00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_wakeup_source 0
#define DT_N_S_soc_S_pwm10_40322a00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm10_40322a00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm10_40322a00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm11@40322b00
 *
 * Node identifier: DT_N_S_soc_S_pwm11_40322b00
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm11_40322b00_PATH "/soc/pwm11@40322b00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm11_40322b00_FULL_NAME "pwm11@40322b00"
#define DT_N_S_soc_S_pwm11_40322b00_FULL_NAME_UNQUOTED pwm11@40322b00
#define DT_N_S_soc_S_pwm11_40322b00_FULL_NAME_TOKEN pwm11_40322b00
#define DT_N_S_soc_S_pwm11_40322b00_FULL_NAME_UPPER_TOKEN PWM11_40322B00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm11_40322b00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm11_40322b00_CHILD_IDX 42

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm11_40322b00_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm11_40322b00_FOREACH_NODELABEL(fn) fn(pwm11)
#define DT_N_S_soc_S_pwm11_40322b00_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm11, __VA_ARGS__)
#define DT_N_S_soc_S_pwm11_40322b00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm11_40322b00_CHILD_NUM 0
#define DT_N_S_soc_S_pwm11_40322b00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm11_40322b00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm11_40322b00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm11_40322b00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm11_40322b00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm11_40322b00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm11_40322b00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm11_40322b00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm11_40322b00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm11_40322b00_HASH DTzuxuUJGooDNWKMt0oZ5r_uCOsT5o8AY_Hf0jfr6tY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm11_40322b00_ORD 102
#define DT_N_S_soc_S_pwm11_40322b00_ORD_STR_SORTABLE 00102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm11_40322b00_REQUIRES_ORDS \
	5, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm11_40322b00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm11_40322b00_EXISTS 1
#define DT_N_INST_11_renesas_ra_pwm DT_N_S_soc_S_pwm11_40322b00
#define DT_N_NODELABEL_pwm11        DT_N_S_soc_S_pwm11_40322b00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm11_40322b00_REG_NUM 1
#define DT_N_S_soc_S_pwm11_40322b00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_REG_IDX_0_VAL_ADDRESS 1077029632
#define DT_N_S_soc_S_pwm11_40322b00_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm11_40322b00_RANGES_NUM 0
#define DT_N_S_soc_S_pwm11_40322b00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm11_40322b00_IRQ_NUM 0
#define DT_N_S_soc_S_pwm11_40322b00_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm11_40322b00_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm11_40322b00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm11_40322b00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm11_40322b00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm11_40322b00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm11_40322b00_P_divider 0
#define DT_N_S_soc_S_pwm11_40322b00_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_channel 11
#define DT_N_S_soc_S_pwm11_40322b00_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_S_soc_S_pwm11_40322b00_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm11_40322b00_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_clocks_IDX_0_VAL_stop_bit 20
#define DT_N_S_soc_S_pwm11_40322b00_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm11_40322b00, clocks, 0)
#define DT_N_S_soc_S_pwm11_40322b00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm11_40322b00, clocks, 0)
#define DT_N_S_soc_S_pwm11_40322b00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm11_40322b00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm11_40322b00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm11_40322b00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm11_40322b00_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm11_40322b00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_status "disabled"
#define DT_N_S_soc_S_pwm11_40322b00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm11_40322b00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm11_40322b00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm11_40322b00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm11_40322b00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm11_40322b00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm11_40322b00, status, 0)
#define DT_N_S_soc_S_pwm11_40322b00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm11_40322b00, status, 0)
#define DT_N_S_soc_S_pwm11_40322b00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm11_40322b00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm11_40322b00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm11_40322b00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm11_40322b00_P_status_LEN 1
#define DT_N_S_soc_S_pwm11_40322b00_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm11_40322b00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm11_40322b00_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm11_40322b00_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm11_40322b00_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm11_40322b00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm11_40322b00, compatible, 0)
#define DT_N_S_soc_S_pwm11_40322b00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm11_40322b00, compatible, 0)
#define DT_N_S_soc_S_pwm11_40322b00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm11_40322b00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm11_40322b00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm11_40322b00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm11_40322b00_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm11_40322b00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_reg {1077029632, 256}
#define DT_N_S_soc_S_pwm11_40322b00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_reg_IDX_0 1077029632
#define DT_N_S_soc_S_pwm11_40322b00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm11_40322b00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm11_40322b00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_wakeup_source 0
#define DT_N_S_soc_S_pwm11_40322b00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm11_40322b00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm11_40322b00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm12@40322c00
 *
 * Node identifier: DT_N_S_soc_S_pwm12_40322c00
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm12_40322c00_PATH "/soc/pwm12@40322c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm12_40322c00_FULL_NAME "pwm12@40322c00"
#define DT_N_S_soc_S_pwm12_40322c00_FULL_NAME_UNQUOTED pwm12@40322c00
#define DT_N_S_soc_S_pwm12_40322c00_FULL_NAME_TOKEN pwm12_40322c00
#define DT_N_S_soc_S_pwm12_40322c00_FULL_NAME_UPPER_TOKEN PWM12_40322C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm12_40322c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm12_40322c00_CHILD_IDX 43

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm12_40322c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm12_40322c00_FOREACH_NODELABEL(fn) fn(pwm12)
#define DT_N_S_soc_S_pwm12_40322c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm12, __VA_ARGS__)
#define DT_N_S_soc_S_pwm12_40322c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm12_40322c00_CHILD_NUM 0
#define DT_N_S_soc_S_pwm12_40322c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm12_40322c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm12_40322c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm12_40322c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm12_40322c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm12_40322c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm12_40322c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm12_40322c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm12_40322c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm12_40322c00_HASH V4mUYXUb4uxgSk27wGh_9yS3QXhAB1C9GwsoKWwOMNw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm12_40322c00_ORD 103
#define DT_N_S_soc_S_pwm12_40322c00_ORD_STR_SORTABLE 00103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm12_40322c00_REQUIRES_ORDS \
	5, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm12_40322c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm12_40322c00_EXISTS 1
#define DT_N_INST_12_renesas_ra_pwm DT_N_S_soc_S_pwm12_40322c00
#define DT_N_NODELABEL_pwm12        DT_N_S_soc_S_pwm12_40322c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm12_40322c00_REG_NUM 1
#define DT_N_S_soc_S_pwm12_40322c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_REG_IDX_0_VAL_ADDRESS 1077029888
#define DT_N_S_soc_S_pwm12_40322c00_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm12_40322c00_RANGES_NUM 0
#define DT_N_S_soc_S_pwm12_40322c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm12_40322c00_IRQ_NUM 0
#define DT_N_S_soc_S_pwm12_40322c00_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm12_40322c00_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm12_40322c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm12_40322c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm12_40322c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm12_40322c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm12_40322c00_P_divider 0
#define DT_N_S_soc_S_pwm12_40322c00_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_channel 12
#define DT_N_S_soc_S_pwm12_40322c00_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_S_soc_S_pwm12_40322c00_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm12_40322c00_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_clocks_IDX_0_VAL_stop_bit 19
#define DT_N_S_soc_S_pwm12_40322c00_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm12_40322c00, clocks, 0)
#define DT_N_S_soc_S_pwm12_40322c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm12_40322c00, clocks, 0)
#define DT_N_S_soc_S_pwm12_40322c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm12_40322c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm12_40322c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm12_40322c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm12_40322c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm12_40322c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_status "disabled"
#define DT_N_S_soc_S_pwm12_40322c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm12_40322c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm12_40322c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm12_40322c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm12_40322c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm12_40322c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm12_40322c00, status, 0)
#define DT_N_S_soc_S_pwm12_40322c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm12_40322c00, status, 0)
#define DT_N_S_soc_S_pwm12_40322c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm12_40322c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm12_40322c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm12_40322c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm12_40322c00_P_status_LEN 1
#define DT_N_S_soc_S_pwm12_40322c00_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm12_40322c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm12_40322c00_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm12_40322c00_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm12_40322c00_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm12_40322c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm12_40322c00, compatible, 0)
#define DT_N_S_soc_S_pwm12_40322c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm12_40322c00, compatible, 0)
#define DT_N_S_soc_S_pwm12_40322c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm12_40322c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm12_40322c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm12_40322c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm12_40322c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm12_40322c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_reg {1077029888, 256}
#define DT_N_S_soc_S_pwm12_40322c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_reg_IDX_0 1077029888
#define DT_N_S_soc_S_pwm12_40322c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm12_40322c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm12_40322c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_wakeup_source 0
#define DT_N_S_soc_S_pwm12_40322c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm12_40322c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm12_40322c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm13@40322d00
 *
 * Node identifier: DT_N_S_soc_S_pwm13_40322d00
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm13_40322d00_PATH "/soc/pwm13@40322d00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm13_40322d00_FULL_NAME "pwm13@40322d00"
#define DT_N_S_soc_S_pwm13_40322d00_FULL_NAME_UNQUOTED pwm13@40322d00
#define DT_N_S_soc_S_pwm13_40322d00_FULL_NAME_TOKEN pwm13_40322d00
#define DT_N_S_soc_S_pwm13_40322d00_FULL_NAME_UPPER_TOKEN PWM13_40322D00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm13_40322d00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm13_40322d00_CHILD_IDX 44

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm13_40322d00_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm13_40322d00_FOREACH_NODELABEL(fn) fn(pwm13)
#define DT_N_S_soc_S_pwm13_40322d00_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm13, __VA_ARGS__)
#define DT_N_S_soc_S_pwm13_40322d00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm13_40322d00_CHILD_NUM 0
#define DT_N_S_soc_S_pwm13_40322d00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm13_40322d00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm13_40322d00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm13_40322d00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm13_40322d00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm13_40322d00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm13_40322d00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm13_40322d00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm13_40322d00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm13_40322d00_HASH slhbOHxMAUBIFp6Npv22q68zVQKxzdEmLHPZlCYRXhI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm13_40322d00_ORD 104
#define DT_N_S_soc_S_pwm13_40322d00_ORD_STR_SORTABLE 00104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm13_40322d00_REQUIRES_ORDS \
	5, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm13_40322d00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm13_40322d00_EXISTS 1
#define DT_N_INST_13_renesas_ra_pwm DT_N_S_soc_S_pwm13_40322d00
#define DT_N_NODELABEL_pwm13        DT_N_S_soc_S_pwm13_40322d00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm13_40322d00_REG_NUM 1
#define DT_N_S_soc_S_pwm13_40322d00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_REG_IDX_0_VAL_ADDRESS 1077030144
#define DT_N_S_soc_S_pwm13_40322d00_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm13_40322d00_RANGES_NUM 0
#define DT_N_S_soc_S_pwm13_40322d00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm13_40322d00_IRQ_NUM 0
#define DT_N_S_soc_S_pwm13_40322d00_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm13_40322d00_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm13_40322d00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm13_40322d00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm13_40322d00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm13_40322d00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm13_40322d00_P_divider 0
#define DT_N_S_soc_S_pwm13_40322d00_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_channel 13
#define DT_N_S_soc_S_pwm13_40322d00_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_S_soc_S_pwm13_40322d00_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm13_40322d00_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_clocks_IDX_0_VAL_stop_bit 18
#define DT_N_S_soc_S_pwm13_40322d00_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm13_40322d00, clocks, 0)
#define DT_N_S_soc_S_pwm13_40322d00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm13_40322d00, clocks, 0)
#define DT_N_S_soc_S_pwm13_40322d00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm13_40322d00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm13_40322d00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm13_40322d00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm13_40322d00_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm13_40322d00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_status "disabled"
#define DT_N_S_soc_S_pwm13_40322d00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm13_40322d00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm13_40322d00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm13_40322d00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm13_40322d00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm13_40322d00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm13_40322d00, status, 0)
#define DT_N_S_soc_S_pwm13_40322d00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm13_40322d00, status, 0)
#define DT_N_S_soc_S_pwm13_40322d00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm13_40322d00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm13_40322d00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm13_40322d00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm13_40322d00_P_status_LEN 1
#define DT_N_S_soc_S_pwm13_40322d00_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm13_40322d00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm13_40322d00_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm13_40322d00_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm13_40322d00_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm13_40322d00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm13_40322d00, compatible, 0)
#define DT_N_S_soc_S_pwm13_40322d00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm13_40322d00, compatible, 0)
#define DT_N_S_soc_S_pwm13_40322d00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm13_40322d00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm13_40322d00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm13_40322d00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm13_40322d00_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm13_40322d00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_reg {1077030144, 256}
#define DT_N_S_soc_S_pwm13_40322d00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_reg_IDX_0 1077030144
#define DT_N_S_soc_S_pwm13_40322d00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm13_40322d00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm13_40322d00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_wakeup_source 0
#define DT_N_S_soc_S_pwm13_40322d00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm13_40322d00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm13_40322d00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm2@40322200
 *
 * Node identifier: DT_N_S_soc_S_pwm2_40322200
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm2_40322200_PATH "/soc/pwm2@40322200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm2_40322200_FULL_NAME "pwm2@40322200"
#define DT_N_S_soc_S_pwm2_40322200_FULL_NAME_UNQUOTED pwm2@40322200
#define DT_N_S_soc_S_pwm2_40322200_FULL_NAME_TOKEN pwm2_40322200
#define DT_N_S_soc_S_pwm2_40322200_FULL_NAME_UPPER_TOKEN PWM2_40322200

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm2_40322200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm2_40322200_CHILD_IDX 33

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm2_40322200_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm2_40322200_FOREACH_NODELABEL(fn) fn(pwm2)
#define DT_N_S_soc_S_pwm2_40322200_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm2, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40322200_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm2_40322200_CHILD_NUM 0
#define DT_N_S_soc_S_pwm2_40322200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm2_40322200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm2_40322200_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm2_40322200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm2_40322200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm2_40322200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm2_40322200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm2_40322200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm2_40322200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm2_40322200_HASH okgkK03D5fa_WSVGJZz_gpbx4ktzBGMMjAVYgg4wQOU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm2_40322200_ORD 105
#define DT_N_S_soc_S_pwm2_40322200_ORD_STR_SORTABLE 00105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm2_40322200_REQUIRES_ORDS \
	5, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm2_40322200_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm2_40322200_EXISTS 1
#define DT_N_INST_3_renesas_ra_pwm DT_N_S_soc_S_pwm2_40322200
#define DT_N_NODELABEL_pwm2        DT_N_S_soc_S_pwm2_40322200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm2_40322200_REG_NUM 1
#define DT_N_S_soc_S_pwm2_40322200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_REG_IDX_0_VAL_ADDRESS 1077027328
#define DT_N_S_soc_S_pwm2_40322200_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm2_40322200_RANGES_NUM 0
#define DT_N_S_soc_S_pwm2_40322200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm2_40322200_IRQ_NUM 0
#define DT_N_S_soc_S_pwm2_40322200_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm2_40322200_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm2_40322200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm2_40322200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm2_40322200_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm2_40322200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm2_40322200_P_divider 0
#define DT_N_S_soc_S_pwm2_40322200_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_channel 2
#define DT_N_S_soc_S_pwm2_40322200_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_S_soc_S_pwm2_40322200_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm2_40322200_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_clocks_IDX_0_VAL_stop_bit 29
#define DT_N_S_soc_S_pwm2_40322200_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm2_40322200, clocks, 0)
#define DT_N_S_soc_S_pwm2_40322200_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm2_40322200, clocks, 0)
#define DT_N_S_soc_S_pwm2_40322200_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm2_40322200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40322200_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm2_40322200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40322200_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm2_40322200_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_status "disabled"
#define DT_N_S_soc_S_pwm2_40322200_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm2_40322200_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm2_40322200_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm2_40322200_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm2_40322200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm2_40322200_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm2_40322200, status, 0)
#define DT_N_S_soc_S_pwm2_40322200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm2_40322200, status, 0)
#define DT_N_S_soc_S_pwm2_40322200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm2_40322200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40322200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm2_40322200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40322200_P_status_LEN 1
#define DT_N_S_soc_S_pwm2_40322200_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm2_40322200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm2_40322200_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm2_40322200_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm2_40322200_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm2_40322200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm2_40322200, compatible, 0)
#define DT_N_S_soc_S_pwm2_40322200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm2_40322200, compatible, 0)
#define DT_N_S_soc_S_pwm2_40322200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm2_40322200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40322200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm2_40322200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40322200_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm2_40322200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_reg {1077027328, 256}
#define DT_N_S_soc_S_pwm2_40322200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_reg_IDX_0 1077027328
#define DT_N_S_soc_S_pwm2_40322200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm2_40322200_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm2_40322200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_wakeup_source 0
#define DT_N_S_soc_S_pwm2_40322200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm2_40322200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm2_40322200_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm3@40322300
 *
 * Node identifier: DT_N_S_soc_S_pwm3_40322300
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm3_40322300_PATH "/soc/pwm3@40322300"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm3_40322300_FULL_NAME "pwm3@40322300"
#define DT_N_S_soc_S_pwm3_40322300_FULL_NAME_UNQUOTED pwm3@40322300
#define DT_N_S_soc_S_pwm3_40322300_FULL_NAME_TOKEN pwm3_40322300
#define DT_N_S_soc_S_pwm3_40322300_FULL_NAME_UPPER_TOKEN PWM3_40322300

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm3_40322300_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm3_40322300_CHILD_IDX 34

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm3_40322300_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm3_40322300_FOREACH_NODELABEL(fn) fn(pwm3)
#define DT_N_S_soc_S_pwm3_40322300_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm3, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40322300_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm3_40322300_CHILD_NUM 0
#define DT_N_S_soc_S_pwm3_40322300_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm3_40322300_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm3_40322300_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm3_40322300_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm3_40322300_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm3_40322300_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm3_40322300_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm3_40322300_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm3_40322300_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm3_40322300_HASH oz_erPFJsrsdCq_Ftw0bUd2lRwwqyNocAvmPQqb0Eh8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm3_40322300_ORD 106
#define DT_N_S_soc_S_pwm3_40322300_ORD_STR_SORTABLE 00106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm3_40322300_REQUIRES_ORDS \
	5, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm3_40322300_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm3_40322300_EXISTS 1
#define DT_N_INST_4_renesas_ra_pwm DT_N_S_soc_S_pwm3_40322300
#define DT_N_NODELABEL_pwm3        DT_N_S_soc_S_pwm3_40322300

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm3_40322300_REG_NUM 1
#define DT_N_S_soc_S_pwm3_40322300_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_REG_IDX_0_VAL_ADDRESS 1077027584
#define DT_N_S_soc_S_pwm3_40322300_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm3_40322300_RANGES_NUM 0
#define DT_N_S_soc_S_pwm3_40322300_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm3_40322300_IRQ_NUM 0
#define DT_N_S_soc_S_pwm3_40322300_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm3_40322300_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm3_40322300_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm3_40322300_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm3_40322300_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm3_40322300_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm3_40322300_P_divider 0
#define DT_N_S_soc_S_pwm3_40322300_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_channel 3
#define DT_N_S_soc_S_pwm3_40322300_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_S_soc_S_pwm3_40322300_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm3_40322300_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_clocks_IDX_0_VAL_stop_bit 28
#define DT_N_S_soc_S_pwm3_40322300_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm3_40322300, clocks, 0)
#define DT_N_S_soc_S_pwm3_40322300_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm3_40322300, clocks, 0)
#define DT_N_S_soc_S_pwm3_40322300_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm3_40322300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40322300_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm3_40322300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40322300_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm3_40322300_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_status "disabled"
#define DT_N_S_soc_S_pwm3_40322300_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm3_40322300_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm3_40322300_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm3_40322300_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm3_40322300_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm3_40322300_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm3_40322300, status, 0)
#define DT_N_S_soc_S_pwm3_40322300_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm3_40322300, status, 0)
#define DT_N_S_soc_S_pwm3_40322300_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm3_40322300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40322300_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm3_40322300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40322300_P_status_LEN 1
#define DT_N_S_soc_S_pwm3_40322300_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm3_40322300_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm3_40322300_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm3_40322300_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm3_40322300_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm3_40322300_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm3_40322300, compatible, 0)
#define DT_N_S_soc_S_pwm3_40322300_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm3_40322300, compatible, 0)
#define DT_N_S_soc_S_pwm3_40322300_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm3_40322300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40322300_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm3_40322300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40322300_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm3_40322300_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_reg {1077027584, 256}
#define DT_N_S_soc_S_pwm3_40322300_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_reg_IDX_0 1077027584
#define DT_N_S_soc_S_pwm3_40322300_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm3_40322300_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm3_40322300_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_wakeup_source 0
#define DT_N_S_soc_S_pwm3_40322300_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm3_40322300_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm3_40322300_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm4@40322400
 *
 * Node identifier: DT_N_S_soc_S_pwm4_40322400
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm4_40322400_PATH "/soc/pwm4@40322400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm4_40322400_FULL_NAME "pwm4@40322400"
#define DT_N_S_soc_S_pwm4_40322400_FULL_NAME_UNQUOTED pwm4@40322400
#define DT_N_S_soc_S_pwm4_40322400_FULL_NAME_TOKEN pwm4_40322400
#define DT_N_S_soc_S_pwm4_40322400_FULL_NAME_UPPER_TOKEN PWM4_40322400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm4_40322400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm4_40322400_CHILD_IDX 35

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm4_40322400_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm4_40322400_FOREACH_NODELABEL(fn) fn(pwm4)
#define DT_N_S_soc_S_pwm4_40322400_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm4, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40322400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm4_40322400_CHILD_NUM 0
#define DT_N_S_soc_S_pwm4_40322400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm4_40322400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm4_40322400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm4_40322400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm4_40322400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm4_40322400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm4_40322400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm4_40322400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm4_40322400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm4_40322400_HASH B86g1lvYPKDU54OeqMe0nuVaiuBmVulodwvN6iai5ME

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm4_40322400_ORD 107
#define DT_N_S_soc_S_pwm4_40322400_ORD_STR_SORTABLE 00107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm4_40322400_REQUIRES_ORDS \
	5, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm4_40322400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm4_40322400_EXISTS 1
#define DT_N_INST_5_renesas_ra_pwm DT_N_S_soc_S_pwm4_40322400
#define DT_N_NODELABEL_pwm4        DT_N_S_soc_S_pwm4_40322400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm4_40322400_REG_NUM 1
#define DT_N_S_soc_S_pwm4_40322400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_REG_IDX_0_VAL_ADDRESS 1077027840
#define DT_N_S_soc_S_pwm4_40322400_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm4_40322400_RANGES_NUM 0
#define DT_N_S_soc_S_pwm4_40322400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm4_40322400_IRQ_NUM 0
#define DT_N_S_soc_S_pwm4_40322400_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm4_40322400_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm4_40322400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm4_40322400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm4_40322400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm4_40322400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm4_40322400_P_divider 0
#define DT_N_S_soc_S_pwm4_40322400_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_channel 4
#define DT_N_S_soc_S_pwm4_40322400_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_S_soc_S_pwm4_40322400_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm4_40322400_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_clocks_IDX_0_VAL_stop_bit 27
#define DT_N_S_soc_S_pwm4_40322400_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm4_40322400, clocks, 0)
#define DT_N_S_soc_S_pwm4_40322400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm4_40322400, clocks, 0)
#define DT_N_S_soc_S_pwm4_40322400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm4_40322400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40322400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm4_40322400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40322400_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm4_40322400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_status "disabled"
#define DT_N_S_soc_S_pwm4_40322400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm4_40322400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm4_40322400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm4_40322400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm4_40322400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm4_40322400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm4_40322400, status, 0)
#define DT_N_S_soc_S_pwm4_40322400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm4_40322400, status, 0)
#define DT_N_S_soc_S_pwm4_40322400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm4_40322400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40322400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm4_40322400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40322400_P_status_LEN 1
#define DT_N_S_soc_S_pwm4_40322400_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm4_40322400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm4_40322400_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm4_40322400_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm4_40322400_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm4_40322400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm4_40322400, compatible, 0)
#define DT_N_S_soc_S_pwm4_40322400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm4_40322400, compatible, 0)
#define DT_N_S_soc_S_pwm4_40322400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm4_40322400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40322400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm4_40322400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40322400_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm4_40322400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_reg {1077027840, 256}
#define DT_N_S_soc_S_pwm4_40322400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_reg_IDX_0 1077027840
#define DT_N_S_soc_S_pwm4_40322400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm4_40322400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm4_40322400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_wakeup_source 0
#define DT_N_S_soc_S_pwm4_40322400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm4_40322400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm4_40322400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm5@40322500
 *
 * Node identifier: DT_N_S_soc_S_pwm5_40322500
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm5_40322500_PATH "/soc/pwm5@40322500"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm5_40322500_FULL_NAME "pwm5@40322500"
#define DT_N_S_soc_S_pwm5_40322500_FULL_NAME_UNQUOTED pwm5@40322500
#define DT_N_S_soc_S_pwm5_40322500_FULL_NAME_TOKEN pwm5_40322500
#define DT_N_S_soc_S_pwm5_40322500_FULL_NAME_UPPER_TOKEN PWM5_40322500

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm5_40322500_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm5_40322500_CHILD_IDX 36

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm5_40322500_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm5_40322500_FOREACH_NODELABEL(fn) fn(pwm5)
#define DT_N_S_soc_S_pwm5_40322500_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm5, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40322500_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm5_40322500_CHILD_NUM 0
#define DT_N_S_soc_S_pwm5_40322500_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm5_40322500_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm5_40322500_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm5_40322500_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm5_40322500_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm5_40322500_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm5_40322500_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm5_40322500_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm5_40322500_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm5_40322500_HASH 5tSsrWgBdn2KawKzuiUTZ6lqTsgiwdEdZM2FkNWbCT8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm5_40322500_ORD 108
#define DT_N_S_soc_S_pwm5_40322500_ORD_STR_SORTABLE 00108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm5_40322500_REQUIRES_ORDS \
	5, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm5_40322500_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm5_40322500_EXISTS 1
#define DT_N_INST_6_renesas_ra_pwm DT_N_S_soc_S_pwm5_40322500
#define DT_N_NODELABEL_pwm5        DT_N_S_soc_S_pwm5_40322500

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm5_40322500_REG_NUM 1
#define DT_N_S_soc_S_pwm5_40322500_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_REG_IDX_0_VAL_ADDRESS 1077028096
#define DT_N_S_soc_S_pwm5_40322500_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm5_40322500_RANGES_NUM 0
#define DT_N_S_soc_S_pwm5_40322500_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm5_40322500_IRQ_NUM 0
#define DT_N_S_soc_S_pwm5_40322500_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm5_40322500_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm5_40322500_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm5_40322500_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm5_40322500_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm5_40322500_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm5_40322500_P_divider 0
#define DT_N_S_soc_S_pwm5_40322500_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_channel 5
#define DT_N_S_soc_S_pwm5_40322500_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_S_soc_S_pwm5_40322500_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm5_40322500_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_clocks_IDX_0_VAL_stop_bit 26
#define DT_N_S_soc_S_pwm5_40322500_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm5_40322500, clocks, 0)
#define DT_N_S_soc_S_pwm5_40322500_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm5_40322500, clocks, 0)
#define DT_N_S_soc_S_pwm5_40322500_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm5_40322500, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40322500_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm5_40322500, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40322500_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm5_40322500_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_status "disabled"
#define DT_N_S_soc_S_pwm5_40322500_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm5_40322500_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm5_40322500_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm5_40322500_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm5_40322500_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm5_40322500_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm5_40322500, status, 0)
#define DT_N_S_soc_S_pwm5_40322500_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm5_40322500, status, 0)
#define DT_N_S_soc_S_pwm5_40322500_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm5_40322500, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40322500_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm5_40322500, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40322500_P_status_LEN 1
#define DT_N_S_soc_S_pwm5_40322500_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm5_40322500_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm5_40322500_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm5_40322500_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm5_40322500_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm5_40322500_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm5_40322500, compatible, 0)
#define DT_N_S_soc_S_pwm5_40322500_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm5_40322500, compatible, 0)
#define DT_N_S_soc_S_pwm5_40322500_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm5_40322500, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40322500_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm5_40322500, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40322500_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm5_40322500_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_reg {1077028096, 256}
#define DT_N_S_soc_S_pwm5_40322500_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_reg_IDX_0 1077028096
#define DT_N_S_soc_S_pwm5_40322500_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm5_40322500_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm5_40322500_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_wakeup_source 0
#define DT_N_S_soc_S_pwm5_40322500_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm5_40322500_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm5_40322500_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm6@40322600
 *
 * Node identifier: DT_N_S_soc_S_pwm6_40322600
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm6_40322600_PATH "/soc/pwm6@40322600"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm6_40322600_FULL_NAME "pwm6@40322600"
#define DT_N_S_soc_S_pwm6_40322600_FULL_NAME_UNQUOTED pwm6@40322600
#define DT_N_S_soc_S_pwm6_40322600_FULL_NAME_TOKEN pwm6_40322600
#define DT_N_S_soc_S_pwm6_40322600_FULL_NAME_UPPER_TOKEN PWM6_40322600

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm6_40322600_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm6_40322600_CHILD_IDX 37

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm6_40322600_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm6_40322600_FOREACH_NODELABEL(fn) fn(pwm6)
#define DT_N_S_soc_S_pwm6_40322600_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm6, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40322600_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm6_40322600_CHILD_NUM 0
#define DT_N_S_soc_S_pwm6_40322600_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm6_40322600_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm6_40322600_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm6_40322600_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm6_40322600_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm6_40322600_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm6_40322600_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm6_40322600_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm6_40322600_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm6_40322600_HASH tGl8NJ8rRB0Qn3tc8kpE8BZrI0tDY_amFKRmdDyyEFg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm6_40322600_ORD 109
#define DT_N_S_soc_S_pwm6_40322600_ORD_STR_SORTABLE 00109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm6_40322600_REQUIRES_ORDS \
	5, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm6_40322600_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm6_40322600_EXISTS 1
#define DT_N_INST_7_renesas_ra_pwm DT_N_S_soc_S_pwm6_40322600
#define DT_N_NODELABEL_pwm6        DT_N_S_soc_S_pwm6_40322600

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm6_40322600_REG_NUM 1
#define DT_N_S_soc_S_pwm6_40322600_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_REG_IDX_0_VAL_ADDRESS 1077028352
#define DT_N_S_soc_S_pwm6_40322600_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm6_40322600_RANGES_NUM 0
#define DT_N_S_soc_S_pwm6_40322600_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm6_40322600_IRQ_NUM 0
#define DT_N_S_soc_S_pwm6_40322600_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm6_40322600_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm6_40322600_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm6_40322600_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm6_40322600_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm6_40322600_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm6_40322600_P_divider 0
#define DT_N_S_soc_S_pwm6_40322600_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_channel 6
#define DT_N_S_soc_S_pwm6_40322600_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_S_soc_S_pwm6_40322600_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm6_40322600_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_clocks_IDX_0_VAL_stop_bit 25
#define DT_N_S_soc_S_pwm6_40322600_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40322600, clocks, 0)
#define DT_N_S_soc_S_pwm6_40322600_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40322600, clocks, 0)
#define DT_N_S_soc_S_pwm6_40322600_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40322600, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40322600_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40322600, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40322600_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm6_40322600_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_status "disabled"
#define DT_N_S_soc_S_pwm6_40322600_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm6_40322600_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm6_40322600_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm6_40322600_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm6_40322600_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm6_40322600_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40322600, status, 0)
#define DT_N_S_soc_S_pwm6_40322600_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40322600, status, 0)
#define DT_N_S_soc_S_pwm6_40322600_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40322600, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40322600_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40322600, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40322600_P_status_LEN 1
#define DT_N_S_soc_S_pwm6_40322600_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm6_40322600_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm6_40322600_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm6_40322600_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm6_40322600_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm6_40322600_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40322600, compatible, 0)
#define DT_N_S_soc_S_pwm6_40322600_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40322600, compatible, 0)
#define DT_N_S_soc_S_pwm6_40322600_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40322600, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40322600_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40322600, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40322600_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm6_40322600_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_reg {1077028352, 256}
#define DT_N_S_soc_S_pwm6_40322600_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_reg_IDX_0 1077028352
#define DT_N_S_soc_S_pwm6_40322600_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm6_40322600_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm6_40322600_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_wakeup_source 0
#define DT_N_S_soc_S_pwm6_40322600_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm6_40322600_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm6_40322600_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/pwm7_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_PATH "/soc/pin-controller@40400800/pwm7_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FULL_NAME "pwm7_default"
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FULL_NAME_UNQUOTED pwm7_default
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FULL_NAME_TOKEN pwm7_default
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FULL_NAME_UPPER_TOKEN PWM7_DEFAULT

/* Node parent (/soc/pin-controller@40400800) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_PARENT DT_N_S_soc_S_pin_controller_40400800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FOREACH_NODELABEL(fn) fn(pwm7_default)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm7_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_CHILD_NUM 2
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_HASH 9WFsmO5Qm4pyrrq25WcikBEZumotRQaM8fOcmxtNibs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_ORD 110
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_ORD_STR_SORTABLE 00110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_REQUIRES_ORDS \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_SUPPORTS_ORDS \
	111, \
	144, \
	145,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_EXISTS 1
#define DT_N_NODELABEL_pwm7_default DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pwm7@40322700
 *
 * Node identifier: DT_N_S_soc_S_pwm7_40322700
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm7_40322700_PATH "/soc/pwm7@40322700"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm7_40322700_FULL_NAME "pwm7@40322700"
#define DT_N_S_soc_S_pwm7_40322700_FULL_NAME_UNQUOTED pwm7@40322700
#define DT_N_S_soc_S_pwm7_40322700_FULL_NAME_TOKEN pwm7_40322700
#define DT_N_S_soc_S_pwm7_40322700_FULL_NAME_UPPER_TOKEN PWM7_40322700

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm7_40322700_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm7_40322700_CHILD_IDX 38

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm7_40322700_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm7_40322700_FOREACH_NODELABEL(fn) fn(pwm7)
#define DT_N_S_soc_S_pwm7_40322700_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm7, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40322700_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm7_40322700_CHILD_NUM 0
#define DT_N_S_soc_S_pwm7_40322700_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm7_40322700_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm7_40322700_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm7_40322700_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm7_40322700_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm7_40322700_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm7_40322700_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm7_40322700_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm7_40322700_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm7_40322700_HASH Rsu8FMOurA3ATuuz30xmVlEvLyn9_pHyB06L6RgKblM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm7_40322700_ORD 111
#define DT_N_S_soc_S_pwm7_40322700_ORD_STR_SORTABLE 00111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm7_40322700_REQUIRES_ORDS \
	5, \
	20, \
	98, \
	110,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm7_40322700_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm7_40322700_EXISTS 1
#define DT_N_INST_0_renesas_ra_pwm DT_N_S_soc_S_pwm7_40322700
#define DT_N_NODELABEL_pwm7        DT_N_S_soc_S_pwm7_40322700

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm7_40322700_REG_NUM 1
#define DT_N_S_soc_S_pwm7_40322700_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_REG_IDX_0_VAL_ADDRESS 1077028608
#define DT_N_S_soc_S_pwm7_40322700_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm7_40322700_RANGES_NUM 0
#define DT_N_S_soc_S_pwm7_40322700_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm7_40322700_IRQ_NUM 2
#define DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_0_VAL_irq 40
#define DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_1_VAL_irq 41
#define DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pwm7_40322700_IRQ_LEVEL 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_NAME_gtioca_VAL_irq DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_pwm7_40322700_IRQ_NAME_gtioca_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_NAME_gtioca_VAL_priority DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_pwm7_40322700_IRQ_NAME_gtioca_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_NAME_gtioca_CONTROLLER DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_pwm7_40322700_IRQ_NAME_overflow_VAL_irq DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_pwm7_40322700_IRQ_NAME_overflow_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_NAME_overflow_VAL_priority DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_pwm7_40322700_IRQ_NAME_overflow_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_IRQ_NAME_overflow_CONTROLLER DT_N_S_soc_S_pwm7_40322700_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_pwm7_40322700_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm7_40322700_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm7_40322700_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm7_40322700_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm7_40322700_PINCTRL_NUM 1
#define DT_N_S_soc_S_pwm7_40322700_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_pwm7_40322700_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_pwm7_40322700_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_pwm7_40322700_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default

/* Generic property macros: */
#define DT_N_S_soc_S_pwm7_40322700_P_divider 0
#define DT_N_S_soc_S_pwm7_40322700_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_channel 7
#define DT_N_S_soc_S_pwm7_40322700_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_S_soc_S_pwm7_40322700_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm7_40322700_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_clocks_IDX_0_VAL_stop_bit 24
#define DT_N_S_soc_S_pwm7_40322700_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40322700, clocks, 0)
#define DT_N_S_soc_S_pwm7_40322700_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40322700, clocks, 0)
#define DT_N_S_soc_S_pwm7_40322700_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40322700, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40322700_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40322700, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40322700_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm7_40322700_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_interrupts {40, 1, 41, 1}
#define DT_N_S_soc_S_pwm7_40322700_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_interrupts_IDX_0 40
#define DT_N_S_soc_S_pwm7_40322700_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_pwm7_40322700_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_interrupts_IDX_2 41
#define DT_N_S_soc_S_pwm7_40322700_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_pwm7_40322700_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names {"gtioca", "overflow"}
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_IDX_0 "gtioca"
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_IDX_0_STRING_UNQUOTED gtioca
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_IDX_0_STRING_TOKEN gtioca
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GTIOCA
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_IDX_1 "overflow"
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_IDX_1_STRING_UNQUOTED overflow
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_IDX_1_STRING_TOKEN overflow
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN OVERFLOW
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40322700, interrupt_names, 0) \
	fn(DT_N_S_soc_S_pwm7_40322700, interrupt_names, 1)
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40322700, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm7_40322700, interrupt_names, 1)
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40322700, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm7_40322700, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40322700, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm7_40322700, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_pwm7_40322700_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_status "okay"
#define DT_N_S_soc_S_pwm7_40322700_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pwm7_40322700_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pwm7_40322700_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pwm7_40322700_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pwm7_40322700_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pwm7_40322700_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40322700, status, 0)
#define DT_N_S_soc_S_pwm7_40322700_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40322700, status, 0)
#define DT_N_S_soc_S_pwm7_40322700_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40322700, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40322700_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40322700, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40322700_P_status_LEN 1
#define DT_N_S_soc_S_pwm7_40322700_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm7_40322700_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm7_40322700_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm7_40322700_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm7_40322700_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm7_40322700_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40322700, compatible, 0)
#define DT_N_S_soc_S_pwm7_40322700_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40322700, compatible, 0)
#define DT_N_S_soc_S_pwm7_40322700_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40322700, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40322700_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40322700, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40322700_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm7_40322700_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_reg {1077028608, 256}
#define DT_N_S_soc_S_pwm7_40322700_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_reg_IDX_0 1077028608
#define DT_N_S_soc_S_pwm7_40322700_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm7_40322700_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm7_40322700_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_wakeup_source 0
#define DT_N_S_soc_S_pwm7_40322700_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm7_40322700_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40322700, pinctrl_0, 0)
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40322700, pinctrl_0, 0)
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40322700, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40322700, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40322700, pinctrl_names, 0)
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40322700, pinctrl_names, 0)
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40322700, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40322700, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_pwm7_40322700_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/pwm8@40322800
 *
 * Node identifier: DT_N_S_soc_S_pwm8_40322800
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm8_40322800_PATH "/soc/pwm8@40322800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm8_40322800_FULL_NAME "pwm8@40322800"
#define DT_N_S_soc_S_pwm8_40322800_FULL_NAME_UNQUOTED pwm8@40322800
#define DT_N_S_soc_S_pwm8_40322800_FULL_NAME_TOKEN pwm8_40322800
#define DT_N_S_soc_S_pwm8_40322800_FULL_NAME_UPPER_TOKEN PWM8_40322800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm8_40322800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm8_40322800_CHILD_IDX 39

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm8_40322800_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm8_40322800_FOREACH_NODELABEL(fn) fn(pwm8)
#define DT_N_S_soc_S_pwm8_40322800_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm8, __VA_ARGS__)
#define DT_N_S_soc_S_pwm8_40322800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm8_40322800_CHILD_NUM 0
#define DT_N_S_soc_S_pwm8_40322800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm8_40322800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm8_40322800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm8_40322800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm8_40322800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm8_40322800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm8_40322800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm8_40322800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm8_40322800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm8_40322800_HASH 284OVr76Kg1ftlgw4orG4rSu0e9BBXjRAnHWhS9AXSI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm8_40322800_ORD 112
#define DT_N_S_soc_S_pwm8_40322800_ORD_STR_SORTABLE 00112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm8_40322800_REQUIRES_ORDS \
	5, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm8_40322800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm8_40322800_EXISTS 1
#define DT_N_INST_8_renesas_ra_pwm DT_N_S_soc_S_pwm8_40322800
#define DT_N_NODELABEL_pwm8        DT_N_S_soc_S_pwm8_40322800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm8_40322800_REG_NUM 1
#define DT_N_S_soc_S_pwm8_40322800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_REG_IDX_0_VAL_ADDRESS 1077028864
#define DT_N_S_soc_S_pwm8_40322800_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm8_40322800_RANGES_NUM 0
#define DT_N_S_soc_S_pwm8_40322800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm8_40322800_IRQ_NUM 0
#define DT_N_S_soc_S_pwm8_40322800_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm8_40322800_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm8_40322800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm8_40322800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm8_40322800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm8_40322800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm8_40322800_P_divider 0
#define DT_N_S_soc_S_pwm8_40322800_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_channel 8
#define DT_N_S_soc_S_pwm8_40322800_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_S_soc_S_pwm8_40322800_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm8_40322800_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_clocks_IDX_0_VAL_stop_bit 23
#define DT_N_S_soc_S_pwm8_40322800_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm8_40322800, clocks, 0)
#define DT_N_S_soc_S_pwm8_40322800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm8_40322800, clocks, 0)
#define DT_N_S_soc_S_pwm8_40322800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm8_40322800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm8_40322800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm8_40322800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm8_40322800_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm8_40322800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_status "disabled"
#define DT_N_S_soc_S_pwm8_40322800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm8_40322800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm8_40322800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm8_40322800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm8_40322800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm8_40322800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm8_40322800, status, 0)
#define DT_N_S_soc_S_pwm8_40322800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm8_40322800, status, 0)
#define DT_N_S_soc_S_pwm8_40322800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm8_40322800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm8_40322800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm8_40322800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm8_40322800_P_status_LEN 1
#define DT_N_S_soc_S_pwm8_40322800_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm8_40322800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm8_40322800_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm8_40322800_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm8_40322800_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm8_40322800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm8_40322800, compatible, 0)
#define DT_N_S_soc_S_pwm8_40322800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm8_40322800, compatible, 0)
#define DT_N_S_soc_S_pwm8_40322800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm8_40322800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm8_40322800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm8_40322800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm8_40322800_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm8_40322800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_reg {1077028864, 256}
#define DT_N_S_soc_S_pwm8_40322800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_reg_IDX_0 1077028864
#define DT_N_S_soc_S_pwm8_40322800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm8_40322800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm8_40322800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_wakeup_source 0
#define DT_N_S_soc_S_pwm8_40322800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm8_40322800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm8_40322800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm9@40322900
 *
 * Node identifier: DT_N_S_soc_S_pwm9_40322900
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm9_40322900_PATH "/soc/pwm9@40322900"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm9_40322900_FULL_NAME "pwm9@40322900"
#define DT_N_S_soc_S_pwm9_40322900_FULL_NAME_UNQUOTED pwm9@40322900
#define DT_N_S_soc_S_pwm9_40322900_FULL_NAME_TOKEN pwm9_40322900
#define DT_N_S_soc_S_pwm9_40322900_FULL_NAME_UPPER_TOKEN PWM9_40322900

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm9_40322900_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm9_40322900_CHILD_IDX 40

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm9_40322900_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm9_40322900_FOREACH_NODELABEL(fn) fn(pwm9)
#define DT_N_S_soc_S_pwm9_40322900_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm9, __VA_ARGS__)
#define DT_N_S_soc_S_pwm9_40322900_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm9_40322900_CHILD_NUM 0
#define DT_N_S_soc_S_pwm9_40322900_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm9_40322900_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm9_40322900_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm9_40322900_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm9_40322900_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm9_40322900_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm9_40322900_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm9_40322900_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm9_40322900_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm9_40322900_HASH oOF0QdtzwP2NcAe8_4Rm_8ZYal0QY2IQXB8bcA6LjTY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm9_40322900_ORD 113
#define DT_N_S_soc_S_pwm9_40322900_ORD_STR_SORTABLE 00113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm9_40322900_REQUIRES_ORDS \
	5, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm9_40322900_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm9_40322900_EXISTS 1
#define DT_N_INST_9_renesas_ra_pwm DT_N_S_soc_S_pwm9_40322900
#define DT_N_NODELABEL_pwm9        DT_N_S_soc_S_pwm9_40322900

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm9_40322900_REG_NUM 1
#define DT_N_S_soc_S_pwm9_40322900_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_REG_IDX_0_VAL_ADDRESS 1077029120
#define DT_N_S_soc_S_pwm9_40322900_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm9_40322900_RANGES_NUM 0
#define DT_N_S_soc_S_pwm9_40322900_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm9_40322900_IRQ_NUM 0
#define DT_N_S_soc_S_pwm9_40322900_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm9_40322900_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm9_40322900_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm9_40322900_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm9_40322900_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm9_40322900_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm9_40322900_P_divider 0
#define DT_N_S_soc_S_pwm9_40322900_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_channel 9
#define DT_N_S_soc_S_pwm9_40322900_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkd
#define DT_N_S_soc_S_pwm9_40322900_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm9_40322900_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_clocks_IDX_0_VAL_stop_bit 22
#define DT_N_S_soc_S_pwm9_40322900_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm9_40322900, clocks, 0)
#define DT_N_S_soc_S_pwm9_40322900_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm9_40322900, clocks, 0)
#define DT_N_S_soc_S_pwm9_40322900_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm9_40322900, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm9_40322900_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm9_40322900, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm9_40322900_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm9_40322900_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_status "disabled"
#define DT_N_S_soc_S_pwm9_40322900_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm9_40322900_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm9_40322900_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm9_40322900_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm9_40322900_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm9_40322900_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm9_40322900, status, 0)
#define DT_N_S_soc_S_pwm9_40322900_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm9_40322900, status, 0)
#define DT_N_S_soc_S_pwm9_40322900_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm9_40322900, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm9_40322900_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm9_40322900, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm9_40322900_P_status_LEN 1
#define DT_N_S_soc_S_pwm9_40322900_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm9_40322900_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm9_40322900_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm9_40322900_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm9_40322900_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm9_40322900_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm9_40322900, compatible, 0)
#define DT_N_S_soc_S_pwm9_40322900_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm9_40322900, compatible, 0)
#define DT_N_S_soc_S_pwm9_40322900_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm9_40322900, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm9_40322900_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm9_40322900, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm9_40322900_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm9_40322900_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_reg {1077029120, 256}
#define DT_N_S_soc_S_pwm9_40322900_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_reg_IDX_0 1077029120
#define DT_N_S_soc_S_pwm9_40322900_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm9_40322900_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm9_40322900_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_wakeup_source 0
#define DT_N_S_soc_S_pwm9_40322900_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm9_40322900_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm9_40322900_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/pclkb
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_pclkb
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_PATH "/clocks/pclkblock@40203000/pclkb"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FULL_NAME "pclkb"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FULL_NAME_UNQUOTED pclkb
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FULL_NAME_TOKEN pclkb
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FULL_NAME_UPPER_TOKEN PCLKB

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FOREACH_NODELABEL(fn) fn(pclkb)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkb, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_HASH 1oIis5xhMZ7GfiivXnNIjT7gXwX6ILDUyB696gxlw0A

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_ORD 114
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_ORD_STR_SORTABLE 00114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_SUPPORTS_ORDS \
	115, \
	116,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_EXISTS 1
#define DT_N_INST_3_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_pclkb
#define DT_N_NODELABEL_pclkb            DT_N_S_clocks_S_pclkblock_40203000_S_pclkb

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_div 8
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclkb_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sdhc@40252000
 *
 * Node identifier: DT_N_S_soc_S_sdhc_40252000
 *
 * Binding (compatible = renesas,ra-sdhc):
 *   $ZEPHYR_BASE/dts/bindings/sdhc/renesas,ra-sdhc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sdhc_40252000_PATH "/soc/sdhc@40252000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sdhc_40252000_FULL_NAME "sdhc@40252000"
#define DT_N_S_soc_S_sdhc_40252000_FULL_NAME_UNQUOTED sdhc@40252000
#define DT_N_S_soc_S_sdhc_40252000_FULL_NAME_TOKEN sdhc_40252000
#define DT_N_S_soc_S_sdhc_40252000_FULL_NAME_UPPER_TOKEN SDHC_40252000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sdhc_40252000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sdhc_40252000_CHILD_IDX 69

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sdhc_40252000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sdhc_40252000_FOREACH_NODELABEL(fn) fn(sdhc0)
#define DT_N_S_soc_S_sdhc_40252000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdhc0, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sdhc_40252000_CHILD_NUM 0
#define DT_N_S_soc_S_sdhc_40252000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sdhc_40252000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sdhc_40252000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sdhc_40252000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdhc_40252000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sdhc_40252000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sdhc_40252000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sdhc_40252000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdhc_40252000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sdhc_40252000_HASH fn06lQO_h_4NiSCgnxE0g835lW3x5ikW0Su9D6Cn0_M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sdhc_40252000_ORD 115
#define DT_N_S_soc_S_sdhc_40252000_ORD_STR_SORTABLE 00115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sdhc_40252000_REQUIRES_ORDS \
	5, \
	20, \
	114,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sdhc_40252000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sdhc_40252000_EXISTS 1
#define DT_N_INST_0_renesas_ra_sdhc DT_N_S_soc_S_sdhc_40252000
#define DT_N_NODELABEL_sdhc0        DT_N_S_soc_S_sdhc_40252000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sdhc_40252000_REG_NUM 1
#define DT_N_S_soc_S_sdhc_40252000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_REG_IDX_0_VAL_ADDRESS 1076174848
#define DT_N_S_soc_S_sdhc_40252000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_sdhc_40252000_RANGES_NUM 0
#define DT_N_S_soc_S_sdhc_40252000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NUM 3
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_0_VAL_irq 57
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_0_VAL_priority 12
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_1_VAL_irq 58
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_1_VAL_priority 12
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_2_VAL_irq 59
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_2_VAL_priority 12
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sdhc_40252000_IRQ_LEVEL 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_accs_VAL_irq DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_accs_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_accs_VAL_priority DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_accs_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_accs_CONTROLLER DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_card_VAL_irq DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_card_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_card_VAL_priority DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_card_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_card_CONTROLLER DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_dma_req_VAL_irq DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_dma_req_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_dma_req_VAL_priority DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_dma_req_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_IRQ_NAME_dma_req_CONTROLLER DT_N_S_soc_S_sdhc_40252000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sdhc_40252000_COMPAT_MATCHES_renesas_ra_sdhc 1
#define DT_N_S_soc_S_sdhc_40252000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sdhc_40252000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_COMPAT_MODEL_IDX_0 "ra-sdhc"
#define DT_N_S_soc_S_sdhc_40252000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sdhc_40252000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sdhc_40252000_P_channel 0
#define DT_N_S_soc_S_sdhc_40252000_P_channel_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_bus_width 4
#define DT_N_S_soc_S_sdhc_40252000_P_bus_width_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sdhc_40252000_P_bus_width_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_bus_width_IDX_0_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_bus_width_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_sd_support 1
#define DT_N_S_soc_S_sdhc_40252000_P_sd_support_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_mmc_support 1
#define DT_N_S_soc_S_sdhc_40252000_P_mmc_support_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_card_detect 1
#define DT_N_S_soc_S_sdhc_40252000_P_card_detect_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_write_protect 0
#define DT_N_S_soc_S_sdhc_40252000_P_write_protect_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_reg {1076174848, 1024}
#define DT_N_S_soc_S_sdhc_40252000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_reg_IDX_0 1076174848
#define DT_N_S_soc_S_sdhc_40252000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_sdhc_40252000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_interrupts {57, 12, 58, 12, 59, 12}
#define DT_N_S_soc_S_sdhc_40252000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_interrupts_IDX_0 57
#define DT_N_S_soc_S_sdhc_40252000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_interrupts_IDX_1 12
#define DT_N_S_soc_S_sdhc_40252000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_interrupts_IDX_2 58
#define DT_N_S_soc_S_sdhc_40252000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_interrupts_IDX_3 12
#define DT_N_S_soc_S_sdhc_40252000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_interrupts_IDX_4 59
#define DT_N_S_soc_S_sdhc_40252000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_interrupts_IDX_5 12
#define DT_N_S_soc_S_sdhc_40252000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names {"accs", "card", "dma-req"}
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_0 "accs"
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_0_STRING_UNQUOTED accs
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_0_STRING_TOKEN accs
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN ACCS
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_1 "card"
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_1_STRING_UNQUOTED card
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_1_STRING_TOKEN card
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN CARD
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_2 "dma-req"
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_2_STRING_UNQUOTED dma-req
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_2_STRING_TOKEN dma_req
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN DMA_REQ
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdhc_40252000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sdhc_40252000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sdhc_40252000, interrupt_names, 2)
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdhc_40252000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdhc_40252000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdhc_40252000, interrupt_names, 2)
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdhc_40252000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdhc_40252000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdhc_40252000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdhc_40252000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdhc_40252000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdhc_40252000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_sdhc_40252000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_max_current_330 0
#define DT_N_S_soc_S_sdhc_40252000_P_max_current_330_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_max_current_300 0
#define DT_N_S_soc_S_sdhc_40252000_P_max_current_300_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_max_current_180 0
#define DT_N_S_soc_S_sdhc_40252000_P_max_current_180_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_max_bus_freq 52000000
#define DT_N_S_soc_S_sdhc_40252000_P_max_bus_freq_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_min_bus_freq 400000
#define DT_N_S_soc_S_sdhc_40252000_P_min_bus_freq_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_power_delay_ms 500
#define DT_N_S_soc_S_sdhc_40252000_P_power_delay_ms_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_mmc_hs200_1_8v 0
#define DT_N_S_soc_S_sdhc_40252000_P_mmc_hs200_1_8v_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_mmc_hs400_1_8v 0
#define DT_N_S_soc_S_sdhc_40252000_P_mmc_hs400_1_8v_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_status "disabled"
#define DT_N_S_soc_S_sdhc_40252000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sdhc_40252000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sdhc_40252000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sdhc_40252000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sdhc_40252000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sdhc_40252000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdhc_40252000, status, 0)
#define DT_N_S_soc_S_sdhc_40252000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdhc_40252000, status, 0)
#define DT_N_S_soc_S_sdhc_40252000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdhc_40252000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdhc_40252000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252000_P_status_LEN 1
#define DT_N_S_soc_S_sdhc_40252000_P_status_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_compatible {"renesas,ra-sdhc"}
#define DT_N_S_soc_S_sdhc_40252000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_compatible_IDX_0 "renesas,ra-sdhc"
#define DT_N_S_soc_S_sdhc_40252000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sdhc
#define DT_N_S_soc_S_sdhc_40252000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sdhc
#define DT_N_S_soc_S_sdhc_40252000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SDHC
#define DT_N_S_soc_S_sdhc_40252000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdhc_40252000, compatible, 0)
#define DT_N_S_soc_S_sdhc_40252000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdhc_40252000, compatible, 0)
#define DT_N_S_soc_S_sdhc_40252000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdhc_40252000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdhc_40252000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252000_P_compatible_LEN 1
#define DT_N_S_soc_S_sdhc_40252000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkb
#define DT_N_S_soc_S_sdhc_40252000_P_clocks_IDX_0_VAL_mstp 2
#define DT_N_S_soc_S_sdhc_40252000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_clocks_IDX_0_VAL_stop_bit 12
#define DT_N_S_soc_S_sdhc_40252000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdhc_40252000, clocks, 0)
#define DT_N_S_soc_S_sdhc_40252000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdhc_40252000, clocks, 0)
#define DT_N_S_soc_S_sdhc_40252000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdhc_40252000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdhc_40252000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252000_P_clocks_LEN 1
#define DT_N_S_soc_S_sdhc_40252000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sdhc_40252000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_wakeup_source 0
#define DT_N_S_soc_S_sdhc_40252000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sdhc_40252000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sdhc@40252400
 *
 * Node identifier: DT_N_S_soc_S_sdhc_40252400
 *
 * Binding (compatible = renesas,ra-sdhc):
 *   $ZEPHYR_BASE/dts/bindings/sdhc/renesas,ra-sdhc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sdhc_40252400_PATH "/soc/sdhc@40252400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sdhc_40252400_FULL_NAME "sdhc@40252400"
#define DT_N_S_soc_S_sdhc_40252400_FULL_NAME_UNQUOTED sdhc@40252400
#define DT_N_S_soc_S_sdhc_40252400_FULL_NAME_TOKEN sdhc_40252400
#define DT_N_S_soc_S_sdhc_40252400_FULL_NAME_UPPER_TOKEN SDHC_40252400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sdhc_40252400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sdhc_40252400_CHILD_IDX 70

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sdhc_40252400_NODELABEL_NUM 2
#define DT_N_S_soc_S_sdhc_40252400_FOREACH_NODELABEL(fn) fn(sdhc1) fn(pmod_sd_shield)
#define DT_N_S_soc_S_sdhc_40252400_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdhc1, __VA_ARGS__) fn(pmod_sd_shield, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sdhc_40252400_CHILD_NUM 0
#define DT_N_S_soc_S_sdhc_40252400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sdhc_40252400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sdhc_40252400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sdhc_40252400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdhc_40252400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sdhc_40252400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sdhc_40252400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sdhc_40252400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdhc_40252400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sdhc_40252400_HASH lrCW8K_9vR63oYHYs6_sXmpYgrNFFjaSzLv4UFgmVK0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sdhc_40252400_ORD 116
#define DT_N_S_soc_S_sdhc_40252400_ORD_STR_SORTABLE 00116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sdhc_40252400_REQUIRES_ORDS \
	5, \
	114,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sdhc_40252400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sdhc_40252400_EXISTS 1
#define DT_N_INST_1_renesas_ra_sdhc   DT_N_S_soc_S_sdhc_40252400
#define DT_N_NODELABEL_sdhc1          DT_N_S_soc_S_sdhc_40252400
#define DT_N_NODELABEL_pmod_sd_shield DT_N_S_soc_S_sdhc_40252400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sdhc_40252400_REG_NUM 1
#define DT_N_S_soc_S_sdhc_40252400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_REG_IDX_0_VAL_ADDRESS 1076175872
#define DT_N_S_soc_S_sdhc_40252400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_sdhc_40252400_RANGES_NUM 0
#define DT_N_S_soc_S_sdhc_40252400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sdhc_40252400_IRQ_NUM 0
#define DT_N_S_soc_S_sdhc_40252400_IRQ_LEVEL 0
#define DT_N_S_soc_S_sdhc_40252400_COMPAT_MATCHES_renesas_ra_sdhc 1
#define DT_N_S_soc_S_sdhc_40252400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sdhc_40252400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_COMPAT_MODEL_IDX_0 "ra-sdhc"
#define DT_N_S_soc_S_sdhc_40252400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sdhc_40252400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sdhc_40252400_P_channel 1
#define DT_N_S_soc_S_sdhc_40252400_P_channel_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_bus_width 4
#define DT_N_S_soc_S_sdhc_40252400_P_bus_width_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sdhc_40252400_P_bus_width_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_bus_width_IDX_0_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_bus_width_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_sd_support 1
#define DT_N_S_soc_S_sdhc_40252400_P_sd_support_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_mmc_support 1
#define DT_N_S_soc_S_sdhc_40252400_P_mmc_support_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_card_detect 1
#define DT_N_S_soc_S_sdhc_40252400_P_card_detect_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_write_protect 0
#define DT_N_S_soc_S_sdhc_40252400_P_write_protect_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_reg {1076175872, 1024}
#define DT_N_S_soc_S_sdhc_40252400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_reg_IDX_0 1076175872
#define DT_N_S_soc_S_sdhc_40252400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_sdhc_40252400_P_reg_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_max_current_330 0
#define DT_N_S_soc_S_sdhc_40252400_P_max_current_330_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_max_current_300 0
#define DT_N_S_soc_S_sdhc_40252400_P_max_current_300_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_max_current_180 0
#define DT_N_S_soc_S_sdhc_40252400_P_max_current_180_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_max_bus_freq 52000000
#define DT_N_S_soc_S_sdhc_40252400_P_max_bus_freq_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_min_bus_freq 400000
#define DT_N_S_soc_S_sdhc_40252400_P_min_bus_freq_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_power_delay_ms 500
#define DT_N_S_soc_S_sdhc_40252400_P_power_delay_ms_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_mmc_hs200_1_8v 0
#define DT_N_S_soc_S_sdhc_40252400_P_mmc_hs200_1_8v_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_mmc_hs400_1_8v 0
#define DT_N_S_soc_S_sdhc_40252400_P_mmc_hs400_1_8v_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_status "disabled"
#define DT_N_S_soc_S_sdhc_40252400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sdhc_40252400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sdhc_40252400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sdhc_40252400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sdhc_40252400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sdhc_40252400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdhc_40252400, status, 0)
#define DT_N_S_soc_S_sdhc_40252400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdhc_40252400, status, 0)
#define DT_N_S_soc_S_sdhc_40252400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdhc_40252400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdhc_40252400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252400_P_status_LEN 1
#define DT_N_S_soc_S_sdhc_40252400_P_status_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_compatible {"renesas,ra-sdhc"}
#define DT_N_S_soc_S_sdhc_40252400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_compatible_IDX_0 "renesas,ra-sdhc"
#define DT_N_S_soc_S_sdhc_40252400_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sdhc
#define DT_N_S_soc_S_sdhc_40252400_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sdhc
#define DT_N_S_soc_S_sdhc_40252400_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SDHC
#define DT_N_S_soc_S_sdhc_40252400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdhc_40252400, compatible, 0)
#define DT_N_S_soc_S_sdhc_40252400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdhc_40252400, compatible, 0)
#define DT_N_S_soc_S_sdhc_40252400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdhc_40252400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdhc_40252400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252400_P_compatible_LEN 1
#define DT_N_S_soc_S_sdhc_40252400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclkb
#define DT_N_S_soc_S_sdhc_40252400_P_clocks_IDX_0_VAL_mstp 2
#define DT_N_S_soc_S_sdhc_40252400_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_clocks_IDX_0_VAL_stop_bit 11
#define DT_N_S_soc_S_sdhc_40252400_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdhc_40252400, clocks, 0)
#define DT_N_S_soc_S_sdhc_40252400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdhc_40252400, clocks, 0)
#define DT_N_S_soc_S_sdhc_40252400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdhc_40252400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdhc_40252400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdhc_40252400_P_clocks_LEN 1
#define DT_N_S_soc_S_sdhc_40252400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sdhc_40252400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_wakeup_source 0
#define DT_N_S_soc_S_sdhc_40252400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sdhc_40252400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sdhc_40252400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/spi1_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_spi1_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_PATH "/soc/pin-controller@40400800/spi1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FULL_NAME "spi1_default"
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FULL_NAME_UNQUOTED spi1_default
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FULL_NAME_TOKEN spi1_default
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FULL_NAME_UPPER_TOKEN SPI1_DEFAULT

/* Node parent (/soc/pin-controller@40400800) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_PARENT DT_N_S_soc_S_pin_controller_40400800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FOREACH_NODELABEL(fn) fn(spi1_default)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_HASH rwgavbk59daFOLxs0Hz4GyJq6l6FrJ_w5ObJT8k5TXU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_ORD 117
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_ORD_STR_SORTABLE 00117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_REQUIRES_ORDS \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_SUPPORTS_ORDS \
	118, \
	155,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_EXISTS 1
#define DT_N_NODELABEL_spi1_default DT_N_S_soc_S_pin_controller_40400800_S_spi1_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/spi@4035c100
 *
 * Node identifier: DT_N_S_soc_S_spi_4035c100
 *
 * Binding (compatible = renesas,ra8-spi-b):
 *   $ZEPHYR_BASE/dts/bindings/spi/renesas,ra8-spi-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_4035c100_PATH "/soc/spi@4035c100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_4035c100_FULL_NAME "spi@4035c100"
#define DT_N_S_soc_S_spi_4035c100_FULL_NAME_UNQUOTED spi@4035c100
#define DT_N_S_soc_S_spi_4035c100_FULL_NAME_TOKEN spi_4035c100
#define DT_N_S_soc_S_spi_4035c100_FULL_NAME_UPPER_TOKEN SPI_4035C100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_4035c100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_4035c100_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_4035c100_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_4035c100_FOREACH_NODELABEL(fn) fn(spi1)
#define DT_N_S_soc_S_spi_4035c100_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_4035c100_CHILD_NUM 0
#define DT_N_S_soc_S_spi_4035c100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4035c100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_4035c100_HASH 4FQy1Xs3M_KL78tbE4HOfIea2UohidLCKUvabblZOqo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_4035c100_ORD 118
#define DT_N_S_soc_S_spi_4035c100_ORD_STR_SORTABLE 00118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_4035c100_REQUIRES_ORDS \
	5, \
	20, \
	29, \
	117,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_4035c100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_4035c100_EXISTS 1
#define DT_N_INST_0_renesas_ra8_spi_b DT_N_S_soc_S_spi_4035c100
#define DT_N_NODELABEL_spi1           DT_N_S_soc_S_spi_4035c100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_4035c100_REG_NUM 1
#define DT_N_S_soc_S_spi_4035c100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_REG_IDX_0_VAL_ADDRESS 1077264640
#define DT_N_S_soc_S_spi_4035c100_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_spi_4035c100_RANGES_NUM 0
#define DT_N_S_soc_S_spi_4035c100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_4035c100_IRQ_NUM 4
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_VAL_irq 32
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_VAL_irq 33
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_VAL_irq 34
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_VAL_irq 35
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4035c100_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_spi_4035c100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_spi_4035c100_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_spi_4035c100_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_spi_4035c100_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_spi_4035c100_COMPAT_MATCHES_renesas_ra8_spi_b 1
#define DT_N_S_soc_S_spi_4035c100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_spi_4035c100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_COMPAT_MODEL_IDX_0 "ra8-spi-b"
#define DT_N_S_soc_S_spi_4035c100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_4035c100_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_4035c100_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_4035c100_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_4035c100_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_4035c100_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_spi1_default

/* Generic property macros: */
#define DT_N_S_soc_S_spi_4035c100_P_channel 1
#define DT_N_S_soc_S_spi_4035c100_P_channel_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_reg {1077264640, 256}
#define DT_N_S_soc_S_spi_4035c100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_reg_IDX_0 1077264640
#define DT_N_S_soc_S_spi_4035c100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_reg_IDX_1 256
#define DT_N_S_soc_S_spi_4035c100_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclka
#define DT_N_S_soc_S_spi_4035c100_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_spi_4035c100_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_clocks_IDX_0_VAL_stop_bit 18
#define DT_N_S_soc_S_spi_4035c100_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_clocks_IDX_0_NAME "spiclk"
#define DT_N_S_soc_S_spi_4035c100_P_clocks_NAME_spiclk_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclka
#define DT_N_S_soc_S_spi_4035c100_P_clocks_NAME_spiclk_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_clocks_NAME_spiclk_VAL_mstp DT_N_S_soc_S_spi_4035c100_P_clocks_IDX_0_VAL_mstp
#define DT_N_S_soc_S_spi_4035c100_P_clocks_NAME_spiclk_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_clocks_NAME_spiclk_VAL_stop_bit DT_N_S_soc_S_spi_4035c100_P_clocks_IDX_0_VAL_stop_bit
#define DT_N_S_soc_S_spi_4035c100_P_clocks_NAME_spiclk_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c100, clocks, 0)
#define DT_N_S_soc_S_spi_4035c100_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c100, clocks, 0)
#define DT_N_S_soc_S_spi_4035c100_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_4035c100_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_tx_dtc 0
#define DT_N_S_soc_S_spi_4035c100_P_tx_dtc_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_rx_dtc 0
#define DT_N_S_soc_S_spi_4035c100_P_rx_dtc_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40400800_S_spi1_default
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_spi1_default
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c100, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c100, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c100, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c100, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c100, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c100, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c100, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c100, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_4035c100_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts {32, 1, 33, 1, 34, 1, 35, 1}
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_0 32
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_2 33
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_4 34
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_6 35
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 0) \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 1) \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 2) \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 3)
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 3)
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4035c100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_spi_4035c100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_status "okay"
#define DT_N_S_soc_S_spi_4035c100_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_4035c100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_4035c100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_4035c100_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_4035c100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_4035c100_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c100, status, 0)
#define DT_N_S_soc_S_spi_4035c100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c100, status, 0)
#define DT_N_S_soc_S_spi_4035c100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_status_LEN 1
#define DT_N_S_soc_S_spi_4035c100_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_compatible {"renesas,ra8-spi-b"}
#define DT_N_S_soc_S_spi_4035c100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_compatible_IDX_0 "renesas,ra8-spi-b"
#define DT_N_S_soc_S_spi_4035c100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-spi-b
#define DT_N_S_soc_S_spi_4035c100_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_spi_b
#define DT_N_S_soc_S_spi_4035c100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_SPI_B
#define DT_N_S_soc_S_spi_4035c100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c100, compatible, 0)
#define DT_N_S_soc_S_spi_4035c100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c100, compatible, 0)
#define DT_N_S_soc_S_spi_4035c100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_4035c100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_clock_names {"spiclk"}
#define DT_N_S_soc_S_spi_4035c100_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_clock_names_IDX_0 "spiclk"
#define DT_N_S_soc_S_spi_4035c100_P_clock_names_IDX_0_STRING_UNQUOTED spiclk
#define DT_N_S_soc_S_spi_4035c100_P_clock_names_IDX_0_STRING_TOKEN spiclk
#define DT_N_S_soc_S_spi_4035c100_P_clock_names_IDX_0_STRING_UPPER_TOKEN SPICLK
#define DT_N_S_soc_S_spi_4035c100_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4035c100, clock_names, 0)
#define DT_N_S_soc_S_spi_4035c100_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4035c100, clock_names, 0)
#define DT_N_S_soc_S_spi_4035c100_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4035c100, clock_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4035c100, clock_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4035c100_P_clock_names_LEN 1
#define DT_N_S_soc_S_spi_4035c100_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_4035c100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_wakeup_source 0
#define DT_N_S_soc_S_spi_4035c100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_4035c100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_4035c100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/system@4001e000
 *
 * Node identifier: DT_N_S_soc_S_system_4001e000
 */

/* Node's full path: */
#define DT_N_S_soc_S_system_4001e000_PATH "/soc/system@4001e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_system_4001e000_FULL_NAME "system@4001e000"
#define DT_N_S_soc_S_system_4001e000_FULL_NAME_UNQUOTED system@4001e000
#define DT_N_S_soc_S_system_4001e000_FULL_NAME_TOKEN system_4001e000
#define DT_N_S_soc_S_system_4001e000_FULL_NAME_UPPER_TOKEN SYSTEM_4001E000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_system_4001e000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_system_4001e000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_system_4001e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_system_4001e000_FOREACH_NODELABEL(fn) fn(system)
#define DT_N_S_soc_S_system_4001e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(system, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_system_4001e000_CHILD_NUM 0
#define DT_N_S_soc_S_system_4001e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_system_4001e000_HASH yrIuXdRpI_pMxN_KdVGT5xw822O_qLEGhOUyp8I72cc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_system_4001e000_ORD 119
#define DT_N_S_soc_S_system_4001e000_ORD_STR_SORTABLE 00119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_system_4001e000_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_system_4001e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_system_4001e000_EXISTS 1
#define DT_N_INST_0_renesas_ra_system DT_N_S_soc_S_system_4001e000
#define DT_N_NODELABEL_system         DT_N_S_soc_S_system_4001e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_system_4001e000_REG_NUM 1
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_VAL_ADDRESS 1073864704
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_system_4001e000_RANGES_NUM 0
#define DT_N_S_soc_S_system_4001e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_system_4001e000_IRQ_NUM 0
#define DT_N_S_soc_S_system_4001e000_IRQ_LEVEL 0
#define DT_N_S_soc_S_system_4001e000_COMPAT_MATCHES_renesas_ra_system 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_system_4001e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_MODEL_IDX_0 "ra-system"
#define DT_N_S_soc_S_system_4001e000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_system_4001e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_system_4001e000_P_compatible {"renesas,ra-system"}
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0 "renesas,ra-system"
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-system
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_system
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SYSTEM
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_system_4001e000, compatible, 0)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_system_4001e000, compatible, 0)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_system_4001e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_system_4001e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_compatible_LEN 1
#define DT_N_S_soc_S_system_4001e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg {1073864704, 4096}
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_0 1073864704
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_system_4001e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status "okay"
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_system_4001e000, status, 0)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_system_4001e000, status, 0)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_system_4001e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_system_4001e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_status_LEN 1
#define DT_N_S_soc_S_system_4001e000_P_status_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv8.1m-systick):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,armv8.1m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UNQUOTED timer@e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_TOKEN timer_e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UPPER_TOKEN TIMER_E000E010

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timer_e000e010_HASH aZrzPLAIRgEwRZJIvTCzJONA6gPgc4QlhkiU5oWGArA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 120
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv8_1m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick           DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv8_1m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv8.1m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744, 16}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv8.1m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv8.1m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8.1m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv8_1m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8_1M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/trng
 *
 * Node identifier: DT_N_S_soc_S_trng
 *
 * Binding (compatible = renesas,ra-rsip-e51a-trng):
 *   $ZEPHYR_BASE/dts/bindings/rng/renesas,ra-rsip-e51a-trng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_trng_PATH "/soc/trng"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_trng_FULL_NAME "trng"
#define DT_N_S_soc_S_trng_FULL_NAME_UNQUOTED trng
#define DT_N_S_soc_S_trng_FULL_NAME_TOKEN trng
#define DT_N_S_soc_S_trng_FULL_NAME_UPPER_TOKEN TRNG

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_trng_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_trng_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_trng_NODELABEL_NUM 1
#define DT_N_S_soc_S_trng_FOREACH_NODELABEL(fn) fn(trng)
#define DT_N_S_soc_S_trng_FOREACH_NODELABEL_VARGS(fn, ...) fn(trng, __VA_ARGS__)
#define DT_N_S_soc_S_trng_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_trng_CHILD_NUM 0
#define DT_N_S_soc_S_trng_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_trng_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_trng_HASH aIyh5boBxmAjRI_VakXuMzTaDeNd2U9wISoY4g9SwPc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_trng_ORD 121
#define DT_N_S_soc_S_trng_ORD_STR_SORTABLE 00121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_trng_REQUIRES_ORDS \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_trng_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_trng_EXISTS 1
#define DT_N_INST_0_renesas_ra_rsip_e51a_trng DT_N_S_soc_S_trng
#define DT_N_NODELABEL_trng                   DT_N_S_soc_S_trng

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_trng_REG_NUM 0
#define DT_N_S_soc_S_trng_RANGES_NUM 0
#define DT_N_S_soc_S_trng_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_trng_IRQ_NUM 0
#define DT_N_S_soc_S_trng_IRQ_LEVEL 0
#define DT_N_S_soc_S_trng_COMPAT_MATCHES_renesas_ra_rsip_e51a_trng 1
#define DT_N_S_soc_S_trng_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_trng_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_COMPAT_MODEL_IDX_0 "ra-rsip-e51a-trng"
#define DT_N_S_soc_S_trng_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_trng_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_trng_P_status "okay"
#define DT_N_S_soc_S_trng_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_trng_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_trng_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_trng_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_trng_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_trng_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_trng, status, 0)
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_trng, status, 0)
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_trng, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_trng, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_status_LEN 1
#define DT_N_S_soc_S_trng_P_status_EXISTS 1
#define DT_N_S_soc_S_trng_P_compatible {"renesas,ra-rsip-e51a-trng"}
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_P_compatible_IDX_0 "renesas,ra-rsip-e51a-trng"
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-rsip-e51a-trng
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_STRING_TOKEN renesas_ra_rsip_e51a_trng
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_RSIP_E51A_TRNG
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_trng, compatible, 0)
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_trng, compatible, 0)
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_trng, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_trng, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_compatible_LEN 1
#define DT_N_S_soc_S_trng_P_compatible_EXISTS 1
#define DT_N_S_soc_S_trng_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_trng_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_trng_P_wakeup_source 0
#define DT_N_S_soc_S_trng_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_trng_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_trng_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@40221000
 *
 * Node identifier: DT_N_S_soc_S_agt_40221000
 *
 * Binding (compatible = renesas,ra-agt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-agt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_40221000_PATH "/soc/agt@40221000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_40221000_FULL_NAME "agt@40221000"
#define DT_N_S_soc_S_agt_40221000_FULL_NAME_UNQUOTED agt@40221000
#define DT_N_S_soc_S_agt_40221000_FULL_NAME_TOKEN agt_40221000
#define DT_N_S_soc_S_agt_40221000_FULL_NAME_UPPER_TOKEN AGT_40221000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_agt_40221000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_40221000_CHILD_IDX 48

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_40221000_NODELABEL_NUM 1
#define DT_N_S_soc_S_agt_40221000_FOREACH_NODELABEL(fn) fn(agt0)
#define DT_N_S_soc_S_agt_40221000_FOREACH_NODELABEL_VARGS(fn, ...) fn(agt0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_40221000_CHILD_NUM 1
#define DT_N_S_soc_S_agt_40221000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_40221000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_agt_40221000_S_counter)
#define DT_N_S_soc_S_agt_40221000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40221000_S_counter)
#define DT_N_S_soc_S_agt_40221000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40221000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40221000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_40221000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_40221000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40221000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_40221000_HASH vozcyipcdyap3IcKgexfSvQjoAtxyY2jvxqB31EbaYM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_40221000_ORD 122
#define DT_N_S_soc_S_agt_40221000_ORD_STR_SORTABLE 00122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_40221000_REQUIRES_ORDS \
	5, \
	20,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_40221000_SUPPORTS_ORDS \
	123,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_40221000_EXISTS 1
#define DT_N_INST_0_renesas_ra_agt DT_N_S_soc_S_agt_40221000
#define DT_N_NODELABEL_agt0        DT_N_S_soc_S_agt_40221000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_40221000_REG_NUM 1
#define DT_N_S_soc_S_agt_40221000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_REG_IDX_0_VAL_ADDRESS 1075974144
#define DT_N_S_soc_S_agt_40221000_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_agt_40221000_RANGES_NUM 0
#define DT_N_S_soc_S_agt_40221000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_40221000_IRQ_NUM 2
#define DT_N_S_soc_S_agt_40221000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_IRQ_IDX_0_VAL_irq 83
#define DT_N_S_soc_S_agt_40221000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_agt_40221000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_agt_40221000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_IRQ_IDX_1_VAL_irq 84
#define DT_N_S_soc_S_agt_40221000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_agt_40221000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_agt_40221000_IRQ_LEVEL 1
#define DT_N_S_soc_S_agt_40221000_IRQ_NAME_agti_VAL_irq DT_N_S_soc_S_agt_40221000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_agt_40221000_IRQ_NAME_agti_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_IRQ_NAME_agti_VAL_priority DT_N_S_soc_S_agt_40221000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_agt_40221000_IRQ_NAME_agti_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_IRQ_NAME_agti_CONTROLLER DT_N_S_soc_S_agt_40221000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_agt_40221000_IRQ_NAME_agtcmai_VAL_irq DT_N_S_soc_S_agt_40221000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_agt_40221000_IRQ_NAME_agtcmai_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_IRQ_NAME_agtcmai_VAL_priority DT_N_S_soc_S_agt_40221000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_agt_40221000_IRQ_NAME_agtcmai_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_IRQ_NAME_agtcmai_CONTROLLER DT_N_S_soc_S_agt_40221000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_agt_40221000_COMPAT_MATCHES_renesas_ra_agt 1
#define DT_N_S_soc_S_agt_40221000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_40221000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_COMPAT_MODEL_IDX_0 "ra-agt"
#define DT_N_S_soc_S_agt_40221000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_40221000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_40221000_P_reg {1075974144, 256}
#define DT_N_S_soc_S_agt_40221000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_reg_IDX_0 1075974144
#define DT_N_S_soc_S_agt_40221000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_reg_IDX_1 256
#define DT_N_S_soc_S_agt_40221000_P_reg_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_channel 0
#define DT_N_S_soc_S_agt_40221000_P_channel_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_renesas_count_source "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_40221000_P_renesas_count_source_STRING_UNQUOTED AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_40221000_P_renesas_count_source_STRING_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_40221000_P_renesas_count_source_STRING_UPPER_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_40221000_P_renesas_count_source_IDX_0 "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_40221000_P_renesas_count_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_renesas_count_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_agt_40221000_P_renesas_count_source_IDX_0_ENUM_VAL_AGT_CLOCK_LOCO_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_renesas_count_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40221000, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_40221000_P_renesas_count_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40221000, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_40221000_P_renesas_count_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40221000, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_P_renesas_count_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40221000, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_P_renesas_count_source_LEN 1
#define DT_N_S_soc_S_agt_40221000_P_renesas_count_source_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_renesas_prescaler 0
#define DT_N_S_soc_S_agt_40221000_P_renesas_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_agt_40221000_P_renesas_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_renesas_prescaler_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_renesas_prescaler_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_renesas_resolution 16
#define DT_N_S_soc_S_agt_40221000_P_renesas_resolution_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_interrupts {83, 1, 84, 1}
#define DT_N_S_soc_S_agt_40221000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_interrupts_IDX_0 83
#define DT_N_S_soc_S_agt_40221000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_agt_40221000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_interrupts_IDX_2 84
#define DT_N_S_soc_S_agt_40221000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_agt_40221000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names {"agti", "agtcmai"}
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_IDX_0 "agti"
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_IDX_0_STRING_UNQUOTED agti
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_IDX_0_STRING_TOKEN agti
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN AGTI
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_IDX_1 "agtcmai"
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_IDX_1_STRING_UNQUOTED agtcmai
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_IDX_1_STRING_TOKEN agtcmai
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN AGTCMAI
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40221000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_agt_40221000, interrupt_names, 1)
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40221000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_agt_40221000, interrupt_names, 1)
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40221000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_agt_40221000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40221000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_agt_40221000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_agt_40221000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_status "disabled"
#define DT_N_S_soc_S_agt_40221000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_40221000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_40221000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_40221000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_40221000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_40221000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40221000, status, 0)
#define DT_N_S_soc_S_agt_40221000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40221000, status, 0)
#define DT_N_S_soc_S_agt_40221000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40221000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40221000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_P_status_LEN 1
#define DT_N_S_soc_S_agt_40221000_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_compatible {"renesas,ra-agt"}
#define DT_N_S_soc_S_agt_40221000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_compatible_IDX_0 "renesas,ra-agt"
#define DT_N_S_soc_S_agt_40221000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt
#define DT_N_S_soc_S_agt_40221000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt
#define DT_N_S_soc_S_agt_40221000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT
#define DT_N_S_soc_S_agt_40221000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40221000, compatible, 0)
#define DT_N_S_soc_S_agt_40221000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40221000, compatible, 0)
#define DT_N_S_soc_S_agt_40221000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40221000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40221000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_40221000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_40221000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_wakeup_source 0
#define DT_N_S_soc_S_agt_40221000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_40221000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@40221000/counter
 *
 * Node identifier: DT_N_S_soc_S_agt_40221000_S_counter
 *
 * Binding (compatible = renesas,ra-agt-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/renesas,ra-agt-counter.yml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_40221000_S_counter_PATH "/soc/agt@40221000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_40221000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_agt_40221000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_agt_40221000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_agt_40221000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/agt@40221000) identifier: */
#define DT_N_S_soc_S_agt_40221000_S_counter_PARENT DT_N_S_soc_S_agt_40221000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_40221000_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_40221000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_agt_40221000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_agt_40221000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40221000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_agt_40221000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_40221000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_agt_40221000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_40221000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_agt_40221000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_40221000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40221000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_agt_40221000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_40221000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_40221000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40221000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_40221000_S_counter_HASH 10YjwZSQtgtU4p9tp_bm6bEbzPzqayU92Teq6uE1X9A

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_40221000_S_counter_ORD 123
#define DT_N_S_soc_S_agt_40221000_S_counter_ORD_STR_SORTABLE 00123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_40221000_S_counter_REQUIRES_ORDS \
	122,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_40221000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_40221000_S_counter_EXISTS 1
#define DT_N_INST_0_renesas_ra_agt_counter DT_N_S_soc_S_agt_40221000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_40221000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_agt_40221000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_agt_40221000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_40221000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_agt_40221000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_40221000_S_counter_COMPAT_MATCHES_renesas_ra_agt_counter 1
#define DT_N_S_soc_S_agt_40221000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_S_counter_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_40221000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_S_counter_COMPAT_MODEL_IDX_0 "ra-agt-counter"
#define DT_N_S_soc_S_agt_40221000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_40221000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_40221000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_agt_40221000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_40221000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_40221000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_40221000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_40221000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_40221000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40221000_S_counter, status, 0)
#define DT_N_S_soc_S_agt_40221000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40221000_S_counter, status, 0)
#define DT_N_S_soc_S_agt_40221000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40221000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40221000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_agt_40221000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_S_counter_P_compatible {"renesas,ra-agt-counter"}
#define DT_N_S_soc_S_agt_40221000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_S_counter_P_compatible_IDX_0 "renesas,ra-agt-counter"
#define DT_N_S_soc_S_agt_40221000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt-counter
#define DT_N_S_soc_S_agt_40221000_S_counter_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt_counter
#define DT_N_S_soc_S_agt_40221000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT_COUNTER
#define DT_N_S_soc_S_agt_40221000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40221000_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_40221000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40221000_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_40221000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40221000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40221000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_40221000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_40221000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_agt_40221000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_40221000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_40221000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@40221100
 *
 * Node identifier: DT_N_S_soc_S_agt_40221100
 *
 * Binding (compatible = renesas,ra-agt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-agt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_40221100_PATH "/soc/agt@40221100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_40221100_FULL_NAME "agt@40221100"
#define DT_N_S_soc_S_agt_40221100_FULL_NAME_UNQUOTED agt@40221100
#define DT_N_S_soc_S_agt_40221100_FULL_NAME_TOKEN agt_40221100
#define DT_N_S_soc_S_agt_40221100_FULL_NAME_UPPER_TOKEN AGT_40221100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_agt_40221100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_40221100_CHILD_IDX 49

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_40221100_NODELABEL_NUM 1
#define DT_N_S_soc_S_agt_40221100_FOREACH_NODELABEL(fn) fn(agt1)
#define DT_N_S_soc_S_agt_40221100_FOREACH_NODELABEL_VARGS(fn, ...) fn(agt1, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_40221100_CHILD_NUM 1
#define DT_N_S_soc_S_agt_40221100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_40221100_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_agt_40221100_S_counter)
#define DT_N_S_soc_S_agt_40221100_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40221100_S_counter)
#define DT_N_S_soc_S_agt_40221100_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40221100_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40221100_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_40221100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_40221100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40221100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_40221100_HASH GMKpnFT2TbbPj7obw68CrHThjG9uehiCCPDpjguSm70

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_40221100_ORD 124
#define DT_N_S_soc_S_agt_40221100_ORD_STR_SORTABLE 00124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_40221100_REQUIRES_ORDS \
	5, \
	20,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_40221100_SUPPORTS_ORDS \
	125,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_40221100_EXISTS 1
#define DT_N_INST_1_renesas_ra_agt DT_N_S_soc_S_agt_40221100
#define DT_N_NODELABEL_agt1        DT_N_S_soc_S_agt_40221100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_40221100_REG_NUM 1
#define DT_N_S_soc_S_agt_40221100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_REG_IDX_0_VAL_ADDRESS 1075974400
#define DT_N_S_soc_S_agt_40221100_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_agt_40221100_RANGES_NUM 0
#define DT_N_S_soc_S_agt_40221100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_40221100_IRQ_NUM 2
#define DT_N_S_soc_S_agt_40221100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_IRQ_IDX_0_VAL_irq 85
#define DT_N_S_soc_S_agt_40221100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_agt_40221100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_agt_40221100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_IRQ_IDX_1_VAL_irq 86
#define DT_N_S_soc_S_agt_40221100_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_agt_40221100_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_agt_40221100_IRQ_LEVEL 1
#define DT_N_S_soc_S_agt_40221100_IRQ_NAME_agti_VAL_irq DT_N_S_soc_S_agt_40221100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_agt_40221100_IRQ_NAME_agti_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_IRQ_NAME_agti_VAL_priority DT_N_S_soc_S_agt_40221100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_agt_40221100_IRQ_NAME_agti_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_IRQ_NAME_agti_CONTROLLER DT_N_S_soc_S_agt_40221100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_agt_40221100_IRQ_NAME_agtcmai_VAL_irq DT_N_S_soc_S_agt_40221100_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_agt_40221100_IRQ_NAME_agtcmai_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_IRQ_NAME_agtcmai_VAL_priority DT_N_S_soc_S_agt_40221100_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_agt_40221100_IRQ_NAME_agtcmai_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_IRQ_NAME_agtcmai_CONTROLLER DT_N_S_soc_S_agt_40221100_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_agt_40221100_COMPAT_MATCHES_renesas_ra_agt 1
#define DT_N_S_soc_S_agt_40221100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_40221100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_COMPAT_MODEL_IDX_0 "ra-agt"
#define DT_N_S_soc_S_agt_40221100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_40221100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_40221100_P_reg {1075974400, 256}
#define DT_N_S_soc_S_agt_40221100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_reg_IDX_0 1075974400
#define DT_N_S_soc_S_agt_40221100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_reg_IDX_1 256
#define DT_N_S_soc_S_agt_40221100_P_reg_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_channel 1
#define DT_N_S_soc_S_agt_40221100_P_channel_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_renesas_count_source "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_40221100_P_renesas_count_source_STRING_UNQUOTED AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_40221100_P_renesas_count_source_STRING_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_40221100_P_renesas_count_source_STRING_UPPER_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_40221100_P_renesas_count_source_IDX_0 "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_40221100_P_renesas_count_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_renesas_count_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_agt_40221100_P_renesas_count_source_IDX_0_ENUM_VAL_AGT_CLOCK_LOCO_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_renesas_count_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40221100, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_40221100_P_renesas_count_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40221100, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_40221100_P_renesas_count_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40221100, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_P_renesas_count_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40221100, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_P_renesas_count_source_LEN 1
#define DT_N_S_soc_S_agt_40221100_P_renesas_count_source_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_renesas_prescaler 0
#define DT_N_S_soc_S_agt_40221100_P_renesas_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_agt_40221100_P_renesas_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_renesas_prescaler_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_renesas_prescaler_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_renesas_resolution 16
#define DT_N_S_soc_S_agt_40221100_P_renesas_resolution_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_interrupts {85, 1, 86, 1}
#define DT_N_S_soc_S_agt_40221100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_interrupts_IDX_0 85
#define DT_N_S_soc_S_agt_40221100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_agt_40221100_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_interrupts_IDX_2 86
#define DT_N_S_soc_S_agt_40221100_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_agt_40221100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names {"agti", "agtcmai"}
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_IDX_0 "agti"
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_IDX_0_STRING_UNQUOTED agti
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_IDX_0_STRING_TOKEN agti
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN AGTI
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_IDX_1 "agtcmai"
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_IDX_1_STRING_UNQUOTED agtcmai
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_IDX_1_STRING_TOKEN agtcmai
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN AGTCMAI
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40221100, interrupt_names, 0) \
	fn(DT_N_S_soc_S_agt_40221100, interrupt_names, 1)
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40221100, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_agt_40221100, interrupt_names, 1)
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40221100, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_agt_40221100, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40221100, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_agt_40221100, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_agt_40221100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_status "disabled"
#define DT_N_S_soc_S_agt_40221100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_40221100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_40221100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_40221100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_40221100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_40221100_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40221100, status, 0)
#define DT_N_S_soc_S_agt_40221100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40221100, status, 0)
#define DT_N_S_soc_S_agt_40221100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40221100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40221100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_P_status_LEN 1
#define DT_N_S_soc_S_agt_40221100_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_compatible {"renesas,ra-agt"}
#define DT_N_S_soc_S_agt_40221100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_compatible_IDX_0 "renesas,ra-agt"
#define DT_N_S_soc_S_agt_40221100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt
#define DT_N_S_soc_S_agt_40221100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt
#define DT_N_S_soc_S_agt_40221100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT
#define DT_N_S_soc_S_agt_40221100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40221100, compatible, 0)
#define DT_N_S_soc_S_agt_40221100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40221100, compatible, 0)
#define DT_N_S_soc_S_agt_40221100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40221100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40221100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_40221100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_40221100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_wakeup_source 0
#define DT_N_S_soc_S_agt_40221100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_40221100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@40221100/counter
 *
 * Node identifier: DT_N_S_soc_S_agt_40221100_S_counter
 *
 * Binding (compatible = renesas,ra-agt-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/renesas,ra-agt-counter.yml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_40221100_S_counter_PATH "/soc/agt@40221100/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_40221100_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_agt_40221100_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_agt_40221100_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_agt_40221100_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/agt@40221100) identifier: */
#define DT_N_S_soc_S_agt_40221100_S_counter_PARENT DT_N_S_soc_S_agt_40221100

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_40221100_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_40221100_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_agt_40221100_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_agt_40221100_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40221100_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_agt_40221100) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_40221100_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_agt_40221100_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_40221100_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_agt_40221100_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_40221100_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40221100_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_agt_40221100_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_40221100_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_40221100_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_40221100_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_40221100_S_counter_HASH N8dtdZJz_zqyWVlWCPt24fAKaZ88Bha6iUv8MnafHT0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_40221100_S_counter_ORD 125
#define DT_N_S_soc_S_agt_40221100_S_counter_ORD_STR_SORTABLE 00125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_40221100_S_counter_REQUIRES_ORDS \
	124,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_40221100_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_40221100_S_counter_EXISTS 1
#define DT_N_INST_1_renesas_ra_agt_counter DT_N_S_soc_S_agt_40221100_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_40221100_S_counter_REG_NUM 0
#define DT_N_S_soc_S_agt_40221100_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_agt_40221100_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_40221100_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_agt_40221100_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_40221100_S_counter_COMPAT_MATCHES_renesas_ra_agt_counter 1
#define DT_N_S_soc_S_agt_40221100_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_S_counter_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_40221100_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_S_counter_COMPAT_MODEL_IDX_0 "ra-agt-counter"
#define DT_N_S_soc_S_agt_40221100_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_40221100_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_40221100_S_counter_P_status "disabled"
#define DT_N_S_soc_S_agt_40221100_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_40221100_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_40221100_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_40221100_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_40221100_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_40221100_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40221100_S_counter, status, 0)
#define DT_N_S_soc_S_agt_40221100_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40221100_S_counter, status, 0)
#define DT_N_S_soc_S_agt_40221100_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40221100_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40221100_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_agt_40221100_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_S_counter_P_compatible {"renesas,ra-agt-counter"}
#define DT_N_S_soc_S_agt_40221100_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_S_counter_P_compatible_IDX_0 "renesas,ra-agt-counter"
#define DT_N_S_soc_S_agt_40221100_S_counter_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt-counter
#define DT_N_S_soc_S_agt_40221100_S_counter_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt_counter
#define DT_N_S_soc_S_agt_40221100_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT_COUNTER
#define DT_N_S_soc_S_agt_40221100_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_40221100_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_40221100_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_40221100_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_40221100_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_40221100_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_40221100_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_40221100_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_40221100_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_40221100_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_agt_40221100_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_40221100_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_40221100_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/canfdclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_PATH "/clocks/pclkblock@40203000/canfdclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FULL_NAME "canfdclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FULL_NAME_UNQUOTED canfdclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FULL_NAME_TOKEN canfdclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FULL_NAME_UPPER_TOKEN CANFDCLK

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FOREACH_NODELABEL(fn) fn(canfdclk)
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(canfdclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_HASH uFAfLWR_Fdd7be8_DXHEfGf_hKiS9QSaJHK_BiO9fwk

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_ORD 126
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_ORD_STR_SORTABLE 00126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_REQUIRES_ORDS \
	26, \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_SUPPORTS_ORDS \
	130, \
	131,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_EXISTS 1
#define DT_N_INST_10_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk
#define DT_N_NODELABEL_canfdclk          DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_div 5
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_clocks_IDX_0_PH DT_N_S_clocks_S_pll
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, clocks, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, clocks, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_clocks_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40203000/pclke
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40203000_S_pclke
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_PATH "/clocks/pclkblock@40203000/pclke"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FULL_NAME "pclke"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FULL_NAME_UNQUOTED pclke
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FULL_NAME_TOKEN pclke
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FULL_NAME_UPPER_TOKEN PCLKE

/* Node parent (/clocks/pclkblock@40203000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_PARENT DT_N_S_clocks_S_pclkblock_40203000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FOREACH_NODELABEL(fn) fn(pclke)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclke, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_HASH rHgpVcU6OvETxA5h_xTVST9d_dX3zUuKNb1TEctb48c

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_ORD 127
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_ORD_STR_SORTABLE 00127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_SUPPORTS_ORDS \
	128,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_EXISTS 1
#define DT_N_INST_6_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40203000_S_pclke
#define DT_N_NODELABEL_pclke            DT_N_S_clocks_S_pclkblock_40203000_S_pclke

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_div 2
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, status, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40203000_S_pclke_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/canfd_global@40380000
 *
 * Node identifier: DT_N_S_soc_S_canfd_global_40380000
 *
 * Binding (compatible = renesas,ra-canfd-global):
 *   $ZEPHYR_BASE/dts/bindings/can/renesas,ra-canfd-global.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_canfd_global_40380000_PATH "/soc/canfd_global@40380000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_canfd_global_40380000_FULL_NAME "canfd_global@40380000"
#define DT_N_S_soc_S_canfd_global_40380000_FULL_NAME_UNQUOTED canfd_global@40380000
#define DT_N_S_soc_S_canfd_global_40380000_FULL_NAME_TOKEN canfd_global_40380000
#define DT_N_S_soc_S_canfd_global_40380000_FULL_NAME_UPPER_TOKEN CANFD_GLOBAL_40380000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_canfd_global_40380000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_canfd_global_40380000_CHILD_IDX 50

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_canfd_global_40380000_NODELABEL_NUM 1
#define DT_N_S_soc_S_canfd_global_40380000_FOREACH_NODELABEL(fn) fn(canfd_global)
#define DT_N_S_soc_S_canfd_global_40380000_FOREACH_NODELABEL_VARGS(fn, ...) fn(canfd_global, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_canfd_global_40380000_CHILD_NUM 2
#define DT_N_S_soc_S_canfd_global_40380000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_canfd_global_40380000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1)
#define DT_N_S_soc_S_canfd_global_40380000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1)
#define DT_N_S_soc_S_canfd_global_40380000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, __VA_ARGS__) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0)
#define DT_N_S_soc_S_canfd_global_40380000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0)
#define DT_N_S_soc_S_canfd_global_40380000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_canfd_global_40380000_HASH deICHuvySYJsv6L5w7xKxPOex0i0kQt8eb8E_Qb9jQQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_canfd_global_40380000_ORD 128
#define DT_N_S_soc_S_canfd_global_40380000_ORD_STR_SORTABLE 00128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_canfd_global_40380000_REQUIRES_ORDS \
	5, \
	20, \
	29, \
	127,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_canfd_global_40380000_SUPPORTS_ORDS \
	130, \
	131,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_canfd_global_40380000_EXISTS 1
#define DT_N_INST_0_renesas_ra_canfd_global DT_N_S_soc_S_canfd_global_40380000
#define DT_N_NODELABEL_canfd_global         DT_N_S_soc_S_canfd_global_40380000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_canfd_global_40380000_REG_NUM 1
#define DT_N_S_soc_S_canfd_global_40380000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_REG_IDX_0_VAL_ADDRESS 1077411840
#define DT_N_S_soc_S_canfd_global_40380000_REG_IDX_0_VAL_SIZE 16384
#define DT_N_S_soc_S_canfd_global_40380000_RANGES_NUM 0
#define DT_N_S_soc_S_canfd_global_40380000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_NUM 2
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_0_VAL_irq 40
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_1_VAL_irq 41
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_LEVEL 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_NAME_rxf_VAL_irq DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_NAME_rxf_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_NAME_rxf_VAL_priority DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_NAME_rxf_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_NAME_rxf_CONTROLLER DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_NAME_glerr_VAL_irq DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_NAME_glerr_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_NAME_glerr_VAL_priority DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_NAME_glerr_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_IRQ_NAME_glerr_CONTROLLER DT_N_S_soc_S_canfd_global_40380000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_canfd_global_40380000_COMPAT_MATCHES_renesas_ra_canfd_global 1
#define DT_N_S_soc_S_canfd_global_40380000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_canfd_global_40380000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_COMPAT_MODEL_IDX_0 "ra-canfd-global"
#define DT_N_S_soc_S_canfd_global_40380000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_canfd_global_40380000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupts {40, 1, 41, 1}
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupts_IDX_0 40
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupts_IDX_2 41
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclka
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_0_VAL_mstp 0
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_0_VAL_stop_bit 0
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_0_NAME "opclk"
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_NAME_opclk_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclka
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_NAME_opclk_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_NAME_opclk_VAL_mstp DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_0_VAL_mstp
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_NAME_opclk_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_NAME_opclk_VAL_stop_bit DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_0_VAL_stop_bit
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_NAME_opclk_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_1_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclke
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_1_VAL_mstp 0
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_1_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_1_VAL_stop_bit 0
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_1_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_1_NAME "ramclk"
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_NAME_ramclk_PH DT_N_S_clocks_S_pclkblock_40203000_S_pclke
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_NAME_ramclk_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_NAME_ramclk_VAL_mstp DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_1_VAL_mstp
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_NAME_ramclk_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_NAME_ramclk_VAL_stop_bit DT_N_S_soc_S_canfd_global_40380000_P_clocks_IDX_1_VAL_stop_bit
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_NAME_ramclk_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000, clocks, 0) \
	fn(DT_N_S_soc_S_canfd_global_40380000, clocks, 1)
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_canfd_global_40380000, clocks, 1)
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_canfd_global_40380000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_canfd_global_40380000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_LEN 2
#define DT_N_S_soc_S_canfd_global_40380000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_status "okay"
#define DT_N_S_soc_S_canfd_global_40380000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_canfd_global_40380000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_canfd_global_40380000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_canfd_global_40380000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_canfd_global_40380000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_canfd_global_40380000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000, status, 0)
#define DT_N_S_soc_S_canfd_global_40380000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000, status, 0)
#define DT_N_S_soc_S_canfd_global_40380000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_P_status_LEN 1
#define DT_N_S_soc_S_canfd_global_40380000_P_status_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_compatible {"renesas,ra-canfd-global"}
#define DT_N_S_soc_S_canfd_global_40380000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_compatible_IDX_0 "renesas,ra-canfd-global"
#define DT_N_S_soc_S_canfd_global_40380000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-canfd-global
#define DT_N_S_soc_S_canfd_global_40380000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_canfd_global
#define DT_N_S_soc_S_canfd_global_40380000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CANFD_GLOBAL
#define DT_N_S_soc_S_canfd_global_40380000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000, compatible, 0)
#define DT_N_S_soc_S_canfd_global_40380000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000, compatible, 0)
#define DT_N_S_soc_S_canfd_global_40380000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_P_compatible_LEN 1
#define DT_N_S_soc_S_canfd_global_40380000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_reg {1077411840, 16384}
#define DT_N_S_soc_S_canfd_global_40380000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_reg_IDX_0 1077411840
#define DT_N_S_soc_S_canfd_global_40380000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_canfd_global_40380000_P_reg_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names {"rxf", "glerr"}
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_IDX_0 "rxf"
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_IDX_0_STRING_UNQUOTED rxf
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_IDX_0_STRING_TOKEN rxf
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXF
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_IDX_1 "glerr"
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_IDX_1_STRING_UNQUOTED glerr
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_IDX_1_STRING_TOKEN glerr
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN GLERR
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_canfd_global_40380000, interrupt_names, 1)
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_canfd_global_40380000, interrupt_names, 1)
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_canfd_global_40380000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_canfd_global_40380000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_canfd_global_40380000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names {"opclk", "ramclk"}
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_IDX_0 "opclk"
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_IDX_0_STRING_UNQUOTED opclk
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_IDX_0_STRING_TOKEN opclk
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_IDX_0_STRING_UPPER_TOKEN OPCLK
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_IDX_1 "ramclk"
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_IDX_1_STRING_UNQUOTED ramclk
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_IDX_1_STRING_TOKEN ramclk
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_IDX_1_STRING_UPPER_TOKEN RAMCLK
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000, clock_names, 0) \
	fn(DT_N_S_soc_S_canfd_global_40380000, clock_names, 1)
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_canfd_global_40380000, clock_names, 1)
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_canfd_global_40380000, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_canfd_global_40380000, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_LEN 2
#define DT_N_S_soc_S_canfd_global_40380000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_canfd_global_40380000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_wakeup_source 0
#define DT_N_S_soc_S_canfd_global_40380000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_canfd_global_40380000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/canfd0_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_PATH "/soc/pin-controller@40400800/canfd0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FULL_NAME "canfd0_default"
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FULL_NAME_UNQUOTED canfd0_default
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FULL_NAME_TOKEN canfd0_default
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FULL_NAME_UPPER_TOKEN CANFD0_DEFAULT

/* Node parent (/soc/pin-controller@40400800) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_PARENT DT_N_S_soc_S_pin_controller_40400800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FOREACH_NODELABEL(fn) fn(canfd0_default)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(canfd0_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_HASH dMqQUM7ye0jc6lR4ZEK3R5P8smPOQ567PRqYGEOuqRs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_ORD 129
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_ORD_STR_SORTABLE 00129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_REQUIRES_ORDS \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_SUPPORTS_ORDS \
	130, \
	140,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_EXISTS 1
#define DT_N_NODELABEL_canfd0_default DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/canfd_global@40380000/canfd0
 *
 * Node identifier: DT_N_S_soc_S_canfd_global_40380000_S_canfd0
 *
 * Binding (compatible = renesas,ra-canfd):
 *   $ZEPHYR_BASE/dts/bindings/can/renesas,ra-canfd.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_PATH "/soc/canfd_global@40380000/canfd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FULL_NAME "canfd0"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FULL_NAME_UNQUOTED canfd0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FULL_NAME_TOKEN canfd0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FULL_NAME_UPPER_TOKEN CANFD0

/* Node parent (/soc/canfd_global@40380000) identifier: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_PARENT DT_N_S_soc_S_canfd_global_40380000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_NODELABEL_NUM 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FOREACH_NODELABEL(fn) fn(canfd0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FOREACH_NODELABEL_VARGS(fn, ...) fn(canfd0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_canfd_global_40380000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_CHILD_NUM 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_HASH 8QnniJCbpoyLa1WGJl4lvt9OZaeYFQ_CgSx4gv26_f8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_ORD 130
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_ORD_STR_SORTABLE 00130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_REQUIRES_ORDS \
	20, \
	126, \
	128, \
	129,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_EXISTS 1
#define DT_N_INST_0_renesas_ra_canfd DT_N_S_soc_S_canfd_global_40380000_S_canfd0
#define DT_N_NODELABEL_canfd0        DT_N_S_soc_S_canfd_global_40380000_S_canfd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_REG_NUM 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_RANGES_NUM 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NUM 3
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_0_VAL_priority 12
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_1_VAL_irq 44
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_1_VAL_priority 12
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_2_VAL_irq 45
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_2_VAL_priority 12
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_LEVEL 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_err_VAL_irq DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_err_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_err_VAL_priority DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_err_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_err_CONTROLLER DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_tx_VAL_irq DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_tx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_tx_VAL_priority DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_tx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_tx_CONTROLLER DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_rx_VAL_irq DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_rx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_rx_VAL_priority DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_rx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_NAME_rx_CONTROLLER DT_N_S_soc_S_canfd_global_40380000_S_canfd0_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_COMPAT_MATCHES_renesas_ra_canfd 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_COMPAT_MODEL_IDX_0 "ra-canfd"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_PINCTRL_NUM 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default

/* Generic property macros: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupts {43, 12, 44, 12, 45, 12}
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupts_IDX_1 12
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupts_IDX_2 44
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupts_IDX_3 12
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupts_IDX_4 45
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupts_IDX_5 12
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_IDX_0_VAL_mstp 2
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_IDX_0_VAL_stop_bit 27
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_IDX_0_NAME "dllclk"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_NAME_dllclk_PH DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_NAME_dllclk_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_NAME_dllclk_VAL_mstp DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_IDX_0_VAL_mstp
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_NAME_dllclk_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_NAME_dllclk_VAL_stop_bit DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_IDX_0_VAL_stop_bit
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_NAME_dllclk_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, clocks, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, clocks, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_LEN 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clocks_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_channel 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_channel_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_rx_max_filters 16
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_rx_max_filters_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_status "okay"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, status, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, status, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_status_LEN 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_status_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_compatible {"renesas,ra-canfd"}
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_compatible_IDX_0 "renesas,ra-canfd"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-canfd
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_compatible_IDX_0_STRING_TOKEN renesas_ra_canfd
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CANFD
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, compatible, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, compatible, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_compatible_LEN 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names {"err", "tx", "rx"}
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_0 "err"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_0_STRING_UNQUOTED err
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_0_STRING_TOKEN err
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN ERR
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_1 "tx"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_2 "rx"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_2_STRING_UNQUOTED rx
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_2_STRING_TOKEN rx
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, interrupt_names, 0) \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, interrupt_names, 1) \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, interrupt_names, 2)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, interrupt_names, 2)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clock_names {"dllclk"}
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clock_names_IDX_0 "dllclk"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clock_names_IDX_0_STRING_UNQUOTED dllclk
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clock_names_IDX_0_STRING_TOKEN dllclk
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clock_names_IDX_0_STRING_UPPER_TOKEN DLLCLK
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, clock_names, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, clock_names, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, clock_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, clock_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clock_names_LEN 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_wakeup_source 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, pinctrl_0, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, pinctrl_0, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, pinctrl_names, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, pinctrl_names, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd0_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/canfd_global@40380000/canfd1
 *
 * Node identifier: DT_N_S_soc_S_canfd_global_40380000_S_canfd1
 *
 * Binding (compatible = renesas,ra-canfd):
 *   $ZEPHYR_BASE/dts/bindings/can/renesas,ra-canfd.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_PATH "/soc/canfd_global@40380000/canfd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FULL_NAME "canfd1"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FULL_NAME_UNQUOTED canfd1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FULL_NAME_TOKEN canfd1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FULL_NAME_UPPER_TOKEN CANFD1

/* Node parent (/soc/canfd_global@40380000) identifier: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_PARENT DT_N_S_soc_S_canfd_global_40380000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_NODELABEL_NUM 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FOREACH_NODELABEL(fn) fn(canfd1)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FOREACH_NODELABEL_VARGS(fn, ...) fn(canfd1, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_canfd_global_40380000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_CHILD_NUM 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_HASH 3hJhDQ8Pc_7n31ZvDpbI7CVxUCJEar4PVYc9NanYZWI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_ORD 131
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_ORD_STR_SORTABLE 00131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_REQUIRES_ORDS \
	20, \
	126, \
	128,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_EXISTS 1
#define DT_N_INST_1_renesas_ra_canfd DT_N_S_soc_S_canfd_global_40380000_S_canfd1
#define DT_N_NODELABEL_canfd1        DT_N_S_soc_S_canfd_global_40380000_S_canfd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_REG_NUM 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_RANGES_NUM 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NUM 3
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_0_VAL_irq 46
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_1_VAL_irq 47
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_2_VAL_irq 48
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_LEVEL 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_err_VAL_irq DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_err_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_err_VAL_priority DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_err_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_err_CONTROLLER DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_tx_VAL_irq DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_tx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_tx_VAL_priority DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_tx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_tx_CONTROLLER DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_rx_VAL_irq DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_rx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_rx_VAL_priority DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_rx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_NAME_rx_CONTROLLER DT_N_S_soc_S_canfd_global_40380000_S_canfd1_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_COMPAT_MATCHES_renesas_ra_canfd 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_COMPAT_MODEL_IDX_0 "ra-canfd"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupts {46, 1, 47, 1, 48, 1}
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupts_IDX_0 46
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupts_IDX_2 47
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupts_IDX_4 48
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_IDX_0_VAL_mstp 2
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_IDX_0_VAL_stop_bit 26
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_IDX_0_NAME "dllclk"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_NAME_dllclk_PH DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_NAME_dllclk_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_NAME_dllclk_VAL_mstp DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_IDX_0_VAL_mstp
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_NAME_dllclk_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_NAME_dllclk_VAL_stop_bit DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_IDX_0_VAL_stop_bit
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_NAME_dllclk_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, clocks, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, clocks, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_LEN 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clocks_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_channel 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_channel_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_status "disabled"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, status, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, status, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_status_LEN 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_status_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_compatible {"renesas,ra-canfd"}
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_compatible_IDX_0 "renesas,ra-canfd"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-canfd
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_compatible_IDX_0_STRING_TOKEN renesas_ra_canfd
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CANFD
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, compatible, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, compatible, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_compatible_LEN 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names {"err", "tx", "rx"}
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_0 "err"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_0_STRING_UNQUOTED err
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_0_STRING_TOKEN err
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN ERR
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_1 "tx"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_2 "rx"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_2_STRING_UNQUOTED rx
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_2_STRING_TOKEN rx
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, interrupt_names, 0) \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, interrupt_names, 1) \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, interrupt_names, 2)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, interrupt_names, 2)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clock_names {"dllclk"}
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clock_names_IDX_0 "dllclk"
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clock_names_IDX_0_STRING_UNQUOTED dllclk
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clock_names_IDX_0_STRING_TOKEN dllclk
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clock_names_IDX_0_STRING_UPPER_TOKEN DLLCLK
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, clock_names, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, clock_names, 0)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, clock_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, clock_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clock_names_LEN 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_wakeup_source 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_canfd_global_40380000_S_canfd1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40100000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40100000
 *
 * Binding (compatible = renesas,ra-flash-hp-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/renesas,ra-flash-hp-controller.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40100000_PATH "/soc/flash-controller@40100000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40100000_FULL_NAME "flash-controller@40100000"
#define DT_N_S_soc_S_flash_controller_40100000_FULL_NAME_UNQUOTED flash-controller@40100000
#define DT_N_S_soc_S_flash_controller_40100000_FULL_NAME_TOKEN flash_controller_40100000
#define DT_N_S_soc_S_flash_controller_40100000_FULL_NAME_UPPER_TOKEN FLASH_CONTROLLER_40100000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40100000_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40100000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_NODELABEL(fn) fn(flash)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40100000_CHILD_NUM 2
#define DT_N_S_soc_S_flash_controller_40100000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40100000_HASH S51lVcGF8FqhTA00JXJ8ITLtmV4Sq27l5suLKzBb4Ow

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40100000_ORD 132
#define DT_N_S_soc_S_flash_controller_40100000_ORD_STR_SORTABLE 00132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40100000_REQUIRES_ORDS \
	5, \
	20,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40100000_SUPPORTS_ORDS \
	133, \
	136,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40100000_EXISTS 1
#define DT_N_INST_0_renesas_ra_flash_hp_controller DT_N_S_soc_S_flash_controller_40100000
#define DT_N_NODELABEL_flash                       DT_N_S_soc_S_flash_controller_40100000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40100000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_REG_IDX_0_VAL_ADDRESS 1074790400
#define DT_N_S_soc_S_flash_controller_40100000_REG_IDX_0_VAL_SIZE 131072
#define DT_N_S_soc_S_flash_controller_40100000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NUM 2
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_VAL_irq 49
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_VAL_irq 50
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_LEVEL 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_frdyi_VAL_irq DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_frdyi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_frdyi_VAL_priority DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_frdyi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_frdyi_CONTROLLER DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_fiferr_VAL_irq DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_fiferr_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_fiferr_VAL_priority DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_fiferr_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_IRQ_NAME_fiferr_CONTROLLER DT_N_S_soc_S_flash_controller_40100000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_flash_controller_40100000_COMPAT_MATCHES_renesas_ra_flash_hp_controller 1
#define DT_N_S_soc_S_flash_controller_40100000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_flash_controller_40100000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_COMPAT_MODEL_IDX_0 "ra-flash-hp-controller"
#define DT_N_S_soc_S_flash_controller_40100000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40100000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40100000_P_block_32kb_linear_end 68
#define DT_N_S_soc_S_flash_controller_40100000_P_block_32kb_linear_end_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_block_32kb_dual_low_end 36
#define DT_N_S_soc_S_flash_controller_40100000_P_block_32kb_dual_low_end_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_block_32kb_dual_high_end 106
#define DT_N_S_soc_S_flash_controller_40100000_P_block_32kb_dual_high_end_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_reserved_area_num 33
#define DT_N_S_soc_S_flash_controller_40100000_P_reserved_area_num_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_reg {1074790400, 131072}
#define DT_N_S_soc_S_flash_controller_40100000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_reg_IDX_0 1074790400
#define DT_N_S_soc_S_flash_controller_40100000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_flash_controller_40100000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible {"renesas,ra-flash-hp-controller"}
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_IDX_0 "renesas,ra-flash-hp-controller"
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-flash-hp-controller
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_flash_hp_controller
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_FLASH_HP_CONTROLLER
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40100000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40100000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts {49, 1, 50, 1}
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_0 49
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_2 50
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names {"frdyi", "fiferr"}
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_0 "frdyi"
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_0_STRING_UNQUOTED frdyi
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_0_STRING_TOKEN frdyi
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN FRDYI
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_1 "fiferr"
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_1_STRING_UNQUOTED fiferr
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_1_STRING_TOKEN fiferr
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN FIFERR
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 1)
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 1)
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_40100000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_flash_controller_40100000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_40100000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40100000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_40100000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40100000/flash@2000000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000
 *
 * Binding (compatible = renesas,ra-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/renesas,ra-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_PATH "/soc/flash-controller@40100000/flash@2000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FULL_NAME "flash@2000000"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FULL_NAME_UNQUOTED flash@2000000
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FULL_NAME_TOKEN flash_2000000
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FULL_NAME_UPPER_TOKEN FLASH_2000000

/* Node parent (/soc/flash-controller@40100000) identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_PARENT DT_N_S_soc_S_flash_controller_40100000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_NODELABEL(fn) fn(flash0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40100000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_HASH L2Mkd_a0ntvvxbzu3awGegsMLeQcZNYwXRNYWsb6tI4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_ORD 133
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_ORD_STR_SORTABLE 00133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_REQUIRES_ORDS \
	132,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_SUPPORTS_ORDS \
	134,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_EXISTS 1
#define DT_N_INST_0_renesas_ra_nv_flash DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000
#define DT_N_NODELABEL_flash0           DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_REG_IDX_0_VAL_ADDRESS 33554432
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_REG_IDX_0_VAL_SIZE 2064384
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_COMPAT_MATCHES_renesas_ra_nv_flash 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_COMPAT_MODEL_IDX_0 "ra-nv-flash"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_renesas_programming_enable 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_renesas_programming_enable_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible {"renesas,ra-nv-flash"}
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_IDX_0 "renesas,ra-nv-flash"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-nv-flash
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_nv_flash
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_NV_FLASH
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_reg {33554432, 2064384}
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_reg_IDX_0 33554432
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_reg_IDX_1 2064384
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_erase_block_size 8192
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_write_block_size 128
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_P_write_block_size_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40100000/flash@2000000/partitions
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_PATH "/soc/flash-controller@40100000/flash@2000000/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/flash-controller@40100000/flash@2000000) identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_PARENT DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) fn(DT_N_S_soc_S_flash_controller_40100000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_HASH tywqzUi9ece3qCQce3zgLKn_rxTsn0jM8kmCv43iw1w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_ORD 134
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_ORD_STR_SORTABLE 00134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_REQUIRES_ORDS \
	133,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_SUPPORTS_ORDS \
	135,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/flash-controller@40100000/flash@2000000/partitions/partition@32000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_PATH "/soc/flash-controller@40100000/flash@2000000/partitions/partition@32000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FULL_NAME "partition@32000"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FULL_NAME_UNQUOTED partition@32000
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FULL_NAME_TOKEN partition_32000
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FULL_NAME_UPPER_TOKEN PARTITION_32000

/* Node parent (/soc/flash-controller@40100000/flash@2000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_PARENT DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_NODELABEL(fn) fn(user_sketch)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_sketch, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) fn(DT_N_S_soc_S_flash_controller_40100000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_HASH vtkpXGZk9_WFNtiAFzG6OE_VkzGqnloENbEm4jffNmY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_ORD 135
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_ORD_STR_SORTABLE 00135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_REQUIRES_ORDS \
	134,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_EXISTS 1
#define DT_N_NODELABEL_user_sketch DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_REG_IDX_0_VAL_ADDRESS 204800
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_REG_IDX_0_VAL_SIZE 57344
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_reg {204800, 57344}
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_reg_IDX_0 204800
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_reg_IDX_1 57344
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40100000/flash@27000000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000
 *
 * Binding (compatible = renesas,ra-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/renesas,ra-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_PATH "/soc/flash-controller@40100000/flash@27000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FULL_NAME "flash@27000000"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FULL_NAME_UNQUOTED flash@27000000
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FULL_NAME_TOKEN flash_27000000
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FULL_NAME_UPPER_TOKEN FLASH_27000000

/* Node parent (/soc/flash-controller@40100000) identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_PARENT DT_N_S_soc_S_flash_controller_40100000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_NODELABEL(fn) fn(flash1)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40100000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_HASH zkfcuNjMzclN_IZhVC2_tZ6hQoqL83kvdvIgqmWAl00

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_ORD 136
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_ORD_STR_SORTABLE 00136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_REQUIRES_ORDS \
	132,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_SUPPORTS_ORDS \
	137,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_EXISTS 1
#define DT_N_INST_1_renesas_ra_nv_flash DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000
#define DT_N_NODELABEL_flash1           DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_REG_IDX_0_VAL_ADDRESS 654311424
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_REG_IDX_0_VAL_SIZE 12288
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_COMPAT_MATCHES_renesas_ra_nv_flash 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_COMPAT_MODEL_IDX_0 "ra-nv-flash"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_renesas_programming_enable 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_renesas_programming_enable_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible {"renesas,ra-nv-flash"}
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_IDX_0 "renesas,ra-nv-flash"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-nv-flash
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_nv_flash
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_NV_FLASH
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_reg {654311424, 12288}
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_reg_IDX_0 654311424
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_reg_IDX_1 12288
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_erase_block_size 64
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_write_block_size 4
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_P_write_block_size_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40100000/flash@27000000/partitions
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_PATH "/soc/flash-controller@40100000/flash@27000000/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/flash-controller@40100000/flash@27000000) identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_PARENT DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000) fn(DT_N_S_soc_S_flash_controller_40100000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_HASH vl4V_tMassPV9LpsBizUGlacW7rKRzZ3Y51dqHiEWJ4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_ORD 137
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_ORD_STR_SORTABLE 00137

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_REQUIRES_ORDS \
	136,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_SUPPORTS_ORDS \
	138,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_EXISTS 1
#define DT_N_INST_1_fixed_partitions DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/flash-controller@40100000/flash@27000000/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_PATH "/soc/flash-controller@40100000/flash@27000000/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/flash-controller@40100000/flash@27000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(storage_partition)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000) fn(DT_N_S_soc_S_flash_controller_40100000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_HASH xhwfk9cxxd_WrdSJJdD0iJvTD8M10BYs2eddtPkRF_g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_ORD 138
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_ORD_STR_SORTABLE 00138

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_REQUIRES_ORDS \
	137,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 12288
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_label "storage"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_label_STRING_UNQUOTED storage
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_label_STRING_TOKEN storage
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN STORAGE
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_label_IDX_0 "storage"
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_reg {0, 12288}
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_reg_IDX_1 12288
#define DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/adc0_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_PATH "/soc/pin-controller@40400800/adc0_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40400800/adc0_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40400800_S_adc0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_HASH QgoU3WUm1_h7U35tFadQmMf1X4oO4wcANeWgSKAad6A

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_ORD 139
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_ORD_STR_SORTABLE 00139

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_REQUIRES_ORDS \
	73,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_psels {8256}
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_psels_IDX_0 8256
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_psels_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_renesas_analog_enable 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/canfd0_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_PATH "/soc/pin-controller@40400800/canfd0_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40400800/canfd0_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_HASH ehA4K8LlcW8azV_2xE9feOB_HsUXZE5wlOVqLKzz_aQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_ORD 140
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_ORD_STR_SORTABLE 00140

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_REQUIRES_ORDS \
	129,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_psels {12324, 12308}
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_psels_IDX_0 12324
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_psels_IDX_1 12308
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_psels_LEN 2
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_strength "high"
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/ether_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_PATH "/soc/pin-controller@40400800/ether_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40400800/ether_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40400800_S_ether_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_HASH B1ypu_ORQhLd_faeN0yVibEFoDYy105YQ7pH3kX3H5s

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_ORD 141
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_ORD_STR_SORTABLE 00141

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_REQUIRES_ORDS \
	80,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels {14100, 14116, 14132, 14164, 14180, 14087, 14103, 14119, 14135, 14151, 14167}
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_0 14100
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_1 14116
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_2 14132
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_3 14164
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_4_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_4 14180
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_5_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_5 14087
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_6_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_6 14103
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_7_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_7 14119
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_8_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_8 14135
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_9_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_9 14151
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_10_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_IDX_10 14167
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 3) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 4) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 5) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 6) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 7) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 8) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 9) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 10)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 10)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 10, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, psels, 10, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_LEN 11
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_strength "high"
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/glcdc_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_PATH "/soc/pin-controller@40400800/glcdc_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40400800/glcdc_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_HASH fFCYES0XEQEThfMxzfZWN7eBhRVQboVC2XP7mpLzvO4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_ORD 142
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_ORD_STR_SORTABLE 00142

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_REQUIRES_ORDS \
	77,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels {14680, 14712, 14805, 14837, 14825, 14841, 14761, 14777, 14793, 14809, 14665, 14649, 14633, 14706, 14775, 14791, 14807, 14823, 14839, 14715, 14699, 14683, 14619, 14667, 14651, 14635, 14603, 14711, 14696, 14821}
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_0 14680
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_1 14712
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_2 14805
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_3 14837
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_4_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_4 14825
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_5_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_5 14841
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_6_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_6 14761
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_7_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_7 14777
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_8_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_8 14793
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_9_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_9 14809
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_10_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_10 14665
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_11_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_11 14649
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_12_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_12 14633
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_13_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_13 14706
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_14_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_14 14775
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_15_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_15 14791
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_16_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_16 14807
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_17_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_17 14823
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_18_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_18 14839
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_19_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_19 14715
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_20_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_20 14699
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_21_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_21 14683
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_22_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_22 14619
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_23_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_23 14667
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_24_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_24 14651
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_25_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_25 14635
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_26_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_26 14603
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_27_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_27 14711
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_28_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_28 14696
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_29_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_IDX_29 14821
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 3) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 4) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 5) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 6) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 7) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 8) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 9) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 10) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 11) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 12) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 13) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 14) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 15) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 16) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 17) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 18) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 19) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 20) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 21) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 22) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 23) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 24) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 25) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 26) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 27) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 28) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 29)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 18) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 19) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 20) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 21) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 22) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 23) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 24) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 25) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 26) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 27) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 28) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 29)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 15, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 16, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 17, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 18, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 19, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 20, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 21, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 22, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 23, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 24, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 25, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 26, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 27, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 28, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 29, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, psels, 29, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_LEN 30
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/iic1_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_PATH "/soc/pin-controller@40400800/iic1_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40400800/iic1_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40400800_S_iic1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_HASH HxTk2REL0jvXmFHqccTMNbkuBzkqqjg6Qrc_27m06fw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_ORD 143
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_ORD_STR_SORTABLE 00143

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_REQUIRES_ORDS \
	22,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels {10181, 10165}
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_IDX_0 10181
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_IDX_1 10165
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_LEN 2
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength "medium"
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_STRING_UNQUOTED medium
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_STRING_TOKEN medium
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN MEDIUM
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_IDX_0 "medium"
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_medium_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/pwm7_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_PATH "/soc/pin-controller@40400800/pwm7_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40400800/pwm7_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_HASH _Q1kdWCPA3CtM16e_bcfSTWG2Y6LyDH6MxoeD6xopNg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_ORD 144
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_ORD_STR_SORTABLE 00144

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_REQUIRES_ORDS \
	110,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_psels {9082}
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_psels_IDX_0 9082
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_psels_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/pwm7_default/group2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_PATH "/soc/pin-controller@40400800/pwm7_default/group2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FULL_NAME "group2"
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FULL_NAME_UNQUOTED group2
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FULL_NAME_TOKEN group2
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FULL_NAME_UPPER_TOKEN GROUP2

/* Node parent (/soc/pin-controller@40400800/pwm7_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_PARENT DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_HASH lA8VNNIbYexPHGPNoUl0lJ_enZdpsskMqXzj0thWA6Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_ORD 145
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_ORD_STR_SORTABLE 00145

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_REQUIRES_ORDS \
	110,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_psels {9066}
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_psels_IDX_0 9066
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_psels_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/sci9_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_PATH "/soc/pin-controller@40400800/sci9_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40400800/sci9_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40400800_S_sci9_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_HASH qCEEGBIUh11SRZRyisqUftl0f_Hb_u9GUxMMpBqvf0k

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_ORD 146
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_ORD_STR_SORTABLE 00146

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels {9706}
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_IDX_0 9706
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength "medium"
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_STRING_UNQUOTED medium
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_STRING_TOKEN medium
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN MEDIUM
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_IDX_0 "medium"
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_medium_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/sci9_default/group2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_PATH "/soc/pin-controller@40400800/sci9_default/group2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FULL_NAME "group2"
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FULL_NAME_UNQUOTED group2
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FULL_NAME_TOKEN group2
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FULL_NAME_UPPER_TOKEN GROUP2

/* Node parent (/soc/pin-controller@40400800/sci9_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_PARENT DT_N_S_soc_S_pin_controller_40400800_S_sci9_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_HASH 8SID_AUT5pJdA_DC_f_nHlk6bjW8h7UFQXXOYmDmaPE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_ORD 147
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_ORD_STR_SORTABLE 00147

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels {9722}
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_IDX_0 9722
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/sdhc1_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_PATH "/soc/pin-controller@40400800/sdhc1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FULL_NAME "sdhc1_default"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FULL_NAME_UNQUOTED sdhc1_default
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FULL_NAME_TOKEN sdhc1_default
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FULL_NAME_UPPER_TOKEN SDHC1_DEFAULT

/* Node parent (/soc/pin-controller@40400800) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_PARENT DT_N_S_soc_S_pin_controller_40400800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FOREACH_NODELABEL(fn) fn(sdhc1_default)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdhc1_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_CHILD_NUM 2
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_HASH PqFfzhGwwUg35hKmUrVutFJOF_7hFbeKPi1y6X6Cfjc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_ORD 148
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_ORD_STR_SORTABLE 00148

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_REQUIRES_ORDS \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_SUPPORTS_ORDS \
	149, \
	150,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_EXISTS 1
#define DT_N_NODELABEL_sdhc1_default DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40400800/sdhc1_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_PATH "/soc/pin-controller@40400800/sdhc1_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40400800/sdhc1_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_HASH _Qg74m5BSBSzlr4ZfmcZfPIe6oH7A5orfI5kNUQKujc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_ORD 149
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_ORD_STR_SORTABLE 00149

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_REQUIRES_ORDS \
	148,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels {13668, 13588, 13604, 13620, 13636, 13652, 13575}
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_IDX_0 13668
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_IDX_1 13588
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_IDX_2 13604
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_IDX_3 13620
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_IDX_4_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_IDX_4 13636
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_IDX_5_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_IDX_5 13652
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_IDX_6_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_IDX_6 13575
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 3) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 4) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 5) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 6)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 6)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, psels, 6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_LEN 7
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_strength "high"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/sdhc1_default/group2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_PATH "/soc/pin-controller@40400800/sdhc1_default/group2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FULL_NAME "group2"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FULL_NAME_UNQUOTED group2
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FULL_NAME_TOKEN group2
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FULL_NAME_UPPER_TOKEN GROUP2

/* Node parent (/soc/pin-controller@40400800/sdhc1_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_PARENT DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_HASH 0OEitg3amJQTwJ1TGplPVQTX39liiBbZ0lBsdq_3Djw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_ORD 150
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_ORD_STR_SORTABLE 00150

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_REQUIRES_ORDS \
	148,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_psels {13572}
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_psels_IDX_0 13572
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_psels_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_strength "highspeed-high"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_strength_STRING_UNQUOTED highspeed-high
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_strength_STRING_TOKEN highspeed_high
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_strength_STRING_UPPER_TOKEN HIGHSPEED_HIGH
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_strength_IDX_0 "highspeed-high"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_strength_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_strength_IDX_0_ENUM_VAL_highspeed_high_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/sdram_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_sdram_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_PATH "/soc/pin-controller@40400800/sdram_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FULL_NAME "sdram_default"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FULL_NAME_UNQUOTED sdram_default
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FULL_NAME_TOKEN sdram_default
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FULL_NAME_UPPER_TOKEN SDRAM_DEFAULT

/* Node parent (/soc/pin-controller@40400800) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_PARENT DT_N_S_soc_S_pin_controller_40400800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FOREACH_NODELABEL(fn) fn(sdram_default)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdram_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_CHILD_NUM 3
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_HASH w4gHlGc514Tc22ubaAkyA3UxVtrH3ZLkd3FzZVqJvpM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_ORD 151
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_ORD_STR_SORTABLE 00151

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_REQUIRES_ORDS \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_SUPPORTS_ORDS \
	152, \
	153, \
	154, \
	168,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_EXISTS 1
#define DT_N_NODELABEL_sdram_default DT_N_S_soc_S_pin_controller_40400800_S_sdram_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40400800/sdram_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_PATH "/soc/pin-controller@40400800/sdram_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40400800/sdram_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40400800_S_sdram_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_HASH oFRg_WrE_w6NMwn5302hpHhyOK3gYR3pTPkJexZFzwM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_ORD 152
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_ORD_STR_SORTABLE 00152

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_REQUIRES_ORDS \
	151,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels {11201, 11217, 11233, 11249, 11011, 11027, 11043, 11059, 11075, 11091, 11107, 11123, 11139, 11155, 11171, 11187, 11203, 11030, 11046, 11062, 11078, 11094, 11110, 11126, 11158, 11174, 11190, 11206, 11222, 11238, 11254, 11097, 11113, 11145, 11161, 11162}
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_0 11201
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_1 11217
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_2 11233
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_3 11249
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_4_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_4 11011
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_5_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_5 11027
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_6_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_6 11043
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_7_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_7 11059
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_8_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_8 11075
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_9_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_9 11091
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_10_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_10 11107
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_11_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_11 11123
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_12_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_12 11139
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_13_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_13 11155
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_14_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_14 11171
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_15_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_15 11187
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_16_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_16 11203
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_17_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_17 11030
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_18_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_18 11046
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_19_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_19 11062
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_20_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_20 11078
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_21_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_21 11094
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_22_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_22 11110
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_23_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_23 11126
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_24_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_24 11158
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_25_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_25 11174
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_26_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_26 11190
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_27_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_27 11206
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_28_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_28 11222
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_29_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_29 11238
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_30_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_30 11254
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_31_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_31 11097
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_32_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_32 11113
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_33_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_33 11145
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_34_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_34 11161
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_35_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_IDX_35 11162
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 3) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 4) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 5) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 6) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 7) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 8) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 9) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 10) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 11) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 12) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 13) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 14) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 15) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 16) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 17) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 18) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 19) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 20) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 21) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 22) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 23) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 24) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 25) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 26) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 27) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 28) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 29) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 30) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 31) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 32) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 33) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 34) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 35)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 18) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 19) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 20) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 21) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 22) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 23) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 24) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 25) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 26) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 27) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 28) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 29) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 30) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 31) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 32) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 33) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 34) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 35)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 15, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 16, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 17, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 18, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 19, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 20, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 21, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 22, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 23, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 24, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 25, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 26, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 27, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 28, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 29, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 30, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 31, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 32, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 33, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 34, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 35, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 29, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 31, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 33, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 34, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, psels, 35, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_LEN 36
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_strength "high"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/sdram_default/group2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_PATH "/soc/pin-controller@40400800/sdram_default/group2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FULL_NAME "group2"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FULL_NAME_UNQUOTED group2
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FULL_NAME_TOKEN group2
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FULL_NAME_UPPER_TOKEN GROUP2

/* Node parent (/soc/pin-controller@40400800/sdram_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_PARENT DT_N_S_soc_S_pin_controller_40400800_S_sdram_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_HASH HsjWn9eQdVUvTnTLxZCMVa6k_5ufP857VZsY6dMiGlk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_ORD 153
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_ORD_STR_SORTABLE 00153

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_REQUIRES_ORDS \
	151,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_psels {11162}
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_psels_IDX_0 11162
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_psels_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_strength "highspeed-high"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_strength_STRING_UNQUOTED highspeed-high
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_strength_STRING_TOKEN highspeed_high
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_strength_STRING_UPPER_TOKEN HIGHSPEED_HIGH
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_strength_IDX_0 "highspeed-high"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_strength_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_strength_IDX_0_ENUM_VAL_highspeed_high_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/sdram_default/group3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_PATH "/soc/pin-controller@40400800/sdram_default/group3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FULL_NAME "group3"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FULL_NAME_UNQUOTED group3
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FULL_NAME_TOKEN group3
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FULL_NAME_UPPER_TOKEN GROUP3

/* Node parent (/soc/pin-controller@40400800/sdram_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_PARENT DT_N_S_soc_S_pin_controller_40400800_S_sdram_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_HASH 7R2Kig3ojAqSzvJFvVTudiRI_Zb0lCBnrK45bz2px4Y

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_ORD 154
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_ORD_STR_SORTABLE 00154

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_REQUIRES_ORDS \
	151,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_psels {11018, 11146, 11178}
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_psels_IDX_0 11018
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_psels_IDX_1 11146
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_psels_IDX_2 11178
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, psels, 1) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, psels, 2)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, psels, 2)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, psels, 2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, psels, 2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_psels_LEN 3
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/spi1_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_PATH "/soc/pin-controller@40400800/spi1_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40400800/spi1_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40400800_S_spi1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_HASH OkKGb2CoLGKaIJLkcSgEh1OMywvr9GdFt5oPhZdx_Jg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_ORD 155
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_ORD_STR_SORTABLE 00155

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_REQUIRES_ORDS \
	117,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels {9892, 9908, 9924, 9940}
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels_IDX_0 9892
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels_IDX_1 9908
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels_IDX_2 9924
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels_IDX_3 9940
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels_LEN 4
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40400800/usbhs_default
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_PATH "/soc/pin-controller@40400800/usbhs_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FULL_NAME "usbhs_default"
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FULL_NAME_UNQUOTED usbhs_default
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FULL_NAME_TOKEN usbhs_default
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FULL_NAME_UPPER_TOKEN USBHS_DEFAULT

/* Node parent (/soc/pin-controller@40400800) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_PARENT DT_N_S_soc_S_pin_controller_40400800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FOREACH_NODELABEL(fn) fn(usbhs_default)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbhs_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_HASH P7WirO8uQ0OmsBJl1d0T4ZsYrsEkMnxijVMd4QSvdrE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_ORD 156
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_ORD_STR_SORTABLE 00156

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_REQUIRES_ORDS \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_SUPPORTS_ORDS \
	157, \
	171,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_EXISTS 1
#define DT_N_NODELABEL_usbhs_default DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40400800/usbhs_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_PATH "/soc/pin-controller@40400800/usbhs_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-controller@40400800/usbhs_default) identifier: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_PARENT DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_HASH 1Pn1tVmIfrkitvhYfwxf_yNAmSRrzVq6EZJLOltzxs0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_ORD 157
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_ORD_STR_SORTABLE 00157

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_REQUIRES_ORDS \
	156,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_psels {13339}
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_psels_IDX_0 13339
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_psels_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_strength "high"
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/sci0@40358000
 *
 * Node identifier: DT_N_S_soc_S_sci0_40358000
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci0_40358000_PATH "/soc/sci0@40358000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci0_40358000_FULL_NAME "sci0@40358000"
#define DT_N_S_soc_S_sci0_40358000_FULL_NAME_UNQUOTED sci0@40358000
#define DT_N_S_soc_S_sci0_40358000_FULL_NAME_TOKEN sci0_40358000
#define DT_N_S_soc_S_sci0_40358000_FULL_NAME_UPPER_TOKEN SCI0_40358000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci0_40358000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci0_40358000_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci0_40358000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci0_40358000_FOREACH_NODELABEL(fn) fn(sci0)
#define DT_N_S_soc_S_sci0_40358000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci0_40358000_CHILD_NUM 1
#define DT_N_S_soc_S_sci0_40358000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci0_40358000_S_uart)
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000_S_uart)
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40358000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci0_40358000_HASH 6a2yTsdT8cohnOJF31_Dkp0U9XsxMRU_oFZKql89k2M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci0_40358000_ORD 158
#define DT_N_S_soc_S_sci0_40358000_ORD_STR_SORTABLE 00158

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci0_40358000_REQUIRES_ORDS \
	5, \
	20, \
	31,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci0_40358000_SUPPORTS_ORDS \
	159,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci0_40358000_EXISTS 1
#define DT_N_INST_1_renesas_ra_sci DT_N_S_soc_S_sci0_40358000
#define DT_N_NODELABEL_sci0        DT_N_S_soc_S_sci0_40358000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci0_40358000_REG_NUM 1
#define DT_N_S_soc_S_sci0_40358000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_REG_IDX_0_VAL_ADDRESS 1077248000
#define DT_N_S_soc_S_sci0_40358000_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci0_40358000_RANGES_NUM 0
#define DT_N_S_soc_S_sci0_40358000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci0_40358000_IRQ_NUM 4
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_VAL_irq 5
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_VAL_irq 6
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_VAL_irq 7
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40358000_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci0_40358000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci0_40358000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci0_40358000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci0_40358000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci0_40358000_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci0_40358000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci0_40358000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci0_40358000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci0_40358000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci0_40358000_P_reg {1077248000, 256}
#define DT_N_S_soc_S_sci0_40358000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_reg_IDX_0 1077248000
#define DT_N_S_soc_S_sci0_40358000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci0_40358000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_sciclk
#define DT_N_S_soc_S_sci0_40358000_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci0_40358000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_clocks_IDX_0_VAL_stop_bit 31
#define DT_N_S_soc_S_sci0_40358000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000, clocks, 0)
#define DT_N_S_soc_S_sci0_40358000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000, clocks, 0)
#define DT_N_S_soc_S_sci0_40358000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_clocks_LEN 1
#define DT_N_S_soc_S_sci0_40358000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_status "disabled"
#define DT_N_S_soc_S_sci0_40358000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci0_40358000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci0_40358000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci0_40358000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci0_40358000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci0_40358000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000, status, 0)
#define DT_N_S_soc_S_sci0_40358000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000, status, 0)
#define DT_N_S_soc_S_sci0_40358000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_status_LEN 1
#define DT_N_S_soc_S_sci0_40358000_P_status_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci0_40358000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci0_40358000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci0_40358000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci0_40358000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci0_40358000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000, compatible, 0)
#define DT_N_S_soc_S_sci0_40358000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000, compatible, 0)
#define DT_N_S_soc_S_sci0_40358000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_compatible_LEN 1
#define DT_N_S_soc_S_sci0_40358000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts {4, 1, 5, 1, 6, 1, 7, 1}
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_2 5
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_4 6
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_6 7
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 3)
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 3)
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40358000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci0_40358000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci0_40358000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_wakeup_source 0
#define DT_N_S_soc_S_sci0_40358000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci0_40358000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci0@40358000/uart
 *
 * Node identifier: DT_N_S_soc_S_sci0_40358000_S_uart
 *
 * Binding (compatible = renesas,ra8-uart-sci-b):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra8-uart-sci-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_PATH "/soc/sci0@40358000/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci0_40358000_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci0_40358000_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci0_40358000_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci0@40358000) identifier: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_PARENT DT_N_S_soc_S_sci0_40358000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci0_40358000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci0_40358000_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_HASH ZjDuyGE927iksVDYn2lxbbYJkGT8V27BUtZWjORIAms

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_ORD 159
#define DT_N_S_soc_S_sci0_40358000_S_uart_ORD_STR_SORTABLE 00159

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_REQUIRES_ORDS \
	158,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_EXISTS 1
#define DT_N_INST_1_renesas_ra8_uart_sci_b DT_N_S_soc_S_sci0_40358000_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci0_40358000_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_COMPAT_MATCHES_renesas_ra8_uart_sci_b 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci0_40358000_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_COMPAT_MODEL_IDX_0 "ra8-uart-sci-b"
#define DT_N_S_soc_S_sci0_40358000_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_channel 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000_S_uart, parity, 0)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000_S_uart, parity, 0)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000_S_uart, status, 0)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000_S_uart, status, 0)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible {"renesas,ra8-uart-sci-b"}
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_IDX_0 "renesas,ra8-uart-sci-b"
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-uart-sci-b
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_uart_sci_b
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_UART_SCI_B
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40358000_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40358000_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40358000_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40358000_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci0_40358000_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci1@40358100
 *
 * Node identifier: DT_N_S_soc_S_sci1_40358100
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci1_40358100_PATH "/soc/sci1@40358100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci1_40358100_FULL_NAME "sci1@40358100"
#define DT_N_S_soc_S_sci1_40358100_FULL_NAME_UNQUOTED sci1@40358100
#define DT_N_S_soc_S_sci1_40358100_FULL_NAME_TOKEN sci1_40358100
#define DT_N_S_soc_S_sci1_40358100_FULL_NAME_UPPER_TOKEN SCI1_40358100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci1_40358100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci1_40358100_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci1_40358100_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci1_40358100_FOREACH_NODELABEL(fn) fn(sci1)
#define DT_N_S_soc_S_sci1_40358100_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci1, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci1_40358100_CHILD_NUM 1
#define DT_N_S_soc_S_sci1_40358100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci1_40358100_S_uart)
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100_S_uart)
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40358100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci1_40358100_HASH 7m1qAWUsA8hMi3pWz8CgSWF1wbB9_z4IhHl12pKm_co

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci1_40358100_ORD 160
#define DT_N_S_soc_S_sci1_40358100_ORD_STR_SORTABLE 00160

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci1_40358100_REQUIRES_ORDS \
	5, \
	20, \
	31,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci1_40358100_SUPPORTS_ORDS \
	161,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci1_40358100_EXISTS 1
#define DT_N_INST_2_renesas_ra_sci DT_N_S_soc_S_sci1_40358100
#define DT_N_NODELABEL_sci1        DT_N_S_soc_S_sci1_40358100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci1_40358100_REG_NUM 1
#define DT_N_S_soc_S_sci1_40358100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_REG_IDX_0_VAL_ADDRESS 1077248256
#define DT_N_S_soc_S_sci1_40358100_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci1_40358100_RANGES_NUM 0
#define DT_N_S_soc_S_sci1_40358100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci1_40358100_IRQ_NUM 4
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_VAL_irq 8
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_VAL_irq 9
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_VAL_irq 10
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_VAL_irq 11
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40358100_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci1_40358100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci1_40358100_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci1_40358100_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci1_40358100_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci1_40358100_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci1_40358100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci1_40358100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci1_40358100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci1_40358100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci1_40358100_P_reg {1077248256, 256}
#define DT_N_S_soc_S_sci1_40358100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_reg_IDX_0 1077248256
#define DT_N_S_soc_S_sci1_40358100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci1_40358100_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_sciclk
#define DT_N_S_soc_S_sci1_40358100_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci1_40358100_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_clocks_IDX_0_VAL_stop_bit 30
#define DT_N_S_soc_S_sci1_40358100_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40358100, clocks, 0)
#define DT_N_S_soc_S_sci1_40358100_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100, clocks, 0)
#define DT_N_S_soc_S_sci1_40358100_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_clocks_LEN 1
#define DT_N_S_soc_S_sci1_40358100_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_status "disabled"
#define DT_N_S_soc_S_sci1_40358100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci1_40358100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci1_40358100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40358100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci1_40358100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci1_40358100_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40358100, status, 0)
#define DT_N_S_soc_S_sci1_40358100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100, status, 0)
#define DT_N_S_soc_S_sci1_40358100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_status_LEN 1
#define DT_N_S_soc_S_sci1_40358100_P_status_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci1_40358100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci1_40358100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci1_40358100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci1_40358100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci1_40358100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40358100, compatible, 0)
#define DT_N_S_soc_S_sci1_40358100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100, compatible, 0)
#define DT_N_S_soc_S_sci1_40358100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_compatible_LEN 1
#define DT_N_S_soc_S_sci1_40358100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts {8, 1, 9, 1, 10, 1, 11, 1}
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_0 8
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_2 9
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_4 10
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_6 11
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 3)
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 3)
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40358100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci1_40358100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci1_40358100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_wakeup_source 0
#define DT_N_S_soc_S_sci1_40358100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci1_40358100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci1@40358100/uart
 *
 * Node identifier: DT_N_S_soc_S_sci1_40358100_S_uart
 *
 * Binding (compatible = renesas,ra8-uart-sci-b):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra8-uart-sci-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_PATH "/soc/sci1@40358100/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci1_40358100_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci1_40358100_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci1_40358100_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci1@40358100) identifier: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_PARENT DT_N_S_soc_S_sci1_40358100

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci1_40358100) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci1_40358100_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_HASH bcue4tIalW9NAjINu46IDIfqtaT6zbruDs8RzNgSPoo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_ORD 161
#define DT_N_S_soc_S_sci1_40358100_S_uart_ORD_STR_SORTABLE 00161

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_REQUIRES_ORDS \
	160,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_EXISTS 1
#define DT_N_INST_2_renesas_ra8_uart_sci_b DT_N_S_soc_S_sci1_40358100_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci1_40358100_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_COMPAT_MATCHES_renesas_ra8_uart_sci_b 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci1_40358100_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_COMPAT_MODEL_IDX_0 "ra8-uart-sci-b"
#define DT_N_S_soc_S_sci1_40358100_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_channel 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40358100_S_uart, parity, 0)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100_S_uart, parity, 0)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40358100_S_uart, status, 0)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100_S_uart, status, 0)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible {"renesas,ra8-uart-sci-b"}
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_IDX_0 "renesas,ra8-uart-sci-b"
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-uart-sci-b
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_uart_sci_b
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_UART_SCI_B
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40358100_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40358100_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40358100_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40358100_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci1_40358100_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci2@40358200
 *
 * Node identifier: DT_N_S_soc_S_sci2_40358200
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci2_40358200_PATH "/soc/sci2@40358200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci2_40358200_FULL_NAME "sci2@40358200"
#define DT_N_S_soc_S_sci2_40358200_FULL_NAME_UNQUOTED sci2@40358200
#define DT_N_S_soc_S_sci2_40358200_FULL_NAME_TOKEN sci2_40358200
#define DT_N_S_soc_S_sci2_40358200_FULL_NAME_UPPER_TOKEN SCI2_40358200

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci2_40358200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci2_40358200_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci2_40358200_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci2_40358200_FOREACH_NODELABEL(fn) fn(sci2)
#define DT_N_S_soc_S_sci2_40358200_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci2, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci2_40358200_CHILD_NUM 1
#define DT_N_S_soc_S_sci2_40358200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci2_40358200_S_uart)
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200_S_uart)
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40358200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci2_40358200_HASH 6iyqaxYDKiuMTeVatFuJP7fE7pSjC_ndvPTc0RPl8so

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci2_40358200_ORD 162
#define DT_N_S_soc_S_sci2_40358200_ORD_STR_SORTABLE 00162

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci2_40358200_REQUIRES_ORDS \
	5, \
	20, \
	31,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci2_40358200_SUPPORTS_ORDS \
	163,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci2_40358200_EXISTS 1
#define DT_N_INST_3_renesas_ra_sci DT_N_S_soc_S_sci2_40358200
#define DT_N_NODELABEL_sci2        DT_N_S_soc_S_sci2_40358200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci2_40358200_REG_NUM 1
#define DT_N_S_soc_S_sci2_40358200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_REG_IDX_0_VAL_ADDRESS 1077248512
#define DT_N_S_soc_S_sci2_40358200_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci2_40358200_RANGES_NUM 0
#define DT_N_S_soc_S_sci2_40358200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci2_40358200_IRQ_NUM 4
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_VAL_irq 12
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_VAL_irq 13
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_VAL_irq 14
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_VAL_irq 15
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40358200_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci2_40358200_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci2_40358200_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci2_40358200_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci2_40358200_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci2_40358200_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci2_40358200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci2_40358200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci2_40358200_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci2_40358200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci2_40358200_P_reg {1077248512, 256}
#define DT_N_S_soc_S_sci2_40358200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_reg_IDX_0 1077248512
#define DT_N_S_soc_S_sci2_40358200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci2_40358200_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_sciclk
#define DT_N_S_soc_S_sci2_40358200_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci2_40358200_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_clocks_IDX_0_VAL_stop_bit 29
#define DT_N_S_soc_S_sci2_40358200_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40358200, clocks, 0)
#define DT_N_S_soc_S_sci2_40358200_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200, clocks, 0)
#define DT_N_S_soc_S_sci2_40358200_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_clocks_LEN 1
#define DT_N_S_soc_S_sci2_40358200_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_status "disabled"
#define DT_N_S_soc_S_sci2_40358200_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci2_40358200_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci2_40358200_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci2_40358200_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci2_40358200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci2_40358200_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40358200, status, 0)
#define DT_N_S_soc_S_sci2_40358200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200, status, 0)
#define DT_N_S_soc_S_sci2_40358200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_status_LEN 1
#define DT_N_S_soc_S_sci2_40358200_P_status_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci2_40358200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci2_40358200_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci2_40358200_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci2_40358200_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci2_40358200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40358200, compatible, 0)
#define DT_N_S_soc_S_sci2_40358200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200, compatible, 0)
#define DT_N_S_soc_S_sci2_40358200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_compatible_LEN 1
#define DT_N_S_soc_S_sci2_40358200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts {12, 1, 13, 1, 14, 1, 15, 1}
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_0 12
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_2 13
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_4 14
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_6 15
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 3)
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 3)
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40358200, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci2_40358200_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci2_40358200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_wakeup_source 0
#define DT_N_S_soc_S_sci2_40358200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci2_40358200_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci2@40358200/uart
 *
 * Node identifier: DT_N_S_soc_S_sci2_40358200_S_uart
 *
 * Binding (compatible = renesas,ra8-uart-sci-b):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra8-uart-sci-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_PATH "/soc/sci2@40358200/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci2_40358200_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci2_40358200_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci2_40358200_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci2@40358200) identifier: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_PARENT DT_N_S_soc_S_sci2_40358200

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci2_40358200) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci2_40358200_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_HASH 77AAC4yRq90KaqmRLYAHlw5REZmj6WbUDrfhavYZHjI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_ORD 163
#define DT_N_S_soc_S_sci2_40358200_S_uart_ORD_STR_SORTABLE 00163

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_REQUIRES_ORDS \
	162,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_EXISTS 1
#define DT_N_INST_3_renesas_ra8_uart_sci_b DT_N_S_soc_S_sci2_40358200_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci2_40358200_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_COMPAT_MATCHES_renesas_ra8_uart_sci_b 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci2_40358200_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_COMPAT_MODEL_IDX_0 "ra8-uart-sci-b"
#define DT_N_S_soc_S_sci2_40358200_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_channel 2
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40358200_S_uart, parity, 0)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200_S_uart, parity, 0)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40358200_S_uart, status, 0)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200_S_uart, status, 0)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible {"renesas,ra8-uart-sci-b"}
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_IDX_0 "renesas,ra8-uart-sci-b"
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-uart-sci-b
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_uart_sci_b
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_UART_SCI_B
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40358200_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40358200_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40358200_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40358200_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci2_40358200_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci3@40358300
 *
 * Node identifier: DT_N_S_soc_S_sci3_40358300
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci3_40358300_PATH "/soc/sci3@40358300"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci3_40358300_FULL_NAME "sci3@40358300"
#define DT_N_S_soc_S_sci3_40358300_FULL_NAME_UNQUOTED sci3@40358300
#define DT_N_S_soc_S_sci3_40358300_FULL_NAME_TOKEN sci3_40358300
#define DT_N_S_soc_S_sci3_40358300_FULL_NAME_UPPER_TOKEN SCI3_40358300

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci3_40358300_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci3_40358300_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci3_40358300_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci3_40358300_FOREACH_NODELABEL(fn) fn(sci3)
#define DT_N_S_soc_S_sci3_40358300_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci3, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci3_40358300_CHILD_NUM 1
#define DT_N_S_soc_S_sci3_40358300_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci3_40358300_S_uart)
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300_S_uart)
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci3_40358300_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci3_40358300_HASH amPdaDIl3nb4qlRNW2eCD3YdJfiRhajZm4GHek6jIp4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci3_40358300_ORD 164
#define DT_N_S_soc_S_sci3_40358300_ORD_STR_SORTABLE 00164

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci3_40358300_REQUIRES_ORDS \
	5, \
	20, \
	31,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci3_40358300_SUPPORTS_ORDS \
	165,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci3_40358300_EXISTS 1
#define DT_N_INST_4_renesas_ra_sci DT_N_S_soc_S_sci3_40358300
#define DT_N_NODELABEL_sci3        DT_N_S_soc_S_sci3_40358300

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci3_40358300_REG_NUM 1
#define DT_N_S_soc_S_sci3_40358300_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_REG_IDX_0_VAL_ADDRESS 1077248768
#define DT_N_S_soc_S_sci3_40358300_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci3_40358300_RANGES_NUM 0
#define DT_N_S_soc_S_sci3_40358300_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci3_40358300_IRQ_NUM 4
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_VAL_irq 16
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_VAL_irq 17
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_VAL_irq 18
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_VAL_irq 19
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40358300_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci3_40358300_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci3_40358300_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci3_40358300_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci3_40358300_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci3_40358300_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci3_40358300_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci3_40358300_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci3_40358300_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci3_40358300_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci3_40358300_P_reg {1077248768, 256}
#define DT_N_S_soc_S_sci3_40358300_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_reg_IDX_0 1077248768
#define DT_N_S_soc_S_sci3_40358300_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci3_40358300_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_sciclk
#define DT_N_S_soc_S_sci3_40358300_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci3_40358300_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_clocks_IDX_0_VAL_stop_bit 28
#define DT_N_S_soc_S_sci3_40358300_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40358300, clocks, 0)
#define DT_N_S_soc_S_sci3_40358300_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300, clocks, 0)
#define DT_N_S_soc_S_sci3_40358300_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_clocks_LEN 1
#define DT_N_S_soc_S_sci3_40358300_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_status "disabled"
#define DT_N_S_soc_S_sci3_40358300_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci3_40358300_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci3_40358300_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci3_40358300_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci3_40358300_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci3_40358300_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40358300, status, 0)
#define DT_N_S_soc_S_sci3_40358300_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300, status, 0)
#define DT_N_S_soc_S_sci3_40358300_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_status_LEN 1
#define DT_N_S_soc_S_sci3_40358300_P_status_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci3_40358300_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci3_40358300_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci3_40358300_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci3_40358300_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci3_40358300_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40358300, compatible, 0)
#define DT_N_S_soc_S_sci3_40358300_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300, compatible, 0)
#define DT_N_S_soc_S_sci3_40358300_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_compatible_LEN 1
#define DT_N_S_soc_S_sci3_40358300_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts {16, 1, 17, 1, 18, 1, 19, 1}
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_0 16
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_2 17
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_4 18
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_6 19
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 3)
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 3)
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40358300, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci3_40358300_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci3_40358300_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_wakeup_source 0
#define DT_N_S_soc_S_sci3_40358300_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci3_40358300_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci3@40358300/uart
 *
 * Node identifier: DT_N_S_soc_S_sci3_40358300_S_uart
 *
 * Binding (compatible = renesas,ra8-uart-sci-b):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra8-uart-sci-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_PATH "/soc/sci3@40358300/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci3_40358300_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci3_40358300_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci3_40358300_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci3@40358300) identifier: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_PARENT DT_N_S_soc_S_sci3_40358300

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci3_40358300) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci3_40358300_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_HASH dSSrt8afXjEio5_z8iYIdV8ZtHqbTQjfLed_L65e9fA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_ORD 165
#define DT_N_S_soc_S_sci3_40358300_S_uart_ORD_STR_SORTABLE 00165

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_REQUIRES_ORDS \
	164,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_EXISTS 1
#define DT_N_INST_4_renesas_ra8_uart_sci_b DT_N_S_soc_S_sci3_40358300_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci3_40358300_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_COMPAT_MATCHES_renesas_ra8_uart_sci_b 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci3_40358300_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_COMPAT_MODEL_IDX_0 "ra8-uart-sci-b"
#define DT_N_S_soc_S_sci3_40358300_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_channel 3
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40358300_S_uart, parity, 0)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300_S_uart, parity, 0)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40358300_S_uart, status, 0)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300_S_uart, status, 0)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible {"renesas,ra8-uart-sci-b"}
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_IDX_0 "renesas,ra8-uart-sci-b"
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-uart-sci-b
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_uart_sci_b
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_UART_SCI_B
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40358300_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40358300_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40358300_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40358300_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci3_40358300_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci4@40358400
 *
 * Node identifier: DT_N_S_soc_S_sci4_40358400
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci4_40358400_PATH "/soc/sci4@40358400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci4_40358400_FULL_NAME "sci4@40358400"
#define DT_N_S_soc_S_sci4_40358400_FULL_NAME_UNQUOTED sci4@40358400
#define DT_N_S_soc_S_sci4_40358400_FULL_NAME_TOKEN sci4_40358400
#define DT_N_S_soc_S_sci4_40358400_FULL_NAME_UPPER_TOKEN SCI4_40358400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci4_40358400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci4_40358400_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci4_40358400_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci4_40358400_FOREACH_NODELABEL(fn) fn(sci4)
#define DT_N_S_soc_S_sci4_40358400_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci4, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci4_40358400_CHILD_NUM 1
#define DT_N_S_soc_S_sci4_40358400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci4_40358400_S_uart)
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400_S_uart)
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci4_40358400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci4_40358400_HASH IId_we2PdeebpEBBHScZZMJp05K64L0JEWaOubW3OoQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci4_40358400_ORD 166
#define DT_N_S_soc_S_sci4_40358400_ORD_STR_SORTABLE 00166

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci4_40358400_REQUIRES_ORDS \
	5, \
	20, \
	31,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci4_40358400_SUPPORTS_ORDS \
	167,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci4_40358400_EXISTS 1
#define DT_N_INST_5_renesas_ra_sci DT_N_S_soc_S_sci4_40358400
#define DT_N_NODELABEL_sci4        DT_N_S_soc_S_sci4_40358400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci4_40358400_REG_NUM 1
#define DT_N_S_soc_S_sci4_40358400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_REG_IDX_0_VAL_ADDRESS 1077249024
#define DT_N_S_soc_S_sci4_40358400_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci4_40358400_RANGES_NUM 0
#define DT_N_S_soc_S_sci4_40358400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci4_40358400_IRQ_NUM 4
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_VAL_irq 21
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_VAL_irq 22
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_VAL_irq 23
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40358400_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci4_40358400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci4_40358400_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci4_40358400_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci4_40358400_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci4_40358400_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci4_40358400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci4_40358400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci4_40358400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci4_40358400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci4_40358400_P_reg {1077249024, 256}
#define DT_N_S_soc_S_sci4_40358400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_reg_IDX_0 1077249024
#define DT_N_S_soc_S_sci4_40358400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci4_40358400_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40203000_S_sciclk
#define DT_N_S_soc_S_sci4_40358400_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci4_40358400_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_clocks_IDX_0_VAL_stop_bit 27
#define DT_N_S_soc_S_sci4_40358400_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40358400, clocks, 0)
#define DT_N_S_soc_S_sci4_40358400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400, clocks, 0)
#define DT_N_S_soc_S_sci4_40358400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_clocks_LEN 1
#define DT_N_S_soc_S_sci4_40358400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_status "disabled"
#define DT_N_S_soc_S_sci4_40358400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci4_40358400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci4_40358400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci4_40358400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci4_40358400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci4_40358400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40358400, status, 0)
#define DT_N_S_soc_S_sci4_40358400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400, status, 0)
#define DT_N_S_soc_S_sci4_40358400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_status_LEN 1
#define DT_N_S_soc_S_sci4_40358400_P_status_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci4_40358400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci4_40358400_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci4_40358400_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci4_40358400_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci4_40358400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40358400, compatible, 0)
#define DT_N_S_soc_S_sci4_40358400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400, compatible, 0)
#define DT_N_S_soc_S_sci4_40358400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_compatible_LEN 1
#define DT_N_S_soc_S_sci4_40358400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts {20, 1, 21, 1, 22, 1, 23, 1}
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_2 21
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_4 22
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_6 23
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 3)
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 3)
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40358400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci4_40358400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci4_40358400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_wakeup_source 0
#define DT_N_S_soc_S_sci4_40358400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci4_40358400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci4@40358400/uart
 *
 * Node identifier: DT_N_S_soc_S_sci4_40358400_S_uart
 *
 * Binding (compatible = renesas,ra8-uart-sci-b):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra8-uart-sci-b.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_PATH "/soc/sci4@40358400/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci4_40358400_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci4_40358400_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci4_40358400_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci4@40358400) identifier: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_PARENT DT_N_S_soc_S_sci4_40358400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci4_40358400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci4_40358400_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_HASH 5bR4UtevdO_9a13Tjdi1yk0Hs6bJzWm99Eveg7SfwnI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_ORD 167
#define DT_N_S_soc_S_sci4_40358400_S_uart_ORD_STR_SORTABLE 00167

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_REQUIRES_ORDS \
	166,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_EXISTS 1
#define DT_N_INST_5_renesas_ra8_uart_sci_b DT_N_S_soc_S_sci4_40358400_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci4_40358400_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_COMPAT_MATCHES_renesas_ra8_uart_sci_b 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci4_40358400_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_COMPAT_MODEL_IDX_0 "ra8-uart-sci-b"
#define DT_N_S_soc_S_sci4_40358400_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_channel 4
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40358400_S_uart, parity, 0)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400_S_uart, parity, 0)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40358400_S_uart, status, 0)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400_S_uart, status, 0)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible {"renesas,ra8-uart-sci-b"}
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_IDX_0 "renesas,ra8-uart-sci-b"
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra8-uart-sci-b
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra8_uart_sci_b
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA8_UART_SCI_B
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40358400_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40358400_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40358400_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40358400_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci4_40358400_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sdram-controller@40002000
 *
 * Node identifier: DT_N_S_soc_S_sdram_controller_40002000
 *
 * Binding (compatible = renesas,ra-sdram):
 *   $ZEPHYR_BASE/dts/bindings/memory-controllers/renesas,ra-sdram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sdram_controller_40002000_PATH "/soc/sdram-controller@40002000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sdram_controller_40002000_FULL_NAME "sdram-controller@40002000"
#define DT_N_S_soc_S_sdram_controller_40002000_FULL_NAME_UNQUOTED sdram-controller@40002000
#define DT_N_S_soc_S_sdram_controller_40002000_FULL_NAME_TOKEN sdram_controller_40002000
#define DT_N_S_soc_S_sdram_controller_40002000_FULL_NAME_UPPER_TOKEN SDRAM_CONTROLLER_40002000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sdram_controller_40002000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sdram_controller_40002000_CHILD_IDX 71

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sdram_controller_40002000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sdram_controller_40002000_FOREACH_NODELABEL(fn) fn(sdram)
#define DT_N_S_soc_S_sdram_controller_40002000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdram, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sdram_controller_40002000_CHILD_NUM 1
#define DT_N_S_soc_S_sdram_controller_40002000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_sdram_controller_40002000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0)
#define DT_N_S_soc_S_sdram_controller_40002000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0)
#define DT_N_S_soc_S_sdram_controller_40002000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0)
#define DT_N_S_soc_S_sdram_controller_40002000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0)
#define DT_N_S_soc_S_sdram_controller_40002000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_sdram_controller_40002000_HASH kamtW7FurCm3OAhw5r8KQ11u8ydOPa5sfyoMblL0k3c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sdram_controller_40002000_ORD 168
#define DT_N_S_soc_S_sdram_controller_40002000_ORD_STR_SORTABLE 00168

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sdram_controller_40002000_REQUIRES_ORDS \
	5, \
	151,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sdram_controller_40002000_SUPPORTS_ORDS \
	169,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sdram_controller_40002000_EXISTS 1
#define DT_N_INST_0_renesas_ra_sdram DT_N_S_soc_S_sdram_controller_40002000
#define DT_N_NODELABEL_sdram         DT_N_S_soc_S_sdram_controller_40002000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sdram_controller_40002000_REG_NUM 1
#define DT_N_S_soc_S_sdram_controller_40002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_REG_IDX_0_VAL_ADDRESS 1073750016
#define DT_N_S_soc_S_sdram_controller_40002000_REG_IDX_0_VAL_SIZE 4095
#define DT_N_S_soc_S_sdram_controller_40002000_RANGES_NUM 0
#define DT_N_S_soc_S_sdram_controller_40002000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sdram_controller_40002000_IRQ_NUM 0
#define DT_N_S_soc_S_sdram_controller_40002000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sdram_controller_40002000_COMPAT_MATCHES_renesas_ra_sdram 1
#define DT_N_S_soc_S_sdram_controller_40002000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sdram_controller_40002000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_COMPAT_MODEL_IDX_0 "ra-sdram"
#define DT_N_S_soc_S_sdram_controller_40002000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sdram_controller_40002000_PINCTRL_NUM 1
#define DT_N_S_soc_S_sdram_controller_40002000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sdram_controller_40002000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sdram_controller_40002000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sdram_controller_40002000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_sdram_default

/* Generic property macros: */
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40400800_S_sdram_default
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_sdram_default
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdram_controller_40002000, pinctrl_0, 0)
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdram_controller_40002000, pinctrl_0, 0)
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdram_controller_40002000, pinctrl_names, 0)
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdram_controller_40002000, pinctrl_names, 0)
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_auto_refresh_interval 10
#define DT_N_S_soc_S_sdram_controller_40002000_P_auto_refresh_interval_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_auto_refresh_count 8
#define DT_N_S_soc_S_sdram_controller_40002000_P_auto_refresh_count_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_precharge_cycle_count 3
#define DT_N_S_soc_S_sdram_controller_40002000_P_precharge_cycle_count_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_multiplex_addr_shift "10-bit"
#define DT_N_S_soc_S_sdram_controller_40002000_P_multiplex_addr_shift_STRING_UNQUOTED 10-bit
#define DT_N_S_soc_S_sdram_controller_40002000_P_multiplex_addr_shift_STRING_TOKEN 10_bit
#define DT_N_S_soc_S_sdram_controller_40002000_P_multiplex_addr_shift_STRING_UPPER_TOKEN 10_BIT
#define DT_N_S_soc_S_sdram_controller_40002000_P_multiplex_addr_shift_IDX_0 "10-bit"
#define DT_N_S_soc_S_sdram_controller_40002000_P_multiplex_addr_shift_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_multiplex_addr_shift_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sdram_controller_40002000_P_multiplex_addr_shift_IDX_0_ENUM_VAL_10_bit_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_multiplex_addr_shift_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdram_controller_40002000, multiplex_addr_shift, 0)
#define DT_N_S_soc_S_sdram_controller_40002000_P_multiplex_addr_shift_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdram_controller_40002000, multiplex_addr_shift, 0)
#define DT_N_S_soc_S_sdram_controller_40002000_P_multiplex_addr_shift_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, multiplex_addr_shift, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_P_multiplex_addr_shift_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, multiplex_addr_shift, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_P_multiplex_addr_shift_LEN 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_multiplex_addr_shift_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_edian_mode "little-endian"
#define DT_N_S_soc_S_sdram_controller_40002000_P_edian_mode_STRING_UNQUOTED little-endian
#define DT_N_S_soc_S_sdram_controller_40002000_P_edian_mode_STRING_TOKEN little_endian
#define DT_N_S_soc_S_sdram_controller_40002000_P_edian_mode_STRING_UPPER_TOKEN LITTLE_ENDIAN
#define DT_N_S_soc_S_sdram_controller_40002000_P_edian_mode_IDX_0 "little-endian"
#define DT_N_S_soc_S_sdram_controller_40002000_P_edian_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_edian_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sdram_controller_40002000_P_edian_mode_IDX_0_ENUM_VAL_little_endian_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_edian_mode_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdram_controller_40002000, edian_mode, 0)
#define DT_N_S_soc_S_sdram_controller_40002000_P_edian_mode_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdram_controller_40002000, edian_mode, 0)
#define DT_N_S_soc_S_sdram_controller_40002000_P_edian_mode_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, edian_mode, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_P_edian_mode_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, edian_mode, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_P_edian_mode_LEN 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_edian_mode_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_continuous_access 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_continuous_access_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_bus_width "16-bit"
#define DT_N_S_soc_S_sdram_controller_40002000_P_bus_width_STRING_UNQUOTED 16-bit
#define DT_N_S_soc_S_sdram_controller_40002000_P_bus_width_STRING_TOKEN 16_bit
#define DT_N_S_soc_S_sdram_controller_40002000_P_bus_width_STRING_UPPER_TOKEN 16_BIT
#define DT_N_S_soc_S_sdram_controller_40002000_P_bus_width_IDX_0 "16-bit"
#define DT_N_S_soc_S_sdram_controller_40002000_P_bus_width_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_bus_width_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sdram_controller_40002000_P_bus_width_IDX_0_ENUM_VAL_16_bit_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_bus_width_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdram_controller_40002000, bus_width, 0)
#define DT_N_S_soc_S_sdram_controller_40002000_P_bus_width_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdram_controller_40002000, bus_width, 0)
#define DT_N_S_soc_S_sdram_controller_40002000_P_bus_width_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, bus_width, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_P_bus_width_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, bus_width, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_P_bus_width_LEN 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_bus_width_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_status "okay"
#define DT_N_S_soc_S_sdram_controller_40002000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sdram_controller_40002000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sdram_controller_40002000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sdram_controller_40002000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sdram_controller_40002000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdram_controller_40002000, status, 0)
#define DT_N_S_soc_S_sdram_controller_40002000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdram_controller_40002000, status, 0)
#define DT_N_S_soc_S_sdram_controller_40002000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_P_status_LEN 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_status_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_compatible {"renesas,ra-sdram"}
#define DT_N_S_soc_S_sdram_controller_40002000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_compatible_IDX_0 "renesas,ra-sdram"
#define DT_N_S_soc_S_sdram_controller_40002000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sdram
#define DT_N_S_soc_S_sdram_controller_40002000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sdram
#define DT_N_S_soc_S_sdram_controller_40002000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SDRAM
#define DT_N_S_soc_S_sdram_controller_40002000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdram_controller_40002000, compatible, 0)
#define DT_N_S_soc_S_sdram_controller_40002000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdram_controller_40002000, compatible, 0)
#define DT_N_S_soc_S_sdram_controller_40002000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_P_compatible_LEN 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_reg {1073750016, 4095}
#define DT_N_S_soc_S_sdram_controller_40002000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_reg_IDX_0 1073750016
#define DT_N_S_soc_S_sdram_controller_40002000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_reg_IDX_1 4095
#define DT_N_S_soc_S_sdram_controller_40002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sdram_controller_40002000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_wakeup_source 0
#define DT_N_S_soc_S_sdram_controller_40002000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sdram_controller_40002000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sdram-controller@40002000/bank@0
 *
 * Node identifier: DT_N_S_soc_S_sdram_controller_40002000_S_bank_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_PATH "/soc/sdram-controller@40002000/bank@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FULL_NAME "bank@0"
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FULL_NAME_UNQUOTED bank@0
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FULL_NAME_TOKEN bank_0
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FULL_NAME_UPPER_TOKEN BANK_0

/* Node parent (/soc/sdram-controller@40002000) identifier: */
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_PARENT DT_N_S_soc_S_sdram_controller_40002000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_NODELABEL_NUM 0
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sdram_controller_40002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_CHILD_NUM 0
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_HASH F_XgCxgEcTiO3bOVf5VuP9Q_vSVTuNuAsKIKJmIBBh0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_ORD 169
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_ORD_STR_SORTABLE 00169

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_REQUIRES_ORDS \
	168,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_REG_NUM 1
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_RANGES_NUM 0
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_IRQ_NUM 0
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_reg 0
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing {6, 3, 3, 2, 3, 937, 8}
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_IDX_0 6
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_IDX_1 3
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_IDX_2 3
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_IDX_3 2
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_IDX_4 3
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_IDX_5 937
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_IDX_6 8
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 0) \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 1) \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 2) \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 3) \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 4) \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 5) \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 6)
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 6)
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 6, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, renesas_ra_sdram_timing, 6, __VA_ARGS__)
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_LEN 7
#define DT_N_S_soc_S_sdram_controller_40002000_S_bank_0_P_renesas_ra_sdram_timing_EXISTS 1

/*
 * Devicetree node: /usbhs-phy
 *
 * Node identifier: DT_N_S_usbhs_phy
 *
 * Binding (compatible = renesas,ra-usbphyc):
 *   $ZEPHYR_BASE/dts/bindings/phy/renesas,ra-usbphyc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_usbhs_phy_PATH "/usbhs-phy"

/* Node's name with unit-address: */
#define DT_N_S_usbhs_phy_FULL_NAME "usbhs-phy"
#define DT_N_S_usbhs_phy_FULL_NAME_UNQUOTED usbhs-phy
#define DT_N_S_usbhs_phy_FULL_NAME_TOKEN usbhs_phy
#define DT_N_S_usbhs_phy_FULL_NAME_UPPER_TOKEN USBHS_PHY

/* Node parent (/) identifier: */
#define DT_N_S_usbhs_phy_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_usbhs_phy_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_usbhs_phy_NODELABEL_NUM 1
#define DT_N_S_usbhs_phy_FOREACH_NODELABEL(fn) fn(usbhs_phy)
#define DT_N_S_usbhs_phy_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbhs_phy, __VA_ARGS__)
#define DT_N_S_usbhs_phy_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_usbhs_phy_CHILD_NUM 0
#define DT_N_S_usbhs_phy_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_usbhs_phy_FOREACH_CHILD(fn) 
#define DT_N_S_usbhs_phy_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_usbhs_phy_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_usbhs_phy_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_usbhs_phy_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_usbhs_phy_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_usbhs_phy_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_usbhs_phy_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_usbhs_phy_HASH tBr_Rhfqwl2nHkEJgtS3RnwrqAPkihwS7SvGPFXkdbY

/* Node's dependency ordinal: */
#define DT_N_S_usbhs_phy_ORD 170
#define DT_N_S_usbhs_phy_ORD_STR_SORTABLE 00170

/* Ordinals for what this node depends on directly: */
#define DT_N_S_usbhs_phy_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_usbhs_phy_SUPPORTS_ORDS \
	171,

/* Existence and alternate IDs: */
#define DT_N_S_usbhs_phy_EXISTS 1
#define DT_N_INST_0_renesas_ra_usbphyc DT_N_S_usbhs_phy
#define DT_N_NODELABEL_usbhs_phy       DT_N_S_usbhs_phy

/* Macros for properties that are special in the specification: */
#define DT_N_S_usbhs_phy_REG_NUM 0
#define DT_N_S_usbhs_phy_RANGES_NUM 0
#define DT_N_S_usbhs_phy_FOREACH_RANGE(fn) 
#define DT_N_S_usbhs_phy_IRQ_NUM 0
#define DT_N_S_usbhs_phy_IRQ_LEVEL 0
#define DT_N_S_usbhs_phy_COMPAT_MATCHES_renesas_ra_usbphyc 1
#define DT_N_S_usbhs_phy_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_usbhs_phy_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_usbhs_phy_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_usbhs_phy_COMPAT_MODEL_IDX_0 "ra-usbphyc"
#define DT_N_S_usbhs_phy_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_usbhs_phy_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_usbhs_phy_P_phys_clock_src "xtal"
#define DT_N_S_usbhs_phy_P_phys_clock_src_STRING_UNQUOTED xtal
#define DT_N_S_usbhs_phy_P_phys_clock_src_STRING_TOKEN xtal
#define DT_N_S_usbhs_phy_P_phys_clock_src_STRING_UPPER_TOKEN XTAL
#define DT_N_S_usbhs_phy_P_phys_clock_src_IDX_0 "xtal"
#define DT_N_S_usbhs_phy_P_phys_clock_src_IDX_0_EXISTS 1
#define DT_N_S_usbhs_phy_P_phys_clock_src_IDX_0_ENUM_IDX 1
#define DT_N_S_usbhs_phy_P_phys_clock_src_IDX_0_ENUM_VAL_xtal_EXISTS 1
#define DT_N_S_usbhs_phy_P_phys_clock_src_FOREACH_PROP_ELEM(fn) fn(DT_N_S_usbhs_phy, phys_clock_src, 0)
#define DT_N_S_usbhs_phy_P_phys_clock_src_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_usbhs_phy, phys_clock_src, 0)
#define DT_N_S_usbhs_phy_P_phys_clock_src_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_usbhs_phy, phys_clock_src, 0, __VA_ARGS__)
#define DT_N_S_usbhs_phy_P_phys_clock_src_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_usbhs_phy, phys_clock_src, 0, __VA_ARGS__)
#define DT_N_S_usbhs_phy_P_phys_clock_src_LEN 1
#define DT_N_S_usbhs_phy_P_phys_clock_src_EXISTS 1
#define DT_N_S_usbhs_phy_P_compatible {"renesas,ra-usbphyc"}
#define DT_N_S_usbhs_phy_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_usbhs_phy_P_compatible_IDX_0 "renesas,ra-usbphyc"
#define DT_N_S_usbhs_phy_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-usbphyc
#define DT_N_S_usbhs_phy_P_compatible_IDX_0_STRING_TOKEN renesas_ra_usbphyc
#define DT_N_S_usbhs_phy_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_USBPHYC
#define DT_N_S_usbhs_phy_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_usbhs_phy, compatible, 0)
#define DT_N_S_usbhs_phy_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_usbhs_phy, compatible, 0)
#define DT_N_S_usbhs_phy_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_usbhs_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_usbhs_phy_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_usbhs_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_usbhs_phy_P_compatible_LEN 1
#define DT_N_S_usbhs_phy_P_compatible_EXISTS 1
#define DT_N_S_usbhs_phy_P_zephyr_deferred_init 0
#define DT_N_S_usbhs_phy_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_usbhs_phy_P_wakeup_source 0
#define DT_N_S_usbhs_phy_P_wakeup_source_EXISTS 1
#define DT_N_S_usbhs_phy_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_usbhs_phy_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/usbhs@40351000
 *
 * Node identifier: DT_N_S_soc_S_usbhs_40351000
 *
 * Binding (compatible = renesas,ra-usb):
 *   $ZEPHYR_BASE/dts/bindings/usb/renesas/renesas,ra-usb.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usbhs_40351000_PATH "/soc/usbhs@40351000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usbhs_40351000_FULL_NAME "usbhs@40351000"
#define DT_N_S_soc_S_usbhs_40351000_FULL_NAME_UNQUOTED usbhs@40351000
#define DT_N_S_soc_S_usbhs_40351000_FULL_NAME_TOKEN usbhs_40351000
#define DT_N_S_soc_S_usbhs_40351000_FULL_NAME_UPPER_TOKEN USBHS_40351000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usbhs_40351000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_usbhs_40351000_CHILD_IDX 74

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_usbhs_40351000_NODELABEL_NUM 1
#define DT_N_S_soc_S_usbhs_40351000_FOREACH_NODELABEL(fn) fn(usbhs)
#define DT_N_S_soc_S_usbhs_40351000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbhs, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_usbhs_40351000_CHILD_NUM 1
#define DT_N_S_soc_S_usbhs_40351000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_usbhs_40351000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_usbhs_40351000_S_udc)
#define DT_N_S_soc_S_usbhs_40351000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40351000_S_udc)
#define DT_N_S_soc_S_usbhs_40351000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_usbhs_40351000_S_udc)
#define DT_N_S_soc_S_usbhs_40351000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40351000_S_udc)
#define DT_N_S_soc_S_usbhs_40351000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_usbhs_40351000_HASH pRUiZGLXXavLkIyB9Hk4yVo4JwaL3w4Qp1jPr8x05R0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usbhs_40351000_ORD 171
#define DT_N_S_soc_S_usbhs_40351000_ORD_STR_SORTABLE 00171

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usbhs_40351000_REQUIRES_ORDS \
	5, \
	20, \
	156, \
	170,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usbhs_40351000_SUPPORTS_ORDS \
	172,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usbhs_40351000_EXISTS 1
#define DT_N_INST_0_renesas_ra_usb DT_N_S_soc_S_usbhs_40351000
#define DT_N_NODELABEL_usbhs       DT_N_S_soc_S_usbhs_40351000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usbhs_40351000_REG_NUM 1
#define DT_N_S_soc_S_usbhs_40351000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_REG_IDX_0_VAL_ADDRESS 1077219328
#define DT_N_S_soc_S_usbhs_40351000_REG_IDX_0_VAL_SIZE 8192
#define DT_N_S_soc_S_usbhs_40351000_RANGES_NUM 0
#define DT_N_S_soc_S_usbhs_40351000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NUM 3
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_0_VAL_irq 54
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_0_VAL_priority 12
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_1_VAL_irq 55
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_1_VAL_priority 12
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_2_VAL_irq 56
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_2_VAL_priority 12
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usbhs_40351000_IRQ_LEVEL 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_ir_VAL_irq DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_ir_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_ir_VAL_priority DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_ir_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_ir_CONTROLLER DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_d0_VAL_irq DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_d0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_d0_VAL_priority DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_d0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_d0_CONTROLLER DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_d1_VAL_irq DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_d1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_d1_VAL_priority DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_d1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_IRQ_NAME_usbhs_d1_CONTROLLER DT_N_S_soc_S_usbhs_40351000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_usbhs_40351000_COMPAT_MATCHES_renesas_ra_usb 1
#define DT_N_S_soc_S_usbhs_40351000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_usbhs_40351000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_COMPAT_MODEL_IDX_0 "ra-usb"
#define DT_N_S_soc_S_usbhs_40351000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usbhs_40351000_PINCTRL_NUM 1
#define DT_N_S_soc_S_usbhs_40351000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_usbhs_40351000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_usbhs_40351000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_usbhs_40351000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default

/* Generic property macros: */
#define DT_N_S_soc_S_usbhs_40351000_P_reg {1077219328, 8192}
#define DT_N_S_soc_S_usbhs_40351000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_reg_IDX_0 1077219328
#define DT_N_S_soc_S_usbhs_40351000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_usbhs_40351000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_phys DT_N_S_usbhs_phy
#define DT_N_S_soc_S_usbhs_40351000_P_phys_IDX_0 DT_N_S_usbhs_phy
#define DT_N_S_soc_S_usbhs_40351000_P_phys_IDX_0_PH DT_N_S_usbhs_phy
#define DT_N_S_soc_S_usbhs_40351000_P_phys_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_phys_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40351000, phys, 0)
#define DT_N_S_soc_S_usbhs_40351000_P_phys_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40351000, phys, 0)
#define DT_N_S_soc_S_usbhs_40351000_P_phys_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40351000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_P_phys_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40351000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_P_phys_LEN 1
#define DT_N_S_soc_S_usbhs_40351000_P_phys_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40351000, pinctrl_0, 0)
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40351000, pinctrl_0, 0)
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40351000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40351000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40351000, pinctrl_names, 0)
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40351000, pinctrl_names, 0)
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40351000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40351000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_usbhs_40351000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_num_bidir_endpoints 10
#define DT_N_S_soc_S_usbhs_40351000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_maximum_speed "high-speed"
#define DT_N_S_soc_S_usbhs_40351000_P_maximum_speed_STRING_UNQUOTED high-speed
#define DT_N_S_soc_S_usbhs_40351000_P_maximum_speed_STRING_TOKEN high_speed
#define DT_N_S_soc_S_usbhs_40351000_P_maximum_speed_STRING_UPPER_TOKEN HIGH_SPEED
#define DT_N_S_soc_S_usbhs_40351000_P_maximum_speed_IDX_0 "high-speed"
#define DT_N_S_soc_S_usbhs_40351000_P_maximum_speed_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_maximum_speed_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_usbhs_40351000_P_maximum_speed_IDX_0_ENUM_VAL_high_speed_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_maximum_speed_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40351000, maximum_speed, 0)
#define DT_N_S_soc_S_usbhs_40351000_P_maximum_speed_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40351000, maximum_speed, 0)
#define DT_N_S_soc_S_usbhs_40351000_P_maximum_speed_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40351000, maximum_speed, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_P_maximum_speed_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40351000, maximum_speed, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_P_maximum_speed_LEN 1
#define DT_N_S_soc_S_usbhs_40351000_P_maximum_speed_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_status "okay"
#define DT_N_S_soc_S_usbhs_40351000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_usbhs_40351000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_usbhs_40351000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_usbhs_40351000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_usbhs_40351000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_usbhs_40351000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40351000, status, 0)
#define DT_N_S_soc_S_usbhs_40351000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40351000, status, 0)
#define DT_N_S_soc_S_usbhs_40351000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40351000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40351000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_P_status_LEN 1
#define DT_N_S_soc_S_usbhs_40351000_P_status_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_compatible {"renesas,ra-usb"}
#define DT_N_S_soc_S_usbhs_40351000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_compatible_IDX_0 "renesas,ra-usb"
#define DT_N_S_soc_S_usbhs_40351000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-usb
#define DT_N_S_soc_S_usbhs_40351000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_usb
#define DT_N_S_soc_S_usbhs_40351000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_USB
#define DT_N_S_soc_S_usbhs_40351000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40351000, compatible, 0)
#define DT_N_S_soc_S_usbhs_40351000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40351000, compatible, 0)
#define DT_N_S_soc_S_usbhs_40351000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40351000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40351000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_P_compatible_LEN 1
#define DT_N_S_soc_S_usbhs_40351000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_interrupts {54, 12, 55, 12, 56, 12}
#define DT_N_S_soc_S_usbhs_40351000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_interrupts_IDX_0 54
#define DT_N_S_soc_S_usbhs_40351000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_interrupts_IDX_1 12
#define DT_N_S_soc_S_usbhs_40351000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_interrupts_IDX_2 55
#define DT_N_S_soc_S_usbhs_40351000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_interrupts_IDX_3 12
#define DT_N_S_soc_S_usbhs_40351000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_interrupts_IDX_4 56
#define DT_N_S_soc_S_usbhs_40351000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_interrupts_IDX_5 12
#define DT_N_S_soc_S_usbhs_40351000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names {"usbhs-ir", "usbhs-d0", "usbhs-d1"}
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_0 "usbhs-ir"
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_0_STRING_UNQUOTED usbhs-ir
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_0_STRING_TOKEN usbhs_ir
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN USBHS_IR
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_1 "usbhs-d0"
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_1_STRING_UNQUOTED usbhs-d0
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_1_STRING_TOKEN usbhs_d0
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN USBHS_D0
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_2 "usbhs-d1"
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_2_STRING_UNQUOTED usbhs-d1
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_2_STRING_TOKEN usbhs_d1
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN USBHS_D1
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40351000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_usbhs_40351000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_usbhs_40351000, interrupt_names, 2)
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40351000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usbhs_40351000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usbhs_40351000, interrupt_names, 2)
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40351000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbhs_40351000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbhs_40351000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40351000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usbhs_40351000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usbhs_40351000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_usbhs_40351000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_usbhs_40351000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_wakeup_source 0
#define DT_N_S_soc_S_usbhs_40351000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_usbhs_40351000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/usbhs@40351000/udc
 *
 * Node identifier: DT_N_S_soc_S_usbhs_40351000_S_udc
 *
 * Binding (compatible = renesas,ra-udc):
 *   $ZEPHYR_BASE/dts/bindings/usb/renesas/renesas,ra-udc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_PATH "/soc/usbhs@40351000/udc"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FULL_NAME "udc"
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FULL_NAME_UNQUOTED udc
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FULL_NAME_TOKEN udc
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FULL_NAME_UPPER_TOKEN UDC

/* Node parent (/soc/usbhs@40351000) identifier: */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_PARENT DT_N_S_soc_S_usbhs_40351000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_NODELABEL_NUM 1
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FOREACH_NODELABEL(fn) fn(zephyr_udc0)
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FOREACH_NODELABEL_VARGS(fn, ...) fn(zephyr_udc0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_usbhs_40351000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_CHILD_NUM 0
#define DT_N_S_soc_S_usbhs_40351000_S_udc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_HASH wMZbbu_MJQtgXXE_nq_D3GiGxmM5214c0Jq9dZlbE54

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_ORD 172
#define DT_N_S_soc_S_usbhs_40351000_S_udc_ORD_STR_SORTABLE 00172

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_REQUIRES_ORDS \
	171,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_EXISTS 1
#define DT_N_INST_0_renesas_ra_udc DT_N_S_soc_S_usbhs_40351000_S_udc
#define DT_N_NODELABEL_zephyr_udc0 DT_N_S_soc_S_usbhs_40351000_S_udc

/* Bus info (controller: '/soc/usbhs@40351000', type: '['usb']') */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_BUS_usb 1
#define DT_N_S_soc_S_usbhs_40351000_S_udc_BUS DT_N_S_soc_S_usbhs_40351000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_REG_NUM 0
#define DT_N_S_soc_S_usbhs_40351000_S_udc_RANGES_NUM 0
#define DT_N_S_soc_S_usbhs_40351000_S_udc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usbhs_40351000_S_udc_IRQ_NUM 0
#define DT_N_S_soc_S_usbhs_40351000_S_udc_IRQ_LEVEL 0
#define DT_N_S_soc_S_usbhs_40351000_S_udc_COMPAT_MATCHES_renesas_ra_udc 1
#define DT_N_S_soc_S_usbhs_40351000_S_udc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_S_udc_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_usbhs_40351000_S_udc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_S_udc_COMPAT_MODEL_IDX_0 "ra-udc"
#define DT_N_S_soc_S_usbhs_40351000_S_udc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_compatible {"renesas,ra-udc"}
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_compatible_IDX_0 "renesas,ra-udc"
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-udc
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_compatible_IDX_0_STRING_TOKEN renesas_ra_udc
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_UDC
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, compatible, 0)
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, compatible, 0)
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_compatible_LEN 1
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_status "okay"
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, status, 0)
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, status, 0)
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_status_LEN 1
#define DT_N_S_soc_S_usbhs_40351000_S_udc_P_status_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_sram                    DT_N_S_soc_S_memory_22000000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_sci9_40358900_S_uart
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_sci9_40358900_S_uart
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_trng
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_canbus                  DT_N_S_soc_S_canfd_global_40380000_S_canfd0
#define DT_CHOSEN_zephyr_canbus_EXISTS           1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_22000000) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2) fn(DT_N_S_soc_S_gpio_40400000) fn(DT_N_S_soc_S_gpio_40400020) fn(DT_N_S_soc_S_gpio_40400040) fn(DT_N_S_soc_S_gpio_40400060) fn(DT_N_S_soc_S_gpio_40400080) fn(DT_N_S_soc_S_gpio_404000a0) fn(DT_N_S_soc_S_gpio_404000c0) fn(DT_N_S_soc_S_gpio_404000e0) fn(DT_N_S_soc_S_gpio_40400100) fn(DT_N_S_soc_S_gpio_40400120) fn(DT_N_S_soc_S_gpio_40400140) fn(DT_N_S_soc_S_gpio_40400160) fn(DT_N_S_soc_S_iic0_4025e000) fn(DT_N_S_soc_S_iic1_4025e100) fn(DT_N_S_soc_S_sci0_40358000) fn(DT_N_S_soc_S_sci0_40358000_S_uart) fn(DT_N_S_soc_S_sci1_40358100) fn(DT_N_S_soc_S_sci1_40358100_S_uart) fn(DT_N_S_soc_S_sci2_40358200) fn(DT_N_S_soc_S_sci2_40358200_S_uart) fn(DT_N_S_soc_S_sci3_40358300) fn(DT_N_S_soc_S_sci3_40358300_S_uart) fn(DT_N_S_soc_S_sci4_40358400) fn(DT_N_S_soc_S_sci4_40358400_S_uart) fn(DT_N_S_soc_S_sci9_40358900) fn(DT_N_S_soc_S_sci9_40358900_S_uart) fn(DT_N_S_soc_S_flash_controller_40100000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_adc_40332000) fn(DT_N_S_soc_S_adc_40332200) fn(DT_N_S_soc_S_trng) fn(DT_N_S_soc_S_spi_4035c000) fn(DT_N_S_soc_S_spi_4035c100) fn(DT_N_S_soc_S_pwm0_40322000) fn(DT_N_S_soc_S_pwm1_40322100) fn(DT_N_S_soc_S_pwm2_40322200) fn(DT_N_S_soc_S_pwm3_40322300) fn(DT_N_S_soc_S_pwm4_40322400) fn(DT_N_S_soc_S_pwm5_40322500) fn(DT_N_S_soc_S_pwm6_40322600) fn(DT_N_S_soc_S_pwm7_40322700) fn(DT_N_S_soc_S_pwm8_40322800) fn(DT_N_S_soc_S_pwm9_40322900) fn(DT_N_S_soc_S_pwm10_40322a00) fn(DT_N_S_soc_S_pwm11_40322b00) fn(DT_N_S_soc_S_pwm12_40322c00) fn(DT_N_S_soc_S_pwm13_40322d00) fn(DT_N_S_soc_S_option_setting_ofs_300a100) fn(DT_N_S_soc_S_option_setting_sas_300a134) fn(DT_N_S_soc_S_option_setting_s_300a200) fn(DT_N_S_soc_S_agt_40221000) fn(DT_N_S_soc_S_agt_40221000_S_counter) fn(DT_N_S_soc_S_agt_40221100) fn(DT_N_S_soc_S_agt_40221100_S_counter) fn(DT_N_S_soc_S_canfd_global_40380000) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1) fn(DT_N_S_soc_S_ethernet_40354100) fn(DT_N_S_soc_S_mdio) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5) fn(DT_N_S_soc_S_external_interrupt_40006000) fn(DT_N_S_soc_S_external_interrupt_40006001) fn(DT_N_S_soc_S_external_interrupt_40006002) fn(DT_N_S_soc_S_external_interrupt_40006003) fn(DT_N_S_soc_S_external_interrupt_40006004) fn(DT_N_S_soc_S_external_interrupt_40006005) fn(DT_N_S_soc_S_external_interrupt_40006006) fn(DT_N_S_soc_S_external_interrupt_40006007) fn(DT_N_S_soc_S_external_interrupt_40006008) fn(DT_N_S_soc_S_external_interrupt_40006009) fn(DT_N_S_soc_S_external_interrupt_4000600a) fn(DT_N_S_soc_S_external_interrupt_4000600b) fn(DT_N_S_soc_S_external_interrupt_4000600c) fn(DT_N_S_soc_S_external_interrupt_4000600d) fn(DT_N_S_soc_S_external_interrupt_4000600e) fn(DT_N_S_soc_S_external_interrupt_4000600f) fn(DT_N_S_soc_S_sdhc_40252000) fn(DT_N_S_soc_S_sdhc_40252400) fn(DT_N_S_soc_S_sdram_controller_40002000) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0) fn(DT_N_S_soc_S_display_controller_40342000) fn(DT_N_S_soc_S_dsihost_40346000) fn(DT_N_S_soc_S_usbhs_40351000) fn(DT_N_S_soc_S_usbhs_40351000_S_udc) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clock_main_osc) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pll_S_pllp) fn(DT_N_S_clocks_S_pll_S_pllq) fn(DT_N_S_clocks_S_pll_S_pllr) fn(DT_N_S_clocks_S_pll2) fn(DT_N_S_clocks_S_pll2_S_pll2p) fn(DT_N_S_clocks_S_pll2_S_pll2q) fn(DT_N_S_clocks_S_pll2_S_pll2r) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_clkout) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_spiclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_uclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_u60clk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk) fn(DT_N_S_usbhs_phy) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3) fn(DT_N_S_buttons) fn(DT_N_S_buttons_S_s1) fn(DT_N_S_buttons_S_s2) fn(DT_N_S_sdram_68000000) fn(DT_N_S_mipi_connector) fn(DT_N_S_zephyr_user)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_22000000) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_pin_controller_40400800) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2) fn(DT_N_S_soc_S_gpio_40400000) fn(DT_N_S_soc_S_gpio_40400020) fn(DT_N_S_soc_S_gpio_40400080) fn(DT_N_S_soc_S_gpio_404000a0) fn(DT_N_S_soc_S_gpio_404000c0) fn(DT_N_S_soc_S_gpio_40400140) fn(DT_N_S_soc_S_iic1_4025e100) fn(DT_N_S_soc_S_sci9_40358900) fn(DT_N_S_soc_S_sci9_40358900_S_uart) fn(DT_N_S_soc_S_flash_controller_40100000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_adc_40332000) fn(DT_N_S_soc_S_trng) fn(DT_N_S_soc_S_spi_4035c100) fn(DT_N_S_soc_S_pwm7_40322700) fn(DT_N_S_soc_S_option_setting_ofs_300a100) fn(DT_N_S_soc_S_option_setting_sas_300a134) fn(DT_N_S_soc_S_option_setting_s_300a200) fn(DT_N_S_soc_S_canfd_global_40380000) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0) fn(DT_N_S_soc_S_ethernet_40354100) fn(DT_N_S_soc_S_mdio) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5) fn(DT_N_S_soc_S_external_interrupt_4000600c) fn(DT_N_S_soc_S_external_interrupt_4000600d) fn(DT_N_S_soc_S_sdram_controller_40002000) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0) fn(DT_N_S_soc_S_usbhs_40351000) fn(DT_N_S_soc_S_usbhs_40351000_S_udc) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clock_main_osc) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pll_S_pllp) fn(DT_N_S_clocks_S_pll_S_pllq) fn(DT_N_S_clocks_S_pll_S_pllr) fn(DT_N_S_clocks_S_pclkblock_40203000) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk) fn(DT_N_S_usbhs_phy) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3) fn(DT_N_S_buttons) fn(DT_N_S_buttons_S_s1) fn(DT_N_S_buttons_S_s2) fn(DT_N_S_sdram_68000000) fn(DT_N_S_mipi_connector) fn(DT_N_S_zephyr_user)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_22000000, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000a0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000e0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400100, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400120, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400140, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400160, __VA_ARGS__) fn(DT_N_S_soc_S_iic0_4025e000, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_4025e100, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40358000, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40358000_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40358100, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40358100_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40358200, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40358200_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci3_40358300, __VA_ARGS__) fn(DT_N_S_soc_S_sci3_40358300_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci4_40358400, __VA_ARGS__) fn(DT_N_S_soc_S_sci4_40358400_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40358900, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40358900_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40332000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40332200, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4035c000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4035c100, __VA_ARGS__) fn(DT_N_S_soc_S_pwm0_40322000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm1_40322100, __VA_ARGS__) fn(DT_N_S_soc_S_pwm2_40322200, __VA_ARGS__) fn(DT_N_S_soc_S_pwm3_40322300, __VA_ARGS__) fn(DT_N_S_soc_S_pwm4_40322400, __VA_ARGS__) fn(DT_N_S_soc_S_pwm5_40322500, __VA_ARGS__) fn(DT_N_S_soc_S_pwm6_40322600, __VA_ARGS__) fn(DT_N_S_soc_S_pwm7_40322700, __VA_ARGS__) fn(DT_N_S_soc_S_pwm8_40322800, __VA_ARGS__) fn(DT_N_S_soc_S_pwm9_40322900, __VA_ARGS__) fn(DT_N_S_soc_S_pwm10_40322a00, __VA_ARGS__) fn(DT_N_S_soc_S_pwm11_40322b00, __VA_ARGS__) fn(DT_N_S_soc_S_pwm12_40322c00, __VA_ARGS__) fn(DT_N_S_soc_S_pwm13_40322d00, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs_300a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_300a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_300a200, __VA_ARGS__) fn(DT_N_S_soc_S_agt_40221000, __VA_ARGS__) fn(DT_N_S_soc_S_agt_40221000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_agt_40221100, __VA_ARGS__) fn(DT_N_S_soc_S_agt_40221100_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_canfd_global_40380000, __VA_ARGS__) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, __VA_ARGS__) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd1, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40354100, __VA_ARGS__) fn(DT_N_S_soc_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006001, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006002, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006003, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006004, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006005, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006006, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006007, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006008, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006009, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600a, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600b, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600c, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600d, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600e, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600f, __VA_ARGS__) fn(DT_N_S_soc_S_sdhc_40252000, __VA_ARGS__) fn(DT_N_S_soc_S_sdhc_40252400, __VA_ARGS__) fn(DT_N_S_soc_S_sdram_controller_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, __VA_ARGS__) fn(DT_N_S_soc_S_display_controller_40342000, __VA_ARGS__) fn(DT_N_S_soc_S_dsihost_40346000, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40351000, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_S_pllp, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_S_pllq, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_S_pllr, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2_S_pll2p, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2_S_pll2q, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2_S_pll2r, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_clkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_spiclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_i3cclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_uclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_u60clk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_octaspiclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, __VA_ARGS__) fn(DT_N_S_usbhs_phy, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_buttons_S_s1, __VA_ARGS__) fn(DT_N_S_buttons_S_s2, __VA_ARGS__) fn(DT_N_S_sdram_68000000, __VA_ARGS__) fn(DT_N_S_mipi_connector, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_22000000, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sci9_default_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_spi1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_pwm7_default_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_canfd0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_iic1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_ether_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_usbhs_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_adc0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdram_default_S_group3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_glcdc_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40400800_S_sdhc1_default_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000a0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400140, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_4025e100, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40358900, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40358900_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions_S_partition_32000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40332000, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4035c100, __VA_ARGS__) fn(DT_N_S_soc_S_pwm7_40322700, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs_300a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_300a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_300a200, __VA_ARGS__) fn(DT_N_S_soc_S_canfd_global_40380000, __VA_ARGS__) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40354100, __VA_ARGS__) fn(DT_N_S_soc_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600c, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600d, __VA_ARGS__) fn(DT_N_S_soc_S_sdram_controller_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_sdram_controller_40002000_S_bank_0, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40351000, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_S_pllp, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_S_pllq, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_S_pllr, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, __VA_ARGS__) fn(DT_N_S_usbhs_phy, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_buttons_S_s1, __VA_ARGS__) fn(DT_N_S_buttons_S_s2, __VA_ARGS__) fn(DT_N_S_sdram_68000000, __VA_ARGS__) fn(DT_N_S_mipi_connector, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_storage DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_storage_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_renesas_ra8d1 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v8_1m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv8_1m_systick 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_system 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_pinctrl_pfs 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_gpio_ioport 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_iic 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_sci 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8_uart_sci_b 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_flash_hp_controller 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_adc 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_rsip_e51a_trng 1
#define DT_COMPAT_HAS_OKAY_renesas_ra8_spi_b 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_pwm 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_canfd_global 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_canfd 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_ethernet 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_mdio 1
#define DT_COMPAT_HAS_OKAY_ethernet_phy 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_external_interrupt 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_sdram 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_usb 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_udc 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m85 1
#define DT_COMPAT_HAS_OKAY_arm_armv8_1m_mpu 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_external_clock 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_subclk 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_pll 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_pll_out 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_pclk_block 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_pclk 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_busclk 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_usbphyc 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_gpio_mipi_header 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_renesas_ra8d1_NUM_OKAY 1
#define DT_N_INST_renesas_ra8_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v8_1m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv8_1m_systick_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 2
#define DT_N_INST_renesas_ra_system_NUM_OKAY 1
#define DT_N_INST_renesas_ra_pinctrl_pfs_NUM_OKAY 1
#define DT_N_INST_renesas_ra_gpio_ioport_NUM_OKAY 6
#define DT_N_INST_renesas_ra_iic_NUM_OKAY 1
#define DT_N_INST_renesas_ra_sci_NUM_OKAY 1
#define DT_N_INST_renesas_ra8_uart_sci_b_NUM_OKAY 1
#define DT_N_INST_renesas_ra_flash_hp_controller_NUM_OKAY 1
#define DT_N_INST_renesas_ra_nv_flash_NUM_OKAY 2
#define DT_N_INST_fixed_partitions_NUM_OKAY 2
#define DT_N_INST_renesas_ra_adc_NUM_OKAY 1
#define DT_N_INST_renesas_ra_rsip_e51a_trng_NUM_OKAY 1
#define DT_N_INST_renesas_ra8_spi_b_NUM_OKAY 1
#define DT_N_INST_renesas_ra_pwm_NUM_OKAY 1
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 4
#define DT_N_INST_renesas_ra_canfd_global_NUM_OKAY 1
#define DT_N_INST_renesas_ra_canfd_NUM_OKAY 1
#define DT_N_INST_renesas_ra_ethernet_NUM_OKAY 1
#define DT_N_INST_renesas_ra_mdio_NUM_OKAY 1
#define DT_N_INST_ethernet_phy_NUM_OKAY 1
#define DT_N_INST_renesas_ra_external_interrupt_NUM_OKAY 2
#define DT_N_INST_renesas_ra_sdram_NUM_OKAY 1
#define DT_N_INST_renesas_ra_usb_NUM_OKAY 1
#define DT_N_INST_renesas_ra_udc_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m85_NUM_OKAY 1
#define DT_N_INST_arm_armv8_1m_mpu_NUM_OKAY 1
#define DT_N_INST_renesas_ra_cgc_external_clock_NUM_OKAY 1
#define DT_N_INST_fixed_clock_NUM_OKAY 3
#define DT_N_INST_renesas_ra_cgc_subclk_NUM_OKAY 1
#define DT_N_INST_renesas_ra_cgc_pll_NUM_OKAY 1
#define DT_N_INST_renesas_ra_cgc_pll_out_NUM_OKAY 3
#define DT_N_INST_renesas_ra_cgc_pclk_block_NUM_OKAY 1
#define DT_N_INST_renesas_ra_cgc_pclk_NUM_OKAY 12
#define DT_N_INST_renesas_ra_cgc_busclk_NUM_OKAY 1
#define DT_N_INST_renesas_ra_usbphyc_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_N_INST_renesas_ra_gpio_mipi_header_NUM_OKAY 1
#define DT_FOREACH_OKAY_renesas_ra8d1(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8d1(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8d1(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8d1(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v8_1m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v8_1m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v8_1m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v8_1m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8_1m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv8_1m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8_1m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8_1m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_soc_S_memory_22000000) fn(DT_N_S_sdram_68000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_soc_S_memory_22000000, __VA_ARGS__) fn(DT_N_S_sdram_68000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_system(fn) fn(DT_N_S_soc_S_system_4001e000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_system(fn, ...) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_system(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_system(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_pinctrl_pfs(fn) fn(DT_N_S_soc_S_pin_controller_40400800)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_pinctrl_pfs(fn, ...) fn(DT_N_S_soc_S_pin_controller_40400800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_pinctrl_pfs(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_pinctrl_pfs(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_gpio_ioport(fn) fn(DT_N_S_soc_S_gpio_40400000) fn(DT_N_S_soc_S_gpio_40400020) fn(DT_N_S_soc_S_gpio_40400080) fn(DT_N_S_soc_S_gpio_404000a0) fn(DT_N_S_soc_S_gpio_404000c0) fn(DT_N_S_soc_S_gpio_40400140)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_gpio_ioport(fn, ...) fn(DT_N_S_soc_S_gpio_40400000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000a0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_404000c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40400140, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_gpio_ioport(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_gpio_ioport(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_iic(fn) fn(DT_N_S_soc_S_iic1_4025e100)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_iic(fn, ...) fn(DT_N_S_soc_S_iic1_4025e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_iic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_iic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_sci(fn) fn(DT_N_S_soc_S_sci9_40358900)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_sci(fn, ...) fn(DT_N_S_soc_S_sci9_40358900, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_sci(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_sci(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8_uart_sci_b(fn) fn(DT_N_S_soc_S_sci9_40358900_S_uart)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8_uart_sci_b(fn, ...) fn(DT_N_S_soc_S_sci9_40358900_S_uart, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8_uart_sci_b(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8_uart_sci_b(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_flash_hp_controller(fn) fn(DT_N_S_soc_S_flash_controller_40100000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_flash_hp_controller(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_flash_hp_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_flash_hp_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_nv_flash(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_nv_flash(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_2000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40100000_S_flash_27000000_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_adc(fn) fn(DT_N_S_soc_S_adc_40332000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_adc(fn, ...) fn(DT_N_S_soc_S_adc_40332000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_adc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_adc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_rsip_e51a_trng(fn) fn(DT_N_S_soc_S_trng)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_rsip_e51a_trng(fn, ...) fn(DT_N_S_soc_S_trng, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_rsip_e51a_trng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_rsip_e51a_trng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra8_spi_b(fn) fn(DT_N_S_soc_S_spi_4035c100)
#define DT_FOREACH_OKAY_VARGS_renesas_ra8_spi_b(fn, ...) fn(DT_N_S_soc_S_spi_4035c100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra8_spi_b(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra8_spi_b(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_pwm(fn) fn(DT_N_S_soc_S_pwm7_40322700)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_pwm(fn, ...) fn(DT_N_S_soc_S_pwm7_40322700, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_pwm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_soc_S_option_setting_ofs_300a100) fn(DT_N_S_soc_S_option_setting_sas_300a134) fn(DT_N_S_soc_S_option_setting_s_300a200) fn(DT_N_S_sdram_68000000)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_300a100, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_300a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_300a200, __VA_ARGS__) fn(DT_N_S_sdram_68000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_canfd_global(fn) fn(DT_N_S_soc_S_canfd_global_40380000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_canfd_global(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_canfd_global(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_canfd_global(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_canfd(fn) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_canfd(fn, ...) fn(DT_N_S_soc_S_canfd_global_40380000_S_canfd0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_canfd(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_canfd(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_ethernet(fn) fn(DT_N_S_soc_S_ethernet_40354100)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_ethernet(fn, ...) fn(DT_N_S_soc_S_ethernet_40354100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_ethernet(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_ethernet(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_mdio(fn) fn(DT_N_S_soc_S_mdio)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_mdio(fn, ...) fn(DT_N_S_soc_S_mdio, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_mdio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_mdio(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_ethernet_phy(fn) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5)
#define DT_FOREACH_OKAY_VARGS_ethernet_phy(fn, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_5, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_ethernet_phy(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_ethernet_phy(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_external_interrupt(fn) fn(DT_N_S_soc_S_external_interrupt_4000600c) fn(DT_N_S_soc_S_external_interrupt_4000600d)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_external_interrupt(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600c, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600d, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_external_interrupt(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_external_interrupt(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_sdram(fn) fn(DT_N_S_soc_S_sdram_controller_40002000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_sdram(fn, ...) fn(DT_N_S_soc_S_sdram_controller_40002000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_sdram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_sdram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_usb(fn) fn(DT_N_S_soc_S_usbhs_40351000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_usb(fn, ...) fn(DT_N_S_soc_S_usbhs_40351000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_usb(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_usb(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_udc(fn) fn(DT_N_S_soc_S_usbhs_40351000_S_udc)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_udc(fn, ...) fn(DT_N_S_soc_S_usbhs_40351000_S_udc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_udc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_udc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m85(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m85(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m85(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m85(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8_1m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv8_1m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8_1m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8_1m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_external_clock(fn) fn(DT_N_S_clocks_S_clock_main_osc)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_external_clock(fn, ...) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_external_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_external_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_clock(fn) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco)
#define DT_FOREACH_OKAY_VARGS_fixed_clock(fn, ...) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_clock(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_subclk(fn) fn(DT_N_S_clocks_S_clock_subclk)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_subclk(fn, ...) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_subclk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_subclk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_pll(fn) fn(DT_N_S_clocks_S_pll)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_pll(fn, ...) fn(DT_N_S_clocks_S_pll, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_pll(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_pll(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_pll_out(fn) fn(DT_N_S_clocks_S_pll_S_pllp) fn(DT_N_S_clocks_S_pll_S_pllq) fn(DT_N_S_clocks_S_pll_S_pllr)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_pll_out(fn, ...) fn(DT_N_S_clocks_S_pll_S_pllp, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_S_pllq, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_S_pllr, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_pll_out(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_pll_out(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_pclk_block(fn) fn(DT_N_S_clocks_S_pclkblock_40203000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_pclk_block(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_pclk_block(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_pclk_block(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_pclk(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_pclk(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_cpuclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_pclke, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_sciclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_canfdclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40203000_S_lcdclk, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_pclk(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5) fn(6) fn(7) fn(8) fn(9) fn(10) fn(11)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_pclk(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__) fn(6, __VA_ARGS__) fn(7, __VA_ARGS__) fn(8, __VA_ARGS__) fn(9, __VA_ARGS__) fn(10, __VA_ARGS__) fn(11, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_busclk(fn) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_busclk(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40203000_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_busclk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_busclk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_usbphyc(fn) fn(DT_N_S_usbhs_phy)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_usbphyc(fn, ...) fn(DT_N_S_usbhs_phy, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_usbphyc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_usbphyc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_buttons)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_buttons, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_gpio_mipi_header(fn) fn(DT_N_S_mipi_connector)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_gpio_mipi_header(fn, ...) fn(DT_N_S_mipi_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_gpio_mipi_header(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_gpio_mipi_header(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_ethernet_phy_BUS_mdio 1
#define DT_COMPAT_renesas_ra_udc_BUS_usb 1
