Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Jul  7 08:42:42 2019
| Host         : travis-job-265c0db3-b269-4199-9105-70e6789fe5ca running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a50tfgg484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------+--------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|                      Instance                      |                   Module                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------------------------------+--------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                                                |                                      (top) |       4868 |       4610 |     256 |    2 | 3806 |     27 |     21 |            3 |
|   (top)                                            |                                      (top) |       2049 |       1903 |     144 |    2 | 2301 |     24 |     17 |            0 |
|   mor1kx                                           |                                     mor1kx |       2821 |       2709 |     112 |    0 | 1505 |      3 |      4 |            3 |
|     mor1kx_cpu                                     |                                 mor1kx_cpu |       2821 |       2709 |     112 |    0 | 1505 |      3 |      4 |            3 |
|       (mor1kx_cpu)                                 |                                 mor1kx_cpu |          3 |          3 |       0 |    0 |    0 |      0 |      0 |            0 |
|       cappuccino.mor1kx_cpu                        |                      mor1kx_cpu_cappuccino |       2818 |       2706 |     112 |    0 | 1505 |      3 |      4 |            3 |
|         mor1kx_ctrl_cappuccino                     |                     mor1kx_ctrl_cappuccino |        193 |        193 |       0 |    0 |  244 |      0 |      0 |            0 |
|           (mor1kx_ctrl_cappuccino)                 |                     mor1kx_ctrl_cappuccino |         92 |         92 |       0 |    0 |  212 |      0 |      0 |            0 |
|           pic.mor1kx_pic                           |                                 mor1kx_pic |        101 |        101 |       0 |    0 |   32 |      0 |      0 |            0 |
|         mor1kx_decode_execute_cappuccino           |           mor1kx_decode_execute_cappuccino |        373 |        373 |       0 |    0 |  173 |      0 |      0 |            0 |
|         mor1kx_execute_alu                         |                         mor1kx_execute_alu |        135 |        135 |       0 |    0 |  156 |      0 |      0 |            3 |
|         mor1kx_execute_ctrl_cappuccino             |             mor1kx_execute_ctrl_cappuccino |        366 |        366 |       0 |    0 |  157 |      0 |      0 |            0 |
|         mor1kx_fetch_cappuccino                    |                    mor1kx_fetch_cappuccino |        364 |        364 |       0 |    0 |  212 |      1 |      1 |            0 |
|           (mor1kx_fetch_cappuccino)                |                    mor1kx_fetch_cappuccino |        195 |        195 |       0 |    0 |  170 |      0 |      0 |            0 |
|           icache_gen.mor1kx_icache                 |                              mor1kx_icache |        169 |        169 |       0 |    0 |   42 |      1 |      1 |            0 |
|             (icache_gen.mor1kx_icache)             |                              mor1kx_icache |         45 |         45 |       0 |    0 |   42 |      0 |      0 |            0 |
|             tag_ram                                |   mor1kx_simple_dpram_sclk__parameterized0 |         58 |         58 |       0 |    0 |    0 |      0 |      1 |            0 |
|             way_memories[0].way_data_ram           |                   mor1kx_simple_dpram_sclk |         66 |         66 |       0 |    0 |    0 |      1 |      0 |            0 |
|         mor1kx_lsu_cappuccino                      |                      mor1kx_lsu_cappuccino |        908 |        796 |     112 |    0 |  296 |      2 |      1 |            0 |
|           (mor1kx_lsu_cappuccino)                  |                      mor1kx_lsu_cappuccino |        359 |        359 |       0 |    0 |  114 |      0 |      0 |            0 |
|           dcache_gen.mor1kx_dcache                 |                              mor1kx_dcache |        437 |        325 |     112 |    0 |   96 |      1 |      0 |            0 |
|             (dcache_gen.mor1kx_dcache)             |                              mor1kx_dcache |         45 |         45 |       0 |    0 |   43 |      0 |      0 |            0 |
|             tag_ram                                |   mor1kx_simple_dpram_sclk__parameterized3 |        217 |        105 |     112 |    0 |   20 |      0 |      0 |            0 |
|             way_memories[0].way_data_ram           |   mor1kx_simple_dpram_sclk__parameterized2 |        175 |        175 |       0 |    0 |   33 |      1 |      0 |            0 |
|           store_buffer_gen.mor1kx_store_buffer     |                        mor1kx_store_buffer |        112 |        112 |       0 |    0 |   86 |      1 |      1 |            0 |
|             (store_buffer_gen.mor1kx_store_buffer) |                        mor1kx_store_buffer |         30 |         30 |       0 |    0 |   18 |      0 |      0 |            0 |
|             fifo_ram                               |   mor1kx_simple_dpram_sclk__parameterized1 |         82 |         82 |       0 |    0 |   68 |      1 |      1 |            0 |
|         mor1kx_rf_cappuccino                       |                       mor1kx_rf_cappuccino |        465 |        465 |       0 |    0 |  235 |      0 |      2 |            0 |
|           (mor1kx_rf_cappuccino)                   |                       mor1kx_rf_cappuccino |        401 |        401 |       0 |    0 |  235 |      0 |      0 |            0 |
|           rfa                                      |   mor1kx_simple_dpram_sclk__parameterized4 |         32 |         32 |       0 |    0 |    0 |      0 |      1 |            0 |
|           rfb                                      | mor1kx_simple_dpram_sclk__parameterized4_0 |         32 |         32 |       0 |    0 |    0 |      0 |      1 |            0 |
|         mor1kx_wb_mux_cappuccino                   |                   mor1kx_wb_mux_cappuccino |         18 |         18 |       0 |    0 |   32 |      0 |      0 |            0 |
+----------------------------------------------------+--------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


