0.7
2020.2
May  7 2023
15:10:42
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;smartconnect_v1_0;xilinx_vip,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Ringbuffer.vhd,1696869783,vhdl,/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Testbenches/Ringbuffer_tb.vhd,,,ringbuffer,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Testbenches/Ringbuffer_tb.vhd,1697463052,vhdl,,,,ringbuffer_tb,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Testbenches/UART_TESTBENCH.vhd,1699007448,vhdl,,,,uart_tb,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/UART_RX.vhd,1699007335,vhdl,,,,uart_rx,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/UART_TX.vhd,1699007386,vhdl,,,,uart_tx,,,,,,,,
