

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Thu May  2 10:40:50 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W16_6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.255|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  383|  383|  383|  383|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_exp_17_7_s_fu_135  |exp_17_7_s  |    2|    2|    1|    1| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1           |   20|   20|         2|          -|          -|    10|    no    |
        |- Sum_Loop         |   50|   50|         5|          -|          -|    10|    no    |
        |- Prediction_Loop  |  310|  310|        31|          -|          -|    10|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    142|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      3|     424|    535|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    249|    -|
|Register         |        -|      -|     179|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     603|    926|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_sdiv_26ns_16slbW_U26  |cnn_sdiv_26ns_16slbW  |        0|      0|  323|  195|    0|
    |grp_exp_17_7_s_fu_135     |exp_17_7_s            |        0|      3|  101|  340|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      3|  424|  535|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_fu_187_p2                |     +    |      0|  0|  13|           4|           1|
    |j_fu_228_p2                |     +    |      0|  0|  13|           4|           1|
    |m_fu_152_p2                |     +    |      0|  0|  13|           4|           1|
    |sum_V_fu_216_p2            |     +    |      0|  0|  23|          16|          16|
    |grp_exp_17_7_s_fu_135_x_V  |     -    |      0|  0|  24|          17|          17|
    |icmp_ln12_fu_146_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1495_fu_167_p2      |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln20_fu_181_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln27_fu_222_p2        |   icmp   |      0|  0|   9|           4|           4|
    |select_ln13_fu_173_p3      |  select  |      0|  0|  16|           1|          16|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 142|          74|          80|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  177|         40|    1|         40|
    |dense_array_V_address0  |   27|          5|    4|         20|
    |i_0_reg_113             |    9|          2|    4|          8|
    |j_0_reg_124             |    9|          2|    4|          8|
    |m_0_reg_90              |    9|          2|    4|          8|
    |p_Val2_1_reg_78         |    9|          2|   16|         32|
    |p_Val2_3_reg_101        |    9|          2|   16|         32|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  249|         55|   49|        148|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  39|   0|   39|          0|
    |dense_array_V_addr_1_reg_288        |   4|   0|    4|          0|
    |grp_exp_17_7_s_fu_135_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_113                         |   4|   0|    4|          0|
    |i_reg_283                           |   4|   0|    4|          0|
    |j_0_reg_124                         |   4|   0|    4|          0|
    |j_reg_311                           |   4|   0|    4|          0|
    |m_0_reg_90                          |   4|   0|    4|          0|
    |m_reg_260                           |   4|   0|    4|          0|
    |p_Val2_1_reg_78                     |  16|   0|   16|          0|
    |p_Val2_3_reg_101                    |  16|   0|   16|          0|
    |p_Val2_4_reg_298                    |  16|   0|   16|          0|
    |rhs_V_reg_270                       |  17|   0|   17|          0|
    |sext_ln27_reg_293                   |  26|   0|   26|          0|
    |sum_V_reg_303                       |  16|   0|   16|          0|
    |zext_ln29_reg_316                   |   4|   0|   64|         60|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 179|   0|  239|         60|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    soft_max   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    soft_max   | return value |
|dense_array_V_address0  | out |    4|  ap_memory | dense_array_V |     array    |
|dense_array_V_ce0       | out |    1|  ap_memory | dense_array_V |     array    |
|dense_array_V_we0       | out |    1|  ap_memory | dense_array_V |     array    |
|dense_array_V_d0        | out |   16|  ap_memory | dense_array_V |     array    |
|dense_array_V_q0        |  in |   16|  ap_memory | dense_array_V |     array    |
|prediction_V_address0   | out |    4|  ap_memory |  prediction_V |     array    |
|prediction_V_ce0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_we0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_d0         | out |   16|  ap_memory |  prediction_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

