<stg><name>runge_kutta_45_Pipeline_15</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index2723_t = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index2723_t"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="85" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %cr_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cr_V_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="85" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %cr_V_1_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cr_V_1_9"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="85" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %cr_V_1_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cr_V_1_10"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:4 %cr_V_0_1_126_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_0_1_126

]]></Node>
<StgValue><ssdm name="cr_V_0_1_126_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:5 %cr_V_1_1_124_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_1_1_124

]]></Node>
<StgValue><ssdm name="cr_V_1_1_124_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:6 %cr_V_2_1_122_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_2_1_122

]]></Node>
<StgValue><ssdm name="cr_V_2_1_122_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i85 %cr_V_2_1_122_read, i85 %cr_V_1_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i85 %cr_V_1_1_124_read, i85 %cr_V_1_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i85 %cr_V_0_1_126_read, i85 %cr_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i2 0, i2 %loop_index2723_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %load-store-loop2722

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
load-store-loop2722:0 %loop_index2723_t_load = load i2 %loop_index2723_t

]]></Node>
<StgValue><ssdm name="loop_index2723_t_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop2722:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop2722:2 %exitcond517025 = icmp_eq  i2 %loop_index2723_t_load, i2 3

]]></Node>
<StgValue><ssdm name="exitcond517025"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop2722:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop2722:4 %empty = add i2 %loop_index2723_t_load, i2 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop2722:5 %br_ln0 = br i1 %exitcond517025, void %load-store-loop2722.split, void %load-store-loop2719.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond517025" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="2">
<![CDATA[
load-store-loop2722.split:0 %loop_index2723_t_cast = zext i2 %loop_index2723_t_load

]]></Node>
<StgValue><ssdm name="loop_index2723_t_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond517025" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2722.split:1 %c_V_addr = getelementptr i85 %c_V, i64 0, i64 %loop_index2723_t_cast

]]></Node>
<StgValue><ssdm name="c_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond517025" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="85" op_0_bw="3">
<![CDATA[
load-store-loop2722.split:2 %cr_V_1_12 = load i3 %c_V_addr

]]></Node>
<StgValue><ssdm name="cr_V_1_12"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond517025" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop2722.split:3 %switch_ln0 = switch i2 %loop_index2723_t_load, void %branch38, i2 0, void %load-store-loop2722.split.load-store-loop2722.split318_crit_edge, i2 1, void %load-store-loop2722.split.load-store-loop2722.split318_crit_edge6

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond517025" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2722.split318:0 %store_ln0 = store i2 %empty, i2 %loop_index2723_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond517025" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2722.split318:1 %br_ln0 = br void %load-store-loop2722

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond517025" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="85" op_0_bw="85" op_1_bw="0">
<![CDATA[
load-store-loop2719.preheader.exitStub:0 %cr_V_1_load = load i85 %cr_V_1

]]></Node>
<StgValue><ssdm name="cr_V_1_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond517025" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="85" op_0_bw="85" op_1_bw="0">
<![CDATA[
load-store-loop2719.preheader.exitStub:1 %cr_V_1_9_load = load i85 %cr_V_1_9

]]></Node>
<StgValue><ssdm name="cr_V_1_9_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond517025" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="85" op_0_bw="85" op_1_bw="0">
<![CDATA[
load-store-loop2719.preheader.exitStub:2 %cr_V_1_10_load = load i85 %cr_V_1_10

]]></Node>
<StgValue><ssdm name="cr_V_1_10_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond517025" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="85">
<![CDATA[
load-store-loop2719.preheader.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cr_V_2_1_2_out, i85 %cr_V_1_10_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond517025" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="85">
<![CDATA[
load-store-loop2719.preheader.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cr_V_1_1_2_out, i85 %cr_V_1_9_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond517025" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="85">
<![CDATA[
load-store-loop2719.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cr_V_0_1_2_out, i85 %cr_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond517025" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
load-store-loop2719.preheader.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="85" op_0_bw="3">
<![CDATA[
load-store-loop2722.split:2 %cr_V_1_12 = load i3 %c_V_addr

]]></Node>
<StgValue><ssdm name="cr_V_1_12"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2723_t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="85" op_1_bw="85" op_2_bw="0">
<![CDATA[
load-store-loop2722.split.load-store-loop2722.split318_crit_edge6:0 %store_ln0 = store i85 %cr_V_1_12, i85 %cr_V_1_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2723_t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2722.split.load-store-loop2722.split318_crit_edge6:1 %br_ln0 = br void %load-store-loop2722.split318

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2723_t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="85" op_1_bw="85" op_2_bw="0">
<![CDATA[
load-store-loop2722.split.load-store-loop2722.split318_crit_edge:0 %store_ln0 = store i85 %cr_V_1_12, i85 %cr_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2723_t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2722.split.load-store-loop2722.split318_crit_edge:1 %br_ln0 = br void %load-store-loop2722.split318

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2723_t_load" val="!0"/>
<literal name="loop_index2723_t_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="85" op_1_bw="85" op_2_bw="0">
<![CDATA[
branch38:0 %store_ln0 = store i85 %cr_V_1_12, i85 %cr_V_1_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2723_t_load" val="!0"/>
<literal name="loop_index2723_t_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
branch38:1 %br_ln0 = br void %load-store-loop2722.split318

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
