Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/spec_gobmk_002.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3287709 heartbeat IPC: 3.04163 cumulative IPC: 3.04163 (Simulation time: 0 hr 4 min 19 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6619447 heartbeat IPC: 3.00144 cumulative IPC: 3.0214 (Simulation time: 0 hr 9 min 35 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 9957432 heartbeat IPC: 2.99582 cumulative IPC: 3.01283 (Simulation time: 0 hr 14 min 28 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13266909 heartbeat IPC: 3.02163 cumulative IPC: 3.01502 (Simulation time: 0 hr 19 min 21 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 16530492 heartbeat IPC: 3.06412 cumulative IPC: 3.02471 (Simulation time: 0 hr 24 min 10 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 16530492 (Simulation time: 0 hr 24 min 10 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 23941814 heartbeat IPC: 1.34929 cumulative IPC: 1.34929 (Simulation time: 0 hr 29 min 9 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 31301832 heartbeat IPC: 1.35869 cumulative IPC: 1.35397 (Simulation time: 0 hr 33 min 54 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38534358 heartbeat IPC: 1.38264 cumulative IPC: 1.3634 (Simulation time: 0 hr 38 min 38 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 46053687 heartbeat IPC: 1.32991 cumulative IPC: 1.35487 (Simulation time: 0 hr 43 min 4 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 53813848 heartbeat IPC: 1.28863 cumulative IPC: 1.34108 (Simulation time: 0 hr 47 min 46 sec) 
Finished CPU 0 instructions: 50000000 cycles: 37283356 cumulative IPC: 1.34108 (Simulation time: 0 hr 47 min 46 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.34108 instructions: 50000000 cycles: 37283356
L1D TOTAL     ACCESS:   17655702  HIT:   17532586  MISS:     123116
L1D LOAD      ACCESS:    6673714  HIT:    6639465  MISS:      34249
L1D RFO       ACCESS:    4387555  HIT:    4344885  MISS:      42670
L1D PREFETCH  ACCESS:    6594433  HIT:    6548236  MISS:      46197
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6676141  ISSUED:    6608715  USEFUL:      17138  USELESS:      29240
L1D AVERAGE MISS LATENCY: 53.0163 cycles
L1I TOTAL     ACCESS:   26686326  HIT:   22867206  MISS:    3819120
L1I LOAD      ACCESS:    8959515  HIT:    8890765  MISS:      68750
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   17726811  HIT:   13976441  MISS:    3750370
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   17794447  ISSUED:   17783952  USEFUL:    1491215  USELESS:    2259134
L1I AVERAGE MISS LATENCY: 14.2006 cycles
L2C TOTAL     ACCESS:    4734200  HIT:    4694604  MISS:      39596
L2C LOAD      ACCESS:      66223  HIT:      53500  MISS:      12723
L2C RFO       ACCESS:      42536  HIT:      39484  MISS:       3052
L2C PREFETCH  ACCESS:    4551240  HIT:    4527554  MISS:      23686
L2C WRITEBACK ACCESS:      74201  HIT:      74066  MISS:        135
L2C PREFETCH  REQUESTED:    1034216  ISSUED:    1034216  USEFUL:       2434  USELESS:      21262
L2C AVERAGE MISS LATENCY: 131.575 cycles
LLC TOTAL     ACCESS:     115995  HIT:      85829  MISS:      30166
LLC LOAD      ACCESS:      12723  HIT:       4402  MISS:       8321
LLC RFO       ACCESS:       3052  HIT:       1404  MISS:       1648
LLC PREFETCH  ACCESS:      81781  HIT:      62152  MISS:      19629
LLC WRITEBACK ACCESS:      18439  HIT:      17871  MISS:        568
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1429  USELESS:      18054
LLC AVERAGE MISS LATENCY: 184.2 cycles
Major fault: 0 Minor fault: 2787
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2616  ROW_BUFFER_MISS:      26981
 DBUS_CONGESTED:      13657
 WQ ROW_BUFFER_HIT:        775  ROW_BUFFER_MISS:      12643  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 93.9974% MPKI: 10.2447 Average ROB Occupancy at Mispredict: 39.8057

Branch types
NOT_BRANCH: 41466058 82.9321%
BRANCH_DIRECT_JUMP: 464313 0.928626%
BRANCH_INDIRECT: 32 6.4e-05%
BRANCH_CONDITIONAL: 7069453 14.1389%
BRANCH_DIRECT_CALL: 499587 0.999174%
BRANCH_INDIRECT_CALL: 342 0.000684%
BRANCH_RETURN: 499906 0.999812%
BRANCH_OTHER: 0 0%

