Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.38 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.38 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: TP2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TP2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TP2"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : TP2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : TP2.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/alain/Desktop/ECE/ING2/Electronique/vhdl/clock_vhdl/TP2/TP2.vhd" in Library work.
Entity <tp2> compiled.
Entity <tp2> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TP2> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TP2> in library <work> (Architecture <behavioral>).
Entity <TP2> analyzed. Unit <TP2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <TP2>.
    Related source file is "C:/Users/alain/Desktop/ECE/ING2/Electronique/vhdl/clock_vhdl/TP2/TP2.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <toggle>.
WARNING:Xst:737 - Found 4-bit latch for signal <dizaines>.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 16x7-bit ROM for signal <led>.
    Found 1-bit register for signal <clk>.
    Found 32-bit up counter for signal <count>.
    Found 4-bit adder for signal <dizaines$add0000> created at line 76.
    Found 6-bit up counter for signal <sec>.
    Found 6-bit subtractor for signal <tmp$addsub0000> created at line 75.
    Found 6-bit comparator less for signal <tmp$cmp_lt0000> created at line 74.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <TP2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 1
 4-bit latch                                           : 1
# Comparators                                          : 1
 6-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s100e.nph' in environment C:\Xilinx92i.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block toggle.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Latches                                              : 2
 1-bit latch                                           : 1
 4-bit latch                                           : 1
# Comparators                                          : 1
 6-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch toggle hinder the constant cleaning in the block TP2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <dizaines_0> of sequential type is unconnected in block <TP2>.
WARNING:Xst:2677 - Node <dizaines_1> of sequential type is unconnected in block <TP2>.
WARNING:Xst:2677 - Node <dizaines_2> of sequential type is unconnected in block <TP2>.
WARNING:Xst:2677 - Node <dizaines_3> of sequential type is unconnected in block <TP2>.
WARNING:Xst:2170 - Unit TP2 : the following signal(s) form a combinatorial loop: Mrom_led6, tmp<0>, tmp_cmp_lt0000, tmp<5>.
WARNING:Xst:2170 - Unit TP2 : the following signal(s) form a combinatorial loop: Mrom_led5, tmp<2>, tmp_addsub0000<2>.
WARNING:Xst:2170 - Unit TP2 : the following signal(s) form a combinatorial loop: Mrom_led4, tmp_addsub0000<3>, Msub_tmp_addsub00004.
WARNING:Xst:2170 - Unit TP2 : the following signal(s) form a combinatorial loop: tmp<0>.
WARNING:Xst:2170 - Unit TP2 : the following signal(s) form a combinatorial loop: Msub_tmp_addsub0000.

Optimizing unit <TP2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TP2, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TP2.ngr
Top Level Output File Name         : TP2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 139
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 3
#      LUT3                        : 6
#      LUT4                        : 21
#      LUT4_D                      : 1
#      MUXCY                       : 39
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 40
#      FDC                         : 6
#      FDE                         : 1
#      FDR                         : 31
#      FDS                         : 1
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      34  out of    960     3%  
 Number of Slice Flip Flops:            39  out of   1920     2%  
 Number of 4 input LUTs:                65  out of   1920     3%  
 Number of IOs:                         13
 Number of bonded IOBs:                 13  out of     83    15%  
    IOB Flip Flops:                      1
 Number of GCLKs:                        1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk1                               | BUFGP                  | 33    |
sec_cmp_eq0000(sec_cmp_eq0000:O)   | NONE(*)(toggle)        | 1     |
clk                                | NONE(sec_5)            | 6     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
sec_cmp_eq0000(sec_cmp_eq0000:O)   | NONE(sec_5)            | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.240ns (Maximum Frequency: 190.857MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 16.772ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            count_8 (FF)
  Destination:       count_2 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: count_8 to count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  count_8 (count_8)
     LUT4:I0->O            1   0.704   0.000  count_cmp_eq0000_wg_lut<0> (N8)
     MUXCY:S->O            1   0.464   0.000  count_cmp_eq0000_wg_cy<0> (count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<1> (count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<2> (count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<3> (count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<4> (count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<5> (count_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  count_cmp_eq0000_wg_cy<6> (count_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  count_cmp_eq0000_wg_cy<7> (count_cmp_eq0000)
     FDR:R                     0.911          count_2
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.524ns (frequency: 283.768MHz)
  Total number of paths / destination ports: 21 / 6
-------------------------------------------------------------------------
Delay:               3.524ns (Levels of Logic = 2)
  Source:            sec_3 (FF)
  Destination:       sec_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sec_3 to sec_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.762  sec_3 (sec_3)
     LUT4_D:I0->O          1   0.704   0.455  Mcount_sec_cy<3>11 (Mcount_sec_cy<3>)
     LUT3:I2->O            1   0.704   0.000  Mcount_sec_xor<5>11 (Result<5>)
     FDC:D                     0.308          sec_5
    ----------------------------------------
    Total                      3.524ns (2.307ns logic, 1.217ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sec_cmp_eq0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            toggle (LATCH)
  Destination:       light (PAD)
  Source Clock:      sec_cmp_eq0000 falling

  Data Path: toggle to light
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  toggle (toggle)
     OBUF:I->O                 3.272          light_OBUF (light)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 245 / 7
-------------------------------------------------------------------------
Offset:              16.772ns (Levels of Logic = 11)
  Source:            sec_2 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      clk rising

  Data Path: sec_2 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.637  sec_2 (sec_2)
     LUT4:I3->O            9   0.704   0.995  tmp<2>1 (tmp<2>)
     LUT2:I0->O            4   0.704   0.622  Msub_tmp_addsub0000_cy<2>11 (Msub_tmp_addsub0000_cy<2>)
     LUT4:I2->O           11   0.704   0.968  tmp<3>1 (Msub_tmp_addsub00004)
     LUT3:I2->O            1   0.704   0.000  tmp<4>1 (N43)
     MUXF5:I0->O           3   0.321   0.610  tmp<4>_f5 (tmp<4>)
     LUT4:I1->O            1   0.704   0.000  tmp<5>1 (N44)
     MUXF5:I0->O           2   0.321   0.482  tmp<5>_f5 (tmp<5>)
     LUT4:I2->O            6   0.704   0.844  tmp_cmp_lt000011 (tmp_cmp_lt0000)
     LUT3:I0->O           10   0.704   1.057  tmp<1>1 (Msub_tmp_addsub0000)
     LUT4:I0->O            1   0.704   0.420  Mrom_led21 (Mrom_led1)
     OBUF:I->O                 3.272          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                     16.772ns (10.137ns logic, 6.635ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
CPU : 6.95 / 7.43 s | Elapsed : 6.00 / 7.00 s
 
--> 

Total memory usage is 169532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    1 (   0 filtered)

