// Seed: 3181133248
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd6,
    parameter id_2 = 32'd85
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  inout wire _id_1;
  wire id_3, id_4, id_5;
  wire id_6;
  logic [id_2  +  id_2 : id_1] id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_4,
      id_3
  );
  assign id_7 = 1'b0;
endmodule
