#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jul 13 11:12:10 2018
# Process ID: 7980
# Current directory: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1
# Command line: vivado.exe -log dac_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source dac_design_wrapper.tcl -notrace
# Log file: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.vdi
# Journal file: D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source dac_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Work/vivadoProject/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Work/adc/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Work/tsos/ip_repo/tribuffer_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'rs.local:user:handmadedds:1.0'. The one found in IP location 'd:/Work/vivadoProject/ip_repo/handmadedds_1.0' will take precedence over the same IP in location d:/Work/vivadoProject/ip_repo/ip_repo/handmadedds_1.0
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 323.324 ; gain = 71.703
Command: link_design -top dac_design_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_DifferentialOutBuffer_0_0/dac_design_DifferentialOutBuffer_0_0.dcp' for cell 'dac_design_i/DifferentialOutBuffer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_DifferentialOutBuffer_1_0/dac_design_DifferentialOutBuffer_1_0.dcp' for cell 'dac_design_i/DifferentialOutBuffer_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_DifferentialOutBuffer_2_0/dac_design_DifferentialOutBuffer_2_0.dcp' for cell 'dac_design_i/DifferentialOutBuffer_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_axi_gpio_0_0/dac_design_axi_gpio_0_0.dcp' for cell 'dac_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_clk_wiz_0_0/dac_design_clk_wiz_0_0.dcp' for cell 'dac_design_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_handmadedds_0_0/dac_design_handmadedds_0_0.dcp' for cell 'dac_design_i/handmadedds_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_ila_0_0/dac_design_ila_0_0.dcp' for cell 'dac_design_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_processing_system7_0_0/dac_design_processing_system7_0_0.dcp' for cell 'dac_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_rst_ps7_0_100M_0/dac_design_rst_ps7_0_100M_0.dcp' for cell 'dac_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.dcp' for cell 'dac_design_i/tribuffer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_xlconstant_0_0/dac_design_xlconstant_0_0.dcp' for cell 'dac_design_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_xlconstant_1_0/dac_design_xlconstant_1_0.dcp' for cell 'dac_design_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_xlconstant_2_0/dac_design_xlconstant_2_0.dcp' for cell 'dac_design_i/xlconstant_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_auto_pc_0/dac_design_auto_pc_0.dcp' for cell 'dac_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 170 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dac_design_i/DifferentialOutBuffer_0/ins' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_DifferentialOutBuffer_0_0/dac_design_DifferentialOutBuffer_0_0/dac_design_DifferentialOutBuffer_2_0.edf:102]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dac_design_i/DifferentialOutBuffer_1/ins' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_DifferentialOutBuffer_1_0/dac_design_DifferentialOutBuffer_1_0/dac_design_DifferentialOutBuffer_2_0.edf:102]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dac_design_i/DifferentialOutBuffer_2/ins' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_DifferentialOutBuffer_2_0/dac_design_DifferentialOutBuffer_2_0/dac_design_DifferentialOutBuffer_2_0.edf:102]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'dac_design_i/tribuffer_0/data_cnt' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:113]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dac_design_i/tribuffer_0/data_cnt' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:114]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dac_design_i/tribuffer_0/data_cnt' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:115]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'dac_design_i/tribuffer_0/data_in' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:122]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dac_design_i/tribuffer_0/data_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:123]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dac_design_i/tribuffer_0/data_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:124]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'dac_design_i/tribuffer_0/data_out' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:140]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dac_design_i/tribuffer_0/data_out' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:141]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'dac_design_i/tribuffer_0/data_out' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0/dac_design_tribuffer_0_0.edf:142]
INFO: [Chipscope 16-324] Core: dac_design_i/ila_0 UUID: 1374b4a8-f2b1-5fb0-952e-2d5326470bc9 
Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_processing_system7_0_0/dac_design_processing_system7_0_0.xdc] for cell 'dac_design_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_processing_system7_0_0/dac_design_processing_system7_0_0.xdc] for cell 'dac_design_i/processing_system7_0/inst'
Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_clk_wiz_0_0/dac_design_clk_wiz_0_0_board.xdc] for cell 'dac_design_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_clk_wiz_0_0/dac_design_clk_wiz_0_0_board.xdc] for cell 'dac_design_i/clk_wiz_0/inst'
Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_clk_wiz_0_0/dac_design_clk_wiz_0_0.xdc] for cell 'dac_design_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_clk_wiz_0_0/dac_design_clk_wiz_0_0.xdc] for cell 'dac_design_i/clk_wiz_0/inst'
Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dac_design_i/ila_0/U0'
Finished Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dac_design_i/ila_0/U0'
Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'dac_design_i/ila_0/U0'
Finished Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'dac_design_i/ila_0/U0'
Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_axi_gpio_0_0/dac_design_axi_gpio_0_0_board.xdc] for cell 'dac_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_axi_gpio_0_0/dac_design_axi_gpio_0_0_board.xdc] for cell 'dac_design_i/axi_gpio_0/U0'
Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_axi_gpio_0_0/dac_design_axi_gpio_0_0.xdc] for cell 'dac_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_axi_gpio_0_0/dac_design_axi_gpio_0_0.xdc] for cell 'dac_design_i/axi_gpio_0/U0'
Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_rst_ps7_0_100M_0/dac_design_rst_ps7_0_100M_0_board.xdc] for cell 'dac_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_rst_ps7_0_100M_0/dac_design_rst_ps7_0_100M_0_board.xdc] for cell 'dac_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_rst_ps7_0_100M_0/dac_design_rst_ps7_0_100M_0.xdc] for cell 'dac_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/sources_1/bd/dac_design/ip/dac_design_rst_ps7_0_100M_0/dac_design_rst_ps7_0_100M_0.xdc] for cell 'dac_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/constrs_1/new/pinout.xdc]
WARNING: [Vivado 12-584] No ports matched 'TXEN[0]'. [D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/constrs_1/new/pinout.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/constrs_1/new/pinout.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TXEN[0]'. [D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/constrs_1/new/pinout.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/constrs_1/new/pinout.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Work/vivadoProject/ad9142/ad9142/ad9142.srcs/constrs_1/new/pinout.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 48 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  OBUFDS => OBUFDS: 19 instances

25 Infos, 16 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 727.281 ; gain = 403.957
zip_exception: Failed to open zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingzip_exception: zip archive D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper.hwdef is already open for writingCommand: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.656 . Memory (MB): peak = 735.258 ; gain = 7.977
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "974791b6b6c195fb".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1307.355 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: f4ce3bb1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1307.355 ; gain = 25.574

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: c3391842

Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1307.355 ; gain = 25.574
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 10c74335a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1307.355 ; gain = 25.574
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 24 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: e2f36f13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1307.355 ; gain = 25.574
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 306 cells

Phase 5 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 136c51749

Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1307.355 ; gain = 25.574
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 1 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 136c51749

Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1307.355 ; gain = 25.574
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 146559211

Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1307.355 ; gain = 25.574
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1307.355 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 146559211

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1307.355 ; gain = 25.574

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.001 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: f30c387e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1512.473 ; gain = 0.000
Ending Power Optimization Task | Checksum: f30c387e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1512.473 ; gain = 205.117
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 16 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1512.473 ; gain = 785.191
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1512.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dac_design_wrapper_drc_opted.rpt -pb dac_design_wrapper_drc_opted.pb -rpx dac_design_wrapper_drc_opted.rpx
Command: report_drc -file dac_design_wrapper_drc_opted.rpt -pb dac_design_wrapper_drc_opted.pb -rpx dac_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1512.473 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8eee3dbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1512.473 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d3152fbd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27f6b82c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27f6b82c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1512.473 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 27f6b82c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2327285ee

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2327285ee

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 154b43f07

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17a0d4834

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19941b7c9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 26dc5c790

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 252e1dcd9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 252e1dcd9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.473 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 252e1dcd9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f804ccee

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f804ccee

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1512.473 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.110. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c2112e81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1512.473 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c2112e81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c2112e81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c2112e81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1eb326801

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1512.473 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1eb326801

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1512.473 ; gain = 0.000
Ending Placer Task | Checksum: 1b944247c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1512.473 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 16 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1512.473 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.448 . Memory (MB): peak = 1512.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file dac_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1512.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file dac_design_wrapper_utilization_placed.rpt -pb dac_design_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1512.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dac_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1512.473 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c7fb7945 ConstDB: 0 ShapeSum: f148ab37 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: da134717

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1512.473 ; gain = 0.000
Post Restoration Checksum: NetGraph: 46323b46 NumContArr: 93e10bd1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: da134717

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: da134717

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: da134717

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1512.473 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 239242133

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1512.473 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.854  | TNS=0.000  | WHS=-0.342 | THS=-102.182|

Phase 2 Router Initialization | Checksum: 196258c8a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 197076e1e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.854  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 27c533cb3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.854  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 257d35343

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1512.473 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 257d35343

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 257d35343

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 257d35343

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1512.473 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 257d35343

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e016eaa3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1512.473 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.854  | TNS=0.000  | WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c6378db2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1512.473 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1c6378db2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.570415 %
  Global Horizontal Routing Utilization  = 0.675963 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ed4aa303

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ed4aa303

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fe464e7d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1512.473 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.854  | TNS=0.000  | WHS=0.057  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: fe464e7d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1512.473 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1512.473 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 16 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1512.473 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.565 . Memory (MB): peak = 1512.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dac_design_wrapper_drc_routed.rpt -pb dac_design_wrapper_drc_routed.pb -rpx dac_design_wrapper_drc_routed.rpx
Command: report_drc -file dac_design_wrapper_drc_routed.rpt -pb dac_design_wrapper_drc_routed.pb -rpx dac_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file dac_design_wrapper_methodology_drc_routed.rpt -pb dac_design_wrapper_methodology_drc_routed.pb -rpx dac_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dac_design_wrapper_methodology_drc_routed.rpt -pb dac_design_wrapper_methodology_drc_routed.pb -rpx dac_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Work/vivadoProject/ad9142/ad9142/ad9142.runs/impl_1/dac_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file dac_design_wrapper_power_routed.rpt -pb dac_design_wrapper_power_summary_routed.pb -rpx dac_design_wrapper_power_routed.rpx
Command: report_power -file dac_design_wrapper_power_routed.rpt -pb dac_design_wrapper_power_summary_routed.pb -rpx dac_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 16 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file dac_design_wrapper_route_status.rpt -pb dac_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file dac_design_wrapper_timing_summary_routed.rpt -pb dac_design_wrapper_timing_summary_routed.pb -rpx dac_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file dac_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file dac_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force dac_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dac_design_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], dac_design_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], dac_design_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], dac_design_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dac_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 17 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1949.500 ; gain = 433.730
INFO: [Common 17-206] Exiting Vivado at Fri Jul 13 11:14:34 2018...
