Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate H:\DSD_Material\Task7\DSD_Material_Students\system_template_de1_soc\first_nios2_system.qsys --block-symbol-file --output-directory=H:\DSD_Material\Task7\DSD_Material_Students\system_template_de1_soc\first_nios2_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading system_template_de1_soc/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 16.1]
Progress: Parameterizing module cpu
Progress: Adding fp32mult_0 [fp32mult 1.0]
Progress: Parameterizing module fp32mult_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sincos_cordic_0 [sincos_cordic 1.0]
Progress: Parameterizing module sincos_cordic_0
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: first_nios2_system.cpu: Nios II Classic cores are no longer recommended for new projects
Info: first_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: first_nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: first_nios2_system.sincos_cordic_0.nios_custom_instruction_slave: Signal Xin[16] of type dataa must have width [32]
Warning: first_nios2_system.sincos_cordic_0.nios_custom_instruction_slave: Signal Xout[17] of type result must have width [32]
Warning: first_nios2_system.sincos_cordic_0.nios_custom_instruction_slave: Signal dataa appears 2 times (only once is allowed)
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate H:\DSD_Material\Task7\DSD_Material_Students\system_template_de1_soc\first_nios2_system.qsys --synthesis=VERILOG --output-directory=H:\DSD_Material\Task7\DSD_Material_Students\system_template_de1_soc\first_nios2_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading system_template_de1_soc/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 16.1]
Progress: Parameterizing module cpu
Progress: Adding fp32mult_0 [fp32mult 1.0]
Progress: Parameterizing module fp32mult_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sincos_cordic_0 [sincos_cordic 1.0]
Progress: Parameterizing module sincos_cordic_0
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: first_nios2_system.cpu: Nios II Classic cores are no longer recommended for new projects
Info: first_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: first_nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: first_nios2_system.sincos_cordic_0.nios_custom_instruction_slave: Signal Xin[16] of type dataa must have width [32]
Warning: first_nios2_system.sincos_cordic_0.nios_custom_instruction_slave: Signal Xout[17] of type result must have width [32]
Warning: first_nios2_system.sincos_cordic_0.nios_custom_instruction_slave: Signal dataa appears 2 times (only once is allowed)
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for QUARTUS_SYNTH
Error: first_nios2_system: More than one port in sincos_cordic_0:nios_custom_instruction_slave has role dataa
Error: first_nios2_system: More than one port in sincos_cordic_0:nios_custom_instruction_slave has role dataa
Info: first_nios2_system: Done "first_nios2_system" with 1 modules, 0 files
Error: qsys-generate failed with exit code 1: 2 Errors, 4 Warnings
Info: Finished: Create HDL design files for synthesis
