// Seed: 2793926408
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input uwire id_2
);
  supply0 id_4;
  assign id_5 = id_5 == 1;
  module_2 modCall_1 ();
  assign id_4 = -1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    output tri id_5
);
  assign id_0 = id_3;
  not primCall (id_2, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2;
  logic [7:0] id_2;
  assign id_2[1] = 1;
endmodule
