

================================================================
== Vivado HLS Report for 'test_pattern1'
================================================================
* Date:           Sat Aug 15 22:41:51 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        TestPattern
* Solution:       TestPattern
* Product family: zynq
* Target device:  xc7z010clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  1232642|  1232642|  1232642|  1232642| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+---------+---------+---------+
        |                         |                      |      Latency      |      Interval     | Pipeline|
        |         Instance        |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +-------------------------+----------------------+---------+---------+---------+---------+---------+
        |Loop_loop_height1_pr_U0  |Loop_loop_height1_pr  |  1231681|  1231681|  1231681|  1231681|   none  |
        |Mat2AXIvideo_U0          |Mat2AXIvideo          |  1232641|  1232641|  1232641|  1232641|   none  |
        +-------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      8|
|FIFO             |        0|      -|     15|     60|
|Instance         |        -|      -|    183|    895|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      1|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    199|    963|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      5|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Loop_loop_height1_pr_U0  |Loop_loop_height1_pr  |        0|      0|   64|  437|
    |Mat2AXIvideo_U0          |Mat2AXIvideo          |        0|      0|  119|  458|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  183|  895|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+---+----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+------+-----+---------+
    |imag0_0_data_stream_1_U  |        0|  5|  20|     1|    8|        8|
    |imag0_0_data_stream_2_U  |        0|  5|  20|     1|    8|        8|
    |imag0_0_data_stream_s_U  |        0|  5|  20|     1|    8|        8|
    +-------------------------+---------+---+----+------+-----+---------+
    |Total                    |        0| 15|  60|     3|   24|       24|
    +-------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |Mat2AXIvideo_U0_ap_start  |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------+-----+-----+------------+-------------------+--------------+
|src_axi0_TDATA   | out |   24|    axis    | src_axi0_V_data_V |    pointer   |
|src_axi0_TKEEP   | out |    3|    axis    | src_axi0_V_keep_V |    pointer   |
|src_axi0_TSTRB   | out |    3|    axis    | src_axi0_V_strb_V |    pointer   |
|src_axi0_TUSER   | out |    1|    axis    | src_axi0_V_user_V |    pointer   |
|src_axi0_TLAST   | out |    1|    axis    | src_axi0_V_last_V |    pointer   |
|src_axi0_TID     | out |    1|    axis    |  src_axi0_V_id_V  |    pointer   |
|src_axi0_TDEST   | out |    1|    axis    | src_axi0_V_dest_V |    pointer   |
|src_axi0_TVALID  | out |    1|    axis    | src_axi0_V_dest_V |    pointer   |
|src_axi0_TREADY  |  in |    1|    axis    | src_axi0_V_dest_V |    pointer   |
|ap_clk           |  in |    1| ap_ctrl_hs |   test_pattern1   | return value |
|ap_rst_n         |  in |    1| ap_ctrl_hs |   test_pattern1   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   test_pattern1   | return value |
|ap_done          | out |    1| ap_ctrl_hs |   test_pattern1   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   test_pattern1   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   test_pattern1   | return value |
+-----------------+-----+-----+------------+-------------------+--------------+

