<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xczu3eg-sbva484-1-i" LaunchTime="1631283678">
  <File Type="REPORTS-TCL" Name="u96v2_sbc_base_wrapper_reports.tcl"/>
  <File Type="PA-TCL" Name="u96v2_sbc_base_wrapper.tcl"/>
  <File Type="RDS-DCP" Name="u96v2_sbc_base_wrapper.dcp"/>
  <File Type="RDS-RDS" Name="u96v2_sbc_base_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="u96v2_sbc_base_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="u96v2_sbc_base_wrapper_utilization_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../mnt/data0/1808/myUltra/hardware/u96v2_sbc_base_2020_2/u96v2_sbc_base.srcs/sources_1/bd/u96v2_sbc_base/u96v2_sbc_base.bd"/>
        <Attr Name="ImportTime" Val="1631282562"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/u96v2_sbc_base/hdl/u96v2_sbc_base_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="u96v2_sbc_base_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/base/u96v2_sbc_base.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../mnt/data0/1808/myUltra/boards/u96v2_sbc/base/u96v2_sbc_base.xdc"/>
        <Attr Name="ImportTime" Val="1619534937"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/base/u96v2_sbc_base.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_ds_2"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_pc_4"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_ds_3"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_pc_5"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_axi_intc_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_blk_mem_gen_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_ds_4"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_pc_6"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_proc_sys_reset_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_proc_sys_reset_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_PWM_w_Int_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_axi_bram_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_ds_1"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_pc_3"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_axi_uart16550_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_ds_7"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_proc_sys_reset_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_pc_8"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_ds_6"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_ds_8"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_axi_gpio_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_pc_7"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_ds_5"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_proc_sys_reset_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_proc_sys_reset_6_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_ds_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_pc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_proc_sys_reset_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_proc_sys_reset_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_axi_uart16550_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_axi_gpio_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_system_management_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_zynq_ultra_ps_e_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="u96v2_sbc_base_PWM_w_Int_0_0"/>
</GenRun>
