<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.06.07.12:09:51"
 outputDirectory="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="d_cache_read_control" kind="conduit" start="0">
   <property name="associatedClock" value="mips_core_clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="d_cache_read_control_fixed_location"
       direction="input"
       role="fixed_location"
       width="1" />
   <port
       name="d_cache_read_control_read_base"
       direction="input"
       role="read_base"
       width="26" />
   <port
       name="d_cache_read_control_read_length"
       direction="input"
       role="read_length"
       width="26" />
   <port name="d_cache_read_control_go" direction="input" role="go" width="1" />
   <port
       name="d_cache_read_control_done"
       direction="output"
       role="done"
       width="1" />
   <port
       name="d_cache_read_control_early_done"
       direction="output"
       role="early_done"
       width="1" />
  </interface>
  <interface name="d_cache_read_user" kind="conduit" start="0">
   <property name="associatedClock" value="mips_core_clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="d_cache_read_user_read_buffer"
       direction="input"
       role="read_buffer"
       width="1" />
   <port
       name="d_cache_read_user_buffer_output_data"
       direction="output"
       role="buffer_output_data"
       width="32" />
   <port
       name="d_cache_read_user_data_available"
       direction="output"
       role="data_available"
       width="1" />
  </interface>
  <interface name="d_cache_write_control" kind="conduit" start="0">
   <property name="associatedClock" value="mips_core_clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="d_cache_write_control_fixed_location"
       direction="input"
       role="fixed_location"
       width="1" />
   <port
       name="d_cache_write_control_write_base"
       direction="input"
       role="write_base"
       width="26" />
   <port
       name="d_cache_write_control_write_length"
       direction="input"
       role="write_length"
       width="26" />
   <port name="d_cache_write_control_go" direction="input" role="go" width="1" />
   <port
       name="d_cache_write_control_done"
       direction="output"
       role="done"
       width="1" />
  </interface>
  <interface name="d_cache_write_user" kind="conduit" start="0">
   <property name="associatedClock" value="mips_core_clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="d_cache_write_user_write_buffer"
       direction="input"
       role="write_buffer"
       width="1" />
   <port
       name="d_cache_write_user_buffer_input_data"
       direction="input"
       role="buffer_input_data"
       width="32" />
   <port
       name="d_cache_write_user_buffer_full"
       direction="output"
       role="buffer_full"
       width="1" />
  </interface>
  <interface name="i_cache_read_control" kind="conduit" start="0">
   <property name="associatedClock" value="mips_core_clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="i_cache_read_control_fixed_location"
       direction="input"
       role="fixed_location"
       width="1" />
   <port
       name="i_cache_read_control_read_base"
       direction="input"
       role="read_base"
       width="26" />
   <port
       name="i_cache_read_control_read_length"
       direction="input"
       role="read_length"
       width="26" />
   <port name="i_cache_read_control_go" direction="input" role="go" width="1" />
   <port
       name="i_cache_read_control_done"
       direction="output"
       role="done"
       width="1" />
   <port
       name="i_cache_read_control_early_done"
       direction="output"
       role="early_done"
       width="1" />
  </interface>
  <interface name="i_cache_read_user" kind="conduit" start="0">
   <property name="associatedClock" value="mips_core_clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="i_cache_read_user_read_buffer"
       direction="input"
       role="read_buffer"
       width="1" />
   <port
       name="i_cache_read_user_buffer_output_data"
       direction="output"
       role="buffer_output_data"
       width="32" />
   <port
       name="i_cache_read_user_data_available"
       direction="output"
       role="data_available"
       width="1" />
  </interface>
  <interface name="mips_core_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="mips_core_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="mips_core_rst" kind="reset" start="1">
   <property name="associatedClock" value="mips_core_clk" />
   <property name="associatedDirectReset" value="reset" />
   <property name="associatedResetSinks" value="reset" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="mips_core_rst_reset_n"
       direction="output"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="pll_0_locked" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pll_0_locked_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdram_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="sdram_controller_wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sdram_controller_wire_addr"
       direction="output"
       role="addr"
       width="13" />
   <port
       name="sdram_controller_wire_ba"
       direction="output"
       role="ba"
       width="2" />
   <port
       name="sdram_controller_wire_cas_n"
       direction="output"
       role="cas_n"
       width="1" />
   <port
       name="sdram_controller_wire_cke"
       direction="output"
       role="cke"
       width="1" />
   <port
       name="sdram_controller_wire_cs_n"
       direction="output"
       role="cs_n"
       width="1" />
   <port
       name="sdram_controller_wire_dq"
       direction="bidir"
       role="dq"
       width="16" />
   <port
       name="sdram_controller_wire_dqm"
       direction="output"
       role="dqm"
       width="2" />
   <port
       name="sdram_controller_wire_ras_n"
       direction="output"
       role="ras_n"
       width="1" />
   <port
       name="sdram_controller_wire_we_n"
       direction="output"
       role="we_n"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="sdram:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1623092984,AUTO_UNIQUE_ID=(clock_source:20.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(master_template:1.0:ADDRESS_WIDTH=26,AUTO_CLOCK_RESET_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,BURST_CAPABLE=0,BURST_COUNT_WIDTH=2,DATA_WIDTH=32,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,MASTER_DIRECTION=0,MAXIMUM_BURST_COUNT=2,MEMORY_BASED_FIFO=1)(master_template:1.0:ADDRESS_WIDTH=26,AUTO_CLOCK_RESET_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,BURST_CAPABLE=0,BURST_COUNT_WIDTH=2,DATA_WIDTH=32,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,MASTER_DIRECTION=1,MAXIMUM_BURST_COUNT=2,MEMORY_BASED_FIFO=1)(master_template:1.0:ADDRESS_WIDTH=26,AUTO_CLOCK_RESET_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,BURST_CAPABLE=0,BURST_COUNT_WIDTH=2,DATA_WIDTH=32,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,MASTER_DIRECTION=0,MAXIMUM_BURST_COUNT=2,MEMORY_BASED_FIFO=1)(altera_pll:20.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=2,c_cnt_hi_div1=2,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=1,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=3,gui_actual_divide_factor1=3,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=6,gui_actual_multiply_factor1=6,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=110.000000 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=-3059 ps,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=2,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=2,gui_operation_mode=normal,gui_output_clock_frequency0=100.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=286.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=3,3,256,256,false,true,false,false,2,1,1,0,ph_mux_clk,false,true,2,1,1,0,ph_mux_clk,false,true,2,30,2000,300.0 MHz,1,gclk,glb,fb_1,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=3,m_cnt_lo_div=3,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=gclk,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=2,operation_mode=normal,output_clock_frequency0=100.000000 MHz,output_clock_frequency1=100.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=2000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=30,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=fb_1,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=300.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=2,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_new_sdram_controller:20.1:TAC=5.4,TMRD=3,TRCD=15.0,TRFC=70.0,TRP=15.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=100000000,columnWidth=10,componentName=sdram_sdram_controller,dataWidth=16,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=1.0,refreshPeriod=7.8125,registerDataIn=true,rowWidth=13,size=67108864)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)"
   instancePathKey="sdram"
   kind="sdram"
   version="1.0"
   name="sdram">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1623092984" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/custom_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/burst_write_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/burst_read_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.qip"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/custom_masters_hw.tcl" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/custom_master.v" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/burst_write_master.v" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/burst_read_master.v" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/write_master.v" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/latency_aware_read_master.v" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="sdram">queue size: 0 starting:sdram "sdram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>7</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>11</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces d_cache_read.avalon_master and d_cache_read_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces d_cache_write.avalon_master and d_cache_write_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces i_cache_read.avalon_master and i_cache_read_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_controller_s1_translator.avalon_anti_slave_0 and sdram_controller.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>22</b> modules, <b>68</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>23</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>30</b> modules, <b>85</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>32</b> modules, <b>91</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>35</b> modules, <b>123</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>10</b> modules, <b>22</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>10</b> modules, <b>22</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>24</b> connections]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>master_template</b> "<b>submodules/custom_master</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>master_template</b> "<b>submodules/custom_master</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>master_template</b> "<b>submodules/custom_master</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_pll</b> "<b>submodules/sdram_pll_0</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/sdram_sdram_controller</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/sdram_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 6 starting:master_template "submodules/custom_master"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/20.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/custom_master.v --source=C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/burst_write_master.v --source=C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/burst_read_master.v --source=C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/write_master.v --source=C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/latency_aware_read_master.v --source=C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/blade/AppData/Local/Temp/alt8785_6019902187569666999.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.625s</message>
   <message level="Info" culprit="d_cache_read"><![CDATA["<b>sdram</b>" instantiated <b>master_template</b> "<b>d_cache_read</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 3 starting:altera_pll "submodules/sdram_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>sdram</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 2 starting:altera_avalon_new_sdram_controller "submodules/sdram_sdram_controller"</message>
   <message level="Info" culprit="sdram_controller">Starting RTL generation for module 'sdram_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller">  Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_sdram_controller --dir=C:/Users/blade/AppData/Local/Temp/alt8785_6019902187569666999.dir/0024_sdram_controller_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/blade/AppData/Local/Temp/alt8785_6019902187569666999.dir/0024_sdram_controller_gen//sdram_sdram_controller_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram_controller">Done RTL generation for module 'sdram_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller"><![CDATA["<b>sdram</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_controller</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 1 starting:altera_mm_interconnect "submodules/sdram_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>28</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.014s/0.022s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>29</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sdram_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sdram_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sdram_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sdram_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sdram_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sdram_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sdram_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sdram_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sdram_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sdram_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sdram_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sdram_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sdram_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 25 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="d_cache_read_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>d_cache_read_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 22 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_controller_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_controller_s1_translator</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 21 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="d_cache_read_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>d_cache_read_avalon_master_agent</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 18 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_controller_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_controller_s1_agent</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 17 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_controller_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_controller_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 15 starting:altera_merlin_router "submodules/sdram_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 12 starting:altera_merlin_router "submodules/sdram_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 11 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_controller_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_controller_s1_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 10 starting:altera_merlin_demultiplexer "submodules/sdram_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 7 starting:altera_merlin_multiplexer "submodules/sdram_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 6 starting:altera_merlin_demultiplexer "submodules/sdram_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 5 starting:altera_merlin_multiplexer "submodules/sdram_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="sdram">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="sdram">queue size: 0 starting:altera_avalon_st_adapter "submodules/sdram_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 0 starting:error_adapter "submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 26 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>sdram</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="master_template:1.0:ADDRESS_WIDTH=26,AUTO_CLOCK_RESET_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,BURST_CAPABLE=0,BURST_COUNT_WIDTH=2,DATA_WIDTH=32,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,MASTER_DIRECTION=0,MAXIMUM_BURST_COUNT=2,MEMORY_BASED_FIFO=1"
   instancePathKey="sdram:.:d_cache_read"
   kind="master_template"
   version="1.0"
   name="custom_master">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="100000000" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/custom_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/burst_write_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/burst_read_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/custom_masters_hw.tcl" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/custom_master.v" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/burst_write_master.v" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/burst_read_master.v" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/write_master.v" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/latency_aware_read_master.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram" as="d_cache_read,d_cache_write,i_cache_read" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 6 starting:master_template "submodules/custom_master"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/20.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/custom_master.v --source=C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/burst_write_master.v --source=C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/burst_read_master.v --source=C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/write_master.v --source=C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/latency_aware_read_master.v --source=C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/ip/Avalon_MM_Masters/custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/blade/AppData/Local/Temp/alt8785_6019902187569666999.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.625s</message>
   <message level="Info" culprit="d_cache_read"><![CDATA["<b>sdram</b>" instantiated <b>master_template</b> "<b>d_cache_read</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:20.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=2,c_cnt_hi_div1=2,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=1,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=true,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=3,gui_actual_divide_factor1=3,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=6,gui_actual_multiply_factor1=6,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=110.000000 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=-3059 ps,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=2,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=2,gui_operation_mode=normal,gui_output_clock_frequency0=100.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=286.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=3,3,256,256,false,true,false,false,2,1,1,0,ph_mux_clk,false,true,2,1,1,0,ph_mux_clk,false,true,2,30,2000,300.0 MHz,1,gclk,glb,fb_1,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=3,m_cnt_lo_div=3,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=gclk,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=2,operation_mode=normal,output_clock_frequency0=100.000000 MHz,output_clock_frequency1=100.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=2000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=30,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=fb_1,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=300.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz"
   instancePathKey="sdram:.:pll_0"
   kind="altera_pll"
   version="20.1"
   name="sdram_pll_0">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="fb_1" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="2" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="normal" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="1" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="3" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="3" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="3" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="-3059 ps" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="110.000000 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="300.0 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="2" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="100.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="2000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="gclk" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="286.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="1" />
  <parameter name="gui_actual_multiply_factor1" value="6" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="6" />
  <parameter name="reference_clock_frequency" value="50.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="2" />
  <parameter name="c_cnt_hi_div1" value="2" />
  <parameter name="c_cnt_hi_div2" value="1" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="3" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="3,3,256,256,false,true,false,false,2,1,1,0,ph_mux_clk,false,true,2,1,1,0,ph_mux_clk,false,true,2,30,2000,300.0 MHz,1,gclk,glb,fb_1,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="true" />
  <parameter name="c_cnt_odd_div_duty_en1" value="true" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="2" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="1" />
  <parameter name="c_cnt_lo_div2" value="1" />
  <parameter name="c_cnt_lo_div0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="30" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="2" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="normal" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="100.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="100.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="0 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="c_cnt_bypass_en2" value="true" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/guava-27.1-jre.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/failureaccess-1.0.1.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA_lite/20.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram" as="pll_0" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 3 starting:altera_pll "submodules/sdram_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>sdram</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:20.1:TAC=5.4,TMRD=3,TRCD=15.0,TRFC=70.0,TRP=15.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=100000000,columnWidth=10,componentName=sdram_sdram_controller,dataWidth=16,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=1.0,refreshPeriod=7.8125,registerDataIn=true,rowWidth=13,size=67108864"
   instancePathKey="sdram:.:sdram_controller"
   kind="altera_avalon_new_sdram_controller"
   version="20.1"
   name="sdram_sdram_controller">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="7.8125" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="TRP" value="15.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName" value="sdram_sdram_controller" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="dataWidth" value="16" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="1.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="67108864" />
  <parameter name="TAC" value="5.4" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="15.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="25" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram" as="sdram_controller" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 2 starting:altera_avalon_new_sdram_controller "submodules/sdram_sdram_controller"</message>
   <message level="Info" culprit="sdram_controller">Starting RTL generation for module 'sdram_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller">  Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_sdram_controller --dir=C:/Users/blade/AppData/Local/Temp/alt8785_6019902187569666999.dir/0024_sdram_controller_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/blade/AppData/Local/Temp/alt8785_6019902187569666999.dir/0024_sdram_controller_gen//sdram_sdram_controller_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram_controller">Done RTL generation for module 'sdram_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller"><![CDATA["<b>sdram</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:20.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {d_cache_read_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {d_cache_read_avalon_master_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {d_cache_read_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {SYNC_RESET} {0};add_instance {d_cache_write_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {d_cache_write_avalon_master_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {d_cache_write_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_READDATA} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_READ} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {SYNC_RESET} {0};add_instance {i_cache_read_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {i_cache_read_avalon_master_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {i_cache_read_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {SYNC_RESET} {0};add_instance {sdram_controller_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_controller_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_controller_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_controller_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_controller_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_controller_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {d_cache_read_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_QOS_H} {80};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_QOS_L} {80};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {78};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {78};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {77};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {77};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BURST_TYPE_H} {76};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BURST_TYPE_L} {75};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_CACHE_H} {92};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_CACHE_L} {89};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BURST_SIZE_H} {74};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BURST_SIZE_L} {72};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BEGIN_BURST} {79};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BURSTWRAP_H} {71};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_SRC_ID_L} {81};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {d_cache_read_avalon_master_agent} {ST_DATA_W} {98};set_instance_parameter_value {d_cache_read_avalon_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {d_cache_read_avalon_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {d_cache_read_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {d_cache_read_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {d_cache_read_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {d_cache_read_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {d_cache_read_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {d_cache_read_avalon_master_agent} {ID} {0};set_instance_parameter_value {d_cache_read_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {d_cache_read_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {d_cache_read_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {d_cache_read_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {d_cache_read_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {d_cache_write_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_QOS_H} {80};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_QOS_L} {80};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {78};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {78};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {77};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {77};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BURST_TYPE_H} {76};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BURST_TYPE_L} {75};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_CACHE_H} {92};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_CACHE_L} {89};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BURST_SIZE_H} {74};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BURST_SIZE_L} {72};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BEGIN_BURST} {79};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BURSTWRAP_H} {71};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_SRC_ID_L} {81};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {d_cache_write_avalon_master_agent} {ST_DATA_W} {98};set_instance_parameter_value {d_cache_write_avalon_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {d_cache_write_avalon_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {d_cache_write_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {d_cache_write_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {d_cache_write_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {d_cache_write_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {d_cache_write_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {d_cache_write_avalon_master_agent} {ID} {1};set_instance_parameter_value {d_cache_write_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {d_cache_write_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {d_cache_write_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {d_cache_write_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {d_cache_write_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {i_cache_read_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_QOS_H} {80};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_QOS_L} {80};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {78};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {78};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {77};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {77};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BURST_TYPE_H} {76};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BURST_TYPE_L} {75};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_CACHE_H} {92};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_CACHE_L} {89};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BURST_SIZE_H} {74};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BURST_SIZE_L} {72};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BEGIN_BURST} {79};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BURSTWRAP_H} {71};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_SRC_ID_L} {81};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {i_cache_read_avalon_master_agent} {ST_DATA_W} {98};set_instance_parameter_value {i_cache_read_avalon_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {i_cache_read_avalon_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {i_cache_read_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i_cache_read_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i_cache_read_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i_cache_read_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {i_cache_read_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {i_cache_read_avalon_master_agent} {ID} {2};set_instance_parameter_value {i_cache_read_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {i_cache_read_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {i_cache_read_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {i_cache_read_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i_cache_read_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_controller_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_LOCK} {48};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ADDR_H} {43};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_POSTED} {45};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_READ} {47};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SRC_ID_H} {64};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DEST_ID_L} {65};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_controller_s1_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_controller_s1_agent} {ST_DATA_W} {80};set_instance_parameter_value {sdram_controller_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_controller_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_controller_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_controller_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_controller_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_controller_s1_agent} {ID} {0};set_instance_parameter_value {sdram_controller_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_controller_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {81};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_controller_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {61};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router} {PKT_TRANS_READ} {65};set_instance_parameter_value {router} {ST_DATA_W} {98};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {61};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_001} {ST_DATA_W} {98};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {61};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_002} {ST_DATA_W} {98};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 2 };set_instance_parameter_value {router_003} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read write read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {43};set_instance_parameter_value {router_003} {PKT_ADDR_L} {18};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {65};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {47};set_instance_parameter_value {router_003} {ST_DATA_W} {80};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {sdram_controller_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_ADDR_H} {43};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_TRANS_READ} {47};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {ST_DATA_W} {80};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_BYTE_CNT_H} {51};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {sdram_controller_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {43};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_ST_DATA_W} {80};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {61};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_ST_DATA_W} {98};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_controller_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {61};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {64};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {71};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {71};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_ST_DATA_W} {98};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {43};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_ST_DATA_W} {80};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {d_cache_read_clock_reset_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {d_cache_read_clock_reset_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {d_cache_read_clock_reset_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {d_cache_read_clock_reset_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {d_cache_read_clock_reset_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sdram_controller_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_0_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {d_cache_read_avalon_master_translator.avalon_universal_master_0} {d_cache_read_avalon_master_agent.av} {avalon};set_connection_parameter_value {d_cache_read_avalon_master_translator.avalon_universal_master_0/d_cache_read_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {d_cache_read_avalon_master_translator.avalon_universal_master_0/d_cache_read_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {d_cache_read_avalon_master_translator.avalon_universal_master_0/d_cache_read_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {d_cache_read_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/d_cache_read_avalon_master_agent.rp} {qsys_mm.response};add_connection {d_cache_write_avalon_master_translator.avalon_universal_master_0} {d_cache_write_avalon_master_agent.av} {avalon};set_connection_parameter_value {d_cache_write_avalon_master_translator.avalon_universal_master_0/d_cache_write_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {d_cache_write_avalon_master_translator.avalon_universal_master_0/d_cache_write_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {d_cache_write_avalon_master_translator.avalon_universal_master_0/d_cache_write_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {d_cache_write_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/d_cache_write_avalon_master_agent.rp} {qsys_mm.response};add_connection {i_cache_read_avalon_master_translator.avalon_universal_master_0} {i_cache_read_avalon_master_agent.av} {avalon};set_connection_parameter_value {i_cache_read_avalon_master_translator.avalon_universal_master_0/i_cache_read_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {i_cache_read_avalon_master_translator.avalon_universal_master_0/i_cache_read_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {i_cache_read_avalon_master_translator.avalon_universal_master_0/i_cache_read_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {i_cache_read_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/i_cache_read_avalon_master_agent.rp} {qsys_mm.response};add_connection {sdram_controller_s1_agent.m0} {sdram_controller_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_controller_s1_agent.rf_source} {sdram_controller_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_controller_s1_agent_rsp_fifo.out} {sdram_controller_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_controller_s1_agent.rdata_fifo_src} {sdram_controller_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_controller_s1_agent_rdata_fifo.out} {sdram_controller_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {d_cache_read_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {d_cache_read_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {d_cache_write_avalon_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {d_cache_write_avalon_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {i_cache_read_avalon_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {i_cache_read_avalon_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {sdram_controller_s1_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_agent.rp/router_003.sink} {qsys_mm.response};add_connection {sdram_controller_s1_burst_adapter.source0} {sdram_controller_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_burst_adapter.source0/sdram_controller_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {router_003.src} {sdram_controller_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/sdram_controller_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_controller_s1_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sdram_controller_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_controller_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_controller_s1_cmd_width_adapter.src} {sdram_controller_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_cmd_width_adapter.src/sdram_controller_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {d_cache_read_avalon_master_translator.reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {d_cache_write_avalon_master_translator.reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {i_cache_read_avalon_master_translator.reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {d_cache_read_avalon_master_agent.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {d_cache_write_avalon_master_agent.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {i_cache_read_avalon_master_agent.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_translator.reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_burst_adapter.cr0_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_rsp_width_adapter.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pll_0_outclk0_clock_bridge.out_clk} {d_cache_read_avalon_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {d_cache_write_avalon_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {i_cache_read_avalon_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {d_cache_read_avalon_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {d_cache_write_avalon_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {i_cache_read_avalon_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_s1_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_s1_burst_adapter.cr0} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_s1_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_s1_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {d_cache_read_clock_reset_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_reset_reset_bridge.clk} {clock};add_interface {pll_0_outclk0} {clock} {slave};set_interface_property {pll_0_outclk0} {EXPORT_OF} {pll_0_outclk0_clock_bridge.in_clk};add_interface {d_cache_read_clock_reset_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {d_cache_read_clock_reset_reset_reset_bridge_in_reset} {EXPORT_OF} {d_cache_read_clock_reset_reset_reset_bridge.in_reset};add_interface {sdram_controller_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_controller_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_controller_reset_reset_bridge.in_reset};add_interface {d_cache_read_avalon_master} {avalon} {slave};set_interface_property {d_cache_read_avalon_master} {EXPORT_OF} {d_cache_read_avalon_master_translator.avalon_anti_master_0};add_interface {d_cache_write_avalon_master} {avalon} {slave};set_interface_property {d_cache_write_avalon_master} {EXPORT_OF} {d_cache_write_avalon_master_translator.avalon_anti_master_0};add_interface {i_cache_read_avalon_master} {avalon} {slave};set_interface_property {i_cache_read_avalon_master} {EXPORT_OF} {i_cache_read_avalon_master_translator.avalon_anti_master_0};add_interface {sdram_controller_s1} {avalon} {master};set_interface_property {sdram_controller_s1} {EXPORT_OF} {sdram_controller_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.d_cache_read.avalon_master} {0};set_module_assignment {interconnect_id.d_cache_write.avalon_master} {1};set_module_assignment {interconnect_id.i_cache_read.avalon_master} {2};set_module_assignment {interconnect_id.sdram_controller.s1} {0};(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=26,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=26,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=26,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=77,PKT_ADDR_SIDEBAND_L=77,PKT_BEGIN_BURST=79,PKT_BURSTWRAP_H=71,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=74,PKT_BURST_SIZE_L=72,PKT_BURST_TYPE_H=76,PKT_BURST_TYPE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=68,PKT_CACHE_H=92,PKT_CACHE_L=89,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=78,PKT_DATA_SIDEBAND_L=78,PKT_DEST_ID_H=84,PKT_DEST_ID_L=83,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_QOS_H=80,PKT_QOS_L=80,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=82,PKT_SRC_ID_L=81,PKT_THREAD_ID_H=85,PKT_THREAD_ID_L=85,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_EXCLUSIVE=67,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=98,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=77,PKT_ADDR_SIDEBAND_L=77,PKT_BEGIN_BURST=79,PKT_BURSTWRAP_H=71,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=74,PKT_BURST_SIZE_L=72,PKT_BURST_TYPE_H=76,PKT_BURST_TYPE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=68,PKT_CACHE_H=92,PKT_CACHE_L=89,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=78,PKT_DATA_SIDEBAND_L=78,PKT_DEST_ID_H=84,PKT_DEST_ID_L=83,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_QOS_H=80,PKT_QOS_L=80,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=82,PKT_SRC_ID_L=81,PKT_THREAD_ID_H=85,PKT_THREAD_ID_L=85,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_EXCLUSIVE=67,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=98,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=77,PKT_ADDR_SIDEBAND_L=77,PKT_BEGIN_BURST=79,PKT_BURSTWRAP_H=71,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=74,PKT_BURST_SIZE_L=72,PKT_BURST_TYPE_H=76,PKT_BURST_TYPE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=68,PKT_CACHE_H=92,PKT_CACHE_L=89,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=78,PKT_DATA_SIDEBAND_L=78,PKT_DEST_ID_H=84,PKT_DEST_ID_L=83,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_QOS_H=80,PKT_QOS_L=80,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=82,PKT_SRC_ID_L=81,PKT_THREAD_ID_H=85,PKT_THREAD_ID_L=85,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_EXCLUSIVE=67,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=98,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=50,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_ORI_BURST_SIZE_H=79,PKT_ORI_BURST_SIZE_L=77,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_RESPONSE_STATUS_H=76,PKT_RESPONSE_STATUS_L=75,PKT_SRC_ID_H=64,PKT_SRC_ID_L=63,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=44,PKT_TRANS_LOCK=48,PKT_TRANS_POSTED=45,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=80,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=81,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x4000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=83,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x4000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x4000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=83,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x4000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x4000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=83,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x4000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,2,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=0:001:0x0:0x0:read:1:0:0:1,1:010:0x0:0x0:write:1:0:0:1,2:100:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=3,ST_DATA_W=80,TYPE_OF_TRANSACTION=read,write,read)(altera_merlin_burst_adapter:20.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=53,OUT_BYTE_CNT_H=51,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BURST_TYPE_H=58,PKT_BURST_TYPE_L=57,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=50,PKT_TRANS_COMPRESSED_READ=44,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,ST_CHANNEL_W=3,ST_DATA_W=80)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=3,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=3,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=3,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=3,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=43,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=53,IN_PKT_BURSTWRAP_L=53,IN_PKT_BURST_SIZE_H=56,IN_PKT_BURST_SIZE_L=54,IN_PKT_BURST_TYPE_H=58,IN_PKT_BURST_TYPE_L=57,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=52,IN_PKT_BYTE_CNT_L=50,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=79,IN_PKT_ORI_BURST_SIZE_L=77,IN_PKT_RESPONSE_STATUS_H=76,IN_PKT_RESPONSE_STATUS_L=75,IN_PKT_TRANS_COMPRESSED_READ=44,IN_PKT_TRANS_EXCLUSIVE=49,IN_PKT_TRANS_WRITE=46,IN_ST_DATA_W=80,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=61,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=74,OUT_PKT_BURST_SIZE_L=72,OUT_PKT_BURST_TYPE_H=76,OUT_PKT_BURST_TYPE_L=75,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=70,OUT_PKT_BYTE_CNT_L=68,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=97,OUT_PKT_ORI_BURST_SIZE_L=95,OUT_PKT_RESPONSE_STATUS_H=94,OUT_PKT_RESPONSE_STATUS_L=93,OUT_PKT_TRANS_COMPRESSED_READ=62,OUT_PKT_TRANS_EXCLUSIVE=67,OUT_ST_DATA_W=98,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=3)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=61,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=71,IN_PKT_BURSTWRAP_L=71,IN_PKT_BURST_SIZE_H=74,IN_PKT_BURST_SIZE_L=72,IN_PKT_BURST_TYPE_H=76,IN_PKT_BURST_TYPE_L=75,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=70,IN_PKT_BYTE_CNT_L=68,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=97,IN_PKT_ORI_BURST_SIZE_L=95,IN_PKT_RESPONSE_STATUS_H=94,IN_PKT_RESPONSE_STATUS_L=93,IN_PKT_TRANS_COMPRESSED_READ=62,IN_PKT_TRANS_EXCLUSIVE=67,IN_PKT_TRANS_WRITE=64,IN_ST_DATA_W=98,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=43,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=56,OUT_PKT_BURST_SIZE_L=54,OUT_PKT_BURST_TYPE_H=58,OUT_PKT_BURST_TYPE_L=57,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=52,OUT_PKT_BYTE_CNT_L=50,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=79,OUT_PKT_ORI_BURST_SIZE_L=77,OUT_PKT_RESPONSE_STATUS_H=76,OUT_PKT_RESPONSE_STATUS_L=75,OUT_PKT_TRANS_COMPRESSED_READ=44,OUT_PKT_TRANS_EXCLUSIVE=49,OUT_ST_DATA_W=80,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=3)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)"
   instancePathKey="sdram:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="20.1"
   name="sdram_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {d_cache_read_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {d_cache_read_avalon_master_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {d_cache_read_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {d_cache_read_avalon_master_translator} {SYNC_RESET} {0};add_instance {d_cache_write_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {d_cache_write_avalon_master_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {d_cache_write_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_READDATA} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_READ} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {d_cache_write_avalon_master_translator} {SYNC_RESET} {0};add_instance {i_cache_read_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {i_cache_read_avalon_master_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {i_cache_read_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i_cache_read_avalon_master_translator} {SYNC_RESET} {0};add_instance {sdram_controller_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_controller_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_controller_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_controller_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_controller_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_controller_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {d_cache_read_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_QOS_H} {80};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_QOS_L} {80};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {78};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {78};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {77};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {77};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BURST_TYPE_H} {76};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BURST_TYPE_L} {75};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_CACHE_H} {92};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_CACHE_L} {89};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BURST_SIZE_H} {74};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BURST_SIZE_L} {72};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BEGIN_BURST} {79};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BURSTWRAP_H} {71};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_SRC_ID_L} {81};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {d_cache_read_avalon_master_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {d_cache_read_avalon_master_agent} {ST_DATA_W} {98};set_instance_parameter_value {d_cache_read_avalon_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {d_cache_read_avalon_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {d_cache_read_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {d_cache_read_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {d_cache_read_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {d_cache_read_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {d_cache_read_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {d_cache_read_avalon_master_agent} {ID} {0};set_instance_parameter_value {d_cache_read_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {d_cache_read_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {d_cache_read_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {d_cache_read_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {d_cache_read_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {d_cache_write_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_QOS_H} {80};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_QOS_L} {80};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {78};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {78};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {77};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {77};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BURST_TYPE_H} {76};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BURST_TYPE_L} {75};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_CACHE_H} {92};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_CACHE_L} {89};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BURST_SIZE_H} {74};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BURST_SIZE_L} {72};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BEGIN_BURST} {79};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BURSTWRAP_H} {71};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_SRC_ID_L} {81};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {d_cache_write_avalon_master_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {d_cache_write_avalon_master_agent} {ST_DATA_W} {98};set_instance_parameter_value {d_cache_write_avalon_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {d_cache_write_avalon_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {d_cache_write_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {d_cache_write_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {d_cache_write_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {d_cache_write_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {d_cache_write_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {d_cache_write_avalon_master_agent} {ID} {1};set_instance_parameter_value {d_cache_write_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {d_cache_write_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {d_cache_write_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {d_cache_write_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {d_cache_write_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {i_cache_read_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_QOS_H} {80};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_QOS_L} {80};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {78};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {78};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {77};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {77};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BURST_TYPE_H} {76};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BURST_TYPE_L} {75};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_CACHE_H} {92};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_CACHE_L} {89};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BURST_SIZE_H} {74};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BURST_SIZE_L} {72};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BEGIN_BURST} {79};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BURSTWRAP_H} {71};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_SRC_ID_L} {81};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {i_cache_read_avalon_master_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {i_cache_read_avalon_master_agent} {ST_DATA_W} {98};set_instance_parameter_value {i_cache_read_avalon_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {i_cache_read_avalon_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {i_cache_read_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i_cache_read_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i_cache_read_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i_cache_read_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {i_cache_read_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {i_cache_read_avalon_master_agent} {ID} {2};set_instance_parameter_value {i_cache_read_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {i_cache_read_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {i_cache_read_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {i_cache_read_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i_cache_read_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_controller_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_LOCK} {48};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ADDR_H} {43};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_POSTED} {45};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_READ} {47};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SRC_ID_H} {64};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DEST_ID_L} {65};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_controller_s1_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_controller_s1_agent} {ST_DATA_W} {80};set_instance_parameter_value {sdram_controller_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_controller_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_controller_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_controller_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_controller_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_controller_s1_agent} {ID} {0};set_instance_parameter_value {sdram_controller_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_controller_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {81};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_controller_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_controller_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {61};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router} {PKT_TRANS_READ} {65};set_instance_parameter_value {router} {ST_DATA_W} {98};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {61};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_001} {ST_DATA_W} {98};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {61};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_002} {ST_DATA_W} {98};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 2 };set_instance_parameter_value {router_003} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read write read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {43};set_instance_parameter_value {router_003} {PKT_ADDR_L} {18};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {65};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {47};set_instance_parameter_value {router_003} {ST_DATA_W} {80};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {sdram_controller_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_ADDR_H} {43};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PKT_TRANS_READ} {47};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {ST_DATA_W} {80};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_BYTE_CNT_H} {51};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {OUT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sdram_controller_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {sdram_controller_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {43};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_ST_DATA_W} {80};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {61};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_ST_DATA_W} {98};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_controller_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_controller_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {61};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {64};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {71};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {71};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_ST_DATA_W} {98};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {43};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_ST_DATA_W} {80};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_controller_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {d_cache_read_clock_reset_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {d_cache_read_clock_reset_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {d_cache_read_clock_reset_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {d_cache_read_clock_reset_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {d_cache_read_clock_reset_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sdram_controller_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_0_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {d_cache_read_avalon_master_translator.avalon_universal_master_0} {d_cache_read_avalon_master_agent.av} {avalon};set_connection_parameter_value {d_cache_read_avalon_master_translator.avalon_universal_master_0/d_cache_read_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {d_cache_read_avalon_master_translator.avalon_universal_master_0/d_cache_read_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {d_cache_read_avalon_master_translator.avalon_universal_master_0/d_cache_read_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {d_cache_read_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/d_cache_read_avalon_master_agent.rp} {qsys_mm.response};add_connection {d_cache_write_avalon_master_translator.avalon_universal_master_0} {d_cache_write_avalon_master_agent.av} {avalon};set_connection_parameter_value {d_cache_write_avalon_master_translator.avalon_universal_master_0/d_cache_write_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {d_cache_write_avalon_master_translator.avalon_universal_master_0/d_cache_write_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {d_cache_write_avalon_master_translator.avalon_universal_master_0/d_cache_write_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {d_cache_write_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/d_cache_write_avalon_master_agent.rp} {qsys_mm.response};add_connection {i_cache_read_avalon_master_translator.avalon_universal_master_0} {i_cache_read_avalon_master_agent.av} {avalon};set_connection_parameter_value {i_cache_read_avalon_master_translator.avalon_universal_master_0/i_cache_read_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {i_cache_read_avalon_master_translator.avalon_universal_master_0/i_cache_read_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {i_cache_read_avalon_master_translator.avalon_universal_master_0/i_cache_read_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {i_cache_read_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/i_cache_read_avalon_master_agent.rp} {qsys_mm.response};add_connection {sdram_controller_s1_agent.m0} {sdram_controller_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_controller_s1_agent.rf_source} {sdram_controller_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_controller_s1_agent_rsp_fifo.out} {sdram_controller_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_controller_s1_agent.rdata_fifo_src} {sdram_controller_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_controller_s1_agent_rdata_fifo.out} {sdram_controller_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {d_cache_read_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {d_cache_read_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {d_cache_write_avalon_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {d_cache_write_avalon_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {i_cache_read_avalon_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {i_cache_read_avalon_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {sdram_controller_s1_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_agent.rp/router_003.sink} {qsys_mm.response};add_connection {sdram_controller_s1_burst_adapter.source0} {sdram_controller_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_burst_adapter.source0/sdram_controller_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {router_003.src} {sdram_controller_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/sdram_controller_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_controller_s1_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sdram_controller_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_controller_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_controller_s1_cmd_width_adapter.src} {sdram_controller_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_cmd_width_adapter.src/sdram_controller_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {d_cache_read_avalon_master_translator.reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {d_cache_write_avalon_master_translator.reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {i_cache_read_avalon_master_translator.reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {d_cache_read_avalon_master_agent.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {d_cache_write_avalon_master_agent.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {i_cache_read_avalon_master_agent.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {d_cache_read_clock_reset_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_translator.reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_burst_adapter.cr0_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_rsp_width_adapter.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pll_0_outclk0_clock_bridge.out_clk} {d_cache_read_avalon_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {d_cache_write_avalon_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {i_cache_read_avalon_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {d_cache_read_avalon_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {d_cache_write_avalon_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {i_cache_read_avalon_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_s1_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_s1_burst_adapter.cr0} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_s1_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_s1_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {d_cache_read_clock_reset_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {sdram_controller_reset_reset_bridge.clk} {clock};add_interface {pll_0_outclk0} {clock} {slave};set_interface_property {pll_0_outclk0} {EXPORT_OF} {pll_0_outclk0_clock_bridge.in_clk};add_interface {d_cache_read_clock_reset_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {d_cache_read_clock_reset_reset_reset_bridge_in_reset} {EXPORT_OF} {d_cache_read_clock_reset_reset_reset_bridge.in_reset};add_interface {sdram_controller_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_controller_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_controller_reset_reset_bridge.in_reset};add_interface {d_cache_read_avalon_master} {avalon} {slave};set_interface_property {d_cache_read_avalon_master} {EXPORT_OF} {d_cache_read_avalon_master_translator.avalon_anti_master_0};add_interface {d_cache_write_avalon_master} {avalon} {slave};set_interface_property {d_cache_write_avalon_master} {EXPORT_OF} {d_cache_write_avalon_master_translator.avalon_anti_master_0};add_interface {i_cache_read_avalon_master} {avalon} {slave};set_interface_property {i_cache_read_avalon_master} {EXPORT_OF} {i_cache_read_avalon_master_translator.avalon_anti_master_0};add_interface {sdram_controller_s1} {avalon} {master};set_interface_property {sdram_controller_s1} {EXPORT_OF} {sdram_controller_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.d_cache_read.avalon_master} {0};set_module_assignment {interconnect_id.d_cache_write.avalon_master} {1};set_module_assignment {interconnect_id.i_cache_read.avalon_master} {2};set_module_assignment {interconnect_id.sdram_controller.s1} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="sdram" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 1 starting:altera_mm_interconnect "submodules/sdram_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>28</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.014s/0.022s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>29</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sdram_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sdram_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sdram_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sdram_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sdram_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sdram_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sdram_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sdram_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sdram_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sdram_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sdram_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sdram_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sdram_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 25 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="d_cache_read_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>d_cache_read_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 22 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_controller_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_controller_s1_translator</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 21 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="d_cache_read_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>d_cache_read_avalon_master_agent</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 18 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_controller_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_controller_s1_agent</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 17 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_controller_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_controller_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 15 starting:altera_merlin_router "submodules/sdram_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 12 starting:altera_merlin_router "submodules/sdram_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 11 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_controller_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_controller_s1_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 10 starting:altera_merlin_demultiplexer "submodules/sdram_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 7 starting:altera_merlin_multiplexer "submodules/sdram_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 6 starting:altera_merlin_demultiplexer "submodules/sdram_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 5 starting:altera_merlin_multiplexer "submodules/sdram_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="sdram">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="sdram">queue size: 0 starting:altera_avalon_st_adapter "submodules/sdram_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 0 starting:error_adapter "submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:20.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="sdram:.:rst_controller"
   kind="altera_reset_controller"
   version="20.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 26 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>sdram</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=26,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="sdram:.:mm_interconnect_0:.:d_cache_read_avalon_master_translator"
   kind="altera_merlin_master_translator"
   version="20.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_mm_interconnect_0"
     as="d_cache_read_avalon_master_translator,d_cache_write_avalon_master_translator,i_cache_read_avalon_master_translator" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 25 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="d_cache_read_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>d_cache_read_avalon_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="sdram:.:mm_interconnect_0:.:sdram_controller_s1_translator"
   kind="altera_merlin_slave_translator"
   version="20.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_mm_interconnect_0"
     as="sdram_controller_s1_translator" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 22 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_controller_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_controller_s1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=77,PKT_ADDR_SIDEBAND_L=77,PKT_BEGIN_BURST=79,PKT_BURSTWRAP_H=71,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=74,PKT_BURST_SIZE_L=72,PKT_BURST_TYPE_H=76,PKT_BURST_TYPE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=68,PKT_CACHE_H=92,PKT_CACHE_L=89,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=78,PKT_DATA_SIDEBAND_L=78,PKT_DEST_ID_H=84,PKT_DEST_ID_L=83,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_QOS_H=80,PKT_QOS_L=80,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=82,PKT_SRC_ID_L=81,PKT_THREAD_ID_H=85,PKT_THREAD_ID_L=85,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_EXCLUSIVE=67,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=98,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="sdram:.:mm_interconnect_0:.:d_cache_read_avalon_master_agent"
   kind="altera_merlin_master_agent"
   version="20.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_mm_interconnect_0"
     as="d_cache_read_avalon_master_agent,d_cache_write_avalon_master_agent,i_cache_read_avalon_master_agent" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 21 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="d_cache_read_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>d_cache_read_avalon_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=50,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_ORI_BURST_SIZE_H=79,PKT_ORI_BURST_SIZE_L=77,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_RESPONSE_STATUS_H=76,PKT_RESPONSE_STATUS_L=75,PKT_SRC_ID_H=64,PKT_SRC_ID_L=63,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=44,PKT_TRANS_LOCK=48,PKT_TRANS_POSTED=45,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=80,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="sdram:.:mm_interconnect_0:.:sdram_controller_s1_agent"
   kind="altera_merlin_slave_agent"
   version="20.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_mm_interconnect_0" as="sdram_controller_s1_agent" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 18 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_controller_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_controller_s1_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=81,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="sdram:.:mm_interconnect_0:.:sdram_controller_s1_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="20.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_mm_interconnect_0"
     as="sdram_controller_s1_agent_rsp_fifo,sdram_controller_s1_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 17 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_controller_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_controller_s1_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x4000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=83,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x4000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=98,TYPE_OF_TRANSACTION=both"
   instancePathKey="sdram:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="20.1"
   name="sdram_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="65" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x4000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="61" />
  <parameter name="PKT_DEST_ID_H" value="84" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="83" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="88" />
  <parameter name="END_ADDRESS" value="0x4000000" />
  <parameter name="PKT_PROTECTION_L" value="86" />
  <parameter name="PKT_TRANS_WRITE" value="64" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_mm_interconnect_0"
     as="router,router_001,router_002" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 15 starting:altera_merlin_router "submodules/sdram_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,2,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=0:001:0x0:0x0:read:1:0:0:1,1:010:0x0:0x0:write:1:0:0:1,2:100:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=3,ST_DATA_W=80,TYPE_OF_TRANSACTION=read,write,read"
   instancePathKey="sdram:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="20.1"
   name="sdram_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="47" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:001:0x0:0x0:read:1:0:0:1,1:010:0x0:0x0:write:1:0:0:1,2:100:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="43" />
  <parameter name="PKT_DEST_ID_H" value="66" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="65" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="70" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="68" />
  <parameter name="PKT_TRANS_WRITE" value="46" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_mm_interconnect_0" as="router_003" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 12 starting:altera_merlin_router "submodules/sdram_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:20.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=53,OUT_BYTE_CNT_H=51,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BURST_TYPE_H=58,PKT_BURST_TYPE_L=57,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=50,PKT_TRANS_COMPRESSED_READ=44,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,ST_CHANNEL_W=3,ST_DATA_W=80"
   instancePathKey="sdram:.:mm_interconnect_0:.:sdram_controller_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="20.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="44" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_mm_interconnect_0"
     as="sdram_controller_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 11 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_controller_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_controller_s1_burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=98,VALID_WIDTH=1"
   instancePathKey="sdram:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="sdram_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_mm_interconnect_0"
     as="cmd_demux,cmd_demux_001,cmd_demux_002" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 10 starting:altera_merlin_demultiplexer "submodules/sdram_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=3,ST_DATA_W=98,USE_EXTERNAL_ARB=0"
   instancePathKey="sdram:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="sdram_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 7 starting:altera_merlin_multiplexer "submodules/sdram_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=98,VALID_WIDTH=1"
   instancePathKey="sdram:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="sdram_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 6 starting:altera_merlin_demultiplexer "submodules/sdram_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=3,ST_DATA_W=98,USE_EXTERNAL_ARB=0"
   instancePathKey="sdram:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="sdram_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_mm_interconnect_0"
     as="rsp_mux,rsp_mux_001,rsp_mux_002" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 5 starting:altera_merlin_multiplexer "submodules/sdram_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=43,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=53,IN_PKT_BURSTWRAP_L=53,IN_PKT_BURST_SIZE_H=56,IN_PKT_BURST_SIZE_L=54,IN_PKT_BURST_TYPE_H=58,IN_PKT_BURST_TYPE_L=57,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=52,IN_PKT_BYTE_CNT_L=50,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=79,IN_PKT_ORI_BURST_SIZE_L=77,IN_PKT_RESPONSE_STATUS_H=76,IN_PKT_RESPONSE_STATUS_L=75,IN_PKT_TRANS_COMPRESSED_READ=44,IN_PKT_TRANS_EXCLUSIVE=49,IN_PKT_TRANS_WRITE=46,IN_ST_DATA_W=80,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=61,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=74,OUT_PKT_BURST_SIZE_L=72,OUT_PKT_BURST_TYPE_H=76,OUT_PKT_BURST_TYPE_L=75,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=70,OUT_PKT_BYTE_CNT_L=68,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=97,OUT_PKT_ORI_BURST_SIZE_L=95,OUT_PKT_RESPONSE_STATUS_H=94,OUT_PKT_RESPONSE_STATUS_L=93,OUT_PKT_TRANS_COMPRESSED_READ=62,OUT_PKT_TRANS_EXCLUSIVE=67,OUT_ST_DATA_W=98,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=3"
   instancePathKey="sdram:.:mm_interconnect_0:.:sdram_controller_s1_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="20.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="97" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="95" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="79" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:83) src_id(82:81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="77" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_mm_interconnect_0"
     as="sdram_controller_s1_rsp_width_adapter,sdram_controller_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_controller_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_controller_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:20.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:20.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:20.1:)(clock:20.1:)(reset:20.1:)"
   instancePathKey="sdram:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="20.1"
   name="sdram_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="sdram_mm_interconnect_0" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 0 starting:altera_avalon_st_adapter "submodules/sdram_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 0 starting:error_adapter "submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:20.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="sdram:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="20.1"
   name="sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 0 starting:error_adapter "submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
