#Build: Fabric Compiler 2021.1-SP7, Build 86875, Dec 07 11:14 2021
#Install: D:\pango\PDS_2021.1-SP7-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-N5UE933
Generated by Fabric Compiler (version 2021.1-SP7 build 86875) at Tue Nov  8 23:48:48 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_0/gateop_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_0/gateop_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_0/gateop_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/LUT6_inst_perm/L6 --> CLKROUTE_311/M
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N33[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_0/gateop_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[2]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N33[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[3]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[2]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N33[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N33[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[5]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N33[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N33[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[7]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N33[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[6]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N30[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_0/gateop_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[2]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N30[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[11]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[2]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N30[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N30[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[13]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N30[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[6]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N30[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[15]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[6]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N30[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[14]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N27[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[17]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_0/gateop_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N27[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N27[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N27[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[21]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N27[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[20]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N27[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[23]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N27[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[22]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[1]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[0]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[0]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[3]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[4]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[0]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[1]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[0]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[0]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[0]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[3]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[5]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[4]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[7]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[0]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[0]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[0]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[8]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[11]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[13]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[14]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[0]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[8]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[11]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[4]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[13]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[4]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[12]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[15]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[14]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[0]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[0]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[0]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[16]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[19]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[4]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[4]/LUT6D_inst_perm/L5 --> CLKROUTE_286/M
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[4]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[20]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[23]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[0]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[16]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[21]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[20]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[6]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[6]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[22]/LUT6_inst_perm/I1
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    u_Top_Project/u_algorithm_down/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[0]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[0]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[0]/LUT6D_inst_perm/I4
Check timing ...
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[3]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[3]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[7]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[7]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[11]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[11]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[12]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[12]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ws' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ws_B' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7 <build 86875>)
| Date         : Tue Nov  8 23:49:09 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared               210          13  {sys_clk_p}
 vin_clk_Inferred         1000.000     {0 500}        Declared              7257          58  {vin_clk}
 DebugCore_JCLK           50.000       {0 25}         Declared               155           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    200.000 MHz     319.898 MHz          5.000          3.126          1.874
 vin_clk_Inferred             1.000 MHz      66.827 MHz       1000.000         14.964        492.518
 DebugCore_JCLK              20.000 MHz     158.680 MHz         50.000          6.302         43.698
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.874       0.000              0           1048
 vin_clk_Inferred       vin_clk_Inferred           492.518       0.000              0          46987
 DebugCore_JCLK         DebugCore_JCLK              24.013       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              22.024       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           47.054       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.157       0.000              0           1048
 vin_clk_Inferred       vin_clk_Inferred             0.276       0.000              0          46987
 DebugCore_JCLK         DebugCore_JCLK               0.357       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              23.535       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.681       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      3.620       0.000              0             25
 vin_clk_Inferred       vin_clk_Inferred           997.311       0.000              0            526
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.299       0.000              0             25
 vin_clk_Inferred       vin_clk_Inferred             0.413       0.000              0            526
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             2.300       0.000              0            210
 vin_clk_Inferred                                  499.040       0.000              0           7257
 DebugCore_JCLK                                     24.040       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      3.098       0.000              0           1048
 vin_clk_Inferred       vin_clk_Inferred           495.276       0.000              0          46987
 DebugCore_JCLK         DebugCore_JCLK              24.418       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              23.228       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           48.009       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.116       0.000              0           1048
 vin_clk_Inferred       vin_clk_Inferred             0.188       0.000              0          46987
 DebugCore_JCLK         DebugCore_JCLK               0.251       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              24.088       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.620       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      4.149       0.000              0             25
 vin_clk_Inferred       vin_clk_Inferred           998.285       0.000              0            526
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.205       0.000              0             25
 vin_clk_Inferred       vin_clk_Inferred             0.291       0.000              0            526
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             2.300       0.000              0            210
 vin_clk_Inferred                                  499.430       0.000              0           7257
 DebugCore_JCLK                                     24.430       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.031
  Launch Clock Delay      :  3.545
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.441       3.545         _N3106           
 CLMA_201_384/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_perm/CLK

 CLMA_201_384/Q0                   tco                   0.203       3.748 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=30)       0.397       4.145         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/rd_addr [6]
 CLMA_201_378/Y2                   td                    0.224       4.369 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N124_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.422       4.791         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbin [3]
 CLMS_201_367/COUT                 td                    0.302       5.093 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.093         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N581
 CLMS_201_373/Y0                   td                    0.068       5.161 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/gateop_perm/Y
                                   net (fanout=2)        0.392       5.553         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbnext [3]
 CLMA_207_372/Y3                   td                    0.096       5.649 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=1)        0.563       6.212         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rgnext [2]
 CLMA_207_396/COUT                 td                    0.265       6.477 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.477         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_207_402/CIN                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.477         Logic Levels: 5  
                                                                                   Logic: 1.158ns(39.495%), Route: 1.774ns(60.505%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.367       8.031         _N3106           
 CLMA_207_402/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.481       8.512                          
 clock uncertainty                                      -0.050       8.462                          

 Setup time                                             -0.111       8.351                          

 Data required time                                                  8.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.351                          
 Data arrival time                                                   6.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.047
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.452       3.556         _N3107           
 CLMA_249_559/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_249_559/Q0                   tco                   0.203       3.759 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=99)       0.414       4.173         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/rd_addr [2]
 CLMA_249_576/Y1                   td                    0.229       4.402 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N114_5/gateop_perm/Y
                                   net (fanout=2)        0.544       4.946         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_249_565/COUT                 td                    0.224       5.170 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.170         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1061
 CLMA_249_571/Y2                   td                    0.149       5.319 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_6/gateop_perm/Y
                                   net (fanout=2)        0.529       5.848         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbnext [5]
 CLMA_249_552/Y0                   td                    0.096       5.944 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.269       6.213         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rgnext [4]
 CLMA_249_558/COUT                 td                    0.285       6.498 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.498         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_249_564/CIN                                                          f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   6.498         Logic Levels: 5  
                                                                                   Logic: 1.186ns(40.313%), Route: 1.756ns(59.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.383       8.047         _N3107           
 CLMA_249_564/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.481       8.528                          
 clock uncertainty                                      -0.050       8.478                          

 Setup time                                             -0.082       8.396                          

 Data required time                                                  8.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.396                          
 Data arrival time                                                   6.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[23]/opit_0_inv_L7Q_perm/B0
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.040
  Launch Clock Delay      :  3.559
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_848/CLKOUT
                                   net (fanout=29)       0.455       3.559         _N3108           
 CLMA_249_630/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_249_630/Q0                   tco                   0.203       3.762 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=100)      1.305       5.067         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/rd_addr [4]
 CLMS_225_595/Y1                   td                    0.096       5.163 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/ipm_distributed_sdpram_Up_FIFO/mem_0_23/ram64x1d_inv/DO
                                   net (fanout=1)        0.918       6.081         u_Top_Project/_N620
 CLMA_225_546/D0                                                           r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[23]/opit_0_inv_L7Q_perm/B0

 Data arrival time                                                   6.081         Logic Levels: 1  
                                                                                   Logic: 0.299ns(11.856%), Route: 2.223ns(88.144%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.376       8.040         _N3107           
 CLMA_225_546/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[23]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.311       8.351                          
 clock uncertainty                                      -0.050       8.301                          

 Setup time                                             -0.310       7.991                          

 Data required time                                                  7.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.991                          
 Data arrival time                                                   6.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.556
  Launch Clock Delay      :  3.046
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.419         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.382       3.046         _N3107           
 CLMA_249_558/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK

 CLMA_249_558/Q0                   tco                   0.158       3.204 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.276         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [0]
 CLMA_249_559/M3                                                           f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/opit_0_inv/D

 Data arrival time                                                   3.276         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.452       3.556         _N3107           
 CLMA_249_559/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.481       3.075                          
 clock uncertainty                                       0.000       3.075                          

 Hold time                                               0.044       3.119                          

 Data required time                                                  3.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.119                          
 Data arrival time                                                   3.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.535
  Launch Clock Delay      :  3.025
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.419         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.361       3.025         _N3106           
 CLMS_201_445/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/opit_0_inv/CLK

 CLMS_201_445/Q1                   tco                   0.158       3.183 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.255         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [1]
 CLMA_201_444/M3                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/opit_0_inv/D

 Data arrival time                                                   3.255         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.431       3.535         _N3106           
 CLMA_201_444/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/opit_0_inv/CLK
 clock pessimism                                        -0.481       3.054                          
 clock uncertainty                                       0.000       3.054                          

 Hold time                                               0.043       3.097                          

 Data required time                                                  3.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.097                          
 Data arrival time                                                   3.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.535
  Launch Clock Delay      :  3.025
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.419         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.361       3.025         _N3106           
 CLMA_195_450/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK

 CLMA_195_450/Q0                   tco                   0.158       3.183 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.255         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [8]
 CLMA_195_451/M3                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/D

 Data arrival time                                                   3.255         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.431       3.535         _N3106           
 CLMA_195_451/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/CLK
 clock pessimism                                        -0.481       3.054                          
 clock uncertainty                                       0.000       3.054                          

 Hold time                                               0.043       3.097                          

 Data required time                                                  3.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.097                          
 Data arrival time                                                   3.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][20]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.891
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.481       3.501         _N3110           
 CLMA_21_636/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_636/Q0                    tco                   0.203       3.704 r       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=273)      1.965       5.669         nt_vout_vs       
 CLMS_243_697/Y0                   td                    0.096       5.765 r       u_Top_Project/u_algorithm_down/N151_1/gateop_perm/Y
                                   net (fanout=4995)     3.269       9.034         u_Top_Project/u_algorithm_down/N1834
 CLMA_117_301/CR3                  td                    0.125       9.159 r       CLKROUTE_813/CR  
                                   net (fanout=4)        0.121       9.280         _N3073           
 CLMA_117_301/Y1                   td                    0.096       9.376 r       u_Top_Project/u_algorithm_left/N1377/LUT6_inst_perm/L6
                                   net (fanout=22)       1.098      10.474         u_Top_Project/u_algorithm_left/N1377
 CLMA_177_337/CE                                                           r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][20]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  10.474         Logic Levels: 3  
                                                                                   Logic: 0.520ns(7.457%), Route: 6.453ns(92.543%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_851/CLKOUT
                                   net (fanout=1176)     0.377     502.891         _N3112           
 CLMA_177_337/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][20]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.268                          
 clock uncertainty                                      -0.050     503.218                          

 Setup time                                             -0.226     502.992                          

 Data required time                                                502.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.992                          
 Data arrival time                                                  10.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       492.518                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][8]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.481       3.501         _N3110           
 CLMA_21_636/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_636/Q0                    tco                   0.203       3.704 r       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=273)      1.965       5.669         nt_vout_vs       
 CLMS_243_697/Y0                   td                    0.096       5.765 r       u_Top_Project/u_algorithm_down/N151_1/gateop_perm/Y
                                   net (fanout=4995)     3.269       9.034         u_Top_Project/u_algorithm_down/N1834
 CLMA_117_301/CR3                  td                    0.125       9.159 r       CLKROUTE_813/CR  
                                   net (fanout=4)        0.121       9.280         _N3073           
 CLMA_117_301/Y1                   td                    0.096       9.376 r       u_Top_Project/u_algorithm_left/N1377/LUT6_inst_perm/L6
                                   net (fanout=22)       1.072      10.448         u_Top_Project/u_algorithm_left/N1377
 CLMS_159_349/CE                                                           r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][8]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  10.448         Logic Levels: 3  
                                                                                   Logic: 0.520ns(7.485%), Route: 6.427ns(92.515%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_851/CLKOUT
                                   net (fanout=1176)     0.378     502.892         _N3112           
 CLMS_159_349/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][8]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.269                          
 clock uncertainty                                      -0.050     503.219                          

 Setup time                                             -0.226     502.993                          

 Data required time                                                502.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.993                          
 Data arrival time                                                  10.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       492.545                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][9]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.481       3.501         _N3110           
 CLMA_21_636/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_636/Q0                    tco                   0.203       3.704 r       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=273)      1.965       5.669         nt_vout_vs       
 CLMS_243_697/Y0                   td                    0.096       5.765 r       u_Top_Project/u_algorithm_down/N151_1/gateop_perm/Y
                                   net (fanout=4995)     3.269       9.034         u_Top_Project/u_algorithm_down/N1834
 CLMA_117_301/CR3                  td                    0.125       9.159 r       CLKROUTE_813/CR  
                                   net (fanout=4)        0.121       9.280         _N3073           
 CLMA_117_301/Y1                   td                    0.096       9.376 r       u_Top_Project/u_algorithm_left/N1377/LUT6_inst_perm/L6
                                   net (fanout=22)       1.072      10.448         u_Top_Project/u_algorithm_left/N1377
 CLMS_159_349/CE                                                           r       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][9]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  10.448         Logic Levels: 3  
                                                                                   Logic: 0.520ns(7.485%), Route: 6.427ns(92.515%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_851/CLKOUT
                                   net (fanout=1176)     0.378     502.892         _N3112           
 CLMS_159_349/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][9]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.269                          
 clock uncertainty                                      -0.050     503.219                          

 Setup time                                             -0.226     502.993                          

 Data required time                                                502.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.993                          
 Data arrival time                                                  10.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       492.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][28]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[28]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.448
  Launch Clock Delay      :  2.959
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.362       2.959         _N3110           
 CLMS_207_775/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][28]/opit_0_inv/CLK

 CLMS_207_775/Q3                   tco                   0.158       3.117 f       u_CORES/u_debug_core_0/TRIG0_ff[1][28]/opit_0_inv/Q
                                   net (fanout=2)        0.265       3.382         u_CORES/u_debug_core_0/TRIG0_ff[1] [28]
 CLMA_219_768/M0                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[28]/opit_0_inv/D

 Data arrival time                                                   3.382         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.352%), Route: 0.265ns(62.648%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_3      
 HCKB_213_533/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=1127)     0.428       3.448         _N3109           
 CLMA_219_768/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[28]/opit_0_inv/CLK
 clock pessimism                                        -0.294       3.154                          
 clock uncertainty                                       0.000       3.154                          

 Hold time                                              -0.048       3.106                          

 Data required time                                                  3.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.106                          
 Data arrival time                                                   3.382                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/count_hor[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/count_hor[1]/opit_0_inv_AQ_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.366
  Launch Clock Delay      :  2.889
  Clock Pessimism Removal :  -0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_3      
 HCKB_213_496/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_852/CLKOUT
                                   net (fanout=1402)     0.375     502.889         _N3111           
 CLMA_261_547/CLK                                                          f       u_Top_Project/u_algorithm_left/count_hor[3]/opit_0_inv_AQ_perm/CLK

 CLMA_261_547/Q1                   tco                   0.159     503.048 f       u_Top_Project/u_algorithm_left/count_hor[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.140     503.188         u_Top_Project/u_algorithm_left/count_hor [1]
 CLMA_261_547/B3                                                           f       u_Top_Project/u_algorithm_left/count_hor[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 503.188         Logic Levels: 0  
                                                                                   Logic: 0.159ns(53.177%), Route: 0.140ns(46.823%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_3      
 HCKB_213_496/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_852/CLKOUT
                                   net (fanout=1402)     0.444     503.366         _N3111           
 CLMA_261_547/CLK                                                          f       u_Top_Project/u_algorithm_left/count_hor[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.477     502.889                          
 clock uncertainty                                       0.000     502.889                          

 Hold time                                              -0.042     502.847                          

 Data required time                                                502.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.847                          
 Data arrival time                                                 503.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.366
  Launch Clock Delay      :  2.889
  Clock Pessimism Removal :  -0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_3      
 HCKB_213_533/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_849/CLKOUT
                                   net (fanout=1127)     0.375     502.889         _N3109           
 CLMA_273_673/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK

 CLMA_273_673/Q1                   tco                   0.159     503.048 f       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.140     503.188         u_Top_Project/u_algorithm_right/count_ver [1]
 CLMA_273_673/B3                                                           f       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 503.188         Logic Levels: 0  
                                                                                   Logic: 0.159ns(53.177%), Route: 0.140ns(46.823%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_3      
 HCKB_213_533/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_849/CLKOUT
                                   net (fanout=1127)     0.444     503.366         _N3109           
 CLMA_273_673/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.477     502.889                          
 clock uncertainty                                       0.000     502.889                          

 Hold time                                              -0.042     502.847                          

 Data required time                                                502.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.847                          
 Data arrival time                                                 503.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.930
  Clock Pessimism Removal :  0.807

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.436       2.436         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.206         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.493 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.437       3.930         _N3104           
 CLMA_261_744/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_261_744/Q3                   tco                   0.203       4.133 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.418       4.551         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_261_738/C1                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   4.551         Logic Levels: 0  
                                                                                   Logic: 0.203ns(32.689%), Route: 0.418ns(67.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.826      26.826         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.969 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.484         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245      27.729 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.362      28.091         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.807      28.898                          
 clock uncertainty                                      -0.050      28.848                          

 Setup time                                             -0.284      28.564                          

 Data required time                                                 28.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.564                          
 Data arrival time                                                   4.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.013                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.930
  Clock Pessimism Removal :  0.807

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.436       2.436         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.206         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.493 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.437       3.930         _N3104           
 CLMA_261_744/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK

 CLMA_261_744/CR2                  tco                   0.249       4.179 r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.389       4.568         u_CORES/u_jtag_hub/shift_data [1]
 CLMA_261_738/D2                                                           r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/I2

 Data arrival time                                                   4.568         Logic Levels: 0  
                                                                                   Logic: 0.249ns(39.028%), Route: 0.389ns(60.972%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.826      26.826         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.969 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.484         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245      27.729 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.362      28.091         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.807      28.898                          
 clock uncertainty                                      -0.050      28.848                          

 Setup time                                             -0.233      28.615                          

 Data required time                                                 28.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.615                          
 Data arrival time                                                   4.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.930
  Clock Pessimism Removal :  0.807

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.436       2.436         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.206         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.493 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.437       3.930         _N3104           
 CLMA_261_744/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L6QL5Q_perm/CLK

 CLMA_261_744/CR1                  tco                   0.251       4.181 r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.390       4.571         u_CORES/u_jtag_hub/shift_data [6]
 CLMA_261_738/C3                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   4.571         Logic Levels: 0  
                                                                                   Logic: 0.251ns(39.158%), Route: 0.390ns(60.842%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.826      26.826         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.969 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.484         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245      27.729 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.362      28.091         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.807      28.898                          
 clock uncertainty                                      -0.050      28.848                          

 Setup time                                             -0.168      28.680                          

 Data required time                                                 28.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.680                          
 Data arrival time                                                   4.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.921
  Launch Clock Delay      :  3.167
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.906       1.906         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.049 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.564         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245       2.809 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.358       3.167         _N3104           
 CLMA_261_775/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK

 CLMA_261_775/CR1                  tco                   0.174       3.341 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/Q
                                   net (fanout=3)        0.144       3.485         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [0]
 CLMA_261_775/C4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.485         Logic Levels: 0  
                                                                                   Logic: 0.174ns(54.717%), Route: 0.144ns(45.283%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.436       2.436         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.206         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.493 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.428       3.921         _N3104           
 CLMA_261_775/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.753       3.168                          
 clock uncertainty                                       0.000       3.168                          

 Hold time                                              -0.040       3.128                          

 Data required time                                                  3.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.128                          
 Data arrival time                                                   3.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.921
  Launch Clock Delay      :  3.167
  Clock Pessimism Removal :  -0.725

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.906       1.906         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.049 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.564         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245       2.809 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.358       3.167         _N3104           
 CLMS_267_793/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/CLK

 CLMS_267_793/Q3                   tco                   0.158       3.325 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=10)       0.146       3.471         u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6]
 CLMA_267_792/A2                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/I2

 Data arrival time                                                   3.471         Logic Levels: 0  
                                                                                   Logic: 0.158ns(51.974%), Route: 0.146ns(48.026%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.436       2.436         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.206         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.493 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.428       3.921         _N3104           
 CLMA_267_792/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/CLK
 clock pessimism                                        -0.725       3.196                          
 clock uncertainty                                       0.000       3.196                          

 Hold time                                              -0.093       3.103                          

 Data required time                                                  3.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.103                          
 Data arrival time                                                   3.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L6QL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.921
  Launch Clock Delay      :  3.167
  Clock Pessimism Removal :  -0.725

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.906       1.906         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.049 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.564         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245       2.809 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.358       3.167         _N3104           
 CLMA_219_798/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_798/Q1                   tco                   0.158       3.325 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.158       3.483         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [102]
 CLMA_219_792/B2                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   3.483         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.000%), Route: 0.158ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.436       2.436         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.206         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.493 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.428       3.921         _N3104           
 CLMA_219_792/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.725       3.196                          
 clock uncertainty                                       0.000       3.196                          

 Hold time                                              -0.083       3.113                          

 Data required time                                                  3.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.113                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.167
  Launch Clock Delay      :  2.806
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.309      26.309         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.079         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      27.366 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.440      27.806         _N3103           
 CLMA_261_726/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_261_726/Q0                   tco                   0.203      28.009 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.699      28.708         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_261_769/Y1                   td                    0.096      28.804 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.253      29.057         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_781/Y1                   td                    0.096      29.153 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.423      29.576         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_267_774/Y3                   td                    0.096      29.672 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.243      29.915         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMS_267_775/Y2                   td                    0.096      30.011 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.932      30.943         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMS_267_793/A3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  30.943         Logic Levels: 4  
                                                                                   Logic: 0.587ns(18.712%), Route: 2.550ns(81.288%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.906      51.906         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.049 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.564         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245      52.809 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.358      53.167         _N3104           
 CLMS_267_793/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.167                          
 clock uncertainty                                      -0.050      53.117                          

 Setup time                                             -0.150      52.967                          

 Data required time                                                 52.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.967                          
 Data arrival time                                                  30.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.024                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.167
  Launch Clock Delay      :  2.806
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.309      26.309         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.079         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      27.366 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.440      27.806         _N3103           
 CLMA_261_726/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_261_726/Q0                   tco                   0.203      28.009 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.699      28.708         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_261_769/Y1                   td                    0.096      28.804 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.253      29.057         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_781/Y1                   td                    0.096      29.153 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.423      29.576         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_267_774/Y3                   td                    0.096      29.672 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.243      29.915         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMS_267_775/Y2                   td                    0.096      30.011 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.932      30.943         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_267_792/A5                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/I5

 Data arrival time                                                  30.943         Logic Levels: 4  
                                                                                   Logic: 0.587ns(18.712%), Route: 2.550ns(81.288%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.906      51.906         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.049 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.564         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245      52.809 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.358      53.167         _N3104           
 CLMA_267_792/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/CLK
 clock pessimism                                         0.000      53.167                          
 clock uncertainty                                      -0.050      53.117                          

 Setup time                                             -0.117      53.000                          

 Data required time                                                 53.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.000                          
 Data arrival time                                                  30.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.167
  Launch Clock Delay      :  2.806
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.309      26.309         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.079         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      27.366 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.440      27.806         _N3103           
 CLMA_261_726/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_261_726/Q0                   tco                   0.203      28.009 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.699      28.708         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_261_769/Y1                   td                    0.096      28.804 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.253      29.057         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_781/Y1                   td                    0.096      29.153 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.423      29.576         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_267_774/Y3                   td                    0.096      29.672 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.243      29.915         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMS_267_775/Y2                   td                    0.096      30.011 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.784      30.795         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_267_792/B3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  30.795         Logic Levels: 4  
                                                                                   Logic: 0.587ns(19.639%), Route: 2.402ns(80.361%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.906      51.906         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.049 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.564         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245      52.809 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.358      53.167         _N3104           
 CLMA_267_792/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.167                          
 clock uncertainty                                      -0.050      53.117                          

 Setup time                                             -0.146      52.971                          

 Data required time                                                 52.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.971                          
 Data arrival time                                                  30.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.690  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.921
  Launch Clock Delay      :  2.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.970      25.970         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.113 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.628         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      26.873 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.358      27.231         _N3103           
 CLMA_261_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_261_769/Q1                   tco                   0.158      27.389 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.161      27.550         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_261_775/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.550         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.530%), Route: 0.161ns(50.470%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.436       2.436         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.206         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.493 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.428       3.921         _N3104           
 CLMA_261_775/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.921                          
 clock uncertainty                                       0.050       3.971                          

 Hold time                                               0.044       4.015                          

 Data required time                                                  4.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.015                          
 Data arrival time                                                  27.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.688  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.929
  Launch Clock Delay      :  2.241
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.970      25.970         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.113 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.628         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      26.873 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.368      27.241         _N3103           
 CLMA_261_739/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_261_739/Q2                   tco                   0.158      27.399 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=4)        0.167      27.566         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_261_751/B5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.566         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.615%), Route: 0.167ns(51.385%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.436       2.436         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.206         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.493 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.436       3.929         _N3104           
 CLMA_261_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.929                          
 clock uncertainty                                       0.050       3.979                          

 Hold time                                              -0.015       3.964                          

 Data required time                                                  3.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.964                          
 Data arrival time                                                  27.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.690  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.921
  Launch Clock Delay      :  2.231
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.970      25.970         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.113 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.628         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      26.873 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.358      27.231         _N3103           
 CLMA_261_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_261_769/Q3                   tco                   0.158      27.389 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.162      27.551         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_261_775/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.551         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.375%), Route: 0.162ns(50.625%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.436       2.436         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.206         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287       3.493 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.428       3.921         _N3104           
 CLMA_261_775/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.921                          
 clock uncertainty                                       0.050       3.971                          

 Hold time                                              -0.048       3.923                          

 Data required time                                                  3.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.923                          
 Data arrival time                                                  27.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.628                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.729  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.231
  Launch Clock Delay      :  3.960
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.472      77.472         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.640 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.242         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287      78.529 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.431      78.960         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_738/Q1                   tco                   0.204      79.164 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.827      79.991         u_CORES/id_o [4] 
 CLMA_261_769/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                  79.991         Logic Levels: 0  
                                                                                   Logic: 0.204ns(19.787%), Route: 0.827ns(80.213%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.970     125.970         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.113 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.628         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     126.873 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.358     127.231         _N3103           
 CLMA_261_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.231                          
 clock uncertainty                                      -0.050     127.181                          

 Setup time                                             -0.136     127.045                          

 Data required time                                                127.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.045                          
 Data arrival time                                                  79.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.729  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.231
  Launch Clock Delay      :  3.960
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.472      77.472         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.640 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.242         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287      78.529 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.431      78.960         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_738/Q0                   tco                   0.204      79.164 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.754      79.918         u_CORES/id_o [3] 
 CLMA_261_769/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  79.918         Logic Levels: 0  
                                                                                   Logic: 0.204ns(21.294%), Route: 0.754ns(78.706%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.970     125.970         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.113 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.628         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     126.873 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.358     127.231         _N3103           
 CLMA_261_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.231                          
 clock uncertainty                                      -0.050     127.181                          

 Setup time                                             -0.136     127.045                          

 Data required time                                                127.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.045                          
 Data arrival time                                                  79.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.729  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.231
  Launch Clock Delay      :  3.960
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.472      77.472         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.640 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.242         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.287      78.529 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.431      78.960         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_738/Q2                   tco                   0.204      79.164 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.636      79.800         u_CORES/conf_sel [0]
 CLMA_261_769/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.800         Logic Levels: 0  
                                                                                   Logic: 0.204ns(24.286%), Route: 0.636ns(75.714%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.970     125.970         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.113 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.628         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     126.873 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.358     127.231         _N3103           
 CLMA_261_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.231                          
 clock uncertainty                                      -0.050     127.181                          

 Setup time                                             -0.226     126.955                          

 Data required time                                                126.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.955                          
 Data arrival time                                                  79.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.806
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.826     126.826         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.969 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.484         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245     127.729 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.362     128.091         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_261_738/Q3                   tco                   0.159     128.250 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.238     128.488         u_CORES/id_o [1] 
 CLMA_261_726/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.488         Logic Levels: 0  
                                                                                   Logic: 0.159ns(40.050%), Route: 0.238ns(59.950%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.309     126.309         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.079         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     127.366 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.440     127.806         _N3103           
 CLMA_261_726/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.806                          
 clock uncertainty                                       0.050     127.856                          

 Hold time                                              -0.049     127.807                          

 Data required time                                                127.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.807                          
 Data arrival time                                                 128.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.681                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.804
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.826     126.826         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.969 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.484         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245     127.729 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.362     128.091         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_738/Q0                   tco                   0.159     128.250 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.238     128.488         u_CORES/id_o [3] 
 CLMA_267_744/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.488         Logic Levels: 0  
                                                                                   Logic: 0.159ns(40.050%), Route: 0.238ns(59.950%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.309     126.309         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.079         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     127.366 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.438     127.804         _N3103           
 CLMA_267_744/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.804                          
 clock uncertainty                                       0.050     127.854                          

 Hold time                                              -0.049     127.805                          

 Data required time                                                127.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.805                          
 Data arrival time                                                 128.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.683                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.804
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.826     126.826         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.969 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.484         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245     127.729 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.362     128.091         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_738/Q2                   tco                   0.159     128.250 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.238     128.488         u_CORES/conf_sel [0]
 CLMA_267_744/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 128.488         Logic Levels: 0  
                                                                                   Logic: 0.159ns(40.050%), Route: 0.238ns(59.950%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.309     126.309         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.079         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     127.366 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.438     127.804         _N3103           
 CLMA_267_744/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     127.804                          
 clock uncertainty                                       0.050     127.854                          

 Hold time                                              -0.049     127.805                          

 Data required time                                                127.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.805                          
 Data arrival time                                                 128.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.683                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.046
  Launch Clock Delay      :  3.554
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.450       3.554         _N3107           
 CLMA_243_552/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_243_552/CR1                  tco                   0.251       3.805 r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=15)       0.826       4.631         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_243_564/RS                                                           r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.631         Logic Levels: 0  
                                                                                   Logic: 0.251ns(23.305%), Route: 0.826ns(76.695%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.382       8.046         _N3107           
 CLMA_243_564/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.481       8.527                          
 clock uncertainty                                      -0.050       8.477                          

 Recovery time                                          -0.226       8.251                          

 Data required time                                                  8.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.251                          
 Data arrival time                                                   4.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.046
  Launch Clock Delay      :  3.554
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.450       3.554         _N3107           
 CLMA_243_552/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_243_552/CR1                  tco                   0.251       3.805 r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=15)       0.826       4.631         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_243_564/RS                                                           r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.631         Logic Levels: 0  
                                                                                   Logic: 0.251ns(23.305%), Route: 0.826ns(76.695%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.382       8.046         _N3107           
 CLMA_243_564/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.481       8.527                          
 clock uncertainty                                      -0.050       8.477                          

 Recovery time                                          -0.226       8.251                          

 Data required time                                                  8.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.251                          
 Data arrival time                                                   4.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.044
  Launch Clock Delay      :  3.554
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.450       3.554         _N3107           
 CLMA_243_552/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_243_552/CR1                  tco                   0.251       3.805 r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=15)       0.689       4.494         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_231_552/RSCO                 td                    0.089       4.583 f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.583         _N99             
 CLMA_231_558/RSCO                 td                    0.068       4.651 f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.651         _N98             
 CLMA_231_564/RSCI                                                         f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.651         Logic Levels: 2  
                                                                                   Logic: 0.408ns(37.192%), Route: 0.689ns(62.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.380       8.044         _N3107           
 CLMA_231_564/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.440       8.484                          
 clock uncertainty                                      -0.050       8.434                          

 Recovery time                                          -0.125       8.309                          

 Data required time                                                  8.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.309                          
 Data arrival time                                                   4.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.658                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/dv/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.540
  Launch Clock Delay      :  3.031
  Clock Pessimism Removal :  -0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.419         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.367       3.031         _N3106           
 CLMA_207_402/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_402/CR2                  tco                   0.173       3.204 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=14)       0.260       3.464         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_219_403/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/dv/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.464         Logic Levels: 0  
                                                                                   Logic: 0.173ns(39.954%), Route: 0.260ns(60.046%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.436       3.540         _N3107           
 CLMA_219_403/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/dv/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.311       3.229                          
 clock uncertainty                                       0.000       3.229                          

 Removal time                                           -0.064       3.165                          

 Data required time                                                  3.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.165                          
 Data arrival time                                                   3.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.541
  Launch Clock Delay      :  3.031
  Clock Pessimism Removal :  -0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.419         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.367       3.031         _N3106           
 CLMA_207_402/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_402/CR2                  tco                   0.173       3.204 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=14)       0.263       3.467         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_219_396/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.467         Logic Levels: 0  
                                                                                   Logic: 0.173ns(39.679%), Route: 0.263ns(60.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.437       3.541         _N3107           
 CLMA_219_396/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.311       3.230                          
 clock uncertainty                                       0.000       3.230                          

 Removal time                                           -0.064       3.166                          

 Data required time                                                  3.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.166                          
 Data arrival time                                                   3.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.541
  Launch Clock Delay      :  3.031
  Clock Pessimism Removal :  -0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.419         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.367       3.031         _N3106           
 CLMA_207_402/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_402/CR2                  tco                   0.173       3.204 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=14)       0.322       3.526         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_225_402/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   3.526         Logic Levels: 0  
                                                                                   Logic: 0.173ns(34.949%), Route: 0.322ns(65.051%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.437       3.541         _N3107           
 CLMA_225_402/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.311       3.230                          
 clock uncertainty                                       0.000       3.230                          

 Removal time                                           -0.064       3.166                          

 Data required time                                                  3.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.166                          
 Data arrival time                                                   3.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[2]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.890
  Launch Clock Delay      :  3.363
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_3      
 HCKB_213_496/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_852/CLKOUT
                                   net (fanout=1402)     0.441     503.363         _N3111           
 CLMA_249_541/CLK                                                          f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_249_541/Q0                   tco                   0.187     503.550 f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=70)       1.879     505.429         u_Top_Project/u_algorithm_left/resetn_GetMax
 CLMA_159_348/RSCO                 td                    0.094     505.523 r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     505.523         _N974            
 CLMA_159_354/RSCO                 td                    0.075     505.598 r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     505.598         _N973            
 CLMA_159_360/RSCI                                                         r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 505.598         Logic Levels: 2  
                                                                                   Logic: 0.356ns(15.928%), Route: 1.879ns(84.072%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                      1500.000    1500.000 f                        
 H21                                                     0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128    1500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646    1500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1501.754 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515    1502.269         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.245    1502.514 f       HCKBROUTE_851/CLKOUT
                                   net (fanout=1176)     0.376    1502.890         _N3112           
 CLMA_159_360/CLK                                                          f       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.279    1503.169                          
 clock uncertainty                                      -0.050    1503.119                          

 Recovery time                                          -0.210    1502.909                          

 Data required time                                               1502.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.909                          
 Data arrival time                                                 505.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.890
  Launch Clock Delay      :  3.363
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_3      
 HCKB_213_496/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_852/CLKOUT
                                   net (fanout=1402)     0.441     503.363         _N3111           
 CLMA_249_541/CLK                                                          f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_249_541/Q0                   tco                   0.187     503.550 f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=70)       1.879     505.429         u_Top_Project/u_algorithm_left/resetn_GetMax
 CLMA_159_348/RSCO                 td                    0.094     505.523 r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     505.523         _N974            
 CLMA_159_354/RSCO                 td                    0.075     505.598 r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     505.598         _N973            
 CLMA_159_360/RSCI                                                         r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 505.598         Logic Levels: 2  
                                                                                   Logic: 0.356ns(15.928%), Route: 1.879ns(84.072%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                      1500.000    1500.000 f                        
 H21                                                     0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128    1500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646    1500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1501.754 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515    1502.269         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.245    1502.514 f       HCKBROUTE_851/CLKOUT
                                   net (fanout=1176)     0.376    1502.890         _N3112           
 CLMA_159_360/CLK                                                          f       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.279    1503.169                          
 clock uncertainty                                      -0.050    1503.119                          

 Recovery time                                          -0.210    1502.909                          

 Data required time                                               1502.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.909                          
 Data arrival time                                                 505.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[6]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.890
  Launch Clock Delay      :  3.363
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_3      
 HCKB_213_496/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_852/CLKOUT
                                   net (fanout=1402)     0.441     503.363         _N3111           
 CLMA_249_541/CLK                                                          f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_249_541/Q0                   tco                   0.187     503.550 f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=70)       1.879     505.429         u_Top_Project/u_algorithm_left/resetn_GetMax
 CLMA_159_348/RSCO                 td                    0.094     505.523 r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     505.523         _N974            
 CLMA_159_354/RSCO                 td                    0.075     505.598 r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     505.598         _N973            
 CLMA_159_360/RSCI                                                         r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[6]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 505.598         Logic Levels: 2  
                                                                                   Logic: 0.356ns(15.928%), Route: 1.879ns(84.072%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                      1500.000    1500.000 f                        
 H21                                                     0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128    1500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646    1500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1501.754 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515    1502.269         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.245    1502.514 f       HCKBROUTE_851/CLKOUT
                                   net (fanout=1176)     0.376    1502.890         _N3112           
 CLMA_159_360/CLK                                                          f       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.279    1503.169                          
 clock uncertainty                                      -0.050    1503.119                          

 Recovery time                                          -0.210    1502.909                          

 Data required time                                               1502.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.909                          
 Data arrival time                                                 505.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[5]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.359
  Launch Clock Delay      :  2.888
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_3      
 HCKB_213_496/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_852/CLKOUT
                                   net (fanout=1402)     0.374     502.888         _N3111           
 CLMA_261_541/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_261_541/Q1                   tco                   0.159     503.047 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=74)       0.211     503.258         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMA_261_504/RS                                                           f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[5]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.258         Logic Levels: 0  
                                                                                   Logic: 0.159ns(42.973%), Route: 0.211ns(57.027%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_3      
 HCKB_213_496/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_852/CLKOUT
                                   net (fanout=1402)     0.437     503.359         _N3111           
 CLMA_261_504/CLK                                                          f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.451     502.908                          
 clock uncertainty                                       0.000     502.908                          

 Removal time                                           -0.063     502.845                          

 Data required time                                                502.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.845                          
 Data arrival time                                                 503.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/GetMax_u/count[2]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.355
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.362     502.876         _N3110           
 CLMS_183_787/CLK                                                          f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_183_787/Q0                   tco                   0.159     503.035 f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=82)       0.228     503.263         u_Top_Project/u_algorithm_down/resetn_GetMax
 CLMA_177_793/RS                                                           f       u_Top_Project/u_algorithm_down/GetMax_u/count[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.263         Logic Levels: 0  
                                                                                   Logic: 0.159ns(41.085%), Route: 0.228ns(58.915%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.433     503.355         _N3110           
 CLMA_177_793/CLK                                                          f       u_Top_Project/u_algorithm_down/GetMax_u/count[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.451     502.904                          
 clock uncertainty                                       0.000     502.904                          

 Removal time                                           -0.063     502.841                          

 Data required time                                                502.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.841                          
 Data arrival time                                                 503.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/GetMax_u/count[4]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.355
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.362     502.876         _N3110           
 CLMS_183_787/CLK                                                          f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_183_787/Q0                   tco                   0.159     503.035 f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=82)       0.228     503.263         u_Top_Project/u_algorithm_down/resetn_GetMax
 CLMA_177_793/RS                                                           f       u_Top_Project/u_algorithm_down/GetMax_u/count[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.263         Logic Levels: 0  
                                                                                   Logic: 0.159ns(41.085%), Route: 0.228ns(58.915%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.433     503.355         _N3110           
 CLMA_177_793/CLK                                                          f       u_Top_Project/u_algorithm_down/GetMax_u/count[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.451     502.904                          
 clock uncertainty                                       0.000     502.904                          

 Removal time                                           -0.063     502.841                          

 Data required time                                                502.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.841                          
 Data arrival time                                                 503.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws_B (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.449       3.553         _N3107           
 CLMA_243_546/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_243_546/Q2                   tco                   0.203       3.756 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.271       4.027         u_Top_Project/u_RGB_control_Top_B/ws_Send_24Bit
 CLMA_243_552/Y1                   td                    0.229       4.256 r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        2.793       7.049         nt_ws_B          
 IOLHR_16_258/DO_P                 td                    1.172       8.221 r       ws_B_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       8.221         ws_B_obuf/ntO    
 IOBD_0_258/PAD                    td                    2.410      10.631 r       ws_B_obuf/opit_0/O
                                   net (fanout=1)        0.116      10.747         ws_B             
 W25                                                                       r       ws_B (port)      

 Data arrival time                                                  10.747         Logic Levels: 3  
                                                                                   Logic: 4.014ns(55.796%), Route: 3.180ns(44.204%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[18]/opit_0_inv/CLK
Endpoint    : vout_data[18] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.440       3.460         _N3110           
 CLMA_183_798/CLK                                                          r       vin_data_d2[18]/opit_0_inv/CLK

 CLMA_183_798/Q2                   tco                   0.185       3.645 f       vin_data_d2[18]/opit_0_inv/Q
                                   net (fanout=18)       2.881       6.526         nt_vout_data[18] 
 IOLHR_16_342/DO_P                 td                    1.172       7.698 f       vout_data_obuf[18]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.698         vout_data_obuf[18]/ntO
 IOBD_0_342/PAD                    td                    2.100       9.798 f       vout_data_obuf[18]/opit_0/O
                                   net (fanout=1)        0.123       9.921         vout_data[18]    
 R26                                                                       f       vout_data[18] (port)

 Data arrival time                                                   9.921         Logic Levels: 2  
                                                                                   Logic: 3.457ns(53.506%), Route: 3.004ns(46.494%)
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.437       3.541         _N3107           
 CLMA_225_402/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_225_402/Q2                   tco                   0.203       3.744 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.445       4.189         u_Top_Project/u_RGB_control_Top_A/ws_Send_24Bit
 CLMA_207_402/Y2                   td                    0.229       4.418 r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        1.791       6.209         nt_ws            
 IOLHR_16_282/DO_P                 td                    1.172       7.381 r       ws_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.381         ws_obuf/ntO      
 IOBD_0_282/PAD                    td                    2.410       9.791 r       ws_obuf/opit_0/O 
                                   net (fanout=1)        0.119       9.910         ws               
 V26                                                                       r       ws (port)        

 Data arrival time                                                   9.910         Logic Levels: 3  
                                                                                   Logic: 4.014ns(63.024%), Route: 2.355ns(36.976%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[33][6]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.646       0.772 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.772         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.091       0.863 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1685)     0.332       1.195         nt_rst_n         
 CLMS_33_931/RS                                                            f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[33][6]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.195         Logic Levels: 2  
                                                                                   Logic: 0.737ns(61.674%), Route: 0.458ns(38.326%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[33][10]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.646       0.772 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.772         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.091       0.863 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1685)     0.332       1.195         nt_rst_n         
 CLMS_33_931/RS                                                            f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[33][10]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.195         Logic Levels: 2  
                                                                                   Logic: 0.737ns(61.674%), Route: 0.458ns(38.326%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.646       0.801 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.801         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.091       0.892 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.313       1.205         nt_vin_vs        
 CLMA_21_636/M1                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   1.205         Logic Levels: 2  
                                                                                   Logic: 0.737ns(61.162%), Route: 0.468ns(38.838%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.007
  Launch Clock Delay      :  2.364
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.299       2.364         _N3106           
 CLMS_201_379/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/CLK

 CLMS_201_379/Q1                   tco                   0.125       2.489 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.227       2.716         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rptr [8]
 CLMS_201_385/Y1                   td                    0.147       2.863 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N114_5/gateop_perm/Y
                                   net (fanout=2)        0.242       3.105         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMS_201_367/COUT                 td                    0.193       3.298 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.298         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N581
 CLMS_201_373/Y0                   td                    0.037       3.335 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/gateop_perm/Y
                                   net (fanout=2)        0.227       3.562         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbnext [3]
 CLMA_207_372/Y3                   td                    0.066       3.628 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=1)        0.323       3.951         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rgnext [2]
 CLMA_207_396/COUT                 td                    0.198       4.149 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.149         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_207_402/CIN                                                          f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.149         Logic Levels: 5  
                                                                                   Logic: 0.766ns(42.913%), Route: 1.019ns(57.087%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.246       7.007         _N3106           
 CLMA_207_402/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337       7.344                          
 clock uncertainty                                      -0.050       7.294                          

 Setup time                                             -0.047       7.247                          

 Data required time                                                  7.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.247                          
 Data arrival time                                                   4.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.098                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[23]/opit_0_inv_L7Q_perm/B0
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.015
  Launch Clock Delay      :  2.377
  Clock Pessimism Removal :  0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_1      
 HCKB_213_534/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_848/CLKOUT
                                   net (fanout=29)       0.312       2.377         _N3108           
 CLMA_249_630/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_249_630/Q0                   tco                   0.125       2.502 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=100)      0.770       3.272         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/rd_addr [4]
 CLMS_225_595/Y1                   td                    0.066       3.338 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/ipm_distributed_sdpram_Up_FIFO/mem_0_23/ram64x1d_inv/DO
                                   net (fanout=1)        0.575       3.913         u_Top_Project/_N620
 CLMA_225_546/D0                                                           f       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[23]/opit_0_inv_L7Q_perm/B0

 Data arrival time                                                   3.913         Logic Levels: 1  
                                                                                   Logic: 0.191ns(12.435%), Route: 1.345ns(87.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.254       7.015         _N3107           
 CLMA_225_546/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[23]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.209       7.224                          
 clock uncertainty                                      -0.050       7.174                          

 Setup time                                             -0.163       7.011                          

 Data required time                                                  7.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.011                          
 Data arrival time                                                   3.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.098                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.023
  Launch Clock Delay      :  2.374
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.309       2.374         _N3107           
 CLMA_249_559/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_249_559/Q0                   tco                   0.125       2.499 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=99)       0.243       2.742         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/rd_addr [2]
 CLMA_249_576/Y1                   td                    0.125       2.867 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N114_5/gateop_perm/Y
                                   net (fanout=2)        0.317       3.184         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_249_565/COUT                 td                    0.131       3.315 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.315         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1061
 CLMA_249_571/Y2                   td                    0.093       3.408 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_6/gateop_perm/Y
                                   net (fanout=2)        0.316       3.724         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbnext [5]
 CLMA_249_552/Y0                   td                    0.066       3.790 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.160       3.950         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rgnext [4]
 CLMA_249_558/COUT                 td                    0.197       4.147 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.147         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_249_564/CIN                                                          f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   4.147         Logic Levels: 5  
                                                                                   Logic: 0.737ns(41.568%), Route: 1.036ns(58.432%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.262       7.023         _N3107           
 CLMA_249_564/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.337       7.360                          
 clock uncertainty                                      -0.050       7.310                          

 Setup time                                             -0.047       7.263                          

 Data required time                                                  7.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.263                          
 Data arrival time                                                   4.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.353
  Launch Clock Delay      :  2.000
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.566         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.239       2.000         _N3106           
 CLMS_201_445/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/opit_0_inv/CLK

 CLMS_201_445/Q1                   tco                   0.103       2.103 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[1]/opit_0_inv/Q
                                   net (fanout=1)        0.055       2.158         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [1]
 CLMA_201_444/M3                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/opit_0_inv/D

 Data arrival time                                                   2.158         Logic Levels: 0  
                                                                                   Logic: 0.103ns(65.190%), Route: 0.055ns(34.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.288       2.353         _N3106           
 CLMA_201_444/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[1]/opit_0_inv/CLK
 clock pessimism                                        -0.337       2.016                          
 clock uncertainty                                       0.000       2.016                          

 Hold time                                               0.026       2.042                          

 Data required time                                                  2.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.042                          
 Data arrival time                                                   2.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.353
  Launch Clock Delay      :  2.000
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.566         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.239       2.000         _N3106           
 CLMA_195_450/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK

 CLMA_195_450/Q0                   tco                   0.103       2.103 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/Q
                                   net (fanout=1)        0.055       2.158         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [8]
 CLMA_195_451/M3                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/D

 Data arrival time                                                   2.158         Logic Levels: 0  
                                                                                   Logic: 0.103ns(65.190%), Route: 0.055ns(34.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.288       2.353         _N3106           
 CLMA_195_451/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/CLK
 clock pessimism                                        -0.337       2.016                          
 clock uncertainty                                       0.000       2.016                          

 Hold time                                               0.026       2.042                          

 Data required time                                                  2.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.042                          
 Data arrival time                                                   2.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.374
  Launch Clock Delay      :  2.022
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.566         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.261       2.022         _N3107           
 CLMA_249_558/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK

 CLMA_249_558/Q0                   tco                   0.103       2.125 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.056       2.181         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [0]
 CLMA_249_559/M3                                                           r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/opit_0_inv/D

 Data arrival time                                                   2.181         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.309       2.374         _N3107           
 CLMA_249_559/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.337       2.037                          
 clock uncertainty                                       0.000       2.037                          

 Hold time                                               0.027       2.064                          

 Data required time                                                  2.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.064                          
 Data arrival time                                                   2.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][20]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.019
  Launch Clock Delay      :  2.397
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.340       2.397         _N3110           
 CLMA_21_636/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_636/Q0                    tco                   0.125       2.522 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=273)      1.239       3.761         nt_vout_vs       
 CLMS_243_697/Y0                   td                    0.066       3.827 f       u_Top_Project/u_algorithm_down/N151_1/gateop_perm/Y
                                   net (fanout=4995)     2.115       5.942         u_Top_Project/u_algorithm_down/N1834
 CLMA_117_301/CR3                  td                    0.068       6.010 f       CLKROUTE_813/CR  
                                   net (fanout=4)        0.075       6.085         _N3073           
 CLMA_117_301/Y1                   td                    0.066       6.151 f       u_Top_Project/u_algorithm_left/N1377/LUT6_inst_perm/L6
                                   net (fanout=22)       0.678       6.829         u_Top_Project/u_algorithm_left/N1377
 CLMA_177_337/CE                                                           f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][20]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.829         Logic Levels: 3  
                                                                                   Logic: 0.325ns(7.333%), Route: 4.107ns(92.667%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_851/CLKOUT
                                   net (fanout=1176)     0.265     502.019         _N3112           
 CLMA_177_337/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][20]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.227                          
 clock uncertainty                                      -0.050     502.177                          

 Setup time                                             -0.072     502.105                          

 Data required time                                                502.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.105                          
 Data arrival time                                                   6.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.276                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][8]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.020
  Launch Clock Delay      :  2.397
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.340       2.397         _N3110           
 CLMA_21_636/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_636/Q0                    tco                   0.125       2.522 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=273)      1.239       3.761         nt_vout_vs       
 CLMS_243_697/Y0                   td                    0.066       3.827 f       u_Top_Project/u_algorithm_down/N151_1/gateop_perm/Y
                                   net (fanout=4995)     2.115       5.942         u_Top_Project/u_algorithm_down/N1834
 CLMA_117_301/CR3                  td                    0.068       6.010 f       CLKROUTE_813/CR  
                                   net (fanout=4)        0.075       6.085         _N3073           
 CLMA_117_301/Y1                   td                    0.066       6.151 f       u_Top_Project/u_algorithm_left/N1377/LUT6_inst_perm/L6
                                   net (fanout=22)       0.662       6.813         u_Top_Project/u_algorithm_left/N1377
 CLMS_159_349/CE                                                           f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][8]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.813         Logic Levels: 3  
                                                                                   Logic: 0.325ns(7.360%), Route: 4.091ns(92.640%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_851/CLKOUT
                                   net (fanout=1176)     0.266     502.020         _N3112           
 CLMS_159_349/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][8]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.228                          
 clock uncertainty                                      -0.050     502.178                          

 Setup time                                             -0.072     502.106                          

 Data required time                                                502.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.106                          
 Data arrival time                                                   6.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.293                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][9]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.020
  Launch Clock Delay      :  2.397
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.340       2.397         _N3110           
 CLMA_21_636/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_636/Q0                    tco                   0.125       2.522 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=273)      1.239       3.761         nt_vout_vs       
 CLMS_243_697/Y0                   td                    0.066       3.827 f       u_Top_Project/u_algorithm_down/N151_1/gateop_perm/Y
                                   net (fanout=4995)     2.115       5.942         u_Top_Project/u_algorithm_down/N1834
 CLMA_117_301/CR3                  td                    0.068       6.010 f       CLKROUTE_813/CR  
                                   net (fanout=4)        0.075       6.085         _N3073           
 CLMA_117_301/Y1                   td                    0.066       6.151 f       u_Top_Project/u_algorithm_left/N1377/LUT6_inst_perm/L6
                                   net (fanout=22)       0.662       6.813         u_Top_Project/u_algorithm_left/N1377
 CLMS_159_349/CE                                                           f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][9]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.813         Logic Levels: 3  
                                                                                   Logic: 0.325ns(7.360%), Route: 4.091ns(92.640%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_851/CLKOUT
                                   net (fanout=1176)     0.266     502.020         _N3112           
 CLMS_159_349/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[0][9]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.228                          
 clock uncertainty                                      -0.050     502.178                          

 Setup time                                             -0.072     502.106                          

 Data required time                                                502.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.106                          
 Data arrival time                                                   6.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][28]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[28]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.341
  Launch Clock Delay      :  1.999
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.240       1.999         _N3110           
 CLMS_207_775/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][28]/opit_0_inv/CLK

 CLMS_207_775/Q3                   tco                   0.109       2.108 f       u_CORES/u_debug_core_0/TRIG0_ff[1][28]/opit_0_inv/Q
                                   net (fanout=2)        0.191       2.299         u_CORES/u_debug_core_0/TRIG0_ff[1] [28]
 CLMA_219_768/M0                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[28]/opit_0_inv/D

 Data arrival time                                                   2.299         Logic Levels: 0  
                                                                                   Logic: 0.109ns(36.333%), Route: 0.191ns(63.667%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_3      
 HCKB_213_533/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_849/CLKOUT
                                   net (fanout=1127)     0.284       2.341         _N3109           
 CLMA_219_768/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[28]/opit_0_inv/CLK
 clock pessimism                                        -0.203       2.138                          
 clock uncertainty                                       0.000       2.138                          

 Hold time                                              -0.027       2.111                          

 Data required time                                                  2.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.111                          
 Data arrival time                                                   2.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.361
  Launch Clock Delay      :  2.017
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_3      
 HCKB_213_533/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_849/CLKOUT
                                   net (fanout=1127)     0.263     502.017         _N3109           
 CLMA_273_673/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK

 CLMA_273_673/Q1                   tco                   0.104     502.121 r       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.109     502.230         u_Top_Project/u_algorithm_right/count_ver [1]
 CLMA_273_673/B3                                                           r       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 502.230         Logic Levels: 0  
                                                                                   Logic: 0.104ns(48.826%), Route: 0.109ns(51.174%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_3      
 HCKB_213_533/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_849/CLKOUT
                                   net (fanout=1127)     0.310     502.361         _N3109           
 CLMA_273_673/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.344     502.017                          
 clock uncertainty                                       0.000     502.017                          

 Hold time                                              -0.014     502.003                          

 Data required time                                                502.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.003                          
 Data arrival time                                                 502.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/count_hor[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/count_hor[1]/opit_0_inv_AQ_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.361
  Launch Clock Delay      :  2.017
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_3      
 HCKB_213_496/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_852/CLKOUT
                                   net (fanout=1402)     0.263     502.017         _N3111           
 CLMA_261_547/CLK                                                          f       u_Top_Project/u_algorithm_left/count_hor[3]/opit_0_inv_AQ_perm/CLK

 CLMA_261_547/Q1                   tco                   0.104     502.121 r       u_Top_Project/u_algorithm_left/count_hor[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.110     502.231         u_Top_Project/u_algorithm_left/count_hor [1]
 CLMA_261_547/B3                                                           r       u_Top_Project/u_algorithm_left/count_hor[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 502.231         Logic Levels: 0  
                                                                                   Logic: 0.104ns(48.598%), Route: 0.110ns(51.402%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_3      
 HCKB_213_496/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_852/CLKOUT
                                   net (fanout=1402)     0.310     502.361         _N3111           
 CLMA_261_547/CLK                                                          f       u_Top_Project/u_algorithm_left/count_hor[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.344     502.017                          
 clock uncertainty                                       0.000     502.017                          

 Hold time                                              -0.014     502.003                          

 Data required time                                                502.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.003                          
 Data arrival time                                                 502.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.153
  Launch Clock Delay      :  2.516
  Clock Pessimism Removal :  0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.489       1.489         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.989         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       2.222 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.294       2.516         _N3104           
 CLMA_261_744/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_261_744/Q3                   tco                   0.125       2.641 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.246       2.887         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_261_738/C1                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   2.887         Logic Levels: 0  
                                                                                   Logic: 0.125ns(33.693%), Route: 0.246ns(66.307%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.249      27.153         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.351      27.504                          
 clock uncertainty                                      -0.050      27.454                          

 Setup time                                             -0.149      27.305                          

 Data required time                                                 27.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.305                          
 Data arrival time                                                   2.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.153
  Launch Clock Delay      :  2.516
  Clock Pessimism Removal :  0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.489       1.489         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.989         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       2.222 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.294       2.516         _N3104           
 CLMA_261_744/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK

 CLMA_261_744/CR2                  tco                   0.140       2.656 r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.233       2.889         u_CORES/u_jtag_hub/shift_data [1]
 CLMA_261_738/D2                                                           r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/I2

 Data arrival time                                                   2.889         Logic Levels: 0  
                                                                                   Logic: 0.140ns(37.534%), Route: 0.233ns(62.466%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.249      27.153         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.351      27.504                          
 clock uncertainty                                      -0.050      27.454                          

 Setup time                                             -0.132      27.322                          

 Data required time                                                 27.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.322                          
 Data arrival time                                                   2.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.433                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.153
  Launch Clock Delay      :  2.516
  Clock Pessimism Removal :  0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.489       1.489         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.989         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       2.222 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.294       2.516         _N3104           
 CLMA_261_744/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L6QL5Q_perm/CLK

 CLMA_261_744/CR1                  tco                   0.142       2.658 f       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.227       2.885         u_CORES/u_jtag_hub/shift_data [6]
 CLMA_261_738/C3                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   2.885         Logic Levels: 0  
                                                                                   Logic: 0.142ns(38.482%), Route: 0.227ns(61.518%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.249      27.153         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.351      27.504                          
 clock uncertainty                                      -0.050      27.454                          

 Setup time                                             -0.098      27.356                          

 Data required time                                                 27.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.356                          
 Data arrival time                                                   2.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.506
  Launch Clock Delay      :  2.062
  Clock Pessimism Removal :  -0.444

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.206       1.206         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.303 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.631         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195       1.826 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.236       2.062         _N3104           
 CLMA_261_775/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK

 CLMA_261_775/CR3                  tco                   0.120       2.182 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/Q
                                   net (fanout=3)        0.057       2.239         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [3]
 CLMA_261_775/C0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   2.239         Logic Levels: 0  
                                                                                   Logic: 0.120ns(67.797%), Route: 0.057ns(32.203%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.489       1.489         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.989         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       2.222 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.284       2.506         _N3104           
 CLMA_261_775/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.444       2.062                          
 clock uncertainty                                       0.000       2.062                          

 Hold time                                              -0.074       1.988                          

 Data required time                                                  1.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.988                          
 Data arrival time                                                   2.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.506
  Launch Clock Delay      :  2.062
  Clock Pessimism Removal :  -0.444

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.206       1.206         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.303 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.631         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195       1.826 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.236       2.062         _N3104           
 CLMA_261_775/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK

 CLMA_261_775/CR2                  tco                   0.122       2.184 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/Q
                                   net (fanout=3)        0.057       2.241         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [1]
 CLMA_261_775/B0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   2.241         Logic Levels: 0  
                                                                                   Logic: 0.122ns(68.156%), Route: 0.057ns(31.844%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.489       1.489         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.989         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       2.222 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.284       2.506         _N3104           
 CLMA_261_775/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.444       2.062                          
 clock uncertainty                                       0.000       2.062                          

 Hold time                                              -0.072       1.990                          

 Data required time                                                  1.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.990                          
 Data arrival time                                                   2.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L6QL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.506
  Launch Clock Delay      :  2.062
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.206       1.206         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.303 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.631         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195       1.826 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.236       2.062         _N3104           
 CLMA_219_798/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_798/Q1                   tco                   0.109       2.171 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.112       2.283         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [102]
 CLMA_219_792/B2                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   2.283         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.489       1.489         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.989         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       2.222 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.284       2.506         _N3104           
 CLMA_219_792/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.429       2.077                          
 clock uncertainty                                       0.000       2.077                          

 Hold time                                              -0.048       2.029                          

 Data required time                                                  2.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.029                          
 Data arrival time                                                   2.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.062
  Launch Clock Delay      :  1.790
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.760      25.760         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.875 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.260         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.493 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.297      26.790         _N3103           
 CLMA_261_726/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_261_726/Q0                   tco                   0.125      26.915 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.413      27.328         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_261_769/Y1                   td                    0.066      27.394 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.162      27.556         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_781/Y1                   td                    0.066      27.622 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240      27.862         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_267_774/Y3                   td                    0.066      27.928 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.147      28.075         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMS_267_775/Y2                   td                    0.066      28.141 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.561      28.702         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMS_267_793/A3                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  28.702         Logic Levels: 4  
                                                                                   Logic: 0.389ns(20.345%), Route: 1.523ns(79.655%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.206      51.206         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.303 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.631         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195      51.826 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.236      52.062         _N3104           
 CLMS_267_793/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.062                          
 clock uncertainty                                      -0.050      52.012                          

 Setup time                                             -0.082      51.930                          

 Data required time                                                 51.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.930                          
 Data arrival time                                                  28.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.062
  Launch Clock Delay      :  1.790
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.760      25.760         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.875 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.260         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.493 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.297      26.790         _N3103           
 CLMA_261_726/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_261_726/Q0                   tco                   0.125      26.915 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.413      27.328         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_261_769/Y1                   td                    0.066      27.394 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.162      27.556         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_781/Y1                   td                    0.066      27.622 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240      27.862         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_267_774/Y3                   td                    0.066      27.928 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.147      28.075         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMS_267_775/Y2                   td                    0.066      28.141 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.561      28.702         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_267_792/A5                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/I5

 Data arrival time                                                  28.702         Logic Levels: 4  
                                                                                   Logic: 0.389ns(20.345%), Route: 1.523ns(79.655%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.206      51.206         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.303 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.631         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195      51.826 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.236      52.062         _N3104           
 CLMA_267_792/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/CLK
 clock pessimism                                         0.000      52.062                          
 clock uncertainty                                      -0.050      52.012                          

 Setup time                                             -0.051      51.961                          

 Data required time                                                 51.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.961                          
 Data arrival time                                                  28.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.062
  Launch Clock Delay      :  1.790
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.760      25.760         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.875 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.260         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.493 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.297      26.790         _N3103           
 CLMA_261_726/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_261_726/Q0                   tco                   0.125      26.915 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.413      27.328         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_261_769/Y1                   td                    0.066      27.394 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.162      27.556         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_261_781/Y1                   td                    0.066      27.622 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240      27.862         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_267_774/Y3                   td                    0.066      27.928 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.147      28.075         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMS_267_775/Y2                   td                    0.066      28.141 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.480      28.621         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_267_792/B3                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  28.621         Logic Levels: 4  
                                                                                   Logic: 0.389ns(21.245%), Route: 1.442ns(78.755%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.206      51.206         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.303 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.631         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195      51.826 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.236      52.062         _N3104           
 CLMA_267_792/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.062                          
 clock uncertainty                                      -0.050      52.012                          

 Setup time                                             -0.080      51.932                          

 Data required time                                                 51.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.932                          
 Data arrival time                                                  28.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.506
  Launch Clock Delay      :  1.447
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.591      25.591         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.688 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.016         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.211 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.236      26.447         _N3103           
 CLMA_261_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_261_769/Q1                   tco                   0.103      26.550 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.121      26.671         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_261_775/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  26.671         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.982%), Route: 0.121ns(54.018%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.489       1.489         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.989         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       2.222 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.284       2.506         _N3104           
 CLMA_261_775/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.506                          
 clock uncertainty                                       0.050       2.556                          

 Hold time                                               0.027       2.583                          

 Data required time                                                  2.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.583                          
 Data arrival time                                                  26.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.515
  Launch Clock Delay      :  1.458
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.591      25.591         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.688 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.016         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.211 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.247      26.458         _N3103           
 CLMA_261_739/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_261_739/Q2                   tco                   0.109      26.567 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=4)        0.116      26.683         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_261_751/B5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.683         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.444%), Route: 0.116ns(51.556%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.489       1.489         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.989         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       2.222 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.293       2.515         _N3104           
 CLMA_261_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.515                          
 clock uncertainty                                       0.050       2.565                          

 Hold time                                              -0.008       2.557                          

 Data required time                                                  2.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.557                          
 Data arrival time                                                  26.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.126                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.506
  Launch Clock Delay      :  1.447
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.591      25.591         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.688 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.016         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.211 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.236      26.447         _N3103           
 CLMA_261_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_261_769/Q3                   tco                   0.103      26.550 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.122      26.672         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_261_775/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  26.672         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.778%), Route: 0.122ns(54.222%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.489       1.489         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.604 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.989         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233       2.222 r       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.284       2.506         _N3104           
 CLMA_261_775/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.506                          
 clock uncertainty                                       0.050       2.556                          

 Hold time                                              -0.025       2.531                          

 Data required time                                                  2.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.531                          
 Data arrival time                                                  26.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.447
  Launch Clock Delay      :  2.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.641      76.641         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.756 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.141         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233      77.374 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.296      77.670         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_738/Q1                   tco                   0.126      77.796 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.518      78.314         u_CORES/id_o [4] 
 CLMA_261_769/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                  78.314         Logic Levels: 0  
                                                                                   Logic: 0.126ns(19.565%), Route: 0.518ns(80.435%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.591     125.591         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.688 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.016         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.211 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.236     126.447         _N3103           
 CLMA_261_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.447                          
 clock uncertainty                                      -0.050     126.397                          

 Setup time                                             -0.074     126.323                          

 Data required time                                                126.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.323                          
 Data arrival time                                                  78.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.447
  Launch Clock Delay      :  2.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.641      76.641         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.756 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.141         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233      77.374 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.296      77.670         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_738/Q2                   tco                   0.120      77.790 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.382      78.172         u_CORES/conf_sel [0]
 CLMA_261_769/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.172         Logic Levels: 0  
                                                                                   Logic: 0.120ns(23.904%), Route: 0.382ns(76.096%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.591     125.591         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.688 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.016         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.211 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.236     126.447         _N3103           
 CLMA_261_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.447                          
 clock uncertainty                                      -0.050     126.397                          

 Setup time                                             -0.116     126.281                          

 Data required time                                                126.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.281                          
 Data arrival time                                                  78.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.447
  Launch Clock Delay      :  2.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.641      76.641         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.756 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.141         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.233      77.374 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.296      77.670         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_738/Q2                   tco                   0.120      77.790 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.382      78.172         u_CORES/conf_sel [0]
 CLMA_261_769/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.172         Logic Levels: 0  
                                                                                   Logic: 0.120ns(23.904%), Route: 0.382ns(76.096%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.591     125.591         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.688 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.016         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.211 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.236     126.447         _N3103           
 CLMA_261_769/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.447                          
 clock uncertainty                                      -0.050     126.397                          

 Setup time                                             -0.116     126.281                          

 Data required time                                                126.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.281                          
 Data arrival time                                                  78.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.788
  Launch Clock Delay      :  2.153
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.249     127.153         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_261_738/Q3                   tco                   0.104     127.257 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.176     127.433         u_CORES/id_o [1] 
 CLMA_261_739/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 127.433         Logic Levels: 0  
                                                                                   Logic: 0.104ns(37.143%), Route: 0.176ns(62.857%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.760     125.760         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.875 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.260         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.493 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.295     126.788         _N3103           
 CLMA_261_739/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.788                          
 clock uncertainty                                       0.050     126.838                          

 Hold time                                              -0.025     126.813                          

 Data required time                                                126.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.813                          
 Data arrival time                                                 127.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.790
  Launch Clock Delay      :  2.153
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.249     127.153         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_261_738/Q3                   tco                   0.104     127.257 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.179     127.436         u_CORES/id_o [1] 
 CLMA_261_726/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 127.436         Logic Levels: 0  
                                                                                   Logic: 0.104ns(36.749%), Route: 0.179ns(63.251%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.760     125.760         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.875 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.260         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.493 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.297     126.790         _N3103           
 CLMA_261_726/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.790                          
 clock uncertainty                                       0.050     126.840                          

 Hold time                                              -0.025     126.815                          

 Data required time                                                126.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.815                          
 Data arrival time                                                 127.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.621                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.788
  Launch Clock Delay      :  2.153
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_844/CLKOUT
                                   net (fanout=131)      0.249     127.153         _N3104           
 CLMA_261_738/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_738/Q0                   tco                   0.104     127.257 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.179     127.436         u_CORES/id_o [3] 
 CLMA_267_744/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 127.436         Logic Levels: 0  
                                                                                   Logic: 0.104ns(36.749%), Route: 0.179ns(63.251%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.760     125.760         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.875 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.260         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.493 r       HCKBROUTE_843/CLKOUT
                                   net (fanout=11)       0.295     126.788         _N3103           
 CLMA_267_744/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.788                          
 clock uncertainty                                       0.050     126.838                          

 Hold time                                              -0.025     126.813                          

 Data required time                                                126.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.813                          
 Data arrival time                                                 127.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.020
  Launch Clock Delay      :  2.372
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.307       2.372         _N3107           
 CLMA_243_552/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_243_552/CR1                  tco                   0.142       2.514 f       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=15)       0.394       2.908         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_231_552/RSCO                 td                    0.052       2.960 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       2.960         _N99             
 CLMA_231_558/RSCO                 td                    0.049       3.009 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       3.009         _N98             
 CLMA_231_564/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.009         Logic Levels: 2  
                                                                                   Logic: 0.243ns(38.148%), Route: 0.394ns(61.852%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.259       7.020         _N3107           
 CLMA_231_564/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.304       7.324                          
 clock uncertainty                                      -0.050       7.274                          

 Recovery time                                          -0.116       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   3.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.020
  Launch Clock Delay      :  2.372
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.307       2.372         _N3107           
 CLMA_243_552/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_243_552/CR1                  tco                   0.142       2.514 f       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=15)       0.394       2.908         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_231_552/RSCO                 td                    0.052       2.960 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       2.960         _N99             
 CLMA_231_558/RSCO                 td                    0.049       3.009 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[3]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       3.009         _N98             
 CLMA_231_564/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.009         Logic Levels: 2  
                                                                                   Logic: 0.243ns(38.148%), Route: 0.394ns(61.852%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.259       7.020         _N3107           
 CLMA_231_564/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.304       7.324                          
 clock uncertainty                                      -0.050       7.274                          

 Recovery time                                          -0.116       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   3.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[3]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.006
  Launch Clock Delay      :  2.359
  Clock Pessimism Removal :  0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.294       2.359         _N3106           
 CLMA_207_402/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_402/CR2                  tco                   0.141       2.500 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=14)       0.328       2.828         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_225_402/RSCO                 td                    0.052       2.880 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       2.880         _N2229           
 CLMA_225_408/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[3]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.880         Logic Levels: 1  
                                                                                   Logic: 0.193ns(37.044%), Route: 0.328ns(62.956%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.245       7.006         _N3107           
 CLMA_225_408/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.209       7.215                          
 clock uncertainty                                      -0.050       7.165                          

 Recovery time                                          -0.116       7.049                          

 Data required time                                                  7.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.049                          
 Data arrival time                                                   2.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.169                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.359
  Launch Clock Delay      :  2.007
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.566         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.246       2.007         _N3106           
 CLMA_207_402/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_402/CR2                  tco                   0.123       2.130 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=14)       0.187       2.317         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_219_396/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.317         Logic Levels: 0  
                                                                                   Logic: 0.123ns(39.677%), Route: 0.187ns(60.323%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.294       2.359         _N3107           
 CLMA_219_396/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.209       2.150                          
 clock uncertainty                                       0.000       2.150                          

 Removal time                                           -0.038       2.112                          

 Data required time                                                  2.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.112                          
 Data arrival time                                                   2.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.205                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/dv/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.358
  Launch Clock Delay      :  2.007
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.566         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.246       2.007         _N3106           
 CLMA_207_402/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_402/CR2                  tco                   0.123       2.130 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=14)       0.188       2.318         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_219_403/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/dv/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.318         Logic Levels: 0  
                                                                                   Logic: 0.123ns(39.550%), Route: 0.188ns(60.450%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.293       2.358         _N3107           
 CLMA_219_403/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/dv/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.209       2.149                          
 clock uncertainty                                       0.000       2.149                          

 Removal time                                           -0.038       2.111                          

 Data required time                                                  2.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.111                          
 Data arrival time                                                   2.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.359
  Launch Clock Delay      :  2.007
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.566         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_846/CLKOUT
                                   net (fanout=92)       0.246       2.007         _N3106           
 CLMA_207_402/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_402/CR2                  tco                   0.123       2.130 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=14)       0.232       2.362         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_225_402/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   2.362         Logic Levels: 0  
                                                                                   Logic: 0.123ns(34.648%), Route: 0.232ns(65.352%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.294       2.359         _N3107           
 CLMA_225_402/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.209       2.150                          
 clock uncertainty                                       0.000       2.150                          

 Removal time                                           -0.038       2.112                          

 Data required time                                                  2.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.112                          
 Data arrival time                                                   2.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[2]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.018
  Launch Clock Delay      :  2.358
  Clock Pessimism Removal :  0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_3      
 HCKB_213_496/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_852/CLKOUT
                                   net (fanout=1402)     0.307     502.358         _N3111           
 CLMA_249_541/CLK                                                          f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_249_541/Q0                   tco                   0.125     502.483 f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=70)       1.200     503.683         u_Top_Project/u_algorithm_left/resetn_GetMax
 CLMA_159_348/RSCO                 td                    0.052     503.735 r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     503.735         _N974            
 CLMA_159_354/RSCO                 td                    0.049     503.784 r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     503.784         _N973            
 CLMA_159_360/RSCI                                                         r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.784         Logic Levels: 2  
                                                                                   Logic: 0.226ns(15.849%), Route: 1.200ns(84.151%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                      1500.000    1500.000 f                        
 H21                                                     0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128    1500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440    1500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1501.231 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328    1501.559         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.195    1501.754 f       HCKBROUTE_851/CLKOUT
                                   net (fanout=1176)     0.264    1502.018         _N3112           
 CLMA_159_360/CLK                                                          f       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.202    1502.220                          
 clock uncertainty                                      -0.050    1502.170                          

 Recovery time                                          -0.101    1502.069                          

 Data required time                                               1502.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.069                          
 Data arrival time                                                 503.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.018
  Launch Clock Delay      :  2.358
  Clock Pessimism Removal :  0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_3      
 HCKB_213_496/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_852/CLKOUT
                                   net (fanout=1402)     0.307     502.358         _N3111           
 CLMA_249_541/CLK                                                          f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_249_541/Q0                   tco                   0.125     502.483 f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=70)       1.200     503.683         u_Top_Project/u_algorithm_left/resetn_GetMax
 CLMA_159_348/RSCO                 td                    0.052     503.735 r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     503.735         _N974            
 CLMA_159_354/RSCO                 td                    0.049     503.784 r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     503.784         _N973            
 CLMA_159_360/RSCI                                                         r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.784         Logic Levels: 2  
                                                                                   Logic: 0.226ns(15.849%), Route: 1.200ns(84.151%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                      1500.000    1500.000 f                        
 H21                                                     0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128    1500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440    1500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1501.231 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328    1501.559         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.195    1501.754 f       HCKBROUTE_851/CLKOUT
                                   net (fanout=1176)     0.264    1502.018         _N3112           
 CLMA_159_360/CLK                                                          f       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.202    1502.220                          
 clock uncertainty                                      -0.050    1502.170                          

 Recovery time                                          -0.101    1502.069                          

 Data required time                                               1502.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.069                          
 Data arrival time                                                 503.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[6]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.018
  Launch Clock Delay      :  2.358
  Clock Pessimism Removal :  0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_3      
 HCKB_213_496/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_852/CLKOUT
                                   net (fanout=1402)     0.307     502.358         _N3111           
 CLMA_249_541/CLK                                                          f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_249_541/Q0                   tco                   0.125     502.483 f       u_Top_Project/u_algorithm_left/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=70)       1.200     503.683         u_Top_Project/u_algorithm_left/resetn_GetMax
 CLMA_159_348/RSCO                 td                    0.052     503.735 r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000     503.735         _N974            
 CLMA_159_354/RSCO                 td                    0.049     503.784 r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000     503.784         _N973            
 CLMA_159_360/RSCI                                                         r       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[6]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.784         Logic Levels: 2  
                                                                                   Logic: 0.226ns(15.849%), Route: 1.200ns(84.151%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                      1500.000    1500.000 f                        
 H21                                                     0.000    1500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128    1500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440    1500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1501.231 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328    1501.559         ntclkbufg_3      
 HCKB_213_476/CLKOUT               td                    0.195    1501.754 f       HCKBROUTE_851/CLKOUT
                                   net (fanout=1176)     0.264    1502.018         _N3112           
 CLMA_159_360/CLK                                                          f       u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.202    1502.220                          
 clock uncertainty                                      -0.050    1502.170                          

 Recovery time                                          -0.101    1502.069                          

 Data required time                                               1502.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1502.069                          
 Data arrival time                                                 503.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[5]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.354
  Launch Clock Delay      :  2.016
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_3      
 HCKB_213_496/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_852/CLKOUT
                                   net (fanout=1402)     0.262     502.016         _N3111           
 CLMA_261_541/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_261_541/Q1                   tco                   0.110     502.126 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=74)       0.151     502.277         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMA_261_504/RS                                                           f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[5]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 502.277         Logic Levels: 0  
                                                                                   Logic: 0.110ns(42.146%), Route: 0.151ns(57.854%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_3      
 HCKB_213_496/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_852/CLKOUT
                                   net (fanout=1402)     0.303     502.354         _N3111           
 CLMA_261_504/CLK                                                          f       u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.330     502.024                          
 clock uncertainty                                       0.000     502.024                          

 Removal time                                           -0.038     501.986                          

 Data required time                                                501.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.986                          
 Data arrival time                                                 502.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/GetMax_u/count[2]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.349
  Launch Clock Delay      :  2.003
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.249     502.003         _N3110           
 CLMS_183_787/CLK                                                          f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_183_787/Q0                   tco                   0.109     502.112 f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=82)       0.161     502.273         u_Top_Project/u_algorithm_down/resetn_GetMax
 CLMA_177_793/RS                                                           f       u_Top_Project/u_algorithm_down/GetMax_u/count[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 502.273         Logic Levels: 0  
                                                                                   Logic: 0.109ns(40.370%), Route: 0.161ns(59.630%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.298     502.349         _N3110           
 CLMA_177_793/CLK                                                          f       u_Top_Project/u_algorithm_down/GetMax_u/count[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.330     502.019                          
 clock uncertainty                                       0.000     502.019                          

 Removal time                                           -0.038     501.981                          

 Data required time                                                501.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.981                          
 Data arrival time                                                 502.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/GetMax_u/count[4]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.349
  Launch Clock Delay      :  2.003
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.249     502.003         _N3110           
 CLMS_183_787/CLK                                                          f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMS_183_787/Q0                   tco                   0.109     502.112 f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=82)       0.161     502.273         u_Top_Project/u_algorithm_down/resetn_GetMax
 CLMA_177_793/RS                                                           f       u_Top_Project/u_algorithm_down/GetMax_u/count[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 502.273         Logic Levels: 0  
                                                                                   Logic: 0.109ns(40.370%), Route: 0.161ns(59.630%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.298     502.349         _N3110           
 CLMA_177_793/CLK                                                          f       u_Top_Project/u_algorithm_down/GetMax_u/count[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.330     502.019                          
 clock uncertainty                                       0.000     502.019                          

 Removal time                                           -0.038     501.981                          

 Data required time                                                501.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.981                          
 Data arrival time                                                 502.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws_B (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.306       2.371         _N3107           
 CLMA_243_546/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_243_546/Q2                   tco                   0.125       2.496 f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.160       2.656         u_Top_Project/u_RGB_control_Top_B/ws_Send_24Bit
 CLMA_243_552/Y1                   td                    0.125       2.781 r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        1.674       4.455         nt_ws_B          
 IOLHR_16_258/DO_P                 td                    0.488       4.943 r       ws_B_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.943         ws_B_obuf/ntO    
 IOBD_0_258/PAD                    td                    1.954       6.897 r       ws_B_obuf/opit_0/O
                                   net (fanout=1)        0.116       7.013         ws_B             
 W25                                                                       r       ws_B (port)      

 Data arrival time                                                   7.013         Logic Levels: 3  
                                                                                   Logic: 2.692ns(57.992%), Route: 1.950ns(42.008%)
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_847/CLKOUT
                                   net (fanout=102)      0.294       2.359         _N3107           
 CLMA_225_402/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_225_402/Q2                   tco                   0.125       2.484 f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.281       2.765         u_Top_Project/u_RGB_control_Top_A/ws_Send_24Bit
 CLMA_207_402/Y2                   td                    0.125       2.890 r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        1.074       3.964         nt_ws            
 IOLHR_16_282/DO_P                 td                    0.488       4.452 r       ws_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.452         ws_obuf/ntO      
 IOBD_0_282/PAD                    td                    1.954       6.406 r       ws_obuf/opit_0/O 
                                   net (fanout=1)        0.119       6.525         ws               
 V26                                                                       r       ws (port)        

 Data arrival time                                                   6.525         Logic Levels: 3  
                                                                                   Logic: 2.692ns(64.618%), Route: 1.474ns(35.382%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[18]/opit_0_inv/CLK
Endpoint    : vout_data[18] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_850/CLKOUT
                                   net (fanout=2372)     0.297       2.354         _N3110           
 CLMA_183_798/CLK                                                          r       vin_data_d2[18]/opit_0_inv/CLK

 CLMA_183_798/Q2                   tco                   0.125       2.479 f       vin_data_d2[18]/opit_0_inv/Q
                                   net (fanout=18)       1.777       4.256         nt_vout_data[18] 
 IOLHR_16_342/DO_P                 td                    0.488       4.744 f       vout_data_obuf[18]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.744         vout_data_obuf[18]/ntO
 IOBD_0_342/PAD                    td                    1.546       6.290 f       vout_data_obuf[18]/opit_0/O
                                   net (fanout=1)        0.123       6.413         vout_data[18]    
 R26                                                                       f       vout_data[18] (port)

 Data arrival time                                                   6.413         Logic Levels: 2  
                                                                                   Logic: 2.159ns(53.190%), Route: 1.900ns(46.810%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[33][6]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.445       0.571 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.073       0.644 r       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1685)     0.230       0.874         nt_rst_n         
 CLMS_33_931/RS                                                            r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[33][6]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   0.874         Logic Levels: 2  
                                                                                   Logic: 0.518ns(59.268%), Route: 0.356ns(40.732%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[33][10]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.445       0.571 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.073       0.644 r       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1685)     0.230       0.874         nt_rst_n         
 CLMS_33_931/RS                                                            r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[33][10]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   0.874         Logic Levels: 2  
                                                                                   Logic: 0.518ns(59.268%), Route: 0.356ns(40.732%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.440       0.595 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.595         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.073       0.668 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.224       0.892         nt_vin_vs        
 CLMA_21_636/M1                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   0.892         Logic Levels: 2  
                                                                                   Logic: 0.513ns(57.511%), Route: 0.379ns(42.489%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 25.000 sec
Action report_timing: CPU time elapsed is 23.672 sec
Current time: Tue Nov  8 23:49:12 2022
Action report_timing: Peak memory pool usage is 1,114,198,016 bytes
Report timing is finished successfully.
