----------------------------------------------------------------------------------------------
--
-- Generated by X-HDL Verilog Translator - Version 4.2.5 May 28, 2012
-- Fri Feb 19 2016 15:28:33
--
--      Input file      : 
--      Component name  : demux_18
--      Author          : 
--      Company         : 
--
--      Description     : 
--
--
----------------------------------------------------------------------------------------------

LIBRARY ieee;
   USE ieee.std_logic_1164.all;


ENTITY demux_18 IS
   PORT (
      a         : OUT STD_LOGIC;
      b         : OUT STD_LOGIC;
      c         : OUT STD_LOGIC;
      d         : OUT STD_LOGIC;
      e         : OUT STD_LOGIC;
      f         : OUT STD_LOGIC;
      g         : OUT STD_LOGIC;
      h         : OUT STD_LOGIC;
      s         : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      in_xhdl8  : IN STD_LOGIC
   );
END demux_18;

ARCHITECTURE trans OF demux_18 IS
   COMPONENT demux_12 IS
      PORT (
         a         : OUT STD_LOGIC;
         b         : OUT STD_LOGIC;
         in_xhdl2  : IN STD_LOGIC;
         sel       : IN STD_LOGIC
      );
   END COMPONENT;
   
   COMPONENT demux_14 IS
      PORT (
         a         : OUT STD_LOGIC;
         b         : OUT STD_LOGIC;
         c         : OUT STD_LOGIC;
         d         : OUT STD_LOGIC;
         s         : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
         in_xhdl4  : IN STD_LOGIC
      );
   END COMPONENT;
   
   SIGNAL w1      : STD_LOGIC;
   SIGNAL w2      : STD_LOGIC;
   
   -- Declare intermediate signals for referenced outputs
   SIGNAL a_xhdl0 : STD_LOGIC;
   SIGNAL b_xhdl1 : STD_LOGIC;
   SIGNAL c_xhdl2 : STD_LOGIC;
   SIGNAL d_xhdl3 : STD_LOGIC;
   SIGNAL e_xhdl4 : STD_LOGIC;
   SIGNAL f_xhdl5 : STD_LOGIC;
   SIGNAL g_xhdl6 : STD_LOGIC;
   SIGNAL h_xhdl7 : STD_LOGIC;
BEGIN
   -- Drive referenced outputs
   a <= a_xhdl0;
   b <= b_xhdl1;
   c <= c_xhdl2;
   d <= d_xhdl3;
   e <= e_xhdl4;
   f <= f_xhdl5;
   g <= g_xhdl6;
   h <= h_xhdl7;
   
   
   
   d1 : demux_12
      PORT MAP (
         w1,
         w2,
         in_xhdl8,
         s(2)
      );
   
   
   d2 : demux_14
      PORT MAP (
         a_xhdl0,
         b_xhdl1,
         c_xhdl2,
         d_xhdl3,
         s(1 DOWNTO 0),
         w1
      );
   
   
   d3 : demux_14
      PORT MAP (
         e_xhdl4,
         f_xhdl5,
         g_xhdl6,
         h_xhdl7,
         s(1 DOWNTO 0),
         w2
      );
   
END trans;



