Version 3.2 HI-TECH Software Intermediate Code
"207 ../../../../Desktop/LaurTec_PIC_libraries_v_3.3.1/inc\CANlib.h
[c E16056 0 32 64 96 128 .. ]
[n E16056 CAN_OP_MODE CAN_OP_MODE_NORMAL CAN_OP_MODE_SLEEP CAN_OP_MODE_LOOP CAN_OP_MODE_LISTEN CAN_OP_MODE_CONFIG  ]
"27382 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic18f4480.h
[v _CANCON `Vuc ~T0 @X0 0 e@3951 ]
"27274
[v _CANSTAT `Vuc ~T0 @X0 0 e@3950 ]
"219 ../../../../Desktop/LaurTec_PIC_libraries_v_3.3.1/inc\CANlib.h
[c E16062 255 1 255 254 2 255 253 4 255 251 8 255 247 16 255 239 96 255 223 191 159 .. ]
[n E16062 CAN_CONFIG_FLAGS CAN_CONFIG_DEFAULT CAN_CONFIG_PHSEG2_PRG_BIT CAN_CONFIG_PHSEG2_PRG_ON CAN_CONFIG_PHSEG2_PRG_OFF CAN_CONFIG_LINE_FILTER_BIT CAN_CONFIG_LINE_FILTER_ON CAN_CONFIG_LINE_FILTER_OFF CAN_CONFIG_SAMPLE_BIT CAN_CONFIG_SAMPLE_ONCE CAN_CONFIG_SAMPLE_THRICE CAN_CONFIG_MSG_TYPE_BIT CAN_CONFIG_STD_MSG CAN_CONFIG_XTD_MSG CAN_CONFIG_DBL_BUFFER_BIT CAN_CONFIG_DBL_BUFFER_ON CAN_CONFIG_DBL_BUFFER_OFF CAN_CONFIG_MSG_BITS CAN_CONFIG_ALL_MSG CAN_CONFIG_VALID_XTD_MSG CAN_CONFIG_VALID_STD_MSG CAN_CONFIG_ALL_VALID_MSG  ]
"27485 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic18f4480.h
[v _BRGCON1 `Vuc ~T0 @X0 0 e@3952 ]
"27546
[v _BRGCON2 `Vuc ~T0 @X0 0 e@3953 ]
"27616
[v _BRGCON3 `Vuc ~T0 @X0 0 e@3954 ]
"27552
[s S1729 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1729 . PRSEG0 PRSEG1 PRSEG2 SEG1PH0 SEG1PH1 SEG1PH2 SAM SEG2PHT ]
"27562
[s S1730 :7 `uc 1 :1 `uc 1 ]
[n S1730 . . SEG2PHTS ]
"27551
[u S1728 `S1729 1 `S1730 1 ]
[n S1728 . . . ]
"27567
[v _BRGCON2bits `VS1728 ~T0 @X0 0 e@3953 ]
"27622
[s S1732 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1732 . SEG2PH0 SEG2PH1 SEG2PH2 . WAKFIL WAKDIS ]
"27621
[u S1731 `S1732 1 ]
[n S1731 . . ]
"27631
[v _BRGCON3bits `VS1731 ~T0 @X0 0 e@3954 ]
"25925
[v _RXB0CON `Vuc ~T0 @X0 0 e@3936 ]
"25931
[s S1639 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1639 . FILHIT0 JTOFF_FILHIT1 RXB0DBEN_FILHIT2 RXRTRRO_FILHIT3 FILHIT4 RXM0_RTRRO RXM1 RXFUL ]
"25941
[s S1640 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1640 . . JTOFF RXB0DBEN RXRTRRO . RXM0 ]
"25949
[s S1641 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1641 . . FILHIT1 FILHIT2 FILHIT3 . RTRRO ]
"25957
[s S1642 :2 `uc 1 :1 `uc 1 ]
[n S1642 . . RXBODBEN ]
"25961
[s S1643 :1 `uc 1 ]
[n S1643 . RXB0FILHIT0 ]
"25964
[s S1644 :1 `uc 1 :1 `uc 1 ]
[n S1644 . . RXB0FILHIT1 ]
"25968
[s S1645 :2 `uc 1 :1 `uc 1 ]
[n S1645 . . RXB0FILHIT2 ]
"25972
[s S1646 :3 `uc 1 :1 `uc 1 ]
[n S1646 . . RXB0FILHIT3 ]
"25976
[s S1647 :4 `uc 1 :1 `uc 1 ]
[n S1647 . . RXB0FILHIT4 ]
"25980
[s S1648 :7 `uc 1 :1 `uc 1 ]
[n S1648 . . RXB0FUL ]
"25984
[s S1649 :5 `uc 1 :1 `uc 1 ]
[n S1649 . . RXB0M0 ]
"25988
[s S1650 :6 `uc 1 :1 `uc 1 ]
[n S1650 . . RXB0M1 ]
"25992
[s S1651 :3 `uc 1 :1 `uc 1 ]
[n S1651 . . RXB0RTRR0 ]
"25996
[s S1652 :5 `uc 1 :1 `uc 1 ]
[n S1652 . . RXB0RTRRO ]
"25930
[u S1638 `S1639 1 `S1640 1 `S1641 1 `S1642 1 `S1643 1 `S1644 1 `S1645 1 `S1646 1 `S1647 1 `S1648 1 `S1649 1 `S1650 1 `S1651 1 `S1652 1 ]
[n S1638 . . . . . . . . . . . . . . . ]
"26001
[v _RXB0CONbits `VS1638 ~T0 @X0 0 e@3936 ]
"24434
[v _RXB1CON `Vuc ~T0 @X0 0 e@3920 ]
"259 ../../../../Desktop/LaurTec_PIC_libraries_v_3.3.1/inc\CANlib.h
[c E16096 1 2 .. ]
[n E16096 CAN_MASK CAN_MASK_B1 CAN_MASK_B2  ]
"179
[v _CANSetMask `(v ~T0 @X0 0 ef3`E16096`ul`E16062 ]
"280
[c E16099 0 1 2 3 4 5 .. ]
[n E16099 CAN_FILTER CAN_FILTER_B1_F1 CAN_FILTER_B1_F2 CAN_FILTER_B2_F1 CAN_FILTER_B2_F2 CAN_FILTER_B2_F3 CAN_FILTER_B2_F4  ]
"180
[v _CANSetFilter `(v ~T0 @X0 0 ef3`E16099`ul`E16062 ]
"295
[c E16084 3 252 253 254 255 8 247 255 64 255 191 .. ]
[n E16084 CAN_TX_MSG_FLAGS CAN_TX_PRIORITY_MASK CAN_TX_PRIORITY_0 CAN_TX_PRIORITY_1 CAN_TX_PRIORITY_2 CAN_TX_PRIORITY_3 CAN_TX_FRAME_MASK CAN_TX_STD_FRAME CAN_TX_XTD_FRAME CAN_TX_RTR_MASK CAN_REMOTE_TX_FRAME CAN_NORMAL_TX_FRAME  ]
"23071 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic18f4480.h
[s S1478 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1478 . TXPRI0 TXPRI1 . TXREQ TXERR TXLARB TXABT TXBIF ]
"23081
[s S1479 :7 `uc 1 :1 `uc 1 ]
[n S1479 . . TX0IF ]
"23085
[s S1480 :6 `uc 1 :1 `uc 1 ]
[n S1480 . . TXB0ABT ]
"23089
[s S1481 :4 `uc 1 :1 `uc 1 ]
[n S1481 . . TXB0ERR ]
"23093
[s S1482 :5 `uc 1 :1 `uc 1 ]
[n S1482 . . TXB0LARB ]
"23097
[s S1483 :1 `uc 1 ]
[n S1483 . TXB0PRI0 ]
"23100
[s S1484 :1 `uc 1 :1 `uc 1 ]
[n S1484 . . TXB0PRI1 ]
"23104
[s S1485 :3 `uc 1 :1 `uc 1 ]
[n S1485 . . TXB0REQ ]
"23070
[u S1477 `S1478 1 `S1479 1 `S1480 1 `S1481 1 `S1482 1 `S1483 1 `S1484 1 `S1485 1 ]
[n S1477 . . . . . . . . . ]
"23109
[v _TXB0CONbits `VS1477 ~T0 @X0 0 e@3904 ]
"23683
[v _TXB0DLC `Vuc ~T0 @X0 0 e@3909 ]
"23689
[s S1525 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1525 . DLC0 DLC1 DLC2 DLC3 . TXRTR ]
"23697
[s S1526 :1 `uc 1 ]
[n S1526 . TXB0DLC0 ]
"23700
[s S1527 :1 `uc 1 :1 `uc 1 ]
[n S1527 . . TXB0DLC1 ]
"23704
[s S1528 :2 `uc 1 :1 `uc 1 ]
[n S1528 . . TXB0DLC2 ]
"23708
[s S1529 :3 `uc 1 :1 `uc 1 ]
[n S1529 . . TXB0DLC3 ]
"23712
[s S1530 :6 `uc 1 :1 `uc 1 ]
[n S1530 . . TXB0RTR ]
"23688
[u S1524 `S1525 1 `S1526 1 `S1527 1 `S1528 1 `S1529 1 `S1530 1 ]
[n S1524 . . . . . . . ]
"23717
[v _TXB0DLCbits `VS1524 ~T0 @X0 0 e@3909 ]
"23551
[v _TXB0EIDL `Vuc ~T0 @X0 0 e@3908 ]
"23419
[v _TXB0EIDH `Vuc ~T0 @X0 0 e@3907 ]
"23315
[v _TXB0SIDL `Vuc ~T0 @X0 0 e@3906 ]
"23321
[s S1497 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1497 . EID16 EID17 . EXIDE . SID0 SID1 SID2 ]
"23331
[s S1498 :1 `uc 1 ]
[n S1498 . TXB0EID16 ]
"23334
[s S1499 :1 `uc 1 :1 `uc 1 ]
[n S1499 . . TXB0EID17 ]
"23338
[s S1500 :3 `uc 1 :1 `uc 1 ]
[n S1500 . . TXB0EXIDE ]
"23342
[s S1501 :5 `uc 1 :1 `uc 1 ]
[n S1501 . . TXB0SID0 ]
"23346
[s S1502 :6 `uc 1 :1 `uc 1 ]
[n S1502 . . TXB0SID1 ]
"23350
[s S1503 :7 `uc 1 :1 `uc 1 ]
[n S1503 . . TXB0SID2 ]
"23320
[u S1496 `S1497 1 `S1498 1 `S1499 1 `S1500 1 `S1501 1 `S1502 1 `S1503 1 ]
[n S1496 . . . . . . . . ]
"23355
[v _TXB0SIDLbits `VS1496 ~T0 @X0 0 e@3906 ]
"23183
[v _TXB0SIDH `Vuc ~T0 @X0 0 e@3905 ]
"23771
[v _TXB0D0 `Vuc ~T0 @X0 0 e@3910 ]
"23832
[v _TXB0D1 `Vuc ~T0 @X0 0 e@3911 ]
"23893
[v _TXB0D2 `Vuc ~T0 @X0 0 e@3912 ]
"23954
[v _TXB0D3 `Vuc ~T0 @X0 0 e@3913 ]
"24015
[v _TXB0D4 `Vuc ~T0 @X0 0 e@3914 ]
"24076
[v _TXB0D5 `Vuc ~T0 @X0 0 e@3915 ]
"24137
[v _TXB0D6 `Vuc ~T0 @X0 0 e@3916 ]
"24198
[v _TXB0D7 `Vuc ~T0 @X0 0 e@3917 ]
"21693
[s S1401 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1401 . TXPRI0 TXPRI1 . TXREQ TXERR TXLARB TXABT TXBIF ]
"21703
[s S1402 :7 `uc 1 :1 `uc 1 ]
[n S1402 . . TXBIFTXB1CON ]
"21707
[s S1403 :7 `uc 1 :1 `uc 1 ]
[n S1403 . . TX1IF ]
"21711
[s S1404 :6 `uc 1 :1 `uc 1 ]
[n S1404 . . TXB1ABT ]
"21715
[s S1405 :4 `uc 1 :1 `uc 1 ]
[n S1405 . . TXB1ERR ]
"21719
[s S1406 :5 `uc 1 :1 `uc 1 ]
[n S1406 . . TXB1LARB ]
"21723
[s S1407 :1 `uc 1 ]
[n S1407 . TXB1PRI0 ]
"21726
[s S1408 :1 `uc 1 :1 `uc 1 ]
[n S1408 . . TXB1PRI1 ]
"21730
[s S1409 :3 `uc 1 :1 `uc 1 ]
[n S1409 . . TXB1REQ ]
"21692
[u S1400 `S1401 1 `S1402 1 `S1403 1 `S1404 1 `S1405 1 `S1406 1 `S1407 1 `S1408 1 `S1409 1 ]
[n S1400 . . . . . . . . . . ]
"21735
[v _TXB1CONbits `VS1400 ~T0 @X0 0 e@3888 ]
"22314
[v _TXB1DLC `Vuc ~T0 @X0 0 e@3893 ]
"22320
[s S1449 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1449 . DLC0 DLC1 DLC2 DLC3 . TXRTR ]
"22328
[s S1450 :1 `uc 1 ]
[n S1450 . TXB1DLC0 ]
"22331
[s S1451 :1 `uc 1 :1 `uc 1 ]
[n S1451 . . TXB1DLC1 ]
"22335
[s S1452 :2 `uc 1 :1 `uc 1 ]
[n S1452 . . TXB1DLC2 ]
"22339
[s S1453 :3 `uc 1 :1 `uc 1 ]
[n S1453 . . TXB1DLC3 ]
"22343
[s S1454 :6 `uc 1 :1 `uc 1 ]
[n S1454 . . TXB1RTR ]
"22319
[u S1448 `S1449 1 `S1450 1 `S1451 1 `S1452 1 `S1453 1 `S1454 1 ]
[n S1448 . . . . . . . ]
"22348
[v _TXB1DLCbits `VS1448 ~T0 @X0 0 e@3893 ]
"22182
[v _TXB1EIDL `Vuc ~T0 @X0 0 e@3892 ]
"22050
[v _TXB1EIDH `Vuc ~T0 @X0 0 e@3891 ]
"21946
[v _TXB1SIDL `Vuc ~T0 @X0 0 e@3890 ]
"21952
[s S1421 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1421 . EID16 EID17 . EXIDE . SID0 SID1 SID2 ]
"21962
[s S1422 :1 `uc 1 ]
[n S1422 . TXB1EID16 ]
"21965
[s S1423 :1 `uc 1 :1 `uc 1 ]
[n S1423 . . TXB1EID17 ]
"21969
[s S1424 :3 `uc 1 :1 `uc 1 ]
[n S1424 . . TXB1EXIDE ]
"21973
[s S1425 :5 `uc 1 :1 `uc 1 ]
[n S1425 . . TXB1SID0 ]
"21977
[s S1426 :6 `uc 1 :1 `uc 1 ]
[n S1426 . . TXB1SID1 ]
"21981
[s S1427 :7 `uc 1 :1 `uc 1 ]
[n S1427 . . TXB1SID2 ]
"21951
[u S1420 `S1421 1 `S1422 1 `S1423 1 `S1424 1 `S1425 1 `S1426 1 `S1427 1 ]
[n S1420 . . . . . . . . ]
"21986
[v _TXB1SIDLbits `VS1420 ~T0 @X0 0 e@3890 ]
"21814
[v _TXB1SIDH `Vuc ~T0 @X0 0 e@3889 ]
"22402
[v _TXB1D0 `Vuc ~T0 @X0 0 e@3894 ]
"22463
[v _TXB1D1 `Vuc ~T0 @X0 0 e@3895 ]
"22524
[v _TXB1D2 `Vuc ~T0 @X0 0 e@3896 ]
"22585
[v _TXB1D3 `Vuc ~T0 @X0 0 e@3897 ]
"22646
[v _TXB1D4 `Vuc ~T0 @X0 0 e@3898 ]
"22707
[v _TXB1D5 `Vuc ~T0 @X0 0 e@3899 ]
"22768
[v _TXB1D6 `Vuc ~T0 @X0 0 e@3900 ]
"22829
[v _TXB1D7 `Vuc ~T0 @X0 0 e@3901 ]
"20315
[s S1324 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1324 . TXPRI0 TXPRI1 . TXREQ TXERR TXLARB TXABT TXBIF ]
"20325
[s S1325 :7 `uc 1 :1 `uc 1 ]
[n S1325 . . TXBIFBXB2CON ]
"20329
[s S1326 :7 `uc 1 :1 `uc 1 ]
[n S1326 . . TX2IF ]
"20333
[s S1327 :6 `uc 1 :1 `uc 1 ]
[n S1327 . . TXB2ABT ]
"20337
[s S1328 :4 `uc 1 :1 `uc 1 ]
[n S1328 . . TXB2ERR ]
"20341
[s S1329 :5 `uc 1 :1 `uc 1 ]
[n S1329 . . TXB2LARB ]
"20345
[s S1330 :1 `uc 1 ]
[n S1330 . TXB2PRI0 ]
"20348
[s S1331 :1 `uc 1 :1 `uc 1 ]
[n S1331 . . TXB2PRI1 ]
"20352
[s S1332 :3 `uc 1 :1 `uc 1 ]
[n S1332 . . TXB2REQ ]
"20314
[u S1323 `S1324 1 `S1325 1 `S1326 1 `S1327 1 `S1328 1 `S1329 1 `S1330 1 `S1331 1 `S1332 1 ]
[n S1323 . . . . . . . . . . ]
"20357
[v _TXB2CONbits `VS1323 ~T0 @X0 0 e@3872 ]
"20936
[v _TXB2DLC `Vuc ~T0 @X0 0 e@3877 ]
"20942
[s S1372 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1372 . DLC0 DLC1 DLC2 DLC3 . TXRTR ]
"20950
[s S1373 :1 `uc 1 ]
[n S1373 . TXB2DLC0 ]
"20953
[s S1374 :1 `uc 1 :1 `uc 1 ]
[n S1374 . . TXB2DLC1 ]
"20957
[s S1375 :2 `uc 1 :1 `uc 1 ]
[n S1375 . . TXB2DLC2 ]
"20961
[s S1376 :3 `uc 1 :1 `uc 1 ]
[n S1376 . . TXB2DLC3 ]
"20965
[s S1377 :6 `uc 1 :1 `uc 1 ]
[n S1377 . . TXB2RTR ]
"20941
[u S1371 `S1372 1 `S1373 1 `S1374 1 `S1375 1 `S1376 1 `S1377 1 ]
[n S1371 . . . . . . . ]
"20970
[v _TXB2DLCbits `VS1371 ~T0 @X0 0 e@3877 ]
"20804
[v _TXB2EIDL `Vuc ~T0 @X0 0 e@3876 ]
"20672
[v _TXB2EIDH `Vuc ~T0 @X0 0 e@3875 ]
"20568
[v _TXB2SIDL `Vuc ~T0 @X0 0 e@3874 ]
"20574
[s S1344 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1344 . EID16 EID17 . EXIDE . SID0 SID1 SID2 ]
"20584
[s S1345 :1 `uc 1 ]
[n S1345 . TXB2EID16 ]
"20587
[s S1346 :1 `uc 1 :1 `uc 1 ]
[n S1346 . . TXB2EID17 ]
"20591
[s S1347 :3 `uc 1 :1 `uc 1 ]
[n S1347 . . TXB2EXIDE ]
"20595
[s S1348 :5 `uc 1 :1 `uc 1 ]
[n S1348 . . TXB2SID0 ]
"20599
[s S1349 :6 `uc 1 :1 `uc 1 ]
[n S1349 . . TXB2SID1 ]
"20603
[s S1350 :7 `uc 1 :1 `uc 1 ]
[n S1350 . . TXB2SID2 ]
"20573
[u S1343 `S1344 1 `S1345 1 `S1346 1 `S1347 1 `S1348 1 `S1349 1 `S1350 1 ]
[n S1343 . . . . . . . . ]
"20608
[v _TXB2SIDLbits `VS1343 ~T0 @X0 0 e@3874 ]
"20436
[v _TXB2SIDH `Vuc ~T0 @X0 0 e@3873 ]
"21024
[v _TXB2D0 `Vuc ~T0 @X0 0 e@3878 ]
"21085
[v _TXB2D1 `Vuc ~T0 @X0 0 e@3879 ]
"21146
[v _TXB2D2 `Vuc ~T0 @X0 0 e@3880 ]
"21207
[v _TXB2D3 `Vuc ~T0 @X0 0 e@3881 ]
"21268
[v _TXB2D4 `Vuc ~T0 @X0 0 e@3882 ]
"21329
[v _TXB2D5 `Vuc ~T0 @X0 0 e@3883 ]
"21390
[v _TXB2D6 `Vuc ~T0 @X0 0 e@3884 ]
"21451
[v _TXB2D7 `Vuc ~T0 @X0 0 e@3885 ]
"53 ../../../../Desktop/LaurTec_PIC_libraries_v_3.3.1/inc\CANlib.h
[s S2120 `ul 1 `uc -> 8 `i `uc 1 `uc 1 `uc 1 ]
[n S2120 . identifier data type length RTR ]
"27692 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic18f4480.h
[s S1736 :7 `uc 1 :1 `uc 1 ]
[n S1736 . . RXB0OVFL_NOT_FIFOEMPTY ]
"27696
[s S1737 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1737 . EWARN RXWARN TXWARN RXBP TXBP TXBO RXBnOVFL RXB0OVFL_nFIFOEMPTY ]
"27706
[s S1738 :7 `uc 1 :1 `uc 1 ]
[n S1738 . . RXB0OVFL_NOT_FIFOEMPTY ]
"27710
[s S1739 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1739 . . RXB1OVFL RXB0OVFL ]
"27715
[s S1740 :7 `uc 1 :1 `uc 1 ]
[n S1740 . . FIFOEMPTY ]
"27719
[s S1741 :7 `uc 1 :1 `uc 1 ]
[n S1741 . . NOT_FIFOEMPTY ]
"27723
[s S1742 :7 `uc 1 :1 `uc 1 ]
[n S1742 . . nFIFOEMPTY ]
"27727
[s S1743 :6 `uc 1 :1 `uc 1 ]
[n S1743 . . RXBNOVFL ]
"27691
[u S1735 `S1736 1 `S1737 1 `S1738 1 `S1739 1 `S1740 1 `S1741 1 `S1742 1 `S1743 1 ]
[n S1735 . . . . . . . . . ]
"27732
[v _COMSTATbits `VS1735 ~T0 @X0 0 e@3956 ]
"534 ../../../../Desktop/LaurTec_PIC_libraries_v_3.3.1/inc\CANlib.h
[c E16106 1 2 .. ]
[n E16106 CAN_RX_ERRORS CAN_RX_BUFFER_1_OVFL CAN_RX_BUFFER_2_OVFL  ]
"24440 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic18f4480.h
[s S1554 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1554 . FILHIT0 FILHIT1 FILHIT2 RXRTRRO_FILHIT3 FILHIT4 RXM0_RTRRO RXM1 RXFUL ]
"24450
[s S1555 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1555 . . RXRTRRO . RXM0 ]
"24456
[s S1556 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1556 . . FILHIT3 . RTRRO ]
"24462
[s S1557 :1 `uc 1 ]
[n S1557 . RXB1FILHIT0 ]
"24465
[s S1558 :1 `uc 1 :1 `uc 1 ]
[n S1558 . . RXB1FILHIT1 ]
"24469
[s S1559 :2 `uc 1 :1 `uc 1 ]
[n S1559 . . RXB1FILHIT2 ]
"24473
[s S1560 :3 `uc 1 :1 `uc 1 ]
[n S1560 . . RXB1FILHIT3 ]
"24477
[s S1561 :4 `uc 1 :1 `uc 1 ]
[n S1561 . . RXB1FILHIT4 ]
"24481
[s S1562 :7 `uc 1 :1 `uc 1 ]
[n S1562 . . RXB1FUL ]
"24485
[s S1563 :5 `uc 1 :1 `uc 1 ]
[n S1563 . . RXB1M0 ]
"24489
[s S1564 :6 `uc 1 :1 `uc 1 ]
[n S1564 . . RXB1M1 ]
"24493
[s S1565 :3 `uc 1 :1 `uc 1 ]
[n S1565 . . RXB1RTRR0 ]
"24497
[s S1566 :5 `uc 1 :1 `uc 1 ]
[n S1566 . . RXB1RTRRO ]
"24439
[u S1553 `S1554 1 `S1555 1 `S1556 1 `S1557 1 `S1558 1 `S1559 1 `S1560 1 `S1561 1 `S1562 1 `S1563 1 `S1564 1 `S1565 1 `S1566 1 ]
[n S1553 . . . . . . . . . . . . . . ]
"24502
[v _RXB1CONbits `VS1553 ~T0 @X0 0 e@3920 ]
"25262
[v _RXB1D0 `Vuc ~T0 @X0 0 e@3926 ]
"25323
[v _RXB1D1 `Vuc ~T0 @X0 0 e@3927 ]
"25384
[v _RXB1D2 `Vuc ~T0 @X0 0 e@3928 ]
"25445
[v _RXB1D3 `Vuc ~T0 @X0 0 e@3929 ]
"25506
[v _RXB1D4 `Vuc ~T0 @X0 0 e@3930 ]
"25567
[v _RXB1D5 `Vuc ~T0 @X0 0 e@3931 ]
"25628
[v _RXB1D6 `Vuc ~T0 @X0 0 e@3932 ]
"25689
[v _RXB1D7 `Vuc ~T0 @X0 0 e@3933 ]
"25136
[s S1607 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1607 . DLC0 DLC1 DLC2 DLC3 RB0 RB1 RXRTR ]
"25145
[s S1608 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1608 . . RESRB0 RESRB1 ]
"25150
[s S1609 :1 `uc 1 ]
[n S1609 . RXB1DLC0 ]
"25153
[s S1610 :1 `uc 1 :1 `uc 1 ]
[n S1610 . . RXB1DLC1 ]
"25157
[s S1611 :2 `uc 1 :1 `uc 1 ]
[n S1611 . . RXB1DLC2 ]
"25161
[s S1612 :3 `uc 1 :1 `uc 1 ]
[n S1612 . . RXB1DLC3 ]
"25165
[s S1613 :4 `uc 1 :1 `uc 1 ]
[n S1613 . . RXB1RB0 ]
"25169
[s S1614 :5 `uc 1 :1 `uc 1 ]
[n S1614 . . RXB1RB1 ]
"25173
[s S1615 :6 `uc 1 :1 `uc 1 ]
[n S1615 . . RXB1RTR ]
"25135
[u S1606 `S1607 1 `S1608 1 `S1609 1 `S1610 1 `S1611 1 `S1612 1 `S1613 1 `S1614 1 `S1615 1 ]
[n S1606 . . . . . . . . . . ]
"25178
[v _RXB1DLCbits `VS1606 ~T0 @X0 0 e@3925 ]
"25130
[v _RXB1DLC `Vuc ~T0 @X0 0 e@3925 ]
"24754
[s S1578 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1578 . EID16 EID17 . EXID SRR SID0 SID1 SID2 ]
"24764
[s S1579 :1 `uc 1 ]
[n S1579 . RXB1EID16 ]
"24767
[s S1580 :1 `uc 1 :1 `uc 1 ]
[n S1580 . . RXB1EID17 ]
"24771
[s S1581 :3 `uc 1 :1 `uc 1 ]
[n S1581 . . RXB1EXID ]
"24775
[s S1582 :5 `uc 1 :1 `uc 1 ]
[n S1582 . . RXB1SID0 ]
"24779
[s S1583 :6 `uc 1 :1 `uc 1 ]
[n S1583 . . RXB1SID1 ]
"24783
[s S1584 :7 `uc 1 :1 `uc 1 ]
[n S1584 . . RXB1SID2 ]
"24787
[s S1585 :4 `uc 1 :1 `uc 1 ]
[n S1585 . . RXB1SRR ]
"24753
[u S1577 `S1578 1 `S1579 1 `S1580 1 `S1581 1 `S1582 1 `S1583 1 `S1584 1 `S1585 1 ]
[n S1577 . . . . . . . . . ]
"24792
[v _RXB1SIDLbits `VS1577 ~T0 @X0 0 e@3922 ]
"24616
[v _RXB1SIDH `Vuc ~T0 @X0 0 e@3921 ]
"24748
[v _RXB1SIDL `Vuc ~T0 @X0 0 e@3922 ]
"24998
[v _RXB1EIDL `Vuc ~T0 @X0 0 e@3924 ]
"24866
[v _RXB1EIDH `Vuc ~T0 @X0 0 e@3923 ]
"26786
[v _RXB0D0 `Vuc ~T0 @X0 0 e@3942 ]
"26847
[v _RXB0D1 `Vuc ~T0 @X0 0 e@3943 ]
"26908
[v _RXB0D2 `Vuc ~T0 @X0 0 e@3944 ]
"26969
[v _RXB0D3 `Vuc ~T0 @X0 0 e@3945 ]
"27030
[v _RXB0D4 `Vuc ~T0 @X0 0 e@3946 ]
"27091
[v _RXB0D5 `Vuc ~T0 @X0 0 e@3947 ]
"27152
[v _RXB0D6 `Vuc ~T0 @X0 0 e@3948 ]
"27213
[v _RXB0D7 `Vuc ~T0 @X0 0 e@3949 ]
"26660
[s S1693 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1693 . DLC0 DLC1 DLC2 DLC3 RB0 RB1 RXRTR ]
"26669
[s S1694 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1694 . . RESRB0 RESRB1 ]
"26674
[s S1695 :1 `uc 1 ]
[n S1695 . RXB0DLC0 ]
"26677
[s S1696 :1 `uc 1 :1 `uc 1 ]
[n S1696 . . RXB0DLC1 ]
"26681
[s S1697 :2 `uc 1 :1 `uc 1 ]
[n S1697 . . RXB0DLC2 ]
"26685
[s S1698 :3 `uc 1 :1 `uc 1 ]
[n S1698 . . RXB0DLC3 ]
"26689
[s S1699 :4 `uc 1 :1 `uc 1 ]
[n S1699 . . RXB0RB0 ]
"26693
[s S1700 :5 `uc 1 :1 `uc 1 ]
[n S1700 . . RXB0RB1 ]
"26697
[s S1701 :6 `uc 1 :1 `uc 1 ]
[n S1701 . . RXB0RTR ]
"26659
[u S1692 `S1693 1 `S1694 1 `S1695 1 `S1696 1 `S1697 1 `S1698 1 `S1699 1 `S1700 1 `S1701 1 ]
[n S1692 . . . . . . . . . . ]
"26702
[v _RXB0DLCbits `VS1692 ~T0 @X0 0 e@3941 ]
"26654
[v _RXB0DLC `Vuc ~T0 @X0 0 e@3941 ]
"26278
[s S1664 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1664 . EID16 EID17 . EXID SRR SID0 SID1 SID2 ]
"26288
[s S1665 :1 `uc 1 ]
[n S1665 . RXB0EID16 ]
"26291
[s S1666 :1 `uc 1 :1 `uc 1 ]
[n S1666 . . RXB0EID17 ]
"26295
[s S1667 :3 `uc 1 :1 `uc 1 ]
[n S1667 . . RXB0EXID ]
"26299
[s S1668 :5 `uc 1 :1 `uc 1 ]
[n S1668 . . RXB0SID0 ]
"26303
[s S1669 :6 `uc 1 :1 `uc 1 ]
[n S1669 . . RXB0SID1 ]
"26307
[s S1670 :7 `uc 1 :1 `uc 1 ]
[n S1670 . . RXB0SID2 ]
"26311
[s S1671 :4 `uc 1 :1 `uc 1 ]
[n S1671 . . RXB0SRR ]
"26277
[u S1663 `S1664 1 `S1665 1 `S1666 1 `S1667 1 `S1668 1 `S1669 1 `S1670 1 `S1671 1 ]
[n S1663 . . . . . . . . . ]
"26316
[v _RXB0SIDLbits `VS1663 ~T0 @X0 0 e@3938 ]
"26140
[v _RXB0SIDH `Vuc ~T0 @X0 0 e@3937 ]
"26272
[v _RXB0SIDL `Vuc ~T0 @X0 0 e@3938 ]
"26522
[v _RXB0EIDL `Vuc ~T0 @X0 0 e@3940 ]
"26390
[v _RXB0EIDH `Vuc ~T0 @X0 0 e@3939 ]
"19309
[v _RXM0SIDH `Vuc ~T0 @X0 0 e@3864 ]
"19441
[v _RXM0SIDL `Vuc ~T0 @X0 0 e@3865 ]
"19809
[v _RXM1SIDH `Vuc ~T0 @X0 0 e@3868 ]
"19941
[v _RXM1SIDL `Vuc ~T0 @X0 0 e@3869 ]
"19677
[v _RXM0EIDL `Vuc ~T0 @X0 0 e@3867 ]
"19545
[v _RXM0EIDH `Vuc ~T0 @X0 0 e@3866 ]
"19447
[s S1258 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1258 . EID16 EID17 . EXIDEN . SID0 SID1 SID2 ]
"19457
[s S1259 :1 `uc 1 ]
[n S1259 . RXM0EID16 ]
"19460
[s S1260 :1 `uc 1 :1 `uc 1 ]
[n S1260 . . RXM0EID17 ]
"19464
[s S1261 :3 `uc 1 :1 `uc 1 ]
[n S1261 . . RXM0EXIDM ]
"19468
[s S1262 :5 `uc 1 :1 `uc 1 ]
[n S1262 . . RXM0SID0 ]
"19472
[s S1263 :6 `uc 1 :1 `uc 1 ]
[n S1263 . . RXM0SID1 ]
"19476
[s S1264 :7 `uc 1 :1 `uc 1 ]
[n S1264 . . RXM0SID2 ]
"19446
[u S1257 `S1258 1 `S1259 1 `S1260 1 `S1261 1 `S1262 1 `S1263 1 `S1264 1 ]
[n S1257 . . . . . . . . ]
"19481
[v _RXM0SIDLbits `VS1257 ~T0 @X0 0 e@3865 ]
"20177
[v _RXM1EIDL `Vuc ~T0 @X0 0 e@3871 ]
"20045
[v _RXM1EIDH `Vuc ~T0 @X0 0 e@3870 ]
"19947
[s S1296 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1296 . EID16 EID17 . EXIDEN . SID0 SID1 SID2 ]
"19957
[s S1297 :1 `uc 1 ]
[n S1297 . RXM1EID16 ]
"19960
[s S1298 :1 `uc 1 :1 `uc 1 ]
[n S1298 . . RXM1EID17 ]
"19964
[s S1299 :3 `uc 1 :1 `uc 1 ]
[n S1299 . . RXM1EXIDEN ]
"19968
[s S1300 :5 `uc 1 :1 `uc 1 ]
[n S1300 . . RXM1SID0 ]
"19972
[s S1301 :6 `uc 1 :1 `uc 1 ]
[n S1301 . . RXM1SID1 ]
"19976
[s S1302 :7 `uc 1 :1 `uc 1 ]
[n S1302 . . RXM1SID2 ]
"19946
[u S1295 `S1296 1 `S1297 1 `S1298 1 `S1299 1 `S1300 1 `S1301 1 `S1302 1 ]
[n S1295 . . . . . . . . ]
"19981
[v _RXM1SIDLbits `VS1295 ~T0 @X0 0 e@3869 ]
"16393
[s S1024 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1024 . EID16 EID17 . EXIDEN . SID0 SID1 SID2 ]
"16403
[s S1025 :3 `uc 1 :1 `uc 1 ]
[n S1025 . . EXIDE ]
"16407
[s S1026 :1 `uc 1 ]
[n S1026 . RXF0EID16 ]
"16410
[s S1027 :1 `uc 1 :1 `uc 1 ]
[n S1027 . . RXF0EID17 ]
"16414
[s S1028 :3 `uc 1 :1 `uc 1 ]
[n S1028 . . RXF0EXIDEN ]
"16418
[s S1029 :5 `uc 1 :1 `uc 1 ]
[n S1029 . . RXF0SID0 ]
"16422
[s S1030 :6 `uc 1 :1 `uc 1 ]
[n S1030 . . RXF0SID1 ]
"16426
[s S1031 :7 `uc 1 :1 `uc 1 ]
[n S1031 . . RXF0SID2 ]
"16392
[u S1023 `S1024 1 `S1025 1 `S1026 1 `S1027 1 `S1028 1 `S1029 1 `S1030 1 `S1031 1 ]
[n S1023 . . . . . . . . . ]
"16431
[v _RXF0SIDLbits `VS1023 ~T0 @X0 0 e@3841 ]
"16255
[v _RXF0SIDH `Vuc ~T0 @X0 0 e@3840 ]
"16387
[v _RXF0SIDL `Vuc ~T0 @X0 0 e@3841 ]
"16902
[s S1063 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1063 . EID16 EID17 . EXIDEN . SID0 SID1 SID2 ]
"16912
[s S1064 :3 `uc 1 :1 `uc 1 ]
[n S1064 . . EXIDE ]
"16916
[s S1065 :1 `uc 1 ]
[n S1065 . RXF1EID16 ]
"16919
[s S1066 :1 `uc 1 :1 `uc 1 ]
[n S1066 . . RXF1EID17 ]
"16923
[s S1067 :3 `uc 1 :1 `uc 1 ]
[n S1067 . . RXF1EXIDEN ]
"16927
[s S1068 :5 `uc 1 :1 `uc 1 ]
[n S1068 . . RXF1SID0 ]
"16931
[s S1069 :6 `uc 1 :1 `uc 1 ]
[n S1069 . . RXF1SID1 ]
"16935
[s S1070 :7 `uc 1 :1 `uc 1 ]
[n S1070 . . RXF1SID2 ]
"16901
[u S1062 `S1063 1 `S1064 1 `S1065 1 `S1066 1 `S1067 1 `S1068 1 `S1069 1 `S1070 1 ]
[n S1062 . . . . . . . . . ]
"16940
[v _RXF1SIDLbits `VS1062 ~T0 @X0 0 e@3845 ]
"16764
[v _RXF1SIDH `Vuc ~T0 @X0 0 e@3844 ]
"16896
[v _RXF1SIDL `Vuc ~T0 @X0 0 e@3845 ]
"17411
[s S1102 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1102 . EID16 EID17 . EXIDEN . SID0 SID1 SID2 ]
"17421
[s S1103 :3 `uc 1 :1 `uc 1 ]
[n S1103 . . EXIDE ]
"17425
[s S1104 :1 `uc 1 ]
[n S1104 . RXF2EID16 ]
"17428
[s S1105 :1 `uc 1 :1 `uc 1 ]
[n S1105 . . RXF2EID17 ]
"17432
[s S1106 :3 `uc 1 :1 `uc 1 ]
[n S1106 . . RXF2EXIDEN ]
"17436
[s S1107 :5 `uc 1 :1 `uc 1 ]
[n S1107 . . RXF2SID0 ]
"17440
[s S1108 :6 `uc 1 :1 `uc 1 ]
[n S1108 . . RXF2SID1 ]
"17444
[s S1109 :7 `uc 1 :1 `uc 1 ]
[n S1109 . . RXF2SID2 ]
"17410
[u S1101 `S1102 1 `S1103 1 `S1104 1 `S1105 1 `S1106 1 `S1107 1 `S1108 1 `S1109 1 ]
[n S1101 . . . . . . . . . ]
"17449
[v _RXF2SIDLbits `VS1101 ~T0 @X0 0 e@3849 ]
"17273
[v _RXF2SIDH `Vuc ~T0 @X0 0 e@3848 ]
"17405
[v _RXF2SIDL `Vuc ~T0 @X0 0 e@3849 ]
"17920
[s S1141 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1141 . EID16 EID17 . EXIDEN . SID0 SID1 SID2 ]
"17930
[s S1142 :3 `uc 1 :1 `uc 1 ]
[n S1142 . . EXIDE ]
"17934
[s S1143 :1 `uc 1 ]
[n S1143 . RXF3EID16 ]
"17937
[s S1144 :1 `uc 1 :1 `uc 1 ]
[n S1144 . . RXF3EID17 ]
"17941
[s S1145 :3 `uc 1 :1 `uc 1 ]
[n S1145 . . RXF3EXIDEN ]
"17945
[s S1146 :5 `uc 1 :1 `uc 1 ]
[n S1146 . . RXF3SID0 ]
"17949
[s S1147 :6 `uc 1 :1 `uc 1 ]
[n S1147 . . RXF3SID1 ]
"17953
[s S1148 :7 `uc 1 :1 `uc 1 ]
[n S1148 . . RXF3SID2 ]
"17919
[u S1140 `S1141 1 `S1142 1 `S1143 1 `S1144 1 `S1145 1 `S1146 1 `S1147 1 `S1148 1 ]
[n S1140 . . . . . . . . . ]
"17958
[v _RXF3SIDLbits `VS1140 ~T0 @X0 0 e@3853 ]
"17782
[v _RXF3SIDH `Vuc ~T0 @X0 0 e@3852 ]
"17914
[v _RXF3SIDL `Vuc ~T0 @X0 0 e@3853 ]
"18429
[s S1180 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1180 . EID16 EID17 . EXIDEN . SID0 SID1 SID2 ]
"18439
[s S1181 :3 `uc 1 :1 `uc 1 ]
[n S1181 . . EXIDE ]
"18443
[s S1182 :1 `uc 1 ]
[n S1182 . RXF4EID16 ]
"18446
[s S1183 :1 `uc 1 :1 `uc 1 ]
[n S1183 . . RXF4EID17 ]
"18450
[s S1184 :3 `uc 1 :1 `uc 1 ]
[n S1184 . . RXF4EXIDEN ]
"18454
[s S1185 :5 `uc 1 :1 `uc 1 ]
[n S1185 . . RXF4SID0 ]
"18458
[s S1186 :6 `uc 1 :1 `uc 1 ]
[n S1186 . . RXF4SID1 ]
"18462
[s S1187 :7 `uc 1 :1 `uc 1 ]
[n S1187 . . RXF4SID2 ]
"18428
[u S1179 `S1180 1 `S1181 1 `S1182 1 `S1183 1 `S1184 1 `S1185 1 `S1186 1 `S1187 1 ]
[n S1179 . . . . . . . . . ]
"18467
[v _RXF4SIDLbits `VS1179 ~T0 @X0 0 e@3857 ]
"18291
[v _RXF4SIDH `Vuc ~T0 @X0 0 e@3856 ]
"18423
[v _RXF4SIDL `Vuc ~T0 @X0 0 e@3857 ]
"18938
[s S1219 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1219 . EID16 EID17 . EXIDEN . SID0 SID1 SID2 ]
"18948
[s S1220 :3 `uc 1 :1 `uc 1 ]
[n S1220 . . EXIDE ]
"18952
[s S1221 :1 `uc 1 ]
[n S1221 . RXF5EID16 ]
"18955
[s S1222 :1 `uc 1 :1 `uc 1 ]
[n S1222 . . RXF5EID17 ]
"18959
[s S1223 :3 `uc 1 :1 `uc 1 ]
[n S1223 . . RXF5EXIDEN ]
"18963
[s S1224 :5 `uc 1 :1 `uc 1 ]
[n S1224 . . RXF5SID0 ]
"18967
[s S1225 :6 `uc 1 :1 `uc 1 ]
[n S1225 . . RXF5SID1 ]
"18971
[s S1226 :7 `uc 1 :1 `uc 1 ]
[n S1226 . . RXF5SID2 ]
"18937
[u S1218 `S1219 1 `S1220 1 `S1221 1 `S1222 1 `S1223 1 `S1224 1 `S1225 1 `S1226 1 ]
[n S1218 . . . . . . . . . ]
"18976
[v _RXF5SIDLbits `VS1218 ~T0 @X0 0 e@3861 ]
"18800
[v _RXF5SIDH `Vuc ~T0 @X0 0 e@3860 ]
"18932
[v _RXF5SIDL `Vuc ~T0 @X0 0 e@3861 ]
"16632
[v _RXF0EIDL `Vuc ~T0 @X0 0 e@3843 ]
"16500
[v _RXF0EIDH `Vuc ~T0 @X0 0 e@3842 ]
"17141
[v _RXF1EIDL `Vuc ~T0 @X0 0 e@3847 ]
"17009
[v _RXF1EIDH `Vuc ~T0 @X0 0 e@3846 ]
"17650
[v _RXF2EIDL `Vuc ~T0 @X0 0 e@3851 ]
"17518
[v _RXF2EIDH `Vuc ~T0 @X0 0 e@3850 ]
"18159
[v _RXF3EIDL `Vuc ~T0 @X0 0 e@3855 ]
"18027
[v _RXF3EIDH `Vuc ~T0 @X0 0 e@3854 ]
"18668
[v _RXF4EIDL `Vuc ~T0 @X0 0 e@3859 ]
"18536
[v _RXF4EIDH `Vuc ~T0 @X0 0 e@3858 ]
"19177
[v _RXF5EIDL `Vuc ~T0 @X0 0 e@3863 ]
"19045
[v _RXF5EIDH `Vuc ~T0 @X0 0 e@3862 ]
"27388
[s S1723 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1723 . FP0 WIN0_FP1 WIN1_FP2 WIN2_FP3 ABAT REQOP0 REQOP1 REQOP2 ]
"27398
[s S1724 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1724 . . WIN0 WIN1 WIN2 ]
"27404
[s S1725 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1725 . . FP1 FP2 FP3 ]
"27387
[u S1722 `S1723 1 `S1724 1 `S1725 1 ]
[n S1722 . . . . ]
"27411
[v _CANCONbits `VS1722 ~T0 @X0 0 e@3951 ]
"27872
[v _TXERRCNT `Vuc ~T0 @X0 0 e@3958 ]
"27811
[v _RXERRCNT `Vuc ~T0 @X0 0 e@3957 ]
[v F16041 `(v ~T0 @X0 1 tf1`ul ]
"161 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic18.h
[v __delay `JF16041 ~T0 @X0 0 e ]
[p i __delay ]
[t ~ __interrupt__ s ]
[t T47 __interrupt__ __low_priority ]
"31252 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic18f4480.h
[s S1915 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1915 . RXB0IF RXB1IF TXB0IF TXB1IF TXB2IF ERRIF WAKIF IRXIF ]
"31262
[s S1916 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1916 . FIFOWMIF RXBnIF . TXBnIF ]
"31268
[s S1917 :1 `uc 1 :1 `uc 1 ]
[n S1917 . . RXBNIF ]
"31272
[s S1918 :4 `uc 1 :1 `uc 1 ]
[n S1918 . . TXBNIF ]
"31251
[u S1914 `S1915 1 `S1916 1 `S1917 1 `S1918 1 ]
[n S1914 . . . . . ]
"31277
[v _PIR3bits `VS1914 ~T0 @X0 0 e@4004 ]
"28564
[s S1775 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1775 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"28574
[s S1776 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1776 . PSP0 PSP1 PSP2 PSP3 PSP4 PSP5 PSP6 PSP7 ]
"28584
[s S1777 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1777 . C1INB C1INA C2INB C2INA P1A P1B P1C P1D ]
"28594
[s S1778 :4 `uc 1 :1 `uc 1 ]
[n S1778 . . ECCP1 ]
"28598
[s S1779 :7 `uc 1 :1 `uc 1 ]
[n S1779 . . SS2 ]
"28563
[u S1774 `S1775 1 `S1776 1 `S1777 1 `S1778 1 `S1779 1 ]
[n S1774 . . . . . . ]
"28603
[v _PORTDbits `VS1774 ~T0 @X0 0 e@3971 ]
[p mainexit ]
"9 obd.c
[v _board_initialization `(v ~T0 @X0 0 ef ]
"28009 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic18f4480.h
[s S1752 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1752 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"28019
[s S1753 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1753 . AN0 AN1 AN2 AN3 T0CKI AN4 OSC2 OSC1 ]
"28029
[s S1754 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1754 . CVREF . VREFM VREFP . HLVDIN CLKO CLKI ]
"28039
[s S1755 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S1755 . CVREFA . LVDIN ]
"28044
[s S1756 :5 `uc 1 :1 `uc 1 ]
[n S1756 . . SS ]
"28048
[s S1757 :5 `uc 1 :1 `uc 1 ]
[n S1757 . . NOT_SS ]
"28052
[s S1758 :5 `uc 1 :1 `uc 1 ]
[n S1758 . . nSS ]
"28056
[s S1759 :7 `uc 1 :1 `uc 1 ]
[n S1759 . . RJPU ]
"28060
[s S1760 :1 `uc 1 ]
[n S1760 . ULPWUIN ]
"28008
[u S1751 `S1752 1 `S1753 1 `S1754 1 `S1755 1 `S1756 1 `S1757 1 `S1758 1 `S1759 1 `S1760 1 ]
[n S1751 . . . . . . . . . . ]
"28064
[v _PORTAbits `VS1751 ~T0 @X0 0 e@3968 ]
"28961
[v _LATA `Vuc ~T0 @X0 0 e@3977 ]
"29591
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"29093
[v _LATB `Vuc ~T0 @X0 0 e@3978 ]
"29812
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"29225
[v _LATC `Vuc ~T0 @X0 0 e@3979 ]
"30033
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"29357
[v _LATD `Vuc ~T0 @X0 0 e@3980 ]
"30254
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
"29489
[v _LATE `Vuc ~T0 @X0 0 e@3981 ]
"30475
[v _TRISE `Vuc ~T0 @X0 0 e@3990 ]
"33924
[s S2072 :1 `uc 1 ]
[n S2072 . NOT_BOR ]
"33927
[s S2073 :1 `uc 1 :1 `uc 1 ]
[n S2073 . . NOT_POR ]
"33931
[s S2074 :2 `uc 1 :1 `uc 1 ]
[n S2074 . . NOT_PD ]
"33935
[s S2075 :3 `uc 1 :1 `uc 1 ]
[n S2075 . . NOT_TO ]
"33939
[s S2076 :4 `uc 1 :1 `uc 1 ]
[n S2076 . . NOT_RI ]
"33943
[s S2077 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2077 . nBOR nPOR nPD nTO nRI . SBOREN IPEN ]
"33953
[s S2078 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2078 . BOR POR PD TO RI ]
"33923
[u S2071 `S2072 1 `S2073 1 `S2074 1 `S2075 1 `S2076 1 `S2077 1 `S2078 1 ]
[n S2071 . . . . . . . . ]
"33961
[v _RCONbits `VS2071 ~T0 @X0 0 e@4048 ]
"31352
[s S1920 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1920 . RXB0IP RXB1IP TXB0IP TXB1IP TXB2IP ERRIP WAKIP IRXIP ]
"31362
[s S1921 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1921 . FIFOWMIP RXBnIP . TXBnIP ]
"31368
[s S1922 :1 `uc 1 :1 `uc 1 ]
[n S1922 . . RXBNIP ]
"31372
[s S1923 :4 `uc 1 :1 `uc 1 ]
[n S1923 . . TXBNIP ]
"31351
[u S1919 `S1920 1 `S1921 1 `S1922 1 `S1923 1 ]
[n S1919 . . . . . ]
"31377
[v _IPR3bits `VS1919 ~T0 @X0 0 e@4005 ]
"31144
[s S1909 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1909 . RXB0IE RXB1IE TXB0IE TXB1IE TXB2IE ERRIE WAKIE IRXIE ]
"31154
[s S1910 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1910 . FIFOWMIE RXBnIE . TXBnIE ]
"31160
[s S1911 :1 `uc 1 ]
[n S1911 . FIFOMWIE ]
"31163
[s S1912 :1 `uc 1 :1 `uc 1 ]
[n S1912 . . RXBNIE ]
"31167
[s S1913 :4 `uc 1 :1 `uc 1 ]
[n S1913 . . TXBNIE ]
"31143
[u S1908 `S1909 1 `S1910 1 `S1911 1 `S1912 1 `S1913 1 ]
[n S1908 . . . . . . ]
"31172
[v _PIE3bits `VS1908 ~T0 @X0 0 e@4003 ]
"34922
[s S2112 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2112 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"34932
[s S2113 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2113 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE GIE ]
"34942
[s S2114 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2114 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE GIEL GIEH ]
"34952
[s S2115 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2115 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"34962
[s S2116 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2116 . . GIEL GIEH ]
"34921
[u S2111 `S2112 1 `S2113 1 `S2114 1 `S2115 1 `S2116 1 ]
[n S2111 . . . . . . ]
"34968
[v _INTCONbits `VS2111 ~T0 @X0 0 e@4082 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4480.h: 49: extern volatile unsigned char RXF6SIDH @ 0xD60;
"51 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic18f4480.h
[; ;pic18f4480.h: 51: asm("RXF6SIDH equ 0D60h");
[; <" RXF6SIDH equ 0D60h ;# ">
[; ;pic18f4480.h: 54: typedef union {
[; ;pic18f4480.h: 55: struct {
[; ;pic18f4480.h: 56: unsigned SID3 :1;
[; ;pic18f4480.h: 57: unsigned SID4 :1;
[; ;pic18f4480.h: 58: unsigned SID5 :1;
[; ;pic18f4480.h: 59: unsigned SID6 :1;
[; ;pic18f4480.h: 60: unsigned SID7 :1;
[; ;pic18f4480.h: 61: unsigned SID8 :1;
[; ;pic18f4480.h: 62: unsigned SID9 :1;
[; ;pic18f4480.h: 63: unsigned SID10 :1;
[; ;pic18f4480.h: 64: };
[; ;pic18f4480.h: 65: struct {
[; ;pic18f4480.h: 66: unsigned :7;
[; ;pic18f4480.h: 67: unsigned RXF6SID10 :1;
[; ;pic18f4480.h: 68: };
[; ;pic18f4480.h: 69: struct {
[; ;pic18f4480.h: 70: unsigned RXF6SID3 :1;
[; ;pic18f4480.h: 71: };
[; ;pic18f4480.h: 72: struct {
[; ;pic18f4480.h: 73: unsigned :1;
[; ;pic18f4480.h: 74: unsigned RXF6SID4 :1;
[; ;pic18f4480.h: 75: };
[; ;pic18f4480.h: 76: struct {
[; ;pic18f4480.h: 77: unsigned :2;
[; ;pic18f4480.h: 78: unsigned RXF6SID5 :1;
[; ;pic18f4480.h: 79: };
[; ;pic18f4480.h: 80: struct {
[; ;pic18f4480.h: 81: unsigned :3;
[; ;pic18f4480.h: 82: unsigned RXF6SID6 :1;
[; ;pic18f4480.h: 83: };
[; ;pic18f4480.h: 84: struct {
[; ;pic18f4480.h: 85: unsigned :4;
[; ;pic18f4480.h: 86: unsigned RXF6SID7 :1;
[; ;pic18f4480.h: 87: };
[; ;pic18f4480.h: 88: struct {
[; ;pic18f4480.h: 89: unsigned :5;
[; ;pic18f4480.h: 90: unsigned RXF6SID8 :1;
[; ;pic18f4480.h: 91: };
[; ;pic18f4480.h: 92: struct {
[; ;pic18f4480.h: 93: unsigned :6;
[; ;pic18f4480.h: 94: unsigned RXF6SID9 :1;
[; ;pic18f4480.h: 95: };
[; ;pic18f4480.h: 96: } RXF6SIDHbits_t;
[; ;pic18f4480.h: 97: extern volatile RXF6SIDHbits_t RXF6SIDHbits @ 0xD60;
[; ;pic18f4480.h: 181: extern volatile unsigned char RXF6SIDL @ 0xD61;
"183
[; ;pic18f4480.h: 183: asm("RXF6SIDL equ 0D61h");
[; <" RXF6SIDL equ 0D61h ;# ">
[; ;pic18f4480.h: 186: typedef union {
[; ;pic18f4480.h: 187: struct {
[; ;pic18f4480.h: 188: unsigned EID16 :1;
[; ;pic18f4480.h: 189: unsigned EID17 :1;
[; ;pic18f4480.h: 190: unsigned :1;
[; ;pic18f4480.h: 191: unsigned EXIDEN :1;
[; ;pic18f4480.h: 192: unsigned :1;
[; ;pic18f4480.h: 193: unsigned SID0 :1;
[; ;pic18f4480.h: 194: unsigned SID1 :1;
[; ;pic18f4480.h: 195: unsigned SID2 :1;
[; ;pic18f4480.h: 196: };
[; ;pic18f4480.h: 197: struct {
[; ;pic18f4480.h: 198: unsigned :3;
[; ;pic18f4480.h: 199: unsigned EXIDE :1;
[; ;pic18f4480.h: 200: };
[; ;pic18f4480.h: 201: struct {
[; ;pic18f4480.h: 202: unsigned RXF6EID16 :1;
[; ;pic18f4480.h: 203: };
[; ;pic18f4480.h: 204: struct {
[; ;pic18f4480.h: 205: unsigned :1;
[; ;pic18f4480.h: 206: unsigned RXF6EID17 :1;
[; ;pic18f4480.h: 207: };
[; ;pic18f4480.h: 208: struct {
[; ;pic18f4480.h: 209: unsigned :3;
[; ;pic18f4480.h: 210: unsigned RXF6EXIDEN :1;
[; ;pic18f4480.h: 211: };
[; ;pic18f4480.h: 212: struct {
[; ;pic18f4480.h: 213: unsigned :5;
[; ;pic18f4480.h: 214: unsigned RXF6SID0 :1;
[; ;pic18f4480.h: 215: };
[; ;pic18f4480.h: 216: struct {
[; ;pic18f4480.h: 217: unsigned :6;
[; ;pic18f4480.h: 218: unsigned RXF6SID1 :1;
[; ;pic18f4480.h: 219: };
[; ;pic18f4480.h: 220: struct {
[; ;pic18f4480.h: 221: unsigned :7;
[; ;pic18f4480.h: 222: unsigned RXF6SID2 :1;
[; ;pic18f4480.h: 223: };
[; ;pic18f4480.h: 224: } RXF6SIDLbits_t;
[; ;pic18f4480.h: 225: extern volatile RXF6SIDLbits_t RXF6SIDLbits @ 0xD61;
[; ;pic18f4480.h: 294: extern volatile unsigned char RXF6EIDH @ 0xD62;
"296
[; ;pic18f4480.h: 296: asm("RXF6EIDH equ 0D62h");
[; <" RXF6EIDH equ 0D62h ;# ">
[; ;pic18f4480.h: 299: typedef union {
[; ;pic18f4480.h: 300: struct {
[; ;pic18f4480.h: 301: unsigned EID8 :1;
[; ;pic18f4480.h: 302: unsigned EID9 :1;
[; ;pic18f4480.h: 303: unsigned EID10 :1;
[; ;pic18f4480.h: 304: unsigned EID11 :1;
[; ;pic18f4480.h: 305: unsigned EID12 :1;
[; ;pic18f4480.h: 306: unsigned EID13 :1;
[; ;pic18f4480.h: 307: unsigned EID14 :1;
[; ;pic18f4480.h: 308: unsigned EID15 :1;
[; ;pic18f4480.h: 309: };
[; ;pic18f4480.h: 310: struct {
[; ;pic18f4480.h: 311: unsigned :2;
[; ;pic18f4480.h: 312: unsigned RXF6EID10 :1;
[; ;pic18f4480.h: 313: };
[; ;pic18f4480.h: 314: struct {
[; ;pic18f4480.h: 315: unsigned :3;
[; ;pic18f4480.h: 316: unsigned RXF6EID11 :1;
[; ;pic18f4480.h: 317: };
[; ;pic18f4480.h: 318: struct {
[; ;pic18f4480.h: 319: unsigned :4;
[; ;pic18f4480.h: 320: unsigned RXF6EID12 :1;
[; ;pic18f4480.h: 321: };
[; ;pic18f4480.h: 322: struct {
[; ;pic18f4480.h: 323: unsigned :5;
[; ;pic18f4480.h: 324: unsigned RXF6EID13 :1;
[; ;pic18f4480.h: 325: };
[; ;pic18f4480.h: 326: struct {
[; ;pic18f4480.h: 327: unsigned :6;
[; ;pic18f4480.h: 328: unsigned RXF6EID14 :1;
[; ;pic18f4480.h: 329: };
[; ;pic18f4480.h: 330: struct {
[; ;pic18f4480.h: 331: unsigned :7;
[; ;pic18f4480.h: 332: unsigned RXF6EID15 :1;
[; ;pic18f4480.h: 333: };
[; ;pic18f4480.h: 334: struct {
[; ;pic18f4480.h: 335: unsigned RXF6EID8 :1;
[; ;pic18f4480.h: 336: };
[; ;pic18f4480.h: 337: struct {
[; ;pic18f4480.h: 338: unsigned :1;
[; ;pic18f4480.h: 339: unsigned RXF6EID9 :1;
[; ;pic18f4480.h: 340: };
[; ;pic18f4480.h: 341: } RXF6EIDHbits_t;
[; ;pic18f4480.h: 342: extern volatile RXF6EIDHbits_t RXF6EIDHbits @ 0xD62;
[; ;pic18f4480.h: 426: extern volatile unsigned char RXF6EIDL @ 0xD63;
"428
[; ;pic18f4480.h: 428: asm("RXF6EIDL equ 0D63h");
[; <" RXF6EIDL equ 0D63h ;# ">
[; ;pic18f4480.h: 431: typedef union {
[; ;pic18f4480.h: 432: struct {
[; ;pic18f4480.h: 433: unsigned EID0 :1;
[; ;pic18f4480.h: 434: unsigned EID1 :1;
[; ;pic18f4480.h: 435: unsigned EID2 :1;
[; ;pic18f4480.h: 436: unsigned EID3 :1;
[; ;pic18f4480.h: 437: unsigned EID4 :1;
[; ;pic18f4480.h: 438: unsigned EID5 :1;
[; ;pic18f4480.h: 439: unsigned EID6 :1;
[; ;pic18f4480.h: 440: unsigned EID7 :1;
[; ;pic18f4480.h: 441: };
[; ;pic18f4480.h: 442: struct {
[; ;pic18f4480.h: 443: unsigned RXF6EID0 :1;
[; ;pic18f4480.h: 444: };
[; ;pic18f4480.h: 445: struct {
[; ;pic18f4480.h: 446: unsigned :1;
[; ;pic18f4480.h: 447: unsigned RXF6EID1 :1;
[; ;pic18f4480.h: 448: };
[; ;pic18f4480.h: 449: struct {
[; ;pic18f4480.h: 450: unsigned :2;
[; ;pic18f4480.h: 451: unsigned RXF6EID2 :1;
[; ;pic18f4480.h: 452: };
[; ;pic18f4480.h: 453: struct {
[; ;pic18f4480.h: 454: unsigned :3;
[; ;pic18f4480.h: 455: unsigned RXF6EID3 :1;
[; ;pic18f4480.h: 456: };
[; ;pic18f4480.h: 457: struct {
[; ;pic18f4480.h: 458: unsigned :4;
[; ;pic18f4480.h: 459: unsigned RXF6EID4 :1;
[; ;pic18f4480.h: 460: };
[; ;pic18f4480.h: 461: struct {
[; ;pic18f4480.h: 462: unsigned :5;
[; ;pic18f4480.h: 463: unsigned RXF6EID5 :1;
[; ;pic18f4480.h: 464: };
[; ;pic18f4480.h: 465: struct {
[; ;pic18f4480.h: 466: unsigned :6;
[; ;pic18f4480.h: 467: unsigned RXF6EID6 :1;
[; ;pic18f4480.h: 468: };
[; ;pic18f4480.h: 469: struct {
[; ;pic18f4480.h: 470: unsigned :7;
[; ;pic18f4480.h: 471: unsigned RXF6EID7 :1;
[; ;pic18f4480.h: 472: };
[; ;pic18f4480.h: 473: } RXF6EIDLbits_t;
[; ;pic18f4480.h: 474: extern volatile RXF6EIDLbits_t RXF6EIDLbits @ 0xD63;
[; ;pic18f4480.h: 558: extern volatile unsigned char RXF7SIDH @ 0xD64;
"560
[; ;pic18f4480.h: 560: asm("RXF7SIDH equ 0D64h");
[; <" RXF7SIDH equ 0D64h ;# ">
[; ;pic18f4480.h: 563: typedef union {
[; ;pic18f4480.h: 564: struct {
[; ;pic18f4480.h: 565: unsigned SID3 :1;
[; ;pic18f4480.h: 566: unsigned SID4 :1;
[; ;pic18f4480.h: 567: unsigned SID5 :1;
[; ;pic18f4480.h: 568: unsigned SID6 :1;
[; ;pic18f4480.h: 569: unsigned SID7 :1;
[; ;pic18f4480.h: 570: unsigned SID8 :1;
[; ;pic18f4480.h: 571: unsigned SID9 :1;
[; ;pic18f4480.h: 572: unsigned SID10 :1;
[; ;pic18f4480.h: 573: };
[; ;pic18f4480.h: 574: struct {
[; ;pic18f4480.h: 575: unsigned :7;
[; ;pic18f4480.h: 576: unsigned RXF7SID10 :1;
[; ;pic18f4480.h: 577: };
[; ;pic18f4480.h: 578: struct {
[; ;pic18f4480.h: 579: unsigned RXF7SID3 :1;
[; ;pic18f4480.h: 580: };
[; ;pic18f4480.h: 581: struct {
[; ;pic18f4480.h: 582: unsigned :1;
[; ;pic18f4480.h: 583: unsigned RXF7SID4 :1;
[; ;pic18f4480.h: 584: };
[; ;pic18f4480.h: 585: struct {
[; ;pic18f4480.h: 586: unsigned :2;
[; ;pic18f4480.h: 587: unsigned RXF7SID5 :1;
[; ;pic18f4480.h: 588: };
[; ;pic18f4480.h: 589: struct {
[; ;pic18f4480.h: 590: unsigned :3;
[; ;pic18f4480.h: 591: unsigned RXF7SID6 :1;
[; ;pic18f4480.h: 592: };
[; ;pic18f4480.h: 593: struct {
[; ;pic18f4480.h: 594: unsigned :4;
[; ;pic18f4480.h: 595: unsigned RXF7SID7 :1;
[; ;pic18f4480.h: 596: };
[; ;pic18f4480.h: 597: struct {
[; ;pic18f4480.h: 598: unsigned :5;
[; ;pic18f4480.h: 599: unsigned RXF7SID8 :1;
[; ;pic18f4480.h: 600: };
[; ;pic18f4480.h: 601: struct {
[; ;pic18f4480.h: 602: unsigned :6;
[; ;pic18f4480.h: 603: unsigned RXF7SID9 :1;
[; ;pic18f4480.h: 604: };
[; ;pic18f4480.h: 605: } RXF7SIDHbits_t;
[; ;pic18f4480.h: 606: extern volatile RXF7SIDHbits_t RXF7SIDHbits @ 0xD64;
[; ;pic18f4480.h: 690: extern volatile unsigned char RXF7SIDL @ 0xD65;
"692
[; ;pic18f4480.h: 692: asm("RXF7SIDL equ 0D65h");
[; <" RXF7SIDL equ 0D65h ;# ">
[; ;pic18f4480.h: 695: typedef union {
[; ;pic18f4480.h: 696: struct {
[; ;pic18f4480.h: 697: unsigned EID16 :1;
[; ;pic18f4480.h: 698: unsigned EID17 :1;
[; ;pic18f4480.h: 699: unsigned :1;
[; ;pic18f4480.h: 700: unsigned EXIDEN :1;
[; ;pic18f4480.h: 701: unsigned :1;
[; ;pic18f4480.h: 702: unsigned SID0 :1;
[; ;pic18f4480.h: 703: unsigned SID1 :1;
[; ;pic18f4480.h: 704: unsigned SID2 :1;
[; ;pic18f4480.h: 705: };
[; ;pic18f4480.h: 706: struct {
[; ;pic18f4480.h: 707: unsigned :3;
[; ;pic18f4480.h: 708: unsigned EXIDE :1;
[; ;pic18f4480.h: 709: };
[; ;pic18f4480.h: 710: struct {
[; ;pic18f4480.h: 711: unsigned RXF7EID16 :1;
[; ;pic18f4480.h: 712: };
[; ;pic18f4480.h: 713: struct {
[; ;pic18f4480.h: 714: unsigned :1;
[; ;pic18f4480.h: 715: unsigned RXF7EID17 :1;
[; ;pic18f4480.h: 716: };
[; ;pic18f4480.h: 717: struct {
[; ;pic18f4480.h: 718: unsigned :3;
[; ;pic18f4480.h: 719: unsigned RXF7EXIDEN :1;
[; ;pic18f4480.h: 720: };
[; ;pic18f4480.h: 721: struct {
[; ;pic18f4480.h: 722: unsigned :5;
[; ;pic18f4480.h: 723: unsigned RXF7SID0 :1;
[; ;pic18f4480.h: 724: };
[; ;pic18f4480.h: 725: struct {
[; ;pic18f4480.h: 726: unsigned :6;
[; ;pic18f4480.h: 727: unsigned RXF7SID1 :1;
[; ;pic18f4480.h: 728: };
[; ;pic18f4480.h: 729: struct {
[; ;pic18f4480.h: 730: unsigned :7;
[; ;pic18f4480.h: 731: unsigned RXF7SID2 :1;
[; ;pic18f4480.h: 732: };
[; ;pic18f4480.h: 733: } RXF7SIDLbits_t;
[; ;pic18f4480.h: 734: extern volatile RXF7SIDLbits_t RXF7SIDLbits @ 0xD65;
[; ;pic18f4480.h: 803: extern volatile unsigned char RXF7EIDH @ 0xD66;
"805
[; ;pic18f4480.h: 805: asm("RXF7EIDH equ 0D66h");
[; <" RXF7EIDH equ 0D66h ;# ">
[; ;pic18f4480.h: 808: typedef union {
[; ;pic18f4480.h: 809: struct {
[; ;pic18f4480.h: 810: unsigned EID8 :1;
[; ;pic18f4480.h: 811: unsigned EID9 :1;
[; ;pic18f4480.h: 812: unsigned EID10 :1;
[; ;pic18f4480.h: 813: unsigned EID11 :1;
[; ;pic18f4480.h: 814: unsigned EID12 :1;
[; ;pic18f4480.h: 815: unsigned EID13 :1;
[; ;pic18f4480.h: 816: unsigned EID14 :1;
[; ;pic18f4480.h: 817: unsigned EID15 :1;
[; ;pic18f4480.h: 818: };
[; ;pic18f4480.h: 819: struct {
[; ;pic18f4480.h: 820: unsigned :2;
[; ;pic18f4480.h: 821: unsigned RXF7EID10 :1;
[; ;pic18f4480.h: 822: };
[; ;pic18f4480.h: 823: struct {
[; ;pic18f4480.h: 824: unsigned :3;
[; ;pic18f4480.h: 825: unsigned RXF7EID11 :1;
[; ;pic18f4480.h: 826: };
[; ;pic18f4480.h: 827: struct {
[; ;pic18f4480.h: 828: unsigned :4;
[; ;pic18f4480.h: 829: unsigned RXF7EID12 :1;
[; ;pic18f4480.h: 830: };
[; ;pic18f4480.h: 831: struct {
[; ;pic18f4480.h: 832: unsigned :5;
[; ;pic18f4480.h: 833: unsigned RXF7EID13 :1;
[; ;pic18f4480.h: 834: };
[; ;pic18f4480.h: 835: struct {
[; ;pic18f4480.h: 836: unsigned :6;
[; ;pic18f4480.h: 837: unsigned RXF7EID14 :1;
[; ;pic18f4480.h: 838: };
[; ;pic18f4480.h: 839: struct {
[; ;pic18f4480.h: 840: unsigned :7;
[; ;pic18f4480.h: 841: unsigned RXF7EID15 :1;
[; ;pic18f4480.h: 842: };
[; ;pic18f4480.h: 843: struct {
[; ;pic18f4480.h: 844: unsigned RXF7EID8 :1;
[; ;pic18f4480.h: 845: };
[; ;pic18f4480.h: 846: struct {
[; ;pic18f4480.h: 847: unsigned :1;
[; ;pic18f4480.h: 848: unsigned RXF7EID9 :1;
[; ;pic18f4480.h: 849: };
[; ;pic18f4480.h: 850: } RXF7EIDHbits_t;
[; ;pic18f4480.h: 851: extern volatile RXF7EIDHbits_t RXF7EIDHbits @ 0xD66;
[; ;pic18f4480.h: 935: extern volatile unsigned char RXF7EIDL @ 0xD67;
"937
[; ;pic18f4480.h: 937: asm("RXF7EIDL equ 0D67h");
[; <" RXF7EIDL equ 0D67h ;# ">
[; ;pic18f4480.h: 940: typedef union {
[; ;pic18f4480.h: 941: struct {
[; ;pic18f4480.h: 942: unsigned EID0 :1;
[; ;pic18f4480.h: 943: unsigned EID1 :1;
[; ;pic18f4480.h: 944: unsigned EID2 :1;
[; ;pic18f4480.h: 945: unsigned EID3 :1;
[; ;pic18f4480.h: 946: unsigned EID4 :1;
[; ;pic18f4480.h: 947: unsigned EID5 :1;
[; ;pic18f4480.h: 948: unsigned EID6 :1;
[; ;pic18f4480.h: 949: unsigned EID7 :1;
[; ;pic18f4480.h: 950: };
[; ;pic18f4480.h: 951: struct {
[; ;pic18f4480.h: 952: unsigned RXF7EID0 :1;
[; ;pic18f4480.h: 953: };
[; ;pic18f4480.h: 954: struct {
[; ;pic18f4480.h: 955: unsigned :1;
[; ;pic18f4480.h: 956: unsigned RXF7EID1 :1;
[; ;pic18f4480.h: 957: };
[; ;pic18f4480.h: 958: struct {
[; ;pic18f4480.h: 959: unsigned :2;
[; ;pic18f4480.h: 960: unsigned RXF7EID2 :1;
[; ;pic18f4480.h: 961: };
[; ;pic18f4480.h: 962: struct {
[; ;pic18f4480.h: 963: unsigned :3;
[; ;pic18f4480.h: 964: unsigned RXF7EID3 :1;
[; ;pic18f4480.h: 965: };
[; ;pic18f4480.h: 966: struct {
[; ;pic18f4480.h: 967: unsigned :4;
[; ;pic18f4480.h: 968: unsigned RXF7EID4 :1;
[; ;pic18f4480.h: 969: };
[; ;pic18f4480.h: 970: struct {
[; ;pic18f4480.h: 971: unsigned :5;
[; ;pic18f4480.h: 972: unsigned RXF7EID5 :1;
[; ;pic18f4480.h: 973: };
[; ;pic18f4480.h: 974: struct {
[; ;pic18f4480.h: 975: unsigned :6;
[; ;pic18f4480.h: 976: unsigned RXF7EID6 :1;
[; ;pic18f4480.h: 977: };
[; ;pic18f4480.h: 978: struct {
[; ;pic18f4480.h: 979: unsigned :7;
[; ;pic18f4480.h: 980: unsigned RXF7EID7 :1;
[; ;pic18f4480.h: 981: };
[; ;pic18f4480.h: 982: } RXF7EIDLbits_t;
[; ;pic18f4480.h: 983: extern volatile RXF7EIDLbits_t RXF7EIDLbits @ 0xD67;
[; ;pic18f4480.h: 1067: extern volatile unsigned char RXF8SIDH @ 0xD68;
"1069
[; ;pic18f4480.h: 1069: asm("RXF8SIDH equ 0D68h");
[; <" RXF8SIDH equ 0D68h ;# ">
[; ;pic18f4480.h: 1072: typedef union {
[; ;pic18f4480.h: 1073: struct {
[; ;pic18f4480.h: 1074: unsigned SID3 :1;
[; ;pic18f4480.h: 1075: unsigned SID4 :1;
[; ;pic18f4480.h: 1076: unsigned SID5 :1;
[; ;pic18f4480.h: 1077: unsigned SID6 :1;
[; ;pic18f4480.h: 1078: unsigned SID7 :1;
[; ;pic18f4480.h: 1079: unsigned SID8 :1;
[; ;pic18f4480.h: 1080: unsigned SID9 :1;
[; ;pic18f4480.h: 1081: unsigned SID10 :1;
[; ;pic18f4480.h: 1082: };
[; ;pic18f4480.h: 1083: struct {
[; ;pic18f4480.h: 1084: unsigned :7;
[; ;pic18f4480.h: 1085: unsigned RXF8SID10 :1;
[; ;pic18f4480.h: 1086: };
[; ;pic18f4480.h: 1087: struct {
[; ;pic18f4480.h: 1088: unsigned RXF8SID3 :1;
[; ;pic18f4480.h: 1089: };
[; ;pic18f4480.h: 1090: struct {
[; ;pic18f4480.h: 1091: unsigned :1;
[; ;pic18f4480.h: 1092: unsigned RXF8SID4 :1;
[; ;pic18f4480.h: 1093: };
[; ;pic18f4480.h: 1094: struct {
[; ;pic18f4480.h: 1095: unsigned :2;
[; ;pic18f4480.h: 1096: unsigned RXF8SID5 :1;
[; ;pic18f4480.h: 1097: };
[; ;pic18f4480.h: 1098: struct {
[; ;pic18f4480.h: 1099: unsigned :3;
[; ;pic18f4480.h: 1100: unsigned RXF8SID6 :1;
[; ;pic18f4480.h: 1101: };
[; ;pic18f4480.h: 1102: struct {
[; ;pic18f4480.h: 1103: unsigned :4;
[; ;pic18f4480.h: 1104: unsigned RXF8SID7 :1;
[; ;pic18f4480.h: 1105: };
[; ;pic18f4480.h: 1106: struct {
[; ;pic18f4480.h: 1107: unsigned :5;
[; ;pic18f4480.h: 1108: unsigned RXF8SID8 :1;
[; ;pic18f4480.h: 1109: };
[; ;pic18f4480.h: 1110: struct {
[; ;pic18f4480.h: 1111: unsigned :6;
[; ;pic18f4480.h: 1112: unsigned RXF8SID9 :1;
[; ;pic18f4480.h: 1113: };
[; ;pic18f4480.h: 1114: } RXF8SIDHbits_t;
[; ;pic18f4480.h: 1115: extern volatile RXF8SIDHbits_t RXF8SIDHbits @ 0xD68;
[; ;pic18f4480.h: 1199: extern volatile unsigned char RXF8SIDL @ 0xD69;
"1201
[; ;pic18f4480.h: 1201: asm("RXF8SIDL equ 0D69h");
[; <" RXF8SIDL equ 0D69h ;# ">
[; ;pic18f4480.h: 1204: typedef union {
[; ;pic18f4480.h: 1205: struct {
[; ;pic18f4480.h: 1206: unsigned EID16 :1;
[; ;pic18f4480.h: 1207: unsigned EID17 :1;
[; ;pic18f4480.h: 1208: unsigned :1;
[; ;pic18f4480.h: 1209: unsigned EXIDEN :1;
[; ;pic18f4480.h: 1210: unsigned :1;
[; ;pic18f4480.h: 1211: unsigned SID0 :1;
[; ;pic18f4480.h: 1212: unsigned SID1 :1;
[; ;pic18f4480.h: 1213: unsigned SID2 :1;
[; ;pic18f4480.h: 1214: };
[; ;pic18f4480.h: 1215: struct {
[; ;pic18f4480.h: 1216: unsigned :3;
[; ;pic18f4480.h: 1217: unsigned EXIDE :1;
[; ;pic18f4480.h: 1218: };
[; ;pic18f4480.h: 1219: struct {
[; ;pic18f4480.h: 1220: unsigned RXF8EID16 :1;
[; ;pic18f4480.h: 1221: };
[; ;pic18f4480.h: 1222: struct {
[; ;pic18f4480.h: 1223: unsigned :1;
[; ;pic18f4480.h: 1224: unsigned RXF8EID17 :1;
[; ;pic18f4480.h: 1225: };
[; ;pic18f4480.h: 1226: struct {
[; ;pic18f4480.h: 1227: unsigned :3;
[; ;pic18f4480.h: 1228: unsigned RXF8EXIDEN :1;
[; ;pic18f4480.h: 1229: };
[; ;pic18f4480.h: 1230: struct {
[; ;pic18f4480.h: 1231: unsigned :5;
[; ;pic18f4480.h: 1232: unsigned RXF8SID0 :1;
[; ;pic18f4480.h: 1233: };
[; ;pic18f4480.h: 1234: struct {
[; ;pic18f4480.h: 1235: unsigned :6;
[; ;pic18f4480.h: 1236: unsigned RXF8SID1 :1;
[; ;pic18f4480.h: 1237: };
[; ;pic18f4480.h: 1238: struct {
[; ;pic18f4480.h: 1239: unsigned :7;
[; ;pic18f4480.h: 1240: unsigned RXF8SID2 :1;
[; ;pic18f4480.h: 1241: };
[; ;pic18f4480.h: 1242: } RXF8SIDLbits_t;
[; ;pic18f4480.h: 1243: extern volatile RXF8SIDLbits_t RXF8SIDLbits @ 0xD69;
[; ;pic18f4480.h: 1312: extern volatile unsigned char RXF8EIDH @ 0xD6A;
"1314
[; ;pic18f4480.h: 1314: asm("RXF8EIDH equ 0D6Ah");
[; <" RXF8EIDH equ 0D6Ah ;# ">
[; ;pic18f4480.h: 1317: typedef union {
[; ;pic18f4480.h: 1318: struct {
[; ;pic18f4480.h: 1319: unsigned EID8 :1;
[; ;pic18f4480.h: 1320: unsigned EID9 :1;
[; ;pic18f4480.h: 1321: unsigned EID10 :1;
[; ;pic18f4480.h: 1322: unsigned EID11 :1;
[; ;pic18f4480.h: 1323: unsigned EID12 :1;
[; ;pic18f4480.h: 1324: unsigned EID13 :1;
[; ;pic18f4480.h: 1325: unsigned EID14 :1;
[; ;pic18f4480.h: 1326: unsigned EID15 :1;
[; ;pic18f4480.h: 1327: };
[; ;pic18f4480.h: 1328: struct {
[; ;pic18f4480.h: 1329: unsigned :2;
[; ;pic18f4480.h: 1330: unsigned RXF8EID10 :1;
[; ;pic18f4480.h: 1331: };
[; ;pic18f4480.h: 1332: struct {
[; ;pic18f4480.h: 1333: unsigned :3;
[; ;pic18f4480.h: 1334: unsigned RXF8EID11 :1;
[; ;pic18f4480.h: 1335: };
[; ;pic18f4480.h: 1336: struct {
[; ;pic18f4480.h: 1337: unsigned :4;
[; ;pic18f4480.h: 1338: unsigned RXF8EID12 :1;
[; ;pic18f4480.h: 1339: };
[; ;pic18f4480.h: 1340: struct {
[; ;pic18f4480.h: 1341: unsigned :5;
[; ;pic18f4480.h: 1342: unsigned RXF8EID13 :1;
[; ;pic18f4480.h: 1343: };
[; ;pic18f4480.h: 1344: struct {
[; ;pic18f4480.h: 1345: unsigned :6;
[; ;pic18f4480.h: 1346: unsigned RXF8EID14 :1;
[; ;pic18f4480.h: 1347: };
[; ;pic18f4480.h: 1348: struct {
[; ;pic18f4480.h: 1349: unsigned :7;
[; ;pic18f4480.h: 1350: unsigned RXF8EID15 :1;
[; ;pic18f4480.h: 1351: };
[; ;pic18f4480.h: 1352: struct {
[; ;pic18f4480.h: 1353: unsigned RXF8EID8 :1;
[; ;pic18f4480.h: 1354: };
[; ;pic18f4480.h: 1355: struct {
[; ;pic18f4480.h: 1356: unsigned :1;
[; ;pic18f4480.h: 1357: unsigned RXF8EID9 :1;
[; ;pic18f4480.h: 1358: };
[; ;pic18f4480.h: 1359: } RXF8EIDHbits_t;
[; ;pic18f4480.h: 1360: extern volatile RXF8EIDHbits_t RXF8EIDHbits @ 0xD6A;
[; ;pic18f4480.h: 1444: extern volatile unsigned char RXF8EIDL @ 0xD6B;
"1446
[; ;pic18f4480.h: 1446: asm("RXF8EIDL equ 0D6Bh");
[; <" RXF8EIDL equ 0D6Bh ;# ">
[; ;pic18f4480.h: 1449: typedef union {
[; ;pic18f4480.h: 1450: struct {
[; ;pic18f4480.h: 1451: unsigned EID0 :1;
[; ;pic18f4480.h: 1452: unsigned EID1 :1;
[; ;pic18f4480.h: 1453: unsigned EID2 :1;
[; ;pic18f4480.h: 1454: unsigned EID3 :1;
[; ;pic18f4480.h: 1455: unsigned EID4 :1;
[; ;pic18f4480.h: 1456: unsigned EID5 :1;
[; ;pic18f4480.h: 1457: unsigned EID6 :1;
[; ;pic18f4480.h: 1458: unsigned EID7 :1;
[; ;pic18f4480.h: 1459: };
[; ;pic18f4480.h: 1460: struct {
[; ;pic18f4480.h: 1461: unsigned RXF8EID0 :1;
[; ;pic18f4480.h: 1462: };
[; ;pic18f4480.h: 1463: struct {
[; ;pic18f4480.h: 1464: unsigned :1;
[; ;pic18f4480.h: 1465: unsigned RXF8EID1 :1;
[; ;pic18f4480.h: 1466: };
[; ;pic18f4480.h: 1467: struct {
[; ;pic18f4480.h: 1468: unsigned :2;
[; ;pic18f4480.h: 1469: unsigned RXF8EID2 :1;
[; ;pic18f4480.h: 1470: };
[; ;pic18f4480.h: 1471: struct {
[; ;pic18f4480.h: 1472: unsigned :3;
[; ;pic18f4480.h: 1473: unsigned RXF8EID3 :1;
[; ;pic18f4480.h: 1474: };
[; ;pic18f4480.h: 1475: struct {
[; ;pic18f4480.h: 1476: unsigned :4;
[; ;pic18f4480.h: 1477: unsigned RXF8EID4 :1;
[; ;pic18f4480.h: 1478: };
[; ;pic18f4480.h: 1479: struct {
[; ;pic18f4480.h: 1480: unsigned :5;
[; ;pic18f4480.h: 1481: unsigned RXF8EID5 :1;
[; ;pic18f4480.h: 1482: };
[; ;pic18f4480.h: 1483: struct {
[; ;pic18f4480.h: 1484: unsigned :6;
[; ;pic18f4480.h: 1485: unsigned RXF8EID6 :1;
[; ;pic18f4480.h: 1486: };
[; ;pic18f4480.h: 1487: struct {
[; ;pic18f4480.h: 1488: unsigned :7;
[; ;pic18f4480.h: 1489: unsigned RXF8EID7 :1;
[; ;pic18f4480.h: 1490: };
[; ;pic18f4480.h: 1491: } RXF8EIDLbits_t;
[; ;pic18f4480.h: 1492: extern volatile RXF8EIDLbits_t RXF8EIDLbits @ 0xD6B;
[; ;pic18f4480.h: 1576: extern volatile unsigned char RXF9SIDH @ 0xD70;
"1578
[; ;pic18f4480.h: 1578: asm("RXF9SIDH equ 0D70h");
[; <" RXF9SIDH equ 0D70h ;# ">
[; ;pic18f4480.h: 1581: typedef union {
[; ;pic18f4480.h: 1582: struct {
[; ;pic18f4480.h: 1583: unsigned SID3 :1;
[; ;pic18f4480.h: 1584: unsigned SID4 :1;
[; ;pic18f4480.h: 1585: unsigned SID5 :1;
[; ;pic18f4480.h: 1586: unsigned SID6 :1;
[; ;pic18f4480.h: 1587: unsigned SID7 :1;
[; ;pic18f4480.h: 1588: unsigned SID8 :1;
[; ;pic18f4480.h: 1589: unsigned SID9 :1;
[; ;pic18f4480.h: 1590: unsigned SID10 :1;
[; ;pic18f4480.h: 1591: };
[; ;pic18f4480.h: 1592: struct {
[; ;pic18f4480.h: 1593: unsigned :7;
[; ;pic18f4480.h: 1594: unsigned RXF9SID10 :1;
[; ;pic18f4480.h: 1595: };
[; ;pic18f4480.h: 1596: struct {
[; ;pic18f4480.h: 1597: unsigned RXF9SID3 :1;
[; ;pic18f4480.h: 1598: };
[; ;pic18f4480.h: 1599: struct {
[; ;pic18f4480.h: 1600: unsigned :1;
[; ;pic18f4480.h: 1601: unsigned RXF9SID4 :1;
[; ;pic18f4480.h: 1602: };
[; ;pic18f4480.h: 1603: struct {
[; ;pic18f4480.h: 1604: unsigned :2;
[; ;pic18f4480.h: 1605: unsigned RXF9SID5 :1;
[; ;pic18f4480.h: 1606: };
[; ;pic18f4480.h: 1607: struct {
[; ;pic18f4480.h: 1608: unsigned :3;
[; ;pic18f4480.h: 1609: unsigned RXF9SID6 :1;
[; ;pic18f4480.h: 1610: };
[; ;pic18f4480.h: 1611: struct {
[; ;pic18f4480.h: 1612: unsigned :4;
[; ;pic18f4480.h: 1613: unsigned RXF9SID7 :1;
[; ;pic18f4480.h: 1614: };
[; ;pic18f4480.h: 1615: struct {
[; ;pic18f4480.h: 1616: unsigned :5;
[; ;pic18f4480.h: 1617: unsigned RXF9SID8 :1;
[; ;pic18f4480.h: 1618: };
[; ;pic18f4480.h: 1619: struct {
[; ;pic18f4480.h: 1620: unsigned :6;
[; ;pic18f4480.h: 1621: unsigned RXF9SID9 :1;
[; ;pic18f4480.h: 1622: };
[; ;pic18f4480.h: 1623: } RXF9SIDHbits_t;
[; ;pic18f4480.h: 1624: extern volatile RXF9SIDHbits_t RXF9SIDHbits @ 0xD70;
[; ;pic18f4480.h: 1708: extern volatile unsigned char RXF9SIDL @ 0xD71;
"1710
[; ;pic18f4480.h: 1710: asm("RXF9SIDL equ 0D71h");
[; <" RXF9SIDL equ 0D71h ;# ">
[; ;pic18f4480.h: 1713: typedef union {
[; ;pic18f4480.h: 1714: struct {
[; ;pic18f4480.h: 1715: unsigned EID16 :1;
[; ;pic18f4480.h: 1716: unsigned EID17 :1;
[; ;pic18f4480.h: 1717: unsigned :1;
[; ;pic18f4480.h: 1718: unsigned EXIDEN :1;
[; ;pic18f4480.h: 1719: unsigned :1;
[; ;pic18f4480.h: 1720: unsigned SID0 :1;
[; ;pic18f4480.h: 1721: unsigned SID1 :1;
[; ;pic18f4480.h: 1722: unsigned SID2 :1;
[; ;pic18f4480.h: 1723: };
[; ;pic18f4480.h: 1724: struct {
[; ;pic18f4480.h: 1725: unsigned :3;
[; ;pic18f4480.h: 1726: unsigned EXIDE :1;
[; ;pic18f4480.h: 1727: };
[; ;pic18f4480.h: 1728: struct {
[; ;pic18f4480.h: 1729: unsigned RXF9EID16 :1;
[; ;pic18f4480.h: 1730: };
[; ;pic18f4480.h: 1731: struct {
[; ;pic18f4480.h: 1732: unsigned :1;
[; ;pic18f4480.h: 1733: unsigned RXF9EID17 :1;
[; ;pic18f4480.h: 1734: };
[; ;pic18f4480.h: 1735: struct {
[; ;pic18f4480.h: 1736: unsigned :3;
[; ;pic18f4480.h: 1737: unsigned RXF9EXIDEN :1;
[; ;pic18f4480.h: 1738: };
[; ;pic18f4480.h: 1739: struct {
[; ;pic18f4480.h: 1740: unsigned :5;
[; ;pic18f4480.h: 1741: unsigned RXF9SID0 :1;
[; ;pic18f4480.h: 1742: };
[; ;pic18f4480.h: 1743: struct {
[; ;pic18f4480.h: 1744: unsigned :6;
[; ;pic18f4480.h: 1745: unsigned RXF9SID1 :1;
[; ;pic18f4480.h: 1746: };
[; ;pic18f4480.h: 1747: struct {
[; ;pic18f4480.h: 1748: unsigned :7;
[; ;pic18f4480.h: 1749: unsigned RXF9SID2 :1;
[; ;pic18f4480.h: 1750: };
[; ;pic18f4480.h: 1751: } RXF9SIDLbits_t;
[; ;pic18f4480.h: 1752: extern volatile RXF9SIDLbits_t RXF9SIDLbits @ 0xD71;
[; ;pic18f4480.h: 1821: extern volatile unsigned char RXF9EIDH @ 0xD72;
"1823
[; ;pic18f4480.h: 1823: asm("RXF9EIDH equ 0D72h");
[; <" RXF9EIDH equ 0D72h ;# ">
[; ;pic18f4480.h: 1826: typedef union {
[; ;pic18f4480.h: 1827: struct {
[; ;pic18f4480.h: 1828: unsigned EID8 :1;
[; ;pic18f4480.h: 1829: unsigned EID9 :1;
[; ;pic18f4480.h: 1830: unsigned EID10 :1;
[; ;pic18f4480.h: 1831: unsigned EID11 :1;
[; ;pic18f4480.h: 1832: unsigned EID12 :1;
[; ;pic18f4480.h: 1833: unsigned EID13 :1;
[; ;pic18f4480.h: 1834: unsigned EID14 :1;
[; ;pic18f4480.h: 1835: unsigned EID15 :1;
[; ;pic18f4480.h: 1836: };
[; ;pic18f4480.h: 1837: struct {
[; ;pic18f4480.h: 1838: unsigned :2;
[; ;pic18f4480.h: 1839: unsigned RXF9EID10 :1;
[; ;pic18f4480.h: 1840: };
[; ;pic18f4480.h: 1841: struct {
[; ;pic18f4480.h: 1842: unsigned :3;
[; ;pic18f4480.h: 1843: unsigned RXF9EID11 :1;
[; ;pic18f4480.h: 1844: };
[; ;pic18f4480.h: 1845: struct {
[; ;pic18f4480.h: 1846: unsigned :4;
[; ;pic18f4480.h: 1847: unsigned RXF9EID12 :1;
[; ;pic18f4480.h: 1848: };
[; ;pic18f4480.h: 1849: struct {
[; ;pic18f4480.h: 1850: unsigned :5;
[; ;pic18f4480.h: 1851: unsigned RXF9EID13 :1;
[; ;pic18f4480.h: 1852: };
[; ;pic18f4480.h: 1853: struct {
[; ;pic18f4480.h: 1854: unsigned :6;
[; ;pic18f4480.h: 1855: unsigned RXF9EID14 :1;
[; ;pic18f4480.h: 1856: };
[; ;pic18f4480.h: 1857: struct {
[; ;pic18f4480.h: 1858: unsigned :7;
[; ;pic18f4480.h: 1859: unsigned RXF9EID15 :1;
[; ;pic18f4480.h: 1860: };
[; ;pic18f4480.h: 1861: struct {
[; ;pic18f4480.h: 1862: unsigned RXF9EID8 :1;
[; ;pic18f4480.h: 1863: };
[; ;pic18f4480.h: 1864: struct {
[; ;pic18f4480.h: 1865: unsigned :1;
[; ;pic18f4480.h: 1866: unsigned RXF9EID9 :1;
[; ;pic18f4480.h: 1867: };
[; ;pic18f4480.h: 1868: } RXF9EIDHbits_t;
[; ;pic18f4480.h: 1869: extern volatile RXF9EIDHbits_t RXF9EIDHbits @ 0xD72;
[; ;pic18f4480.h: 1953: extern volatile unsigned char RXF9EIDL @ 0xD73;
"1955
[; ;pic18f4480.h: 1955: asm("RXF9EIDL equ 0D73h");
[; <" RXF9EIDL equ 0D73h ;# ">
[; ;pic18f4480.h: 1958: typedef union {
[; ;pic18f4480.h: 1959: struct {
[; ;pic18f4480.h: 1960: unsigned EID0 :1;
[; ;pic18f4480.h: 1961: unsigned EID1 :1;
[; ;pic18f4480.h: 1962: unsigned EID2 :1;
[; ;pic18f4480.h: 1963: unsigned EID3 :1;
[; ;pic18f4480.h: 1964: unsigned EID4 :1;
[; ;pic18f4480.h: 1965: unsigned EID5 :1;
[; ;pic18f4480.h: 1966: unsigned EID6 :1;
[; ;pic18f4480.h: 1967: unsigned EID7 :1;
[; ;pic18f4480.h: 1968: };
[; ;pic18f4480.h: 1969: struct {
[; ;pic18f4480.h: 1970: unsigned RXF9EID0 :1;
[; ;pic18f4480.h: 1971: };
[; ;pic18f4480.h: 1972: struct {
[; ;pic18f4480.h: 1973: unsigned :1;
[; ;pic18f4480.h: 1974: unsigned RXF9EID1 :1;
[; ;pic18f4480.h: 1975: };
[; ;pic18f4480.h: 1976: struct {
[; ;pic18f4480.h: 1977: unsigned :2;
[; ;pic18f4480.h: 1978: unsigned RXF9EID2 :1;
[; ;pic18f4480.h: 1979: };
[; ;pic18f4480.h: 1980: struct {
[; ;pic18f4480.h: 1981: unsigned :3;
[; ;pic18f4480.h: 1982: unsigned RXF9EID3 :1;
[; ;pic18f4480.h: 1983: };
[; ;pic18f4480.h: 1984: struct {
[; ;pic18f4480.h: 1985: unsigned :4;
[; ;pic18f4480.h: 1986: unsigned RXF9EID4 :1;
[; ;pic18f4480.h: 1987: };
[; ;pic18f4480.h: 1988: struct {
[; ;pic18f4480.h: 1989: unsigned :5;
[; ;pic18f4480.h: 1990: unsigned RXF9EID5 :1;
[; ;pic18f4480.h: 1991: };
[; ;pic18f4480.h: 1992: struct {
[; ;pic18f4480.h: 1993: unsigned :6;
[; ;pic18f4480.h: 1994: unsigned RXF9EID6 :1;
[; ;pic18f4480.h: 1995: };
[; ;pic18f4480.h: 1996: struct {
[; ;pic18f4480.h: 1997: unsigned :7;
[; ;pic18f4480.h: 1998: unsigned RXF9EID7 :1;
[; ;pic18f4480.h: 1999: };
[; ;pic18f4480.h: 2000: } RXF9EIDLbits_t;
[; ;pic18f4480.h: 2001: extern volatile RXF9EIDLbits_t RXF9EIDLbits @ 0xD73;
[; ;pic18f4480.h: 2085: extern volatile unsigned char RXF10SIDH @ 0xD74;
"2087
[; ;pic18f4480.h: 2087: asm("RXF10SIDH equ 0D74h");
[; <" RXF10SIDH equ 0D74h ;# ">
[; ;pic18f4480.h: 2090: typedef union {
[; ;pic18f4480.h: 2091: struct {
[; ;pic18f4480.h: 2092: unsigned SID3 :1;
[; ;pic18f4480.h: 2093: unsigned SID4 :1;
[; ;pic18f4480.h: 2094: unsigned SID5 :1;
[; ;pic18f4480.h: 2095: unsigned SID6 :1;
[; ;pic18f4480.h: 2096: unsigned SID7 :1;
[; ;pic18f4480.h: 2097: unsigned SID8 :1;
[; ;pic18f4480.h: 2098: unsigned SID9 :1;
[; ;pic18f4480.h: 2099: unsigned SID10 :1;
[; ;pic18f4480.h: 2100: };
[; ;pic18f4480.h: 2101: struct {
[; ;pic18f4480.h: 2102: unsigned :7;
[; ;pic18f4480.h: 2103: unsigned RXF10SID10 :1;
[; ;pic18f4480.h: 2104: };
[; ;pic18f4480.h: 2105: struct {
[; ;pic18f4480.h: 2106: unsigned RXF10SID3 :1;
[; ;pic18f4480.h: 2107: };
[; ;pic18f4480.h: 2108: struct {
[; ;pic18f4480.h: 2109: unsigned :1;
[; ;pic18f4480.h: 2110: unsigned RXF10SID4 :1;
[; ;pic18f4480.h: 2111: };
[; ;pic18f4480.h: 2112: struct {
[; ;pic18f4480.h: 2113: unsigned :2;
[; ;pic18f4480.h: 2114: unsigned RXF10SID5 :1;
[; ;pic18f4480.h: 2115: };
[; ;pic18f4480.h: 2116: struct {
[; ;pic18f4480.h: 2117: unsigned :3;
[; ;pic18f4480.h: 2118: unsigned RXF10SID6 :1;
[; ;pic18f4480.h: 2119: };
[; ;pic18f4480.h: 2120: struct {
[; ;pic18f4480.h: 2121: unsigned :4;
[; ;pic18f4480.h: 2122: unsigned RXF10SID7 :1;
[; ;pic18f4480.h: 2123: };
[; ;pic18f4480.h: 2124: struct {
[; ;pic18f4480.h: 2125: unsigned :5;
[; ;pic18f4480.h: 2126: unsigned RXF10SID8 :1;
[; ;pic18f4480.h: 2127: };
[; ;pic18f4480.h: 2128: struct {
[; ;pic18f4480.h: 2129: unsigned :6;
[; ;pic18f4480.h: 2130: unsigned RXF10SID9 :1;
[; ;pic18f4480.h: 2131: };
[; ;pic18f4480.h: 2132: } RXF10SIDHbits_t;
[; ;pic18f4480.h: 2133: extern volatile RXF10SIDHbits_t RXF10SIDHbits @ 0xD74;
[; ;pic18f4480.h: 2217: extern volatile unsigned char RXF10SIDL @ 0xD75;
"2219
[; ;pic18f4480.h: 2219: asm("RXF10SIDL equ 0D75h");
[; <" RXF10SIDL equ 0D75h ;# ">
[; ;pic18f4480.h: 2222: typedef union {
[; ;pic18f4480.h: 2223: struct {
[; ;pic18f4480.h: 2224: unsigned EID16 :1;
[; ;pic18f4480.h: 2225: unsigned EID17 :1;
[; ;pic18f4480.h: 2226: unsigned :1;
[; ;pic18f4480.h: 2227: unsigned EXIDEN :1;
[; ;pic18f4480.h: 2228: unsigned :1;
[; ;pic18f4480.h: 2229: unsigned SID0 :1;
[; ;pic18f4480.h: 2230: unsigned SID1 :1;
[; ;pic18f4480.h: 2231: unsigned SID2 :1;
[; ;pic18f4480.h: 2232: };
[; ;pic18f4480.h: 2233: struct {
[; ;pic18f4480.h: 2234: unsigned :3;
[; ;pic18f4480.h: 2235: unsigned EXIDE :1;
[; ;pic18f4480.h: 2236: };
[; ;pic18f4480.h: 2237: struct {
[; ;pic18f4480.h: 2238: unsigned RXF10EID16 :1;
[; ;pic18f4480.h: 2239: };
[; ;pic18f4480.h: 2240: struct {
[; ;pic18f4480.h: 2241: unsigned :1;
[; ;pic18f4480.h: 2242: unsigned RXF10EID17 :1;
[; ;pic18f4480.h: 2243: };
[; ;pic18f4480.h: 2244: struct {
[; ;pic18f4480.h: 2245: unsigned :3;
[; ;pic18f4480.h: 2246: unsigned RXF10EXIDEN :1;
[; ;pic18f4480.h: 2247: };
[; ;pic18f4480.h: 2248: struct {
[; ;pic18f4480.h: 2249: unsigned :5;
[; ;pic18f4480.h: 2250: unsigned RXF10SID0 :1;
[; ;pic18f4480.h: 2251: };
[; ;pic18f4480.h: 2252: struct {
[; ;pic18f4480.h: 2253: unsigned :6;
[; ;pic18f4480.h: 2254: unsigned RXF10SID1 :1;
[; ;pic18f4480.h: 2255: };
[; ;pic18f4480.h: 2256: struct {
[; ;pic18f4480.h: 2257: unsigned :7;
[; ;pic18f4480.h: 2258: unsigned RXF10SID2 :1;
[; ;pic18f4480.h: 2259: };
[; ;pic18f4480.h: 2260: } RXF10SIDLbits_t;
[; ;pic18f4480.h: 2261: extern volatile RXF10SIDLbits_t RXF10SIDLbits @ 0xD75;
[; ;pic18f4480.h: 2330: extern volatile unsigned char RXF10EIDH @ 0xD76;
"2332
[; ;pic18f4480.h: 2332: asm("RXF10EIDH equ 0D76h");
[; <" RXF10EIDH equ 0D76h ;# ">
[; ;pic18f4480.h: 2335: typedef union {
[; ;pic18f4480.h: 2336: struct {
[; ;pic18f4480.h: 2337: unsigned EID8 :1;
[; ;pic18f4480.h: 2338: unsigned EID9 :1;
[; ;pic18f4480.h: 2339: unsigned EID10 :1;
[; ;pic18f4480.h: 2340: unsigned EID11 :1;
[; ;pic18f4480.h: 2341: unsigned EID12 :1;
[; ;pic18f4480.h: 2342: unsigned EID13 :1;
[; ;pic18f4480.h: 2343: unsigned EID14 :1;
[; ;pic18f4480.h: 2344: unsigned EID15 :1;
[; ;pic18f4480.h: 2345: };
[; ;pic18f4480.h: 2346: struct {
[; ;pic18f4480.h: 2347: unsigned :2;
[; ;pic18f4480.h: 2348: unsigned RXF10EID10 :1;
[; ;pic18f4480.h: 2349: };
[; ;pic18f4480.h: 2350: struct {
[; ;pic18f4480.h: 2351: unsigned :3;
[; ;pic18f4480.h: 2352: unsigned RXF10EID11 :1;
[; ;pic18f4480.h: 2353: };
[; ;pic18f4480.h: 2354: struct {
[; ;pic18f4480.h: 2355: unsigned :4;
[; ;pic18f4480.h: 2356: unsigned RXF10EID12 :1;
[; ;pic18f4480.h: 2357: };
[; ;pic18f4480.h: 2358: struct {
[; ;pic18f4480.h: 2359: unsigned :5;
[; ;pic18f4480.h: 2360: unsigned RXF10EID13 :1;
[; ;pic18f4480.h: 2361: };
[; ;pic18f4480.h: 2362: struct {
[; ;pic18f4480.h: 2363: unsigned :6;
[; ;pic18f4480.h: 2364: unsigned RXF10EID14 :1;
[; ;pic18f4480.h: 2365: };
[; ;pic18f4480.h: 2366: struct {
[; ;pic18f4480.h: 2367: unsigned :7;
[; ;pic18f4480.h: 2368: unsigned RXF10EID15 :1;
[; ;pic18f4480.h: 2369: };
[; ;pic18f4480.h: 2370: struct {
[; ;pic18f4480.h: 2371: unsigned RXF10EID8 :1;
[; ;pic18f4480.h: 2372: };
[; ;pic18f4480.h: 2373: struct {
[; ;pic18f4480.h: 2374: unsigned :1;
[; ;pic18f4480.h: 2375: unsigned RXF10EID9 :1;
[; ;pic18f4480.h: 2376: };
[; ;pic18f4480.h: 2377: } RXF10EIDHbits_t;
[; ;pic18f4480.h: 2378: extern volatile RXF10EIDHbits_t RXF10EIDHbits @ 0xD76;
[; ;pic18f4480.h: 2462: extern volatile unsigned char RXF10EIDL @ 0xD77;
"2464
[; ;pic18f4480.h: 2464: asm("RXF10EIDL equ 0D77h");
[; <" RXF10EIDL equ 0D77h ;# ">
[; ;pic18f4480.h: 2467: typedef union {
[; ;pic18f4480.h: 2468: struct {
[; ;pic18f4480.h: 2469: unsigned EID0 :1;
[; ;pic18f4480.h: 2470: unsigned EID1 :1;
[; ;pic18f4480.h: 2471: unsigned EID2 :1;
[; ;pic18f4480.h: 2472: unsigned EID3 :1;
[; ;pic18f4480.h: 2473: unsigned EID4 :1;
[; ;pic18f4480.h: 2474: unsigned EID5 :1;
[; ;pic18f4480.h: 2475: unsigned EID6 :1;
[; ;pic18f4480.h: 2476: unsigned EID7 :1;
[; ;pic18f4480.h: 2477: };
[; ;pic18f4480.h: 2478: struct {
[; ;pic18f4480.h: 2479: unsigned RXF10EID0 :1;
[; ;pic18f4480.h: 2480: };
[; ;pic18f4480.h: 2481: struct {
[; ;pic18f4480.h: 2482: unsigned :1;
[; ;pic18f4480.h: 2483: unsigned RXF10EID1 :1;
[; ;pic18f4480.h: 2484: };
[; ;pic18f4480.h: 2485: struct {
[; ;pic18f4480.h: 2486: unsigned :2;
[; ;pic18f4480.h: 2487: unsigned RXF10EID2 :1;
[; ;pic18f4480.h: 2488: };
[; ;pic18f4480.h: 2489: struct {
[; ;pic18f4480.h: 2490: unsigned :3;
[; ;pic18f4480.h: 2491: unsigned RXF10EID3 :1;
[; ;pic18f4480.h: 2492: };
[; ;pic18f4480.h: 2493: struct {
[; ;pic18f4480.h: 2494: unsigned :4;
[; ;pic18f4480.h: 2495: unsigned RXF10EID4 :1;
[; ;pic18f4480.h: 2496: };
[; ;pic18f4480.h: 2497: struct {
[; ;pic18f4480.h: 2498: unsigned :5;
[; ;pic18f4480.h: 2499: unsigned RXF10EID5 :1;
[; ;pic18f4480.h: 2500: };
[; ;pic18f4480.h: 2501: struct {
[; ;pic18f4480.h: 2502: unsigned :6;
[; ;pic18f4480.h: 2503: unsigned RXF10EID6 :1;
[; ;pic18f4480.h: 2504: };
[; ;pic18f4480.h: 2505: struct {
[; ;pic18f4480.h: 2506: unsigned :7;
[; ;pic18f4480.h: 2507: unsigned RXF10EID7 :1;
[; ;pic18f4480.h: 2508: };
[; ;pic18f4480.h: 2509: } RXF10EIDLbits_t;
[; ;pic18f4480.h: 2510: extern volatile RXF10EIDLbits_t RXF10EIDLbits @ 0xD77;
[; ;pic18f4480.h: 2594: extern volatile unsigned char RXF11SIDH @ 0xD78;
"2596
[; ;pic18f4480.h: 2596: asm("RXF11SIDH equ 0D78h");
[; <" RXF11SIDH equ 0D78h ;# ">
[; ;pic18f4480.h: 2599: typedef union {
[; ;pic18f4480.h: 2600: struct {
[; ;pic18f4480.h: 2601: unsigned SID3 :1;
[; ;pic18f4480.h: 2602: unsigned SID4 :1;
[; ;pic18f4480.h: 2603: unsigned SID5 :1;
[; ;pic18f4480.h: 2604: unsigned SID6 :1;
[; ;pic18f4480.h: 2605: unsigned SID7 :1;
[; ;pic18f4480.h: 2606: unsigned SID8 :1;
[; ;pic18f4480.h: 2607: unsigned SID9 :1;
[; ;pic18f4480.h: 2608: unsigned SID10 :1;
[; ;pic18f4480.h: 2609: };
[; ;pic18f4480.h: 2610: struct {
[; ;pic18f4480.h: 2611: unsigned :7;
[; ;pic18f4480.h: 2612: unsigned RXF11SID10 :1;
[; ;pic18f4480.h: 2613: };
[; ;pic18f4480.h: 2614: struct {
[; ;pic18f4480.h: 2615: unsigned RXF11SID3 :1;
[; ;pic18f4480.h: 2616: };
[; ;pic18f4480.h: 2617: struct {
[; ;pic18f4480.h: 2618: unsigned :1;
[; ;pic18f4480.h: 2619: unsigned RXF11SID4 :1;
[; ;pic18f4480.h: 2620: };
[; ;pic18f4480.h: 2621: struct {
[; ;pic18f4480.h: 2622: unsigned :2;
[; ;pic18f4480.h: 2623: unsigned RXF11SID5 :1;
[; ;pic18f4480.h: 2624: };
[; ;pic18f4480.h: 2625: struct {
[; ;pic18f4480.h: 2626: unsigned :3;
[; ;pic18f4480.h: 2627: unsigned RXF11SID6 :1;
[; ;pic18f4480.h: 2628: };
[; ;pic18f4480.h: 2629: struct {
[; ;pic18f4480.h: 2630: unsigned :4;
[; ;pic18f4480.h: 2631: unsigned RXF11SID7 :1;
[; ;pic18f4480.h: 2632: };
[; ;pic18f4480.h: 2633: struct {
[; ;pic18f4480.h: 2634: unsigned :5;
[; ;pic18f4480.h: 2635: unsigned RXF11SID8 :1;
[; ;pic18f4480.h: 2636: };
[; ;pic18f4480.h: 2637: struct {
[; ;pic18f4480.h: 2638: unsigned :6;
[; ;pic18f4480.h: 2639: unsigned RXF11SID9 :1;
[; ;pic18f4480.h: 2640: };
[; ;pic18f4480.h: 2641: } RXF11SIDHbits_t;
[; ;pic18f4480.h: 2642: extern volatile RXF11SIDHbits_t RXF11SIDHbits @ 0xD78;
[; ;pic18f4480.h: 2726: extern volatile unsigned char RXF11SIDL @ 0xD79;
"2728
[; ;pic18f4480.h: 2728: asm("RXF11SIDL equ 0D79h");
[; <" RXF11SIDL equ 0D79h ;# ">
[; ;pic18f4480.h: 2731: typedef union {
[; ;pic18f4480.h: 2732: struct {
[; ;pic18f4480.h: 2733: unsigned EID16 :1;
[; ;pic18f4480.h: 2734: unsigned EID17 :1;
[; ;pic18f4480.h: 2735: unsigned :1;
[; ;pic18f4480.h: 2736: unsigned EXIDEN :1;
[; ;pic18f4480.h: 2737: unsigned :1;
[; ;pic18f4480.h: 2738: unsigned SID0 :1;
[; ;pic18f4480.h: 2739: unsigned SID1 :1;
[; ;pic18f4480.h: 2740: unsigned SID2 :1;
[; ;pic18f4480.h: 2741: };
[; ;pic18f4480.h: 2742: struct {
[; ;pic18f4480.h: 2743: unsigned :3;
[; ;pic18f4480.h: 2744: unsigned EXIDE :1;
[; ;pic18f4480.h: 2745: };
[; ;pic18f4480.h: 2746: struct {
[; ;pic18f4480.h: 2747: unsigned RXF11EID16 :1;
[; ;pic18f4480.h: 2748: };
[; ;pic18f4480.h: 2749: struct {
[; ;pic18f4480.h: 2750: unsigned :1;
[; ;pic18f4480.h: 2751: unsigned RXF11EID17 :1;
[; ;pic18f4480.h: 2752: };
[; ;pic18f4480.h: 2753: struct {
[; ;pic18f4480.h: 2754: unsigned :3;
[; ;pic18f4480.h: 2755: unsigned RXF11EXIDEN :1;
[; ;pic18f4480.h: 2756: };
[; ;pic18f4480.h: 2757: struct {
[; ;pic18f4480.h: 2758: unsigned :5;
[; ;pic18f4480.h: 2759: unsigned RXF11SID0 :1;
[; ;pic18f4480.h: 2760: };
[; ;pic18f4480.h: 2761: struct {
[; ;pic18f4480.h: 2762: unsigned :6;
[; ;pic18f4480.h: 2763: unsigned RXF11SID1 :1;
[; ;pic18f4480.h: 2764: };
[; ;pic18f4480.h: 2765: struct {
[; ;pic18f4480.h: 2766: unsigned :7;
[; ;pic18f4480.h: 2767: unsigned RXF11SID2 :1;
[; ;pic18f4480.h: 2768: };
[; ;pic18f4480.h: 2769: } RXF11SIDLbits_t;
[; ;pic18f4480.h: 2770: extern volatile RXF11SIDLbits_t RXF11SIDLbits @ 0xD79;
[; ;pic18f4480.h: 2839: extern volatile unsigned char RXF11EIDH @ 0xD7A;
"2841
[; ;pic18f4480.h: 2841: asm("RXF11EIDH equ 0D7Ah");
[; <" RXF11EIDH equ 0D7Ah ;# ">
[; ;pic18f4480.h: 2844: typedef union {
[; ;pic18f4480.h: 2845: struct {
[; ;pic18f4480.h: 2846: unsigned EID8 :1;
[; ;pic18f4480.h: 2847: unsigned EID9 :1;
[; ;pic18f4480.h: 2848: unsigned EID10 :1;
[; ;pic18f4480.h: 2849: unsigned EID11 :1;
[; ;pic18f4480.h: 2850: unsigned EID12 :1;
[; ;pic18f4480.h: 2851: unsigned EID13 :1;
[; ;pic18f4480.h: 2852: unsigned EID14 :1;
[; ;pic18f4480.h: 2853: unsigned EID15 :1;
[; ;pic18f4480.h: 2854: };
[; ;pic18f4480.h: 2855: struct {
[; ;pic18f4480.h: 2856: unsigned :2;
[; ;pic18f4480.h: 2857: unsigned RXF11EID10 :1;
[; ;pic18f4480.h: 2858: };
[; ;pic18f4480.h: 2859: struct {
[; ;pic18f4480.h: 2860: unsigned :3;
[; ;pic18f4480.h: 2861: unsigned RXF11EID11 :1;
[; ;pic18f4480.h: 2862: };
[; ;pic18f4480.h: 2863: struct {
[; ;pic18f4480.h: 2864: unsigned :4;
[; ;pic18f4480.h: 2865: unsigned RXF11EID12 :1;
[; ;pic18f4480.h: 2866: };
[; ;pic18f4480.h: 2867: struct {
[; ;pic18f4480.h: 2868: unsigned :5;
[; ;pic18f4480.h: 2869: unsigned RXF11EID13 :1;
[; ;pic18f4480.h: 2870: };
[; ;pic18f4480.h: 2871: struct {
[; ;pic18f4480.h: 2872: unsigned :6;
[; ;pic18f4480.h: 2873: unsigned RXF11EID14 :1;
[; ;pic18f4480.h: 2874: };
[; ;pic18f4480.h: 2875: struct {
[; ;pic18f4480.h: 2876: unsigned :7;
[; ;pic18f4480.h: 2877: unsigned RXF11EID15 :1;
[; ;pic18f4480.h: 2878: };
[; ;pic18f4480.h: 2879: struct {
[; ;pic18f4480.h: 2880: unsigned RXF11EID8 :1;
[; ;pic18f4480.h: 2881: };
[; ;pic18f4480.h: 2882: struct {
[; ;pic18f4480.h: 2883: unsigned :1;
[; ;pic18f4480.h: 2884: unsigned RXF11EID9 :1;
[; ;pic18f4480.h: 2885: };
[; ;pic18f4480.h: 2886: } RXF11EIDHbits_t;
[; ;pic18f4480.h: 2887: extern volatile RXF11EIDHbits_t RXF11EIDHbits @ 0xD7A;
[; ;pic18f4480.h: 2971: extern volatile unsigned char RXF11EIDL @ 0xD7B;
"2973
[; ;pic18f4480.h: 2973: asm("RXF11EIDL equ 0D7Bh");
[; <" RXF11EIDL equ 0D7Bh ;# ">
[; ;pic18f4480.h: 2976: typedef union {
[; ;pic18f4480.h: 2977: struct {
[; ;pic18f4480.h: 2978: unsigned EID0 :1;
[; ;pic18f4480.h: 2979: unsigned EID1 :1;
[; ;pic18f4480.h: 2980: unsigned EID2 :1;
[; ;pic18f4480.h: 2981: unsigned EID3 :1;
[; ;pic18f4480.h: 2982: unsigned EID4 :1;
[; ;pic18f4480.h: 2983: unsigned EID5 :1;
[; ;pic18f4480.h: 2984: unsigned EID6 :1;
[; ;pic18f4480.h: 2985: unsigned EID7 :1;
[; ;pic18f4480.h: 2986: };
[; ;pic18f4480.h: 2987: struct {
[; ;pic18f4480.h: 2988: unsigned RXF11EID0 :1;
[; ;pic18f4480.h: 2989: };
[; ;pic18f4480.h: 2990: struct {
[; ;pic18f4480.h: 2991: unsigned :1;
[; ;pic18f4480.h: 2992: unsigned RXF11EID1 :1;
[; ;pic18f4480.h: 2993: };
[; ;pic18f4480.h: 2994: struct {
[; ;pic18f4480.h: 2995: unsigned :2;
[; ;pic18f4480.h: 2996: unsigned RXF11EID2 :1;
[; ;pic18f4480.h: 2997: };
[; ;pic18f4480.h: 2998: struct {
[; ;pic18f4480.h: 2999: unsigned :3;
[; ;pic18f4480.h: 3000: unsigned RXF11EID3 :1;
[; ;pic18f4480.h: 3001: };
[; ;pic18f4480.h: 3002: struct {
[; ;pic18f4480.h: 3003: unsigned :4;
[; ;pic18f4480.h: 3004: unsigned RXF11EID4 :1;
[; ;pic18f4480.h: 3005: };
[; ;pic18f4480.h: 3006: struct {
[; ;pic18f4480.h: 3007: unsigned :5;
[; ;pic18f4480.h: 3008: unsigned RXF11EID5 :1;
[; ;pic18f4480.h: 3009: };
[; ;pic18f4480.h: 3010: struct {
[; ;pic18f4480.h: 3011: unsigned :6;
[; ;pic18f4480.h: 3012: unsigned RXF11EID6 :1;
[; ;pic18f4480.h: 3013: };
[; ;pic18f4480.h: 3014: struct {
[; ;pic18f4480.h: 3015: unsigned :7;
[; ;pic18f4480.h: 3016: unsigned RXF11EID7 :1;
[; ;pic18f4480.h: 3017: };
[; ;pic18f4480.h: 3018: } RXF11EIDLbits_t;
[; ;pic18f4480.h: 3019: extern volatile RXF11EIDLbits_t RXF11EIDLbits @ 0xD7B;
[; ;pic18f4480.h: 3103: extern volatile unsigned char RXF12SIDH @ 0xD80;
"3105
[; ;pic18f4480.h: 3105: asm("RXF12SIDH equ 0D80h");
[; <" RXF12SIDH equ 0D80h ;# ">
[; ;pic18f4480.h: 3108: typedef union {
[; ;pic18f4480.h: 3109: struct {
[; ;pic18f4480.h: 3110: unsigned SID3 :1;
[; ;pic18f4480.h: 3111: unsigned SID4 :1;
[; ;pic18f4480.h: 3112: unsigned SID5 :1;
[; ;pic18f4480.h: 3113: unsigned SID6 :1;
[; ;pic18f4480.h: 3114: unsigned SID7 :1;
[; ;pic18f4480.h: 3115: unsigned SID8 :1;
[; ;pic18f4480.h: 3116: unsigned SID9 :1;
[; ;pic18f4480.h: 3117: unsigned SID10 :1;
[; ;pic18f4480.h: 3118: };
[; ;pic18f4480.h: 3119: struct {
[; ;pic18f4480.h: 3120: unsigned :7;
[; ;pic18f4480.h: 3121: unsigned RXF12SID10 :1;
[; ;pic18f4480.h: 3122: };
[; ;pic18f4480.h: 3123: struct {
[; ;pic18f4480.h: 3124: unsigned RXF12SID3 :1;
[; ;pic18f4480.h: 3125: };
[; ;pic18f4480.h: 3126: struct {
[; ;pic18f4480.h: 3127: unsigned :1;
[; ;pic18f4480.h: 3128: unsigned RXF12SID4 :1;
[; ;pic18f4480.h: 3129: };
[; ;pic18f4480.h: 3130: struct {
[; ;pic18f4480.h: 3131: unsigned :2;
[; ;pic18f4480.h: 3132: unsigned RXF12SID5 :1;
[; ;pic18f4480.h: 3133: };
[; ;pic18f4480.h: 3134: struct {
[; ;pic18f4480.h: 3135: unsigned :3;
[; ;pic18f4480.h: 3136: unsigned RXF12SID6 :1;
[; ;pic18f4480.h: 3137: };
[; ;pic18f4480.h: 3138: struct {
[; ;pic18f4480.h: 3139: unsigned :4;
[; ;pic18f4480.h: 3140: unsigned RXF12SID7 :1;
[; ;pic18f4480.h: 3141: };
[; ;pic18f4480.h: 3142: struct {
[; ;pic18f4480.h: 3143: unsigned :5;
[; ;pic18f4480.h: 3144: unsigned RXF12SID8 :1;
[; ;pic18f4480.h: 3145: };
[; ;pic18f4480.h: 3146: struct {
[; ;pic18f4480.h: 3147: unsigned :6;
[; ;pic18f4480.h: 3148: unsigned RXF12SID9 :1;
[; ;pic18f4480.h: 3149: };
[; ;pic18f4480.h: 3150: } RXF12SIDHbits_t;
[; ;pic18f4480.h: 3151: extern volatile RXF12SIDHbits_t RXF12SIDHbits @ 0xD80;
[; ;pic18f4480.h: 3235: extern volatile unsigned char RXF12SIDL @ 0xD81;
"3237
[; ;pic18f4480.h: 3237: asm("RXF12SIDL equ 0D81h");
[; <" RXF12SIDL equ 0D81h ;# ">
[; ;pic18f4480.h: 3240: typedef union {
[; ;pic18f4480.h: 3241: struct {
[; ;pic18f4480.h: 3242: unsigned EID16 :1;
[; ;pic18f4480.h: 3243: unsigned EID17 :1;
[; ;pic18f4480.h: 3244: unsigned :1;
[; ;pic18f4480.h: 3245: unsigned EXIDEN :1;
[; ;pic18f4480.h: 3246: unsigned :1;
[; ;pic18f4480.h: 3247: unsigned SID0 :1;
[; ;pic18f4480.h: 3248: unsigned SID1 :1;
[; ;pic18f4480.h: 3249: unsigned SID2 :1;
[; ;pic18f4480.h: 3250: };
[; ;pic18f4480.h: 3251: struct {
[; ;pic18f4480.h: 3252: unsigned :3;
[; ;pic18f4480.h: 3253: unsigned EXIDE :1;
[; ;pic18f4480.h: 3254: };
[; ;pic18f4480.h: 3255: struct {
[; ;pic18f4480.h: 3256: unsigned RXF12EID16 :1;
[; ;pic18f4480.h: 3257: };
[; ;pic18f4480.h: 3258: struct {
[; ;pic18f4480.h: 3259: unsigned :1;
[; ;pic18f4480.h: 3260: unsigned RXF12EID17 :1;
[; ;pic18f4480.h: 3261: };
[; ;pic18f4480.h: 3262: struct {
[; ;pic18f4480.h: 3263: unsigned :3;
[; ;pic18f4480.h: 3264: unsigned RXF12EXIDEN :1;
[; ;pic18f4480.h: 3265: };
[; ;pic18f4480.h: 3266: struct {
[; ;pic18f4480.h: 3267: unsigned :5;
[; ;pic18f4480.h: 3268: unsigned RXF12SID0 :1;
[; ;pic18f4480.h: 3269: };
[; ;pic18f4480.h: 3270: struct {
[; ;pic18f4480.h: 3271: unsigned :6;
[; ;pic18f4480.h: 3272: unsigned RXF12SID1 :1;
[; ;pic18f4480.h: 3273: };
[; ;pic18f4480.h: 3274: struct {
[; ;pic18f4480.h: 3275: unsigned :7;
[; ;pic18f4480.h: 3276: unsigned RXF12SID2 :1;
[; ;pic18f4480.h: 3277: };
[; ;pic18f4480.h: 3278: } RXF12SIDLbits_t;
[; ;pic18f4480.h: 3279: extern volatile RXF12SIDLbits_t RXF12SIDLbits @ 0xD81;
[; ;pic18f4480.h: 3348: extern volatile unsigned char RXF12EIDH @ 0xD82;
"3350
[; ;pic18f4480.h: 3350: asm("RXF12EIDH equ 0D82h");
[; <" RXF12EIDH equ 0D82h ;# ">
[; ;pic18f4480.h: 3353: typedef union {
[; ;pic18f4480.h: 3354: struct {
[; ;pic18f4480.h: 3355: unsigned EID8 :1;
[; ;pic18f4480.h: 3356: unsigned EID9 :1;
[; ;pic18f4480.h: 3357: unsigned EID10 :1;
[; ;pic18f4480.h: 3358: unsigned EID11 :1;
[; ;pic18f4480.h: 3359: unsigned EID12 :1;
[; ;pic18f4480.h: 3360: unsigned EID13 :1;
[; ;pic18f4480.h: 3361: unsigned EID14 :1;
[; ;pic18f4480.h: 3362: unsigned EID15 :1;
[; ;pic18f4480.h: 3363: };
[; ;pic18f4480.h: 3364: struct {
[; ;pic18f4480.h: 3365: unsigned :2;
[; ;pic18f4480.h: 3366: unsigned RXF12EID10 :1;
[; ;pic18f4480.h: 3367: };
[; ;pic18f4480.h: 3368: struct {
[; ;pic18f4480.h: 3369: unsigned :3;
[; ;pic18f4480.h: 3370: unsigned RXF12EID11 :1;
[; ;pic18f4480.h: 3371: };
[; ;pic18f4480.h: 3372: struct {
[; ;pic18f4480.h: 3373: unsigned :4;
[; ;pic18f4480.h: 3374: unsigned RXF12EID12 :1;
[; ;pic18f4480.h: 3375: };
[; ;pic18f4480.h: 3376: struct {
[; ;pic18f4480.h: 3377: unsigned :5;
[; ;pic18f4480.h: 3378: unsigned RXF12EID13 :1;
[; ;pic18f4480.h: 3379: };
[; ;pic18f4480.h: 3380: struct {
[; ;pic18f4480.h: 3381: unsigned :6;
[; ;pic18f4480.h: 3382: unsigned RXF12EID14 :1;
[; ;pic18f4480.h: 3383: };
[; ;pic18f4480.h: 3384: struct {
[; ;pic18f4480.h: 3385: unsigned :7;
[; ;pic18f4480.h: 3386: unsigned RXF12EID15 :1;
[; ;pic18f4480.h: 3387: };
[; ;pic18f4480.h: 3388: struct {
[; ;pic18f4480.h: 3389: unsigned RXF12EID8 :1;
[; ;pic18f4480.h: 3390: };
[; ;pic18f4480.h: 3391: struct {
[; ;pic18f4480.h: 3392: unsigned :1;
[; ;pic18f4480.h: 3393: unsigned RXF12EID9 :1;
[; ;pic18f4480.h: 3394: };
[; ;pic18f4480.h: 3395: } RXF12EIDHbits_t;
[; ;pic18f4480.h: 3396: extern volatile RXF12EIDHbits_t RXF12EIDHbits @ 0xD82;
[; ;pic18f4480.h: 3480: extern volatile unsigned char RXF12EIDL @ 0xD83;
"3482
[; ;pic18f4480.h: 3482: asm("RXF12EIDL equ 0D83h");
[; <" RXF12EIDL equ 0D83h ;# ">
[; ;pic18f4480.h: 3485: typedef union {
[; ;pic18f4480.h: 3486: struct {
[; ;pic18f4480.h: 3487: unsigned EID0 :1;
[; ;pic18f4480.h: 3488: unsigned EID1 :1;
[; ;pic18f4480.h: 3489: unsigned EID2 :1;
[; ;pic18f4480.h: 3490: unsigned EID3 :1;
[; ;pic18f4480.h: 3491: unsigned EID4 :1;
[; ;pic18f4480.h: 3492: unsigned EID5 :1;
[; ;pic18f4480.h: 3493: unsigned EID6 :1;
[; ;pic18f4480.h: 3494: unsigned EID7 :1;
[; ;pic18f4480.h: 3495: };
[; ;pic18f4480.h: 3496: struct {
[; ;pic18f4480.h: 3497: unsigned RXF12EID0 :1;
[; ;pic18f4480.h: 3498: };
[; ;pic18f4480.h: 3499: struct {
[; ;pic18f4480.h: 3500: unsigned :1;
[; ;pic18f4480.h: 3501: unsigned RXF12EID1 :1;
[; ;pic18f4480.h: 3502: };
[; ;pic18f4480.h: 3503: struct {
[; ;pic18f4480.h: 3504: unsigned :2;
[; ;pic18f4480.h: 3505: unsigned RXF12EID2 :1;
[; ;pic18f4480.h: 3506: };
[; ;pic18f4480.h: 3507: struct {
[; ;pic18f4480.h: 3508: unsigned :3;
[; ;pic18f4480.h: 3509: unsigned RXF12EID3 :1;
[; ;pic18f4480.h: 3510: };
[; ;pic18f4480.h: 3511: struct {
[; ;pic18f4480.h: 3512: unsigned :4;
[; ;pic18f4480.h: 3513: unsigned RXF12EID4 :1;
[; ;pic18f4480.h: 3514: };
[; ;pic18f4480.h: 3515: struct {
[; ;pic18f4480.h: 3516: unsigned :5;
[; ;pic18f4480.h: 3517: unsigned RXF12EID5 :1;
[; ;pic18f4480.h: 3518: };
[; ;pic18f4480.h: 3519: struct {
[; ;pic18f4480.h: 3520: unsigned :6;
[; ;pic18f4480.h: 3521: unsigned RXF12EID6 :1;
[; ;pic18f4480.h: 3522: };
[; ;pic18f4480.h: 3523: struct {
[; ;pic18f4480.h: 3524: unsigned :7;
[; ;pic18f4480.h: 3525: unsigned RXF12EID7 :1;
[; ;pic18f4480.h: 3526: };
[; ;pic18f4480.h: 3527: } RXF12EIDLbits_t;
[; ;pic18f4480.h: 3528: extern volatile RXF12EIDLbits_t RXF12EIDLbits @ 0xD83;
[; ;pic18f4480.h: 3612: extern volatile unsigned char RXF13SIDH @ 0xD84;
"3614
[; ;pic18f4480.h: 3614: asm("RXF13SIDH equ 0D84h");
[; <" RXF13SIDH equ 0D84h ;# ">
[; ;pic18f4480.h: 3617: typedef union {
[; ;pic18f4480.h: 3618: struct {
[; ;pic18f4480.h: 3619: unsigned SID3 :1;
[; ;pic18f4480.h: 3620: unsigned SID4 :1;
[; ;pic18f4480.h: 3621: unsigned SID5 :1;
[; ;pic18f4480.h: 3622: unsigned SID6 :1;
[; ;pic18f4480.h: 3623: unsigned SID7 :1;
[; ;pic18f4480.h: 3624: unsigned SID8 :1;
[; ;pic18f4480.h: 3625: unsigned SID9 :1;
[; ;pic18f4480.h: 3626: unsigned SID10 :1;
[; ;pic18f4480.h: 3627: };
[; ;pic18f4480.h: 3628: struct {
[; ;pic18f4480.h: 3629: unsigned :7;
[; ;pic18f4480.h: 3630: unsigned RXF13SID10 :1;
[; ;pic18f4480.h: 3631: };
[; ;pic18f4480.h: 3632: struct {
[; ;pic18f4480.h: 3633: unsigned RXF13SID3 :1;
[; ;pic18f4480.h: 3634: };
[; ;pic18f4480.h: 3635: struct {
[; ;pic18f4480.h: 3636: unsigned :1;
[; ;pic18f4480.h: 3637: unsigned RXF13SID4 :1;
[; ;pic18f4480.h: 3638: };
[; ;pic18f4480.h: 3639: struct {
[; ;pic18f4480.h: 3640: unsigned :2;
[; ;pic18f4480.h: 3641: unsigned RXF13SID5 :1;
[; ;pic18f4480.h: 3642: };
[; ;pic18f4480.h: 3643: struct {
[; ;pic18f4480.h: 3644: unsigned :3;
[; ;pic18f4480.h: 3645: unsigned RXF13SID6 :1;
[; ;pic18f4480.h: 3646: };
[; ;pic18f4480.h: 3647: struct {
[; ;pic18f4480.h: 3648: unsigned :4;
[; ;pic18f4480.h: 3649: unsigned RXF13SID7 :1;
[; ;pic18f4480.h: 3650: };
[; ;pic18f4480.h: 3651: struct {
[; ;pic18f4480.h: 3652: unsigned :5;
[; ;pic18f4480.h: 3653: unsigned RXF13SID8 :1;
[; ;pic18f4480.h: 3654: };
[; ;pic18f4480.h: 3655: struct {
[; ;pic18f4480.h: 3656: unsigned :6;
[; ;pic18f4480.h: 3657: unsigned RXF13SID9 :1;
[; ;pic18f4480.h: 3658: };
[; ;pic18f4480.h: 3659: } RXF13SIDHbits_t;
[; ;pic18f4480.h: 3660: extern volatile RXF13SIDHbits_t RXF13SIDHbits @ 0xD84;
[; ;pic18f4480.h: 3744: extern volatile unsigned char RXF13SIDL @ 0xD85;
"3746
[; ;pic18f4480.h: 3746: asm("RXF13SIDL equ 0D85h");
[; <" RXF13SIDL equ 0D85h ;# ">
[; ;pic18f4480.h: 3749: typedef union {
[; ;pic18f4480.h: 3750: struct {
[; ;pic18f4480.h: 3751: unsigned EID16 :1;
[; ;pic18f4480.h: 3752: unsigned EID17 :1;
[; ;pic18f4480.h: 3753: unsigned :1;
[; ;pic18f4480.h: 3754: unsigned EXIDEN :1;
[; ;pic18f4480.h: 3755: unsigned :1;
[; ;pic18f4480.h: 3756: unsigned SID0 :1;
[; ;pic18f4480.h: 3757: unsigned SID1 :1;
[; ;pic18f4480.h: 3758: unsigned SID2 :1;
[; ;pic18f4480.h: 3759: };
[; ;pic18f4480.h: 3760: struct {
[; ;pic18f4480.h: 3761: unsigned :3;
[; ;pic18f4480.h: 3762: unsigned EXIDE :1;
[; ;pic18f4480.h: 3763: };
[; ;pic18f4480.h: 3764: struct {
[; ;pic18f4480.h: 3765: unsigned RXF13EID16 :1;
[; ;pic18f4480.h: 3766: };
[; ;pic18f4480.h: 3767: struct {
[; ;pic18f4480.h: 3768: unsigned :1;
[; ;pic18f4480.h: 3769: unsigned RXF13EID17 :1;
[; ;pic18f4480.h: 3770: };
[; ;pic18f4480.h: 3771: struct {
[; ;pic18f4480.h: 3772: unsigned :3;
[; ;pic18f4480.h: 3773: unsigned RXF13EXIDEN :1;
[; ;pic18f4480.h: 3774: };
[; ;pic18f4480.h: 3775: struct {
[; ;pic18f4480.h: 3776: unsigned :5;
[; ;pic18f4480.h: 3777: unsigned RXF13SID0 :1;
[; ;pic18f4480.h: 3778: };
[; ;pic18f4480.h: 3779: struct {
[; ;pic18f4480.h: 3780: unsigned :6;
[; ;pic18f4480.h: 3781: unsigned RXF13SID1 :1;
[; ;pic18f4480.h: 3782: };
[; ;pic18f4480.h: 3783: struct {
[; ;pic18f4480.h: 3784: unsigned :7;
[; ;pic18f4480.h: 3785: unsigned RXF13SID2 :1;
[; ;pic18f4480.h: 3786: };
[; ;pic18f4480.h: 3787: } RXF13SIDLbits_t;
[; ;pic18f4480.h: 3788: extern volatile RXF13SIDLbits_t RXF13SIDLbits @ 0xD85;
[; ;pic18f4480.h: 3857: extern volatile unsigned char RXF13EIDH @ 0xD86;
"3859
[; ;pic18f4480.h: 3859: asm("RXF13EIDH equ 0D86h");
[; <" RXF13EIDH equ 0D86h ;# ">
[; ;pic18f4480.h: 3862: typedef union {
[; ;pic18f4480.h: 3863: struct {
[; ;pic18f4480.h: 3864: unsigned EID8 :1;
[; ;pic18f4480.h: 3865: unsigned EID9 :1;
[; ;pic18f4480.h: 3866: unsigned EID10 :1;
[; ;pic18f4480.h: 3867: unsigned EID11 :1;
[; ;pic18f4480.h: 3868: unsigned EID12 :1;
[; ;pic18f4480.h: 3869: unsigned EID13 :1;
[; ;pic18f4480.h: 3870: unsigned EID14 :1;
[; ;pic18f4480.h: 3871: unsigned EID15 :1;
[; ;pic18f4480.h: 3872: };
[; ;pic18f4480.h: 3873: struct {
[; ;pic18f4480.h: 3874: unsigned :2;
[; ;pic18f4480.h: 3875: unsigned RXF13EID10 :1;
[; ;pic18f4480.h: 3876: };
[; ;pic18f4480.h: 3877: struct {
[; ;pic18f4480.h: 3878: unsigned :3;
[; ;pic18f4480.h: 3879: unsigned RXF13EID11 :1;
[; ;pic18f4480.h: 3880: };
[; ;pic18f4480.h: 3881: struct {
[; ;pic18f4480.h: 3882: unsigned :4;
[; ;pic18f4480.h: 3883: unsigned RXF13EID12 :1;
[; ;pic18f4480.h: 3884: };
[; ;pic18f4480.h: 3885: struct {
[; ;pic18f4480.h: 3886: unsigned :5;
[; ;pic18f4480.h: 3887: unsigned RXF13EID13 :1;
[; ;pic18f4480.h: 3888: };
[; ;pic18f4480.h: 3889: struct {
[; ;pic18f4480.h: 3890: unsigned :6;
[; ;pic18f4480.h: 3891: unsigned RXF13EID14 :1;
[; ;pic18f4480.h: 3892: };
[; ;pic18f4480.h: 3893: struct {
[; ;pic18f4480.h: 3894: unsigned :7;
[; ;pic18f4480.h: 3895: unsigned RXF13EID15 :1;
[; ;pic18f4480.h: 3896: };
[; ;pic18f4480.h: 3897: struct {
[; ;pic18f4480.h: 3898: unsigned RXF13EID8 :1;
[; ;pic18f4480.h: 3899: };
[; ;pic18f4480.h: 3900: struct {
[; ;pic18f4480.h: 3901: unsigned :1;
[; ;pic18f4480.h: 3902: unsigned RXF13EID9 :1;
[; ;pic18f4480.h: 3903: };
[; ;pic18f4480.h: 3904: } RXF13EIDHbits_t;
[; ;pic18f4480.h: 3905: extern volatile RXF13EIDHbits_t RXF13EIDHbits @ 0xD86;
[; ;pic18f4480.h: 3989: extern volatile unsigned char RXF13EIDL @ 0xD87;
"3991
[; ;pic18f4480.h: 3991: asm("RXF13EIDL equ 0D87h");
[; <" RXF13EIDL equ 0D87h ;# ">
[; ;pic18f4480.h: 3994: typedef union {
[; ;pic18f4480.h: 3995: struct {
[; ;pic18f4480.h: 3996: unsigned EID0 :1;
[; ;pic18f4480.h: 3997: unsigned EID1 :1;
[; ;pic18f4480.h: 3998: unsigned EID2 :1;
[; ;pic18f4480.h: 3999: unsigned EID3 :1;
[; ;pic18f4480.h: 4000: unsigned EID4 :1;
[; ;pic18f4480.h: 4001: unsigned EID5 :1;
[; ;pic18f4480.h: 4002: unsigned EID6 :1;
[; ;pic18f4480.h: 4003: unsigned EID7 :1;
[; ;pic18f4480.h: 4004: };
[; ;pic18f4480.h: 4005: struct {
[; ;pic18f4480.h: 4006: unsigned RXF13EID0 :1;
[; ;pic18f4480.h: 4007: };
[; ;pic18f4480.h: 4008: struct {
[; ;pic18f4480.h: 4009: unsigned :1;
[; ;pic18f4480.h: 4010: unsigned RXF13EID1 :1;
[; ;pic18f4480.h: 4011: };
[; ;pic18f4480.h: 4012: struct {
[; ;pic18f4480.h: 4013: unsigned :2;
[; ;pic18f4480.h: 4014: unsigned RXF13EID2 :1;
[; ;pic18f4480.h: 4015: };
[; ;pic18f4480.h: 4016: struct {
[; ;pic18f4480.h: 4017: unsigned :3;
[; ;pic18f4480.h: 4018: unsigned RXF13EID3 :1;
[; ;pic18f4480.h: 4019: };
[; ;pic18f4480.h: 4020: struct {
[; ;pic18f4480.h: 4021: unsigned :4;
[; ;pic18f4480.h: 4022: unsigned RXF13EID4 :1;
[; ;pic18f4480.h: 4023: };
[; ;pic18f4480.h: 4024: struct {
[; ;pic18f4480.h: 4025: unsigned :5;
[; ;pic18f4480.h: 4026: unsigned RXF13EID5 :1;
[; ;pic18f4480.h: 4027: };
[; ;pic18f4480.h: 4028: struct {
[; ;pic18f4480.h: 4029: unsigned :6;
[; ;pic18f4480.h: 4030: unsigned RXF13EID6 :1;
[; ;pic18f4480.h: 4031: };
[; ;pic18f4480.h: 4032: struct {
[; ;pic18f4480.h: 4033: unsigned :7;
[; ;pic18f4480.h: 4034: unsigned RXF13EID7 :1;
[; ;pic18f4480.h: 4035: };
[; ;pic18f4480.h: 4036: } RXF13EIDLbits_t;
[; ;pic18f4480.h: 4037: extern volatile RXF13EIDLbits_t RXF13EIDLbits @ 0xD87;
[; ;pic18f4480.h: 4121: extern volatile unsigned char RXF14SIDH @ 0xD88;
"4123
[; ;pic18f4480.h: 4123: asm("RXF14SIDH equ 0D88h");
[; <" RXF14SIDH equ 0D88h ;# ">
[; ;pic18f4480.h: 4126: typedef union {
[; ;pic18f4480.h: 4127: struct {
[; ;pic18f4480.h: 4128: unsigned SID3 :1;
[; ;pic18f4480.h: 4129: unsigned SID4 :1;
[; ;pic18f4480.h: 4130: unsigned SID5 :1;
[; ;pic18f4480.h: 4131: unsigned SID6 :1;
[; ;pic18f4480.h: 4132: unsigned SID7 :1;
[; ;pic18f4480.h: 4133: unsigned SID8 :1;
[; ;pic18f4480.h: 4134: unsigned SID9 :1;
[; ;pic18f4480.h: 4135: unsigned SID10 :1;
[; ;pic18f4480.h: 4136: };
[; ;pic18f4480.h: 4137: struct {
[; ;pic18f4480.h: 4138: unsigned :7;
[; ;pic18f4480.h: 4139: unsigned RXF14SID10 :1;
[; ;pic18f4480.h: 4140: };
[; ;pic18f4480.h: 4141: struct {
[; ;pic18f4480.h: 4142: unsigned RXF14SID3 :1;
[; ;pic18f4480.h: 4143: };
[; ;pic18f4480.h: 4144: struct {
[; ;pic18f4480.h: 4145: unsigned :1;
[; ;pic18f4480.h: 4146: unsigned RXF14SID4 :1;
[; ;pic18f4480.h: 4147: };
[; ;pic18f4480.h: 4148: struct {
[; ;pic18f4480.h: 4149: unsigned :2;
[; ;pic18f4480.h: 4150: unsigned RXF14SID5 :1;
[; ;pic18f4480.h: 4151: };
[; ;pic18f4480.h: 4152: struct {
[; ;pic18f4480.h: 4153: unsigned :3;
[; ;pic18f4480.h: 4154: unsigned RXF14SID6 :1;
[; ;pic18f4480.h: 4155: };
[; ;pic18f4480.h: 4156: struct {
[; ;pic18f4480.h: 4157: unsigned :4;
[; ;pic18f4480.h: 4158: unsigned RXF14SID7 :1;
[; ;pic18f4480.h: 4159: };
[; ;pic18f4480.h: 4160: struct {
[; ;pic18f4480.h: 4161: unsigned :5;
[; ;pic18f4480.h: 4162: unsigned RXF14SID8 :1;
[; ;pic18f4480.h: 4163: };
[; ;pic18f4480.h: 4164: struct {
[; ;pic18f4480.h: 4165: unsigned :6;
[; ;pic18f4480.h: 4166: unsigned RXF14SID9 :1;
[; ;pic18f4480.h: 4167: };
[; ;pic18f4480.h: 4168: } RXF14SIDHbits_t;
[; ;pic18f4480.h: 4169: extern volatile RXF14SIDHbits_t RXF14SIDHbits @ 0xD88;
[; ;pic18f4480.h: 4253: extern volatile unsigned char RXF14SIDL @ 0xD89;
"4255
[; ;pic18f4480.h: 4255: asm("RXF14SIDL equ 0D89h");
[; <" RXF14SIDL equ 0D89h ;# ">
[; ;pic18f4480.h: 4258: typedef union {
[; ;pic18f4480.h: 4259: struct {
[; ;pic18f4480.h: 4260: unsigned EID16 :1;
[; ;pic18f4480.h: 4261: unsigned EID17 :1;
[; ;pic18f4480.h: 4262: unsigned :1;
[; ;pic18f4480.h: 4263: unsigned EXIDEN :1;
[; ;pic18f4480.h: 4264: unsigned :1;
[; ;pic18f4480.h: 4265: unsigned SID0 :1;
[; ;pic18f4480.h: 4266: unsigned SID1 :1;
[; ;pic18f4480.h: 4267: unsigned SID2 :1;
[; ;pic18f4480.h: 4268: };
[; ;pic18f4480.h: 4269: struct {
[; ;pic18f4480.h: 4270: unsigned :3;
[; ;pic18f4480.h: 4271: unsigned EXIDE :1;
[; ;pic18f4480.h: 4272: };
[; ;pic18f4480.h: 4273: struct {
[; ;pic18f4480.h: 4274: unsigned RXF14EID16 :1;
[; ;pic18f4480.h: 4275: };
[; ;pic18f4480.h: 4276: struct {
[; ;pic18f4480.h: 4277: unsigned :1;
[; ;pic18f4480.h: 4278: unsigned RXF14EID17 :1;
[; ;pic18f4480.h: 4279: };
[; ;pic18f4480.h: 4280: struct {
[; ;pic18f4480.h: 4281: unsigned :3;
[; ;pic18f4480.h: 4282: unsigned RXF14EXIDEN :1;
[; ;pic18f4480.h: 4283: };
[; ;pic18f4480.h: 4284: struct {
[; ;pic18f4480.h: 4285: unsigned :5;
[; ;pic18f4480.h: 4286: unsigned RXF14SID0 :1;
[; ;pic18f4480.h: 4287: };
[; ;pic18f4480.h: 4288: struct {
[; ;pic18f4480.h: 4289: unsigned :6;
[; ;pic18f4480.h: 4290: unsigned RXF14SID1 :1;
[; ;pic18f4480.h: 4291: };
[; ;pic18f4480.h: 4292: struct {
[; ;pic18f4480.h: 4293: unsigned :7;
[; ;pic18f4480.h: 4294: unsigned RXF14SID2 :1;
[; ;pic18f4480.h: 4295: };
[; ;pic18f4480.h: 4296: } RXF14SIDLbits_t;
[; ;pic18f4480.h: 4297: extern volatile RXF14SIDLbits_t RXF14SIDLbits @ 0xD89;
[; ;pic18f4480.h: 4366: extern volatile unsigned char RXF14EIDH @ 0xD8A;
"4368
[; ;pic18f4480.h: 4368: asm("RXF14EIDH equ 0D8Ah");
[; <" RXF14EIDH equ 0D8Ah ;# ">
[; ;pic18f4480.h: 4371: typedef union {
[; ;pic18f4480.h: 4372: struct {
[; ;pic18f4480.h: 4373: unsigned EID8 :1;
[; ;pic18f4480.h: 4374: unsigned EID9 :1;
[; ;pic18f4480.h: 4375: unsigned EID10 :1;
[; ;pic18f4480.h: 4376: unsigned EID11 :1;
[; ;pic18f4480.h: 4377: unsigned EID12 :1;
[; ;pic18f4480.h: 4378: unsigned EID13 :1;
[; ;pic18f4480.h: 4379: unsigned EID14 :1;
[; ;pic18f4480.h: 4380: unsigned EID15 :1;
[; ;pic18f4480.h: 4381: };
[; ;pic18f4480.h: 4382: struct {
[; ;pic18f4480.h: 4383: unsigned :2;
[; ;pic18f4480.h: 4384: unsigned RXF14EID10 :1;
[; ;pic18f4480.h: 4385: };
[; ;pic18f4480.h: 4386: struct {
[; ;pic18f4480.h: 4387: unsigned :3;
[; ;pic18f4480.h: 4388: unsigned RXF14EID11 :1;
[; ;pic18f4480.h: 4389: };
[; ;pic18f4480.h: 4390: struct {
[; ;pic18f4480.h: 4391: unsigned :4;
[; ;pic18f4480.h: 4392: unsigned RXF14EID12 :1;
[; ;pic18f4480.h: 4393: };
[; ;pic18f4480.h: 4394: struct {
[; ;pic18f4480.h: 4395: unsigned :5;
[; ;pic18f4480.h: 4396: unsigned RXF14EID13 :1;
[; ;pic18f4480.h: 4397: };
[; ;pic18f4480.h: 4398: struct {
[; ;pic18f4480.h: 4399: unsigned :6;
[; ;pic18f4480.h: 4400: unsigned RXF14EID14 :1;
[; ;pic18f4480.h: 4401: };
[; ;pic18f4480.h: 4402: struct {
[; ;pic18f4480.h: 4403: unsigned :7;
[; ;pic18f4480.h: 4404: unsigned RXF14EID15 :1;
[; ;pic18f4480.h: 4405: };
[; ;pic18f4480.h: 4406: struct {
[; ;pic18f4480.h: 4407: unsigned RXF14EID8 :1;
[; ;pic18f4480.h: 4408: };
[; ;pic18f4480.h: 4409: struct {
[; ;pic18f4480.h: 4410: unsigned :1;
[; ;pic18f4480.h: 4411: unsigned RXF14EID9 :1;
[; ;pic18f4480.h: 4412: };
[; ;pic18f4480.h: 4413: } RXF14EIDHbits_t;
[; ;pic18f4480.h: 4414: extern volatile RXF14EIDHbits_t RXF14EIDHbits @ 0xD8A;
[; ;pic18f4480.h: 4498: extern volatile unsigned char RXF14EIDL @ 0xD8B;
"4500
[; ;pic18f4480.h: 4500: asm("RXF14EIDL equ 0D8Bh");
[; <" RXF14EIDL equ 0D8Bh ;# ">
[; ;pic18f4480.h: 4503: typedef union {
[; ;pic18f4480.h: 4504: struct {
[; ;pic18f4480.h: 4505: unsigned EID0 :1;
[; ;pic18f4480.h: 4506: unsigned EID1 :1;
[; ;pic18f4480.h: 4507: unsigned EID2 :1;
[; ;pic18f4480.h: 4508: unsigned EID3 :1;
[; ;pic18f4480.h: 4509: unsigned EID4 :1;
[; ;pic18f4480.h: 4510: unsigned EID5 :1;
[; ;pic18f4480.h: 4511: unsigned EID6 :1;
[; ;pic18f4480.h: 4512: unsigned EID7 :1;
[; ;pic18f4480.h: 4513: };
[; ;pic18f4480.h: 4514: struct {
[; ;pic18f4480.h: 4515: unsigned RXF14EID0 :1;
[; ;pic18f4480.h: 4516: };
[; ;pic18f4480.h: 4517: struct {
[; ;pic18f4480.h: 4518: unsigned :1;
[; ;pic18f4480.h: 4519: unsigned RXF14EID1 :1;
[; ;pic18f4480.h: 4520: };
[; ;pic18f4480.h: 4521: struct {
[; ;pic18f4480.h: 4522: unsigned :2;
[; ;pic18f4480.h: 4523: unsigned RXF14EID2 :1;
[; ;pic18f4480.h: 4524: };
[; ;pic18f4480.h: 4525: struct {
[; ;pic18f4480.h: 4526: unsigned :3;
[; ;pic18f4480.h: 4527: unsigned RXF14EID3 :1;
[; ;pic18f4480.h: 4528: };
[; ;pic18f4480.h: 4529: struct {
[; ;pic18f4480.h: 4530: unsigned :4;
[; ;pic18f4480.h: 4531: unsigned RXF14EID4 :1;
[; ;pic18f4480.h: 4532: };
[; ;pic18f4480.h: 4533: struct {
[; ;pic18f4480.h: 4534: unsigned :5;
[; ;pic18f4480.h: 4535: unsigned RXF14EID5 :1;
[; ;pic18f4480.h: 4536: };
[; ;pic18f4480.h: 4537: struct {
[; ;pic18f4480.h: 4538: unsigned :6;
[; ;pic18f4480.h: 4539: unsigned RXF14EID6 :1;
[; ;pic18f4480.h: 4540: };
[; ;pic18f4480.h: 4541: struct {
[; ;pic18f4480.h: 4542: unsigned :7;
[; ;pic18f4480.h: 4543: unsigned RXF14EID7 :1;
[; ;pic18f4480.h: 4544: };
[; ;pic18f4480.h: 4545: } RXF14EIDLbits_t;
[; ;pic18f4480.h: 4546: extern volatile RXF14EIDLbits_t RXF14EIDLbits @ 0xD8B;
[; ;pic18f4480.h: 4630: extern volatile unsigned char RXF15SIDH @ 0xD90;
"4632
[; ;pic18f4480.h: 4632: asm("RXF15SIDH equ 0D90h");
[; <" RXF15SIDH equ 0D90h ;# ">
[; ;pic18f4480.h: 4635: typedef union {
[; ;pic18f4480.h: 4636: struct {
[; ;pic18f4480.h: 4637: unsigned SID3 :1;
[; ;pic18f4480.h: 4638: unsigned SID4 :1;
[; ;pic18f4480.h: 4639: unsigned SID5 :1;
[; ;pic18f4480.h: 4640: unsigned SID6 :1;
[; ;pic18f4480.h: 4641: unsigned SID7 :1;
[; ;pic18f4480.h: 4642: unsigned SID8 :1;
[; ;pic18f4480.h: 4643: unsigned SID9 :1;
[; ;pic18f4480.h: 4644: unsigned SID10 :1;
[; ;pic18f4480.h: 4645: };
[; ;pic18f4480.h: 4646: struct {
[; ;pic18f4480.h: 4647: unsigned :7;
[; ;pic18f4480.h: 4648: unsigned RXF15SID10 :1;
[; ;pic18f4480.h: 4649: };
[; ;pic18f4480.h: 4650: struct {
[; ;pic18f4480.h: 4651: unsigned RXF15SID3 :1;
[; ;pic18f4480.h: 4652: };
[; ;pic18f4480.h: 4653: struct {
[; ;pic18f4480.h: 4654: unsigned :1;
[; ;pic18f4480.h: 4655: unsigned RXF15SID4 :1;
[; ;pic18f4480.h: 4656: };
[; ;pic18f4480.h: 4657: struct {
[; ;pic18f4480.h: 4658: unsigned :2;
[; ;pic18f4480.h: 4659: unsigned RXF15SID5 :1;
[; ;pic18f4480.h: 4660: };
[; ;pic18f4480.h: 4661: struct {
[; ;pic18f4480.h: 4662: unsigned :3;
[; ;pic18f4480.h: 4663: unsigned RXF15SID6 :1;
[; ;pic18f4480.h: 4664: };
[; ;pic18f4480.h: 4665: struct {
[; ;pic18f4480.h: 4666: unsigned :4;
[; ;pic18f4480.h: 4667: unsigned RXF15SID7 :1;
[; ;pic18f4480.h: 4668: };
[; ;pic18f4480.h: 4669: struct {
[; ;pic18f4480.h: 4670: unsigned :5;
[; ;pic18f4480.h: 4671: unsigned RXF15SID8 :1;
[; ;pic18f4480.h: 4672: };
[; ;pic18f4480.h: 4673: struct {
[; ;pic18f4480.h: 4674: unsigned :6;
[; ;pic18f4480.h: 4675: unsigned RXF15SID9 :1;
[; ;pic18f4480.h: 4676: };
[; ;pic18f4480.h: 4677: } RXF15SIDHbits_t;
[; ;pic18f4480.h: 4678: extern volatile RXF15SIDHbits_t RXF15SIDHbits @ 0xD90;
[; ;pic18f4480.h: 4762: extern volatile unsigned char RXF15SIDL @ 0xD91;
"4764
[; ;pic18f4480.h: 4764: asm("RXF15SIDL equ 0D91h");
[; <" RXF15SIDL equ 0D91h ;# ">
[; ;pic18f4480.h: 4767: typedef union {
[; ;pic18f4480.h: 4768: struct {
[; ;pic18f4480.h: 4769: unsigned EID16 :1;
[; ;pic18f4480.h: 4770: unsigned EID17 :1;
[; ;pic18f4480.h: 4771: unsigned :1;
[; ;pic18f4480.h: 4772: unsigned EXIDEN :1;
[; ;pic18f4480.h: 4773: unsigned :1;
[; ;pic18f4480.h: 4774: unsigned SID0 :1;
[; ;pic18f4480.h: 4775: unsigned SID1 :1;
[; ;pic18f4480.h: 4776: unsigned SID2 :1;
[; ;pic18f4480.h: 4777: };
[; ;pic18f4480.h: 4778: struct {
[; ;pic18f4480.h: 4779: unsigned :3;
[; ;pic18f4480.h: 4780: unsigned EXIDE :1;
[; ;pic18f4480.h: 4781: };
[; ;pic18f4480.h: 4782: struct {
[; ;pic18f4480.h: 4783: unsigned RXF15EID16 :1;
[; ;pic18f4480.h: 4784: };
[; ;pic18f4480.h: 4785: struct {
[; ;pic18f4480.h: 4786: unsigned :1;
[; ;pic18f4480.h: 4787: unsigned RXF15EID17 :1;
[; ;pic18f4480.h: 4788: };
[; ;pic18f4480.h: 4789: struct {
[; ;pic18f4480.h: 4790: unsigned :3;
[; ;pic18f4480.h: 4791: unsigned RXF15EXIDEN :1;
[; ;pic18f4480.h: 4792: };
[; ;pic18f4480.h: 4793: struct {
[; ;pic18f4480.h: 4794: unsigned :5;
[; ;pic18f4480.h: 4795: unsigned RXF15SID0 :1;
[; ;pic18f4480.h: 4796: };
[; ;pic18f4480.h: 4797: struct {
[; ;pic18f4480.h: 4798: unsigned :6;
[; ;pic18f4480.h: 4799: unsigned RXF15SID1 :1;
[; ;pic18f4480.h: 4800: };
[; ;pic18f4480.h: 4801: struct {
[; ;pic18f4480.h: 4802: unsigned :7;
[; ;pic18f4480.h: 4803: unsigned RXF15SID2 :1;
[; ;pic18f4480.h: 4804: };
[; ;pic18f4480.h: 4805: } RXF15SIDLbits_t;
[; ;pic18f4480.h: 4806: extern volatile RXF15SIDLbits_t RXF15SIDLbits @ 0xD91;
[; ;pic18f4480.h: 4875: extern volatile unsigned char RXF15EIDH @ 0xD92;
"4877
[; ;pic18f4480.h: 4877: asm("RXF15EIDH equ 0D92h");
[; <" RXF15EIDH equ 0D92h ;# ">
[; ;pic18f4480.h: 4880: typedef union {
[; ;pic18f4480.h: 4881: struct {
[; ;pic18f4480.h: 4882: unsigned EID8 :1;
[; ;pic18f4480.h: 4883: unsigned EID9 :1;
[; ;pic18f4480.h: 4884: unsigned EID10 :1;
[; ;pic18f4480.h: 4885: unsigned EID11 :1;
[; ;pic18f4480.h: 4886: unsigned EID12 :1;
[; ;pic18f4480.h: 4887: unsigned EID13 :1;
[; ;pic18f4480.h: 4888: unsigned EID14 :1;
[; ;pic18f4480.h: 4889: unsigned EID15 :1;
[; ;pic18f4480.h: 4890: };
[; ;pic18f4480.h: 4891: struct {
[; ;pic18f4480.h: 4892: unsigned :2;
[; ;pic18f4480.h: 4893: unsigned RXF15EID10 :1;
[; ;pic18f4480.h: 4894: };
[; ;pic18f4480.h: 4895: struct {
[; ;pic18f4480.h: 4896: unsigned :3;
[; ;pic18f4480.h: 4897: unsigned RXF15EID11 :1;
[; ;pic18f4480.h: 4898: };
[; ;pic18f4480.h: 4899: struct {
[; ;pic18f4480.h: 4900: unsigned :4;
[; ;pic18f4480.h: 4901: unsigned RXF15EID12 :1;
[; ;pic18f4480.h: 4902: };
[; ;pic18f4480.h: 4903: struct {
[; ;pic18f4480.h: 4904: unsigned :5;
[; ;pic18f4480.h: 4905: unsigned RXF15EID13 :1;
[; ;pic18f4480.h: 4906: };
[; ;pic18f4480.h: 4907: struct {
[; ;pic18f4480.h: 4908: unsigned :6;
[; ;pic18f4480.h: 4909: unsigned RXF15EID14 :1;
[; ;pic18f4480.h: 4910: };
[; ;pic18f4480.h: 4911: struct {
[; ;pic18f4480.h: 4912: unsigned :7;
[; ;pic18f4480.h: 4913: unsigned RXF15EID15 :1;
[; ;pic18f4480.h: 4914: };
[; ;pic18f4480.h: 4915: struct {
[; ;pic18f4480.h: 4916: unsigned RXF15EID8 :1;
[; ;pic18f4480.h: 4917: };
[; ;pic18f4480.h: 4918: struct {
[; ;pic18f4480.h: 4919: unsigned :1;
[; ;pic18f4480.h: 4920: unsigned RXF15EID9 :1;
[; ;pic18f4480.h: 4921: };
[; ;pic18f4480.h: 4922: } RXF15EIDHbits_t;
[; ;pic18f4480.h: 4923: extern volatile RXF15EIDHbits_t RXF15EIDHbits @ 0xD92;
[; ;pic18f4480.h: 5007: extern volatile unsigned char RXF15EIDL @ 0xD93;
"5009
[; ;pic18f4480.h: 5009: asm("RXF15EIDL equ 0D93h");
[; <" RXF15EIDL equ 0D93h ;# ">
[; ;pic18f4480.h: 5012: typedef union {
[; ;pic18f4480.h: 5013: struct {
[; ;pic18f4480.h: 5014: unsigned EID0 :1;
[; ;pic18f4480.h: 5015: unsigned EID1 :1;
[; ;pic18f4480.h: 5016: unsigned EID2 :1;
[; ;pic18f4480.h: 5017: unsigned EID3 :1;
[; ;pic18f4480.h: 5018: unsigned EID4 :1;
[; ;pic18f4480.h: 5019: unsigned EID5 :1;
[; ;pic18f4480.h: 5020: unsigned EID6 :1;
[; ;pic18f4480.h: 5021: unsigned EID7 :1;
[; ;pic18f4480.h: 5022: };
[; ;pic18f4480.h: 5023: struct {
[; ;pic18f4480.h: 5024: unsigned RXF15EID0 :1;
[; ;pic18f4480.h: 5025: };
[; ;pic18f4480.h: 5026: struct {
[; ;pic18f4480.h: 5027: unsigned :1;
[; ;pic18f4480.h: 5028: unsigned RXF15EID1 :1;
[; ;pic18f4480.h: 5029: };
[; ;pic18f4480.h: 5030: struct {
[; ;pic18f4480.h: 5031: unsigned :2;
[; ;pic18f4480.h: 5032: unsigned RXF15EID2 :1;
[; ;pic18f4480.h: 5033: };
[; ;pic18f4480.h: 5034: struct {
[; ;pic18f4480.h: 5035: unsigned :3;
[; ;pic18f4480.h: 5036: unsigned RXF15EID3 :1;
[; ;pic18f4480.h: 5037: };
[; ;pic18f4480.h: 5038: struct {
[; ;pic18f4480.h: 5039: unsigned :4;
[; ;pic18f4480.h: 5040: unsigned RXF15EID4 :1;
[; ;pic18f4480.h: 5041: };
[; ;pic18f4480.h: 5042: struct {
[; ;pic18f4480.h: 5043: unsigned :5;
[; ;pic18f4480.h: 5044: unsigned RXF15EID5 :1;
[; ;pic18f4480.h: 5045: };
[; ;pic18f4480.h: 5046: struct {
[; ;pic18f4480.h: 5047: unsigned :6;
[; ;pic18f4480.h: 5048: unsigned RXF15EID6 :1;
[; ;pic18f4480.h: 5049: };
[; ;pic18f4480.h: 5050: struct {
[; ;pic18f4480.h: 5051: unsigned :7;
[; ;pic18f4480.h: 5052: unsigned RXF15EID7 :1;
[; ;pic18f4480.h: 5053: };
[; ;pic18f4480.h: 5054: } RXF15EIDLbits_t;
[; ;pic18f4480.h: 5055: extern volatile RXF15EIDLbits_t RXF15EIDLbits @ 0xD93;
[; ;pic18f4480.h: 5139: extern volatile unsigned char RXFCON0 @ 0xDD4;
"5141
[; ;pic18f4480.h: 5141: asm("RXFCON0 equ 0DD4h");
[; <" RXFCON0 equ 0DD4h ;# ">
[; ;pic18f4480.h: 5144: typedef union {
[; ;pic18f4480.h: 5145: struct {
[; ;pic18f4480.h: 5146: unsigned RXF0EN :1;
[; ;pic18f4480.h: 5147: unsigned RXF1EN :1;
[; ;pic18f4480.h: 5148: unsigned RXF2EN :1;
[; ;pic18f4480.h: 5149: unsigned RXF3EN :1;
[; ;pic18f4480.h: 5150: unsigned RXF4EN :1;
[; ;pic18f4480.h: 5151: unsigned RXF5EN :1;
[; ;pic18f4480.h: 5152: unsigned RXF6EN :1;
[; ;pic18f4480.h: 5153: unsigned RXF7EN :1;
[; ;pic18f4480.h: 5154: };
[; ;pic18f4480.h: 5155: } RXFCON0bits_t;
[; ;pic18f4480.h: 5156: extern volatile RXFCON0bits_t RXFCON0bits @ 0xDD4;
[; ;pic18f4480.h: 5200: extern volatile unsigned char RXFCON1 @ 0xDD5;
"5202
[; ;pic18f4480.h: 5202: asm("RXFCON1 equ 0DD5h");
[; <" RXFCON1 equ 0DD5h ;# ">
[; ;pic18f4480.h: 5205: typedef union {
[; ;pic18f4480.h: 5206: struct {
[; ;pic18f4480.h: 5207: unsigned RXF8EN :1;
[; ;pic18f4480.h: 5208: unsigned RXF9EN :1;
[; ;pic18f4480.h: 5209: unsigned RXF10EN :1;
[; ;pic18f4480.h: 5210: unsigned RXF11EN :1;
[; ;pic18f4480.h: 5211: unsigned RXF12EN :1;
[; ;pic18f4480.h: 5212: unsigned RXF13EN :1;
[; ;pic18f4480.h: 5213: unsigned RXF14EN :1;
[; ;pic18f4480.h: 5214: unsigned RXF15EN :1;
[; ;pic18f4480.h: 5215: };
[; ;pic18f4480.h: 5216: } RXFCON1bits_t;
[; ;pic18f4480.h: 5217: extern volatile RXFCON1bits_t RXFCON1bits @ 0xDD5;
[; ;pic18f4480.h: 5261: extern volatile unsigned char SDFLC @ 0xDD8;
"5263
[; ;pic18f4480.h: 5263: asm("SDFLC equ 0DD8h");
[; <" SDFLC equ 0DD8h ;# ">
[; ;pic18f4480.h: 5266: typedef union {
[; ;pic18f4480.h: 5267: struct {
[; ;pic18f4480.h: 5268: unsigned FLC0 :1;
[; ;pic18f4480.h: 5269: unsigned FLC1 :1;
[; ;pic18f4480.h: 5270: unsigned FLC2 :1;
[; ;pic18f4480.h: 5271: unsigned FLC3 :1;
[; ;pic18f4480.h: 5272: unsigned FLC4 :1;
[; ;pic18f4480.h: 5273: };
[; ;pic18f4480.h: 5274: struct {
[; ;pic18f4480.h: 5275: unsigned DFLC0 :1;
[; ;pic18f4480.h: 5276: unsigned DFLC1 :1;
[; ;pic18f4480.h: 5277: unsigned DFLC2 :1;
[; ;pic18f4480.h: 5278: unsigned DFLC3 :1;
[; ;pic18f4480.h: 5279: unsigned DFLC4 :1;
[; ;pic18f4480.h: 5280: };
[; ;pic18f4480.h: 5281: } SDFLCbits_t;
[; ;pic18f4480.h: 5282: extern volatile SDFLCbits_t SDFLCbits @ 0xDD8;
[; ;pic18f4480.h: 5336: extern volatile unsigned char RXFBCON0 @ 0xDE0;
"5338
[; ;pic18f4480.h: 5338: asm("RXFBCON0 equ 0DE0h");
[; <" RXFBCON0 equ 0DE0h ;# ">
[; ;pic18f4480.h: 5341: typedef union {
[; ;pic18f4480.h: 5342: struct {
[; ;pic18f4480.h: 5343: unsigned F0BP_0 :1;
[; ;pic18f4480.h: 5344: unsigned F0BP_1 :1;
[; ;pic18f4480.h: 5345: unsigned F0BP_2 :1;
[; ;pic18f4480.h: 5346: unsigned F0BP_3 :1;
[; ;pic18f4480.h: 5347: unsigned F1BP_0 :1;
[; ;pic18f4480.h: 5348: unsigned F1BP_1 :1;
[; ;pic18f4480.h: 5349: unsigned F1BP_2 :1;
[; ;pic18f4480.h: 5350: unsigned F1BP_3 :1;
[; ;pic18f4480.h: 5351: };
[; ;pic18f4480.h: 5352: struct {
[; ;pic18f4480.h: 5353: unsigned F0BP_01 :1;
[; ;pic18f4480.h: 5354: };
[; ;pic18f4480.h: 5355: } RXFBCON0bits_t;
[; ;pic18f4480.h: 5356: extern volatile RXFBCON0bits_t RXFBCON0bits @ 0xDE0;
[; ;pic18f4480.h: 5405: extern volatile unsigned char RXFBCON1 @ 0xDE1;
"5407
[; ;pic18f4480.h: 5407: asm("RXFBCON1 equ 0DE1h");
[; <" RXFBCON1 equ 0DE1h ;# ">
[; ;pic18f4480.h: 5410: typedef union {
[; ;pic18f4480.h: 5411: struct {
[; ;pic18f4480.h: 5412: unsigned F2BP_0 :1;
[; ;pic18f4480.h: 5413: unsigned F2BP_1 :1;
[; ;pic18f4480.h: 5414: unsigned F2BP_2 :1;
[; ;pic18f4480.h: 5415: unsigned F2BP_3 :1;
[; ;pic18f4480.h: 5416: unsigned F3BP_0 :1;
[; ;pic18f4480.h: 5417: unsigned F3BP_1 :1;
[; ;pic18f4480.h: 5418: unsigned F3BP_2 :1;
[; ;pic18f4480.h: 5419: unsigned F3BP_3 :1;
[; ;pic18f4480.h: 5420: };
[; ;pic18f4480.h: 5421: struct {
[; ;pic18f4480.h: 5422: unsigned F2BP_01 :1;
[; ;pic18f4480.h: 5423: };
[; ;pic18f4480.h: 5424: } RXFBCON1bits_t;
[; ;pic18f4480.h: 5425: extern volatile RXFBCON1bits_t RXFBCON1bits @ 0xDE1;
[; ;pic18f4480.h: 5474: extern volatile unsigned char RXFBCON2 @ 0xDE2;
"5476
[; ;pic18f4480.h: 5476: asm("RXFBCON2 equ 0DE2h");
[; <" RXFBCON2 equ 0DE2h ;# ">
[; ;pic18f4480.h: 5479: typedef union {
[; ;pic18f4480.h: 5480: struct {
[; ;pic18f4480.h: 5481: unsigned F4BP_0 :1;
[; ;pic18f4480.h: 5482: unsigned F4BP_1 :1;
[; ;pic18f4480.h: 5483: unsigned F4BP_2 :1;
[; ;pic18f4480.h: 5484: unsigned F4BP_3 :1;
[; ;pic18f4480.h: 5485: unsigned F5BP_0 :1;
[; ;pic18f4480.h: 5486: unsigned F5BP_1 :1;
[; ;pic18f4480.h: 5487: unsigned F5BP_2 :1;
[; ;pic18f4480.h: 5488: unsigned F5BP_3 :1;
[; ;pic18f4480.h: 5489: };
[; ;pic18f4480.h: 5490: struct {
[; ;pic18f4480.h: 5491: unsigned F4BP_01 :1;
[; ;pic18f4480.h: 5492: };
[; ;pic18f4480.h: 5493: } RXFBCON2bits_t;
[; ;pic18f4480.h: 5494: extern volatile RXFBCON2bits_t RXFBCON2bits @ 0xDE2;
[; ;pic18f4480.h: 5543: extern volatile unsigned char RXFBCON3 @ 0xDE3;
"5545
[; ;pic18f4480.h: 5545: asm("RXFBCON3 equ 0DE3h");
[; <" RXFBCON3 equ 0DE3h ;# ">
[; ;pic18f4480.h: 5548: typedef union {
[; ;pic18f4480.h: 5549: struct {
[; ;pic18f4480.h: 5550: unsigned F6BP_0 :1;
[; ;pic18f4480.h: 5551: unsigned F6BP_1 :1;
[; ;pic18f4480.h: 5552: unsigned F6BP_2 :1;
[; ;pic18f4480.h: 5553: unsigned F6BP_3 :1;
[; ;pic18f4480.h: 5554: unsigned F7BP_0 :1;
[; ;pic18f4480.h: 5555: unsigned F7BP_1 :1;
[; ;pic18f4480.h: 5556: unsigned F7BP_2 :1;
[; ;pic18f4480.h: 5557: unsigned F7BP_3 :1;
[; ;pic18f4480.h: 5558: };
[; ;pic18f4480.h: 5559: struct {
[; ;pic18f4480.h: 5560: unsigned F6BP_01 :1;
[; ;pic18f4480.h: 5561: };
[; ;pic18f4480.h: 5562: } RXFBCON3bits_t;
[; ;pic18f4480.h: 5563: extern volatile RXFBCON3bits_t RXFBCON3bits @ 0xDE3;
[; ;pic18f4480.h: 5612: extern volatile unsigned char RXFBCON4 @ 0xDE4;
"5614
[; ;pic18f4480.h: 5614: asm("RXFBCON4 equ 0DE4h");
[; <" RXFBCON4 equ 0DE4h ;# ">
[; ;pic18f4480.h: 5617: typedef union {
[; ;pic18f4480.h: 5618: struct {
[; ;pic18f4480.h: 5619: unsigned F8BP_0 :1;
[; ;pic18f4480.h: 5620: unsigned F8BP_1 :1;
[; ;pic18f4480.h: 5621: unsigned F8BP_2 :1;
[; ;pic18f4480.h: 5622: unsigned F8BP_3 :1;
[; ;pic18f4480.h: 5623: unsigned F9BP_0 :1;
[; ;pic18f4480.h: 5624: unsigned F9BP_1 :1;
[; ;pic18f4480.h: 5625: unsigned F9BP_2 :1;
[; ;pic18f4480.h: 5626: unsigned F9BP_3 :1;
[; ;pic18f4480.h: 5627: };
[; ;pic18f4480.h: 5628: struct {
[; ;pic18f4480.h: 5629: unsigned F8BP_01 :1;
[; ;pic18f4480.h: 5630: };
[; ;pic18f4480.h: 5631: } RXFBCON4bits_t;
[; ;pic18f4480.h: 5632: extern volatile RXFBCON4bits_t RXFBCON4bits @ 0xDE4;
[; ;pic18f4480.h: 5681: extern volatile unsigned char RXFBCON5 @ 0xDE5;
"5683
[; ;pic18f4480.h: 5683: asm("RXFBCON5 equ 0DE5h");
[; <" RXFBCON5 equ 0DE5h ;# ">
[; ;pic18f4480.h: 5686: typedef union {
[; ;pic18f4480.h: 5687: struct {
[; ;pic18f4480.h: 5688: unsigned F10BP_0 :1;
[; ;pic18f4480.h: 5689: unsigned F10BP_1 :1;
[; ;pic18f4480.h: 5690: unsigned F10BP_2 :1;
[; ;pic18f4480.h: 5691: unsigned F10BP_3 :1;
[; ;pic18f4480.h: 5692: unsigned F11BP_0 :1;
[; ;pic18f4480.h: 5693: unsigned F11BP_1 :1;
[; ;pic18f4480.h: 5694: unsigned F11BP_2 :1;
[; ;pic18f4480.h: 5695: unsigned F11BP_3 :1;
[; ;pic18f4480.h: 5696: };
[; ;pic18f4480.h: 5697: struct {
[; ;pic18f4480.h: 5698: unsigned F10BP_01 :1;
[; ;pic18f4480.h: 5699: };
[; ;pic18f4480.h: 5700: } RXFBCON5bits_t;
[; ;pic18f4480.h: 5701: extern volatile RXFBCON5bits_t RXFBCON5bits @ 0xDE5;
[; ;pic18f4480.h: 5750: extern volatile unsigned char RXFBCON6 @ 0xDE6;
"5752
[; ;pic18f4480.h: 5752: asm("RXFBCON6 equ 0DE6h");
[; <" RXFBCON6 equ 0DE6h ;# ">
[; ;pic18f4480.h: 5755: typedef union {
[; ;pic18f4480.h: 5756: struct {
[; ;pic18f4480.h: 5757: unsigned F12BP_0 :1;
[; ;pic18f4480.h: 5758: unsigned F12BP_1 :1;
[; ;pic18f4480.h: 5759: unsigned F12BP_2 :1;
[; ;pic18f4480.h: 5760: unsigned F12BP_3 :1;
[; ;pic18f4480.h: 5761: unsigned F13BP_0 :1;
[; ;pic18f4480.h: 5762: unsigned F13BP_1 :1;
[; ;pic18f4480.h: 5763: unsigned F13BP_2 :1;
[; ;pic18f4480.h: 5764: unsigned F13BP_3 :1;
[; ;pic18f4480.h: 5765: };
[; ;pic18f4480.h: 5766: struct {
[; ;pic18f4480.h: 5767: unsigned F12BP_01 :1;
[; ;pic18f4480.h: 5768: };
[; ;pic18f4480.h: 5769: } RXFBCON6bits_t;
[; ;pic18f4480.h: 5770: extern volatile RXFBCON6bits_t RXFBCON6bits @ 0xDE6;
[; ;pic18f4480.h: 5819: extern volatile unsigned char RXFBCON7 @ 0xDE7;
"5821
[; ;pic18f4480.h: 5821: asm("RXFBCON7 equ 0DE7h");
[; <" RXFBCON7 equ 0DE7h ;# ">
[; ;pic18f4480.h: 5824: typedef union {
[; ;pic18f4480.h: 5825: struct {
[; ;pic18f4480.h: 5826: unsigned F14BP_0 :1;
[; ;pic18f4480.h: 5827: unsigned F14BP_1 :1;
[; ;pic18f4480.h: 5828: unsigned F14BP_2 :1;
[; ;pic18f4480.h: 5829: unsigned F14BP_3 :1;
[; ;pic18f4480.h: 5830: unsigned F15BP_0 :1;
[; ;pic18f4480.h: 5831: unsigned F15BP_1 :1;
[; ;pic18f4480.h: 5832: unsigned F15BP_2 :1;
[; ;pic18f4480.h: 5833: unsigned F15BP_3 :1;
[; ;pic18f4480.h: 5834: };
[; ;pic18f4480.h: 5835: struct {
[; ;pic18f4480.h: 5836: unsigned F14BP_01 :1;
[; ;pic18f4480.h: 5837: };
[; ;pic18f4480.h: 5838: } RXFBCON7bits_t;
[; ;pic18f4480.h: 5839: extern volatile RXFBCON7bits_t RXFBCON7bits @ 0xDE7;
[; ;pic18f4480.h: 5888: extern volatile unsigned char MSEL0 @ 0xDF0;
"5890
[; ;pic18f4480.h: 5890: asm("MSEL0 equ 0DF0h");
[; <" MSEL0 equ 0DF0h ;# ">
[; ;pic18f4480.h: 5893: typedef union {
[; ;pic18f4480.h: 5894: struct {
[; ;pic18f4480.h: 5895: unsigned FIL0_0 :1;
[; ;pic18f4480.h: 5896: unsigned FIL0_1 :1;
[; ;pic18f4480.h: 5897: unsigned FIL1_0 :1;
[; ;pic18f4480.h: 5898: unsigned FIL1_1 :1;
[; ;pic18f4480.h: 5899: unsigned FIL2_0 :1;
[; ;pic18f4480.h: 5900: unsigned FIL2_1 :1;
[; ;pic18f4480.h: 5901: unsigned FIL3_0 :1;
[; ;pic18f4480.h: 5902: unsigned FIL3_1 :1;
[; ;pic18f4480.h: 5903: };
[; ;pic18f4480.h: 5904: } MSEL0bits_t;
[; ;pic18f4480.h: 5905: extern volatile MSEL0bits_t MSEL0bits @ 0xDF0;
[; ;pic18f4480.h: 5949: extern volatile unsigned char MSEL1 @ 0xDF1;
"5951
[; ;pic18f4480.h: 5951: asm("MSEL1 equ 0DF1h");
[; <" MSEL1 equ 0DF1h ;# ">
[; ;pic18f4480.h: 5954: typedef union {
[; ;pic18f4480.h: 5955: struct {
[; ;pic18f4480.h: 5956: unsigned FIL4_0 :1;
[; ;pic18f4480.h: 5957: unsigned FIL4_1 :1;
[; ;pic18f4480.h: 5958: unsigned FIL5_0 :1;
[; ;pic18f4480.h: 5959: unsigned FIL5_1 :1;
[; ;pic18f4480.h: 5960: unsigned FIL6_0 :1;
[; ;pic18f4480.h: 5961: unsigned FIL6_1 :1;
[; ;pic18f4480.h: 5962: unsigned FIL7_0 :1;
[; ;pic18f4480.h: 5963: unsigned FIL7_1 :1;
[; ;pic18f4480.h: 5964: };
[; ;pic18f4480.h: 5965: } MSEL1bits_t;
[; ;pic18f4480.h: 5966: extern volatile MSEL1bits_t MSEL1bits @ 0xDF1;
[; ;pic18f4480.h: 6010: extern volatile unsigned char MSEL2 @ 0xDF2;
"6012
[; ;pic18f4480.h: 6012: asm("MSEL2 equ 0DF2h");
[; <" MSEL2 equ 0DF2h ;# ">
[; ;pic18f4480.h: 6015: typedef union {
[; ;pic18f4480.h: 6016: struct {
[; ;pic18f4480.h: 6017: unsigned FIL8_0 :1;
[; ;pic18f4480.h: 6018: unsigned FIL8_1 :1;
[; ;pic18f4480.h: 6019: unsigned FIL9_0 :1;
[; ;pic18f4480.h: 6020: unsigned FIL9_1 :1;
[; ;pic18f4480.h: 6021: unsigned FIL10_0 :1;
[; ;pic18f4480.h: 6022: unsigned FIL10_1 :1;
[; ;pic18f4480.h: 6023: unsigned FIL11_0 :1;
[; ;pic18f4480.h: 6024: unsigned FIL11_1 :1;
[; ;pic18f4480.h: 6025: };
[; ;pic18f4480.h: 6026: } MSEL2bits_t;
[; ;pic18f4480.h: 6027: extern volatile MSEL2bits_t MSEL2bits @ 0xDF2;
[; ;pic18f4480.h: 6071: extern volatile unsigned char MSEL3 @ 0xDF3;
"6073
[; ;pic18f4480.h: 6073: asm("MSEL3 equ 0DF3h");
[; <" MSEL3 equ 0DF3h ;# ">
[; ;pic18f4480.h: 6076: typedef union {
[; ;pic18f4480.h: 6077: struct {
[; ;pic18f4480.h: 6078: unsigned FIL12_0 :1;
[; ;pic18f4480.h: 6079: unsigned FIL12_1 :1;
[; ;pic18f4480.h: 6080: unsigned FIL13_0 :1;
[; ;pic18f4480.h: 6081: unsigned FIL13_1 :1;
[; ;pic18f4480.h: 6082: unsigned FIL14_0 :1;
[; ;pic18f4480.h: 6083: unsigned FIL14_1 :1;
[; ;pic18f4480.h: 6084: unsigned FIL15_0 :1;
[; ;pic18f4480.h: 6085: unsigned FIL15_1 :1;
[; ;pic18f4480.h: 6086: };
[; ;pic18f4480.h: 6087: } MSEL3bits_t;
[; ;pic18f4480.h: 6088: extern volatile MSEL3bits_t MSEL3bits @ 0xDF3;
[; ;pic18f4480.h: 6132: extern volatile unsigned char BSEL0 @ 0xDF8;
"6134
[; ;pic18f4480.h: 6134: asm("BSEL0 equ 0DF8h");
[; <" BSEL0 equ 0DF8h ;# ">
[; ;pic18f4480.h: 6137: typedef union {
[; ;pic18f4480.h: 6138: struct {
[; ;pic18f4480.h: 6139: unsigned :2;
[; ;pic18f4480.h: 6140: unsigned B0TXEN :1;
[; ;pic18f4480.h: 6141: unsigned B1TXEN :1;
[; ;pic18f4480.h: 6142: unsigned B2TXEN :1;
[; ;pic18f4480.h: 6143: unsigned B3TXEN :1;
[; ;pic18f4480.h: 6144: unsigned B4TXEN :1;
[; ;pic18f4480.h: 6145: unsigned B5TXEN :1;
[; ;pic18f4480.h: 6146: };
[; ;pic18f4480.h: 6147: } BSEL0bits_t;
[; ;pic18f4480.h: 6148: extern volatile BSEL0bits_t BSEL0bits @ 0xDF8;
[; ;pic18f4480.h: 6182: extern volatile unsigned char BIE0 @ 0xDFA;
"6184
[; ;pic18f4480.h: 6184: asm("BIE0 equ 0DFAh");
[; <" BIE0 equ 0DFAh ;# ">
[; ;pic18f4480.h: 6187: typedef union {
[; ;pic18f4480.h: 6188: struct {
[; ;pic18f4480.h: 6189: unsigned RXB0IE :1;
[; ;pic18f4480.h: 6190: unsigned RXB1IE :1;
[; ;pic18f4480.h: 6191: unsigned B0IE :1;
[; ;pic18f4480.h: 6192: unsigned B1IE :1;
[; ;pic18f4480.h: 6193: unsigned B2IE :1;
[; ;pic18f4480.h: 6194: unsigned B3IE :1;
[; ;pic18f4480.h: 6195: unsigned B4IE :1;
[; ;pic18f4480.h: 6196: unsigned B5IE :1;
[; ;pic18f4480.h: 6197: };
[; ;pic18f4480.h: 6198: struct {
[; ;pic18f4480.h: 6199: unsigned DRXB0IE :1;
[; ;pic18f4480.h: 6200: };
[; ;pic18f4480.h: 6201: struct {
[; ;pic18f4480.h: 6202: unsigned :1;
[; ;pic18f4480.h: 6203: unsigned DRXB1IE :1;
[; ;pic18f4480.h: 6204: };
[; ;pic18f4480.h: 6205: } BIE0bits_t;
[; ;pic18f4480.h: 6206: extern volatile BIE0bits_t BIE0bits @ 0xDFA;
[; ;pic18f4480.h: 6260: extern volatile unsigned char TXBIE @ 0xDFC;
"6262
[; ;pic18f4480.h: 6262: asm("TXBIE equ 0DFCh");
[; <" TXBIE equ 0DFCh ;# ">
[; ;pic18f4480.h: 6265: typedef union {
[; ;pic18f4480.h: 6266: struct {
[; ;pic18f4480.h: 6267: unsigned :2;
[; ;pic18f4480.h: 6268: unsigned TXB0IE :1;
[; ;pic18f4480.h: 6269: unsigned TXB1IE :1;
[; ;pic18f4480.h: 6270: unsigned TXB2IE :1;
[; ;pic18f4480.h: 6271: };
[; ;pic18f4480.h: 6272: struct {
[; ;pic18f4480.h: 6273: unsigned :2;
[; ;pic18f4480.h: 6274: unsigned TX0IE :1;
[; ;pic18f4480.h: 6275: };
[; ;pic18f4480.h: 6276: struct {
[; ;pic18f4480.h: 6277: unsigned :3;
[; ;pic18f4480.h: 6278: unsigned TX1IE :1;
[; ;pic18f4480.h: 6279: };
[; ;pic18f4480.h: 6280: struct {
[; ;pic18f4480.h: 6281: unsigned :4;
[; ;pic18f4480.h: 6282: unsigned TX2IE :1;
[; ;pic18f4480.h: 6283: };
[; ;pic18f4480.h: 6284: } TXBIEbits_t;
[; ;pic18f4480.h: 6285: extern volatile TXBIEbits_t TXBIEbits @ 0xDFC;
[; ;pic18f4480.h: 6319: extern volatile unsigned char B0CON @ 0xE20;
"6321
[; ;pic18f4480.h: 6321: asm("B0CON equ 0E20h");
[; <" B0CON equ 0E20h ;# ">
[; ;pic18f4480.h: 6324: typedef union {
[; ;pic18f4480.h: 6325: struct {
[; ;pic18f4480.h: 6326: unsigned FILHIT0_TXPRI0 :1;
[; ;pic18f4480.h: 6327: unsigned FILHIT1_TXPRI1 :1;
[; ;pic18f4480.h: 6328: unsigned FILHIT2_RTREN :1;
[; ;pic18f4480.h: 6329: unsigned FILHIT3_TXREQ :1;
[; ;pic18f4480.h: 6330: unsigned FILHIT4_TXERR :1;
[; ;pic18f4480.h: 6331: unsigned RXRTRRO_TXLARB :1;
[; ;pic18f4480.h: 6332: unsigned RXM1_TXABT :1;
[; ;pic18f4480.h: 6333: unsigned RXFUL_TXBIF :1;
[; ;pic18f4480.h: 6334: };
[; ;pic18f4480.h: 6335: struct {
[; ;pic18f4480.h: 6336: unsigned FILHIT0 :1;
[; ;pic18f4480.h: 6337: unsigned FILHIT1 :1;
[; ;pic18f4480.h: 6338: unsigned FILHIT2 :1;
[; ;pic18f4480.h: 6339: unsigned FILHIT3 :1;
[; ;pic18f4480.h: 6340: unsigned FILHIT4 :1;
[; ;pic18f4480.h: 6341: unsigned RTRRO :1;
[; ;pic18f4480.h: 6342: unsigned RXM1 :1;
[; ;pic18f4480.h: 6343: unsigned RXFUL :1;
[; ;pic18f4480.h: 6344: };
[; ;pic18f4480.h: 6345: struct {
[; ;pic18f4480.h: 6346: unsigned TXPRI0 :1;
[; ;pic18f4480.h: 6347: unsigned TXPRI1 :1;
[; ;pic18f4480.h: 6348: unsigned RTREN :1;
[; ;pic18f4480.h: 6349: unsigned TXREQ :1;
[; ;pic18f4480.h: 6350: unsigned TXERR :1;
[; ;pic18f4480.h: 6351: unsigned TXLARB :1;
[; ;pic18f4480.h: 6352: unsigned TXABT :1;
[; ;pic18f4480.h: 6353: unsigned TXBIF :1;
[; ;pic18f4480.h: 6354: };
[; ;pic18f4480.h: 6355: struct {
[; ;pic18f4480.h: 6356: unsigned :5;
[; ;pic18f4480.h: 6357: unsigned RXRTRRO :1;
[; ;pic18f4480.h: 6358: };
[; ;pic18f4480.h: 6359: struct {
[; ;pic18f4480.h: 6360: unsigned B0FILHIT0 :1;
[; ;pic18f4480.h: 6361: };
[; ;pic18f4480.h: 6362: struct {
[; ;pic18f4480.h: 6363: unsigned :1;
[; ;pic18f4480.h: 6364: unsigned B0FILHIT1 :1;
[; ;pic18f4480.h: 6365: };
[; ;pic18f4480.h: 6366: struct {
[; ;pic18f4480.h: 6367: unsigned :2;
[; ;pic18f4480.h: 6368: unsigned B0FILHIT2 :1;
[; ;pic18f4480.h: 6369: };
[; ;pic18f4480.h: 6370: struct {
[; ;pic18f4480.h: 6371: unsigned :3;
[; ;pic18f4480.h: 6372: unsigned B0FILHIT3 :1;
[; ;pic18f4480.h: 6373: };
[; ;pic18f4480.h: 6374: struct {
[; ;pic18f4480.h: 6375: unsigned :4;
[; ;pic18f4480.h: 6376: unsigned B0FILHIT4 :1;
[; ;pic18f4480.h: 6377: };
[; ;pic18f4480.h: 6378: struct {
[; ;pic18f4480.h: 6379: unsigned :2;
[; ;pic18f4480.h: 6380: unsigned B0RTREN :1;
[; ;pic18f4480.h: 6381: };
[; ;pic18f4480.h: 6382: struct {
[; ;pic18f4480.h: 6383: unsigned :5;
[; ;pic18f4480.h: 6384: unsigned B0RTRRO :1;
[; ;pic18f4480.h: 6385: };
[; ;pic18f4480.h: 6386: struct {
[; ;pic18f4480.h: 6387: unsigned :7;
[; ;pic18f4480.h: 6388: unsigned B0RXFUL :1;
[; ;pic18f4480.h: 6389: };
[; ;pic18f4480.h: 6390: struct {
[; ;pic18f4480.h: 6391: unsigned :6;
[; ;pic18f4480.h: 6392: unsigned B0RXM1 :1;
[; ;pic18f4480.h: 6393: };
[; ;pic18f4480.h: 6394: struct {
[; ;pic18f4480.h: 6395: unsigned :6;
[; ;pic18f4480.h: 6396: unsigned B0TXABT :1;
[; ;pic18f4480.h: 6397: };
[; ;pic18f4480.h: 6398: struct {
[; ;pic18f4480.h: 6399: unsigned :7;
[; ;pic18f4480.h: 6400: unsigned B0TXB3IF :1;
[; ;pic18f4480.h: 6401: };
[; ;pic18f4480.h: 6402: struct {
[; ;pic18f4480.h: 6403: unsigned :4;
[; ;pic18f4480.h: 6404: unsigned B0TXERR :1;
[; ;pic18f4480.h: 6405: };
[; ;pic18f4480.h: 6406: struct {
[; ;pic18f4480.h: 6407: unsigned :5;
[; ;pic18f4480.h: 6408: unsigned B0TXLARB :1;
[; ;pic18f4480.h: 6409: };
[; ;pic18f4480.h: 6410: struct {
[; ;pic18f4480.h: 6411: unsigned B0TXPRI0 :1;
[; ;pic18f4480.h: 6412: };
[; ;pic18f4480.h: 6413: struct {
[; ;pic18f4480.h: 6414: unsigned :1;
[; ;pic18f4480.h: 6415: unsigned B0TXPRI1 :1;
[; ;pic18f4480.h: 6416: };
[; ;pic18f4480.h: 6417: struct {
[; ;pic18f4480.h: 6418: unsigned :3;
[; ;pic18f4480.h: 6419: unsigned B0TXREQ :1;
[; ;pic18f4480.h: 6420: };
[; ;pic18f4480.h: 6421: } B0CONbits_t;
[; ;pic18f4480.h: 6422: extern volatile B0CONbits_t B0CONbits @ 0xE20;
[; ;pic18f4480.h: 6631: extern volatile unsigned char B0SIDH @ 0xE21;
"6633
[; ;pic18f4480.h: 6633: asm("B0SIDH equ 0E21h");
[; <" B0SIDH equ 0E21h ;# ">
[; ;pic18f4480.h: 6636: typedef union {
[; ;pic18f4480.h: 6637: struct {
[; ;pic18f4480.h: 6638: unsigned SID3 :1;
[; ;pic18f4480.h: 6639: unsigned SID4 :1;
[; ;pic18f4480.h: 6640: unsigned SID5 :1;
[; ;pic18f4480.h: 6641: unsigned SID6 :1;
[; ;pic18f4480.h: 6642: unsigned SID7 :1;
[; ;pic18f4480.h: 6643: unsigned SID8 :1;
[; ;pic18f4480.h: 6644: unsigned SID9 :1;
[; ;pic18f4480.h: 6645: unsigned SID10 :1;
[; ;pic18f4480.h: 6646: };
[; ;pic18f4480.h: 6647: struct {
[; ;pic18f4480.h: 6648: unsigned :7;
[; ;pic18f4480.h: 6649: unsigned B0SID10 :1;
[; ;pic18f4480.h: 6650: };
[; ;pic18f4480.h: 6651: struct {
[; ;pic18f4480.h: 6652: unsigned B0SID3 :1;
[; ;pic18f4480.h: 6653: };
[; ;pic18f4480.h: 6654: struct {
[; ;pic18f4480.h: 6655: unsigned :1;
[; ;pic18f4480.h: 6656: unsigned B0SID4 :1;
[; ;pic18f4480.h: 6657: };
[; ;pic18f4480.h: 6658: struct {
[; ;pic18f4480.h: 6659: unsigned :2;
[; ;pic18f4480.h: 6660: unsigned B0SID5 :1;
[; ;pic18f4480.h: 6661: };
[; ;pic18f4480.h: 6662: struct {
[; ;pic18f4480.h: 6663: unsigned :3;
[; ;pic18f4480.h: 6664: unsigned B0SID6 :1;
[; ;pic18f4480.h: 6665: };
[; ;pic18f4480.h: 6666: struct {
[; ;pic18f4480.h: 6667: unsigned :4;
[; ;pic18f4480.h: 6668: unsigned B0SID7 :1;
[; ;pic18f4480.h: 6669: };
[; ;pic18f4480.h: 6670: struct {
[; ;pic18f4480.h: 6671: unsigned :5;
[; ;pic18f4480.h: 6672: unsigned B0SID8 :1;
[; ;pic18f4480.h: 6673: };
[; ;pic18f4480.h: 6674: struct {
[; ;pic18f4480.h: 6675: unsigned :6;
[; ;pic18f4480.h: 6676: unsigned B0SID9 :1;
[; ;pic18f4480.h: 6677: };
[; ;pic18f4480.h: 6678: } B0SIDHbits_t;
[; ;pic18f4480.h: 6679: extern volatile B0SIDHbits_t B0SIDHbits @ 0xE21;
[; ;pic18f4480.h: 6763: extern volatile unsigned char B0SIDL @ 0xE22;
"6765
[; ;pic18f4480.h: 6765: asm("B0SIDL equ 0E22h");
[; <" B0SIDL equ 0E22h ;# ">
[; ;pic18f4480.h: 6768: typedef union {
[; ;pic18f4480.h: 6769: struct {
[; ;pic18f4480.h: 6770: unsigned EID16 :1;
[; ;pic18f4480.h: 6771: unsigned EID17 :1;
[; ;pic18f4480.h: 6772: unsigned :1;
[; ;pic18f4480.h: 6773: unsigned EXIDE :1;
[; ;pic18f4480.h: 6774: unsigned SRR :1;
[; ;pic18f4480.h: 6775: unsigned SID0 :1;
[; ;pic18f4480.h: 6776: unsigned SID1 :1;
[; ;pic18f4480.h: 6777: unsigned SID2 :1;
[; ;pic18f4480.h: 6778: };
[; ;pic18f4480.h: 6779: struct {
[; ;pic18f4480.h: 6780: unsigned :3;
[; ;pic18f4480.h: 6781: unsigned EXID :1;
[; ;pic18f4480.h: 6782: };
[; ;pic18f4480.h: 6783: struct {
[; ;pic18f4480.h: 6784: unsigned B0EID16 :1;
[; ;pic18f4480.h: 6785: };
[; ;pic18f4480.h: 6786: struct {
[; ;pic18f4480.h: 6787: unsigned :1;
[; ;pic18f4480.h: 6788: unsigned B0EID17 :1;
[; ;pic18f4480.h: 6789: };
[; ;pic18f4480.h: 6790: struct {
[; ;pic18f4480.h: 6791: unsigned :3;
[; ;pic18f4480.h: 6792: unsigned B0EXID :1;
[; ;pic18f4480.h: 6793: };
[; ;pic18f4480.h: 6794: struct {
[; ;pic18f4480.h: 6795: unsigned :5;
[; ;pic18f4480.h: 6796: unsigned B0SID0 :1;
[; ;pic18f4480.h: 6797: };
[; ;pic18f4480.h: 6798: struct {
[; ;pic18f4480.h: 6799: unsigned :6;
[; ;pic18f4480.h: 6800: unsigned B0SID1 :1;
[; ;pic18f4480.h: 6801: };
[; ;pic18f4480.h: 6802: struct {
[; ;pic18f4480.h: 6803: unsigned :7;
[; ;pic18f4480.h: 6804: unsigned B0SID2 :1;
[; ;pic18f4480.h: 6805: };
[; ;pic18f4480.h: 6806: struct {
[; ;pic18f4480.h: 6807: unsigned :4;
[; ;pic18f4480.h: 6808: unsigned B0SRR :1;
[; ;pic18f4480.h: 6809: };
[; ;pic18f4480.h: 6810: } B0SIDLbits_t;
[; ;pic18f4480.h: 6811: extern volatile B0SIDLbits_t B0SIDLbits @ 0xE22;
[; ;pic18f4480.h: 6890: extern volatile unsigned char B0EIDH @ 0xE23;
"6892
[; ;pic18f4480.h: 6892: asm("B0EIDH equ 0E23h");
[; <" B0EIDH equ 0E23h ;# ">
[; ;pic18f4480.h: 6895: typedef union {
[; ;pic18f4480.h: 6896: struct {
[; ;pic18f4480.h: 6897: unsigned EID8 :1;
[; ;pic18f4480.h: 6898: unsigned EID9 :1;
[; ;pic18f4480.h: 6899: unsigned EID10 :1;
[; ;pic18f4480.h: 6900: unsigned EID11 :1;
[; ;pic18f4480.h: 6901: unsigned EID12 :1;
[; ;pic18f4480.h: 6902: unsigned EID13 :1;
[; ;pic18f4480.h: 6903: unsigned EID14 :1;
[; ;pic18f4480.h: 6904: unsigned EID15 :1;
[; ;pic18f4480.h: 6905: };
[; ;pic18f4480.h: 6906: struct {
[; ;pic18f4480.h: 6907: unsigned :2;
[; ;pic18f4480.h: 6908: unsigned B0EID10 :1;
[; ;pic18f4480.h: 6909: };
[; ;pic18f4480.h: 6910: struct {
[; ;pic18f4480.h: 6911: unsigned :3;
[; ;pic18f4480.h: 6912: unsigned B0EID11 :1;
[; ;pic18f4480.h: 6913: };
[; ;pic18f4480.h: 6914: struct {
[; ;pic18f4480.h: 6915: unsigned :4;
[; ;pic18f4480.h: 6916: unsigned B0EID12 :1;
[; ;pic18f4480.h: 6917: };
[; ;pic18f4480.h: 6918: struct {
[; ;pic18f4480.h: 6919: unsigned :5;
[; ;pic18f4480.h: 6920: unsigned B0EID13 :1;
[; ;pic18f4480.h: 6921: };
[; ;pic18f4480.h: 6922: struct {
[; ;pic18f4480.h: 6923: unsigned :6;
[; ;pic18f4480.h: 6924: unsigned B0EID14 :1;
[; ;pic18f4480.h: 6925: };
[; ;pic18f4480.h: 6926: struct {
[; ;pic18f4480.h: 6927: unsigned :7;
[; ;pic18f4480.h: 6928: unsigned B0EID15 :1;
[; ;pic18f4480.h: 6929: };
[; ;pic18f4480.h: 6930: struct {
[; ;pic18f4480.h: 6931: unsigned B0EID8 :1;
[; ;pic18f4480.h: 6932: };
[; ;pic18f4480.h: 6933: struct {
[; ;pic18f4480.h: 6934: unsigned :1;
[; ;pic18f4480.h: 6935: unsigned B0EID9 :1;
[; ;pic18f4480.h: 6936: };
[; ;pic18f4480.h: 6937: } B0EIDHbits_t;
[; ;pic18f4480.h: 6938: extern volatile B0EIDHbits_t B0EIDHbits @ 0xE23;
[; ;pic18f4480.h: 7022: extern volatile unsigned char B0EIDL @ 0xE24;
"7024
[; ;pic18f4480.h: 7024: asm("B0EIDL equ 0E24h");
[; <" B0EIDL equ 0E24h ;# ">
[; ;pic18f4480.h: 7027: typedef union {
[; ;pic18f4480.h: 7028: struct {
[; ;pic18f4480.h: 7029: unsigned EID0 :1;
[; ;pic18f4480.h: 7030: unsigned EID1 :1;
[; ;pic18f4480.h: 7031: unsigned EID2 :1;
[; ;pic18f4480.h: 7032: unsigned EID3 :1;
[; ;pic18f4480.h: 7033: unsigned EID4 :1;
[; ;pic18f4480.h: 7034: unsigned EID5 :1;
[; ;pic18f4480.h: 7035: unsigned EID6 :1;
[; ;pic18f4480.h: 7036: unsigned EID7 :1;
[; ;pic18f4480.h: 7037: };
[; ;pic18f4480.h: 7038: struct {
[; ;pic18f4480.h: 7039: unsigned B0EID0 :1;
[; ;pic18f4480.h: 7040: };
[; ;pic18f4480.h: 7041: struct {
[; ;pic18f4480.h: 7042: unsigned :1;
[; ;pic18f4480.h: 7043: unsigned B0EID1 :1;
[; ;pic18f4480.h: 7044: };
[; ;pic18f4480.h: 7045: struct {
[; ;pic18f4480.h: 7046: unsigned :2;
[; ;pic18f4480.h: 7047: unsigned B0EID2 :1;
[; ;pic18f4480.h: 7048: };
[; ;pic18f4480.h: 7049: struct {
[; ;pic18f4480.h: 7050: unsigned :3;
[; ;pic18f4480.h: 7051: unsigned B0EID3 :1;
[; ;pic18f4480.h: 7052: };
[; ;pic18f4480.h: 7053: struct {
[; ;pic18f4480.h: 7054: unsigned :4;
[; ;pic18f4480.h: 7055: unsigned B0EID4 :1;
[; ;pic18f4480.h: 7056: };
[; ;pic18f4480.h: 7057: struct {
[; ;pic18f4480.h: 7058: unsigned :5;
[; ;pic18f4480.h: 7059: unsigned B0EID5 :1;
[; ;pic18f4480.h: 7060: };
[; ;pic18f4480.h: 7061: struct {
[; ;pic18f4480.h: 7062: unsigned :6;
[; ;pic18f4480.h: 7063: unsigned B0EID6 :1;
[; ;pic18f4480.h: 7064: };
[; ;pic18f4480.h: 7065: struct {
[; ;pic18f4480.h: 7066: unsigned :7;
[; ;pic18f4480.h: 7067: unsigned B0EID7 :1;
[; ;pic18f4480.h: 7068: };
[; ;pic18f4480.h: 7069: } B0EIDLbits_t;
[; ;pic18f4480.h: 7070: extern volatile B0EIDLbits_t B0EIDLbits @ 0xE24;
[; ;pic18f4480.h: 7154: extern volatile unsigned char B0DLC @ 0xE25;
"7156
[; ;pic18f4480.h: 7156: asm("B0DLC equ 0E25h");
[; <" B0DLC equ 0E25h ;# ">
[; ;pic18f4480.h: 7159: typedef union {
[; ;pic18f4480.h: 7160: struct {
[; ;pic18f4480.h: 7161: unsigned DLC0 :1;
[; ;pic18f4480.h: 7162: unsigned DLC1 :1;
[; ;pic18f4480.h: 7163: unsigned DLC2 :1;
[; ;pic18f4480.h: 7164: unsigned DLC3 :1;
[; ;pic18f4480.h: 7165: unsigned RB0 :1;
[; ;pic18f4480.h: 7166: unsigned RB1 :1;
[; ;pic18f4480.h: 7167: unsigned RXRTR_TXRTR :1;
[; ;pic18f4480.h: 7168: };
[; ;pic18f4480.h: 7169: struct {
[; ;pic18f4480.h: 7170: unsigned :4;
[; ;pic18f4480.h: 7171: unsigned RESRB0 :1;
[; ;pic18f4480.h: 7172: unsigned RESRB1 :1;
[; ;pic18f4480.h: 7173: unsigned TXRTR :1;
[; ;pic18f4480.h: 7174: };
[; ;pic18f4480.h: 7175: struct {
[; ;pic18f4480.h: 7176: unsigned :6;
[; ;pic18f4480.h: 7177: unsigned RXRTR :1;
[; ;pic18f4480.h: 7178: };
[; ;pic18f4480.h: 7179: struct {
[; ;pic18f4480.h: 7180: unsigned B0DLC0 :1;
[; ;pic18f4480.h: 7181: };
[; ;pic18f4480.h: 7182: struct {
[; ;pic18f4480.h: 7183: unsigned :1;
[; ;pic18f4480.h: 7184: unsigned B0DLC1 :1;
[; ;pic18f4480.h: 7185: };
[; ;pic18f4480.h: 7186: struct {
[; ;pic18f4480.h: 7187: unsigned :2;
[; ;pic18f4480.h: 7188: unsigned B0DLC2 :1;
[; ;pic18f4480.h: 7189: };
[; ;pic18f4480.h: 7190: struct {
[; ;pic18f4480.h: 7191: unsigned :3;
[; ;pic18f4480.h: 7192: unsigned B0DLC3 :1;
[; ;pic18f4480.h: 7193: };
[; ;pic18f4480.h: 7194: struct {
[; ;pic18f4480.h: 7195: unsigned :4;
[; ;pic18f4480.h: 7196: unsigned B0RB0 :1;
[; ;pic18f4480.h: 7197: };
[; ;pic18f4480.h: 7198: struct {
[; ;pic18f4480.h: 7199: unsigned :5;
[; ;pic18f4480.h: 7200: unsigned B0RB1 :1;
[; ;pic18f4480.h: 7201: };
[; ;pic18f4480.h: 7202: struct {
[; ;pic18f4480.h: 7203: unsigned :6;
[; ;pic18f4480.h: 7204: unsigned B0RXRTR :1;
[; ;pic18f4480.h: 7205: };
[; ;pic18f4480.h: 7206: } B0DLCbits_t;
[; ;pic18f4480.h: 7207: extern volatile B0DLCbits_t B0DLCbits @ 0xE25;
[; ;pic18f4480.h: 7301: extern volatile unsigned char B0D0 @ 0xE26;
"7303
[; ;pic18f4480.h: 7303: asm("B0D0 equ 0E26h");
[; <" B0D0 equ 0E26h ;# ">
[; ;pic18f4480.h: 7306: typedef union {
[; ;pic18f4480.h: 7307: struct {
[; ;pic18f4480.h: 7308: unsigned B0D00 :1;
[; ;pic18f4480.h: 7309: unsigned B0D01 :1;
[; ;pic18f4480.h: 7310: unsigned B0D02 :1;
[; ;pic18f4480.h: 7311: unsigned B0D03 :1;
[; ;pic18f4480.h: 7312: unsigned B0D04 :1;
[; ;pic18f4480.h: 7313: unsigned B0D05 :1;
[; ;pic18f4480.h: 7314: unsigned B0D06 :1;
[; ;pic18f4480.h: 7315: unsigned B0D07 :1;
[; ;pic18f4480.h: 7316: };
[; ;pic18f4480.h: 7317: } B0D0bits_t;
[; ;pic18f4480.h: 7318: extern volatile B0D0bits_t B0D0bits @ 0xE26;
[; ;pic18f4480.h: 7362: extern volatile unsigned char B0D1 @ 0xE27;
"7364
[; ;pic18f4480.h: 7364: asm("B0D1 equ 0E27h");
[; <" B0D1 equ 0E27h ;# ">
[; ;pic18f4480.h: 7367: typedef union {
[; ;pic18f4480.h: 7368: struct {
[; ;pic18f4480.h: 7369: unsigned B0D10 :1;
[; ;pic18f4480.h: 7370: unsigned B0D11 :1;
[; ;pic18f4480.h: 7371: unsigned B0D12 :1;
[; ;pic18f4480.h: 7372: unsigned B0D13 :1;
[; ;pic18f4480.h: 7373: unsigned B0D14 :1;
[; ;pic18f4480.h: 7374: unsigned B0D15 :1;
[; ;pic18f4480.h: 7375: unsigned B0D16 :1;
[; ;pic18f4480.h: 7376: unsigned B0D17 :1;
[; ;pic18f4480.h: 7377: };
[; ;pic18f4480.h: 7378: } B0D1bits_t;
[; ;pic18f4480.h: 7379: extern volatile B0D1bits_t B0D1bits @ 0xE27;
[; ;pic18f4480.h: 7423: extern volatile unsigned char B0D2 @ 0xE28;
"7425
[; ;pic18f4480.h: 7425: asm("B0D2 equ 0E28h");
[; <" B0D2 equ 0E28h ;# ">
[; ;pic18f4480.h: 7428: typedef union {
[; ;pic18f4480.h: 7429: struct {
[; ;pic18f4480.h: 7430: unsigned B0D20 :1;
[; ;pic18f4480.h: 7431: unsigned B0D21 :1;
[; ;pic18f4480.h: 7432: unsigned B0D22 :1;
[; ;pic18f4480.h: 7433: unsigned B0D23 :1;
[; ;pic18f4480.h: 7434: unsigned B0D24 :1;
[; ;pic18f4480.h: 7435: unsigned B0D25 :1;
[; ;pic18f4480.h: 7436: unsigned B0D26 :1;
[; ;pic18f4480.h: 7437: unsigned B0D27 :1;
[; ;pic18f4480.h: 7438: };
[; ;pic18f4480.h: 7439: } B0D2bits_t;
[; ;pic18f4480.h: 7440: extern volatile B0D2bits_t B0D2bits @ 0xE28;
[; ;pic18f4480.h: 7484: extern volatile unsigned char B0D3 @ 0xE29;
"7486
[; ;pic18f4480.h: 7486: asm("B0D3 equ 0E29h");
[; <" B0D3 equ 0E29h ;# ">
[; ;pic18f4480.h: 7489: typedef union {
[; ;pic18f4480.h: 7490: struct {
[; ;pic18f4480.h: 7491: unsigned B0D30 :1;
[; ;pic18f4480.h: 7492: unsigned B0D31 :1;
[; ;pic18f4480.h: 7493: unsigned B0D32 :1;
[; ;pic18f4480.h: 7494: unsigned B0D33 :1;
[; ;pic18f4480.h: 7495: unsigned B0D34 :1;
[; ;pic18f4480.h: 7496: unsigned B0D35 :1;
[; ;pic18f4480.h: 7497: unsigned B0D36 :1;
[; ;pic18f4480.h: 7498: unsigned B0D37 :1;
[; ;pic18f4480.h: 7499: };
[; ;pic18f4480.h: 7500: } B0D3bits_t;
[; ;pic18f4480.h: 7501: extern volatile B0D3bits_t B0D3bits @ 0xE29;
[; ;pic18f4480.h: 7545: extern volatile unsigned char B0D4 @ 0xE2A;
"7547
[; ;pic18f4480.h: 7547: asm("B0D4 equ 0E2Ah");
[; <" B0D4 equ 0E2Ah ;# ">
[; ;pic18f4480.h: 7550: typedef union {
[; ;pic18f4480.h: 7551: struct {
[; ;pic18f4480.h: 7552: unsigned B0D40 :1;
[; ;pic18f4480.h: 7553: unsigned B0D41 :1;
[; ;pic18f4480.h: 7554: unsigned B0D42 :1;
[; ;pic18f4480.h: 7555: unsigned B0D43 :1;
[; ;pic18f4480.h: 7556: unsigned B0D44 :1;
[; ;pic18f4480.h: 7557: unsigned B0D45 :1;
[; ;pic18f4480.h: 7558: unsigned B0D46 :1;
[; ;pic18f4480.h: 7559: unsigned B0D47 :1;
[; ;pic18f4480.h: 7560: };
[; ;pic18f4480.h: 7561: } B0D4bits_t;
[; ;pic18f4480.h: 7562: extern volatile B0D4bits_t B0D4bits @ 0xE2A;
[; ;pic18f4480.h: 7606: extern volatile unsigned char B0D5 @ 0xE2B;
"7608
[; ;pic18f4480.h: 7608: asm("B0D5 equ 0E2Bh");
[; <" B0D5 equ 0E2Bh ;# ">
[; ;pic18f4480.h: 7611: typedef union {
[; ;pic18f4480.h: 7612: struct {
[; ;pic18f4480.h: 7613: unsigned B0D50 :1;
[; ;pic18f4480.h: 7614: unsigned B0D51 :1;
[; ;pic18f4480.h: 7615: unsigned B0D52 :1;
[; ;pic18f4480.h: 7616: unsigned B0D53 :1;
[; ;pic18f4480.h: 7617: unsigned B0D54 :1;
[; ;pic18f4480.h: 7618: unsigned B0D55 :1;
[; ;pic18f4480.h: 7619: unsigned B0D56 :1;
[; ;pic18f4480.h: 7620: unsigned B0D57 :1;
[; ;pic18f4480.h: 7621: };
[; ;pic18f4480.h: 7622: } B0D5bits_t;
[; ;pic18f4480.h: 7623: extern volatile B0D5bits_t B0D5bits @ 0xE2B;
[; ;pic18f4480.h: 7667: extern volatile unsigned char B0D6 @ 0xE2C;
"7669
[; ;pic18f4480.h: 7669: asm("B0D6 equ 0E2Ch");
[; <" B0D6 equ 0E2Ch ;# ">
[; ;pic18f4480.h: 7672: typedef union {
[; ;pic18f4480.h: 7673: struct {
[; ;pic18f4480.h: 7674: unsigned B0D60 :1;
[; ;pic18f4480.h: 7675: unsigned B0D61 :1;
[; ;pic18f4480.h: 7676: unsigned B0D62 :1;
[; ;pic18f4480.h: 7677: unsigned B0D63 :1;
[; ;pic18f4480.h: 7678: unsigned B0D64 :1;
[; ;pic18f4480.h: 7679: unsigned B0D65 :1;
[; ;pic18f4480.h: 7680: unsigned B0D66 :1;
[; ;pic18f4480.h: 7681: unsigned B0D67 :1;
[; ;pic18f4480.h: 7682: };
[; ;pic18f4480.h: 7683: } B0D6bits_t;
[; ;pic18f4480.h: 7684: extern volatile B0D6bits_t B0D6bits @ 0xE2C;
[; ;pic18f4480.h: 7728: extern volatile unsigned char B0D7 @ 0xE2D;
"7730
[; ;pic18f4480.h: 7730: asm("B0D7 equ 0E2Dh");
[; <" B0D7 equ 0E2Dh ;# ">
[; ;pic18f4480.h: 7733: typedef union {
[; ;pic18f4480.h: 7734: struct {
[; ;pic18f4480.h: 7735: unsigned B0D70 :1;
[; ;pic18f4480.h: 7736: unsigned B0D71 :1;
[; ;pic18f4480.h: 7737: unsigned B0D72 :1;
[; ;pic18f4480.h: 7738: unsigned B0D73 :1;
[; ;pic18f4480.h: 7739: unsigned B0D74 :1;
[; ;pic18f4480.h: 7740: unsigned B0D75 :1;
[; ;pic18f4480.h: 7741: unsigned B0D76 :1;
[; ;pic18f4480.h: 7742: unsigned B0D77 :1;
[; ;pic18f4480.h: 7743: };
[; ;pic18f4480.h: 7744: } B0D7bits_t;
[; ;pic18f4480.h: 7745: extern volatile B0D7bits_t B0D7bits @ 0xE2D;
[; ;pic18f4480.h: 7789: extern volatile unsigned char CANSTAT_RO9 @ 0xE2E;
"7791
[; ;pic18f4480.h: 7791: asm("CANSTAT_RO9 equ 0E2Eh");
[; <" CANSTAT_RO9 equ 0E2Eh ;# ">
[; ;pic18f4480.h: 7794: typedef union {
[; ;pic18f4480.h: 7795: struct {
[; ;pic18f4480.h: 7796: unsigned EICODE0 :1;
[; ;pic18f4480.h: 7797: unsigned EICODE1_ICODE0 :1;
[; ;pic18f4480.h: 7798: unsigned EICODE2_ICODE1 :1;
[; ;pic18f4480.h: 7799: unsigned EICODE3_ICODE2 :1;
[; ;pic18f4480.h: 7800: unsigned EICODE4 :1;
[; ;pic18f4480.h: 7801: unsigned OPMODE0 :1;
[; ;pic18f4480.h: 7802: unsigned OPMODE1 :1;
[; ;pic18f4480.h: 7803: unsigned OPMODE2 :1;
[; ;pic18f4480.h: 7804: };
[; ;pic18f4480.h: 7805: struct {
[; ;pic18f4480.h: 7806: unsigned ICODE0 :1;
[; ;pic18f4480.h: 7807: unsigned ICODE1 :1;
[; ;pic18f4480.h: 7808: unsigned ICODE2 :1;
[; ;pic18f4480.h: 7809: unsigned ICODE3 :1;
[; ;pic18f4480.h: 7810: unsigned ICODE4 :1;
[; ;pic18f4480.h: 7811: };
[; ;pic18f4480.h: 7812: } CANSTAT_RO9bits_t;
[; ;pic18f4480.h: 7813: extern volatile CANSTAT_RO9bits_t CANSTAT_RO9bits @ 0xE2E;
[; ;pic18f4480.h: 7882: extern volatile unsigned char CANCON_RO9 @ 0xE2F;
"7884
[; ;pic18f4480.h: 7884: asm("CANCON_RO9 equ 0E2Fh");
[; <" CANCON_RO9 equ 0E2Fh ;# ">
[; ;pic18f4480.h: 7887: typedef union {
[; ;pic18f4480.h: 7888: struct {
[; ;pic18f4480.h: 7889: unsigned FP0 :1;
[; ;pic18f4480.h: 7890: unsigned WIN0_FP1 :1;
[; ;pic18f4480.h: 7891: unsigned WIN1_FP2 :1;
[; ;pic18f4480.h: 7892: unsigned WIN2_FP3 :1;
[; ;pic18f4480.h: 7893: unsigned ABAT :1;
[; ;pic18f4480.h: 7894: unsigned REQOP0 :1;
[; ;pic18f4480.h: 7895: unsigned REQOP1 :1;
[; ;pic18f4480.h: 7896: unsigned REQOP2 :1;
[; ;pic18f4480.h: 7897: };
[; ;pic18f4480.h: 7898: struct {
[; ;pic18f4480.h: 7899: unsigned :1;
[; ;pic18f4480.h: 7900: unsigned WIN0 :1;
[; ;pic18f4480.h: 7901: unsigned WIN1 :1;
[; ;pic18f4480.h: 7902: unsigned WIN2 :1;
[; ;pic18f4480.h: 7903: };
[; ;pic18f4480.h: 7904: } CANCON_RO9bits_t;
[; ;pic18f4480.h: 7905: extern volatile CANCON_RO9bits_t CANCON_RO9bits @ 0xE2F;
[; ;pic18f4480.h: 7964: extern volatile unsigned char B1CON @ 0xE30;
"7966
[; ;pic18f4480.h: 7966: asm("B1CON equ 0E30h");
[; <" B1CON equ 0E30h ;# ">
[; ;pic18f4480.h: 7969: typedef union {
[; ;pic18f4480.h: 7970: struct {
[; ;pic18f4480.h: 7971: unsigned FILHIT0_TXPRI0 :1;
[; ;pic18f4480.h: 7972: unsigned FILHIT1_TXPRI1 :1;
[; ;pic18f4480.h: 7973: unsigned FILHIT2_RTREN :1;
[; ;pic18f4480.h: 7974: unsigned FILHIT3_TXREQ :1;
[; ;pic18f4480.h: 7975: unsigned FILHIT4_TXERR :1;
[; ;pic18f4480.h: 7976: unsigned RXRTRRO_TXLARB :1;
[; ;pic18f4480.h: 7977: unsigned RXM1_TXABT :1;
[; ;pic18f4480.h: 7978: unsigned RXFUL_TXBIF :1;
[; ;pic18f4480.h: 7979: };
[; ;pic18f4480.h: 7980: struct {
[; ;pic18f4480.h: 7981: unsigned FILHIT0 :1;
[; ;pic18f4480.h: 7982: unsigned FILHIT1 :1;
[; ;pic18f4480.h: 7983: unsigned FILHIT2 :1;
[; ;pic18f4480.h: 7984: unsigned FILHIT3 :1;
[; ;pic18f4480.h: 7985: unsigned FILHIT4 :1;
[; ;pic18f4480.h: 7986: unsigned RTRRO :1;
[; ;pic18f4480.h: 7987: unsigned RXM1 :1;
[; ;pic18f4480.h: 7988: unsigned RXFUL :1;
[; ;pic18f4480.h: 7989: };
[; ;pic18f4480.h: 7990: struct {
[; ;pic18f4480.h: 7991: unsigned TXPRI0 :1;
[; ;pic18f4480.h: 7992: unsigned TXPRI1 :1;
[; ;pic18f4480.h: 7993: unsigned RTREN :1;
[; ;pic18f4480.h: 7994: unsigned TXREQ :1;
[; ;pic18f4480.h: 7995: unsigned TXERR :1;
[; ;pic18f4480.h: 7996: unsigned TXLARB :1;
[; ;pic18f4480.h: 7997: unsigned TXABT :1;
[; ;pic18f4480.h: 7998: unsigned TXBIF :1;
[; ;pic18f4480.h: 7999: };
[; ;pic18f4480.h: 8000: struct {
[; ;pic18f4480.h: 8001: unsigned :5;
[; ;pic18f4480.h: 8002: unsigned RXRTRRO :1;
[; ;pic18f4480.h: 8003: };
[; ;pic18f4480.h: 8004: struct {
[; ;pic18f4480.h: 8005: unsigned B1FILHIT0 :1;
[; ;pic18f4480.h: 8006: };
[; ;pic18f4480.h: 8007: struct {
[; ;pic18f4480.h: 8008: unsigned :1;
[; ;pic18f4480.h: 8009: unsigned B1FILHIT1 :1;
[; ;pic18f4480.h: 8010: };
[; ;pic18f4480.h: 8011: struct {
[; ;pic18f4480.h: 8012: unsigned :2;
[; ;pic18f4480.h: 8013: unsigned B1FILHIT2 :1;
[; ;pic18f4480.h: 8014: };
[; ;pic18f4480.h: 8015: struct {
[; ;pic18f4480.h: 8016: unsigned :3;
[; ;pic18f4480.h: 8017: unsigned B1FILHIT3 :1;
[; ;pic18f4480.h: 8018: };
[; ;pic18f4480.h: 8019: struct {
[; ;pic18f4480.h: 8020: unsigned :4;
[; ;pic18f4480.h: 8021: unsigned B1FILHIT4 :1;
[; ;pic18f4480.h: 8022: };
[; ;pic18f4480.h: 8023: struct {
[; ;pic18f4480.h: 8024: unsigned :2;
[; ;pic18f4480.h: 8025: unsigned B1RTREN :1;
[; ;pic18f4480.h: 8026: };
[; ;pic18f4480.h: 8027: struct {
[; ;pic18f4480.h: 8028: unsigned :5;
[; ;pic18f4480.h: 8029: unsigned B1RTRRO :1;
[; ;pic18f4480.h: 8030: };
[; ;pic18f4480.h: 8031: struct {
[; ;pic18f4480.h: 8032: unsigned :7;
[; ;pic18f4480.h: 8033: unsigned B1RXFUL :1;
[; ;pic18f4480.h: 8034: };
[; ;pic18f4480.h: 8035: struct {
[; ;pic18f4480.h: 8036: unsigned :6;
[; ;pic18f4480.h: 8037: unsigned B1RXM1 :1;
[; ;pic18f4480.h: 8038: };
[; ;pic18f4480.h: 8039: struct {
[; ;pic18f4480.h: 8040: unsigned :6;
[; ;pic18f4480.h: 8041: unsigned B1TXABT :1;
[; ;pic18f4480.h: 8042: };
[; ;pic18f4480.h: 8043: struct {
[; ;pic18f4480.h: 8044: unsigned :7;
[; ;pic18f4480.h: 8045: unsigned B1TXB3IF :1;
[; ;pic18f4480.h: 8046: };
[; ;pic18f4480.h: 8047: struct {
[; ;pic18f4480.h: 8048: unsigned :4;
[; ;pic18f4480.h: 8049: unsigned B1TXERR :1;
[; ;pic18f4480.h: 8050: };
[; ;pic18f4480.h: 8051: struct {
[; ;pic18f4480.h: 8052: unsigned :5;
[; ;pic18f4480.h: 8053: unsigned B1TXLARB :1;
[; ;pic18f4480.h: 8054: };
[; ;pic18f4480.h: 8055: struct {
[; ;pic18f4480.h: 8056: unsigned B1TXPRI0 :1;
[; ;pic18f4480.h: 8057: };
[; ;pic18f4480.h: 8058: struct {
[; ;pic18f4480.h: 8059: unsigned :1;
[; ;pic18f4480.h: 8060: unsigned B1TXPRI1 :1;
[; ;pic18f4480.h: 8061: };
[; ;pic18f4480.h: 8062: struct {
[; ;pic18f4480.h: 8063: unsigned :3;
[; ;pic18f4480.h: 8064: unsigned B1TXREQ :1;
[; ;pic18f4480.h: 8065: };
[; ;pic18f4480.h: 8066: } B1CONbits_t;
[; ;pic18f4480.h: 8067: extern volatile B1CONbits_t B1CONbits @ 0xE30;
[; ;pic18f4480.h: 8276: extern volatile unsigned char B1SIDH @ 0xE31;
"8278
[; ;pic18f4480.h: 8278: asm("B1SIDH equ 0E31h");
[; <" B1SIDH equ 0E31h ;# ">
[; ;pic18f4480.h: 8281: typedef union {
[; ;pic18f4480.h: 8282: struct {
[; ;pic18f4480.h: 8283: unsigned SID3 :1;
[; ;pic18f4480.h: 8284: unsigned SID4 :1;
[; ;pic18f4480.h: 8285: unsigned SID5 :1;
[; ;pic18f4480.h: 8286: unsigned SID6 :1;
[; ;pic18f4480.h: 8287: unsigned SID7 :1;
[; ;pic18f4480.h: 8288: unsigned SID8 :1;
[; ;pic18f4480.h: 8289: unsigned SID9 :1;
[; ;pic18f4480.h: 8290: unsigned SID10 :1;
[; ;pic18f4480.h: 8291: };
[; ;pic18f4480.h: 8292: struct {
[; ;pic18f4480.h: 8293: unsigned :7;
[; ;pic18f4480.h: 8294: unsigned B1SID10 :1;
[; ;pic18f4480.h: 8295: };
[; ;pic18f4480.h: 8296: struct {
[; ;pic18f4480.h: 8297: unsigned B1SID3 :1;
[; ;pic18f4480.h: 8298: };
[; ;pic18f4480.h: 8299: struct {
[; ;pic18f4480.h: 8300: unsigned :1;
[; ;pic18f4480.h: 8301: unsigned B1SID4 :1;
[; ;pic18f4480.h: 8302: };
[; ;pic18f4480.h: 8303: struct {
[; ;pic18f4480.h: 8304: unsigned :2;
[; ;pic18f4480.h: 8305: unsigned B1SID5 :1;
[; ;pic18f4480.h: 8306: };
[; ;pic18f4480.h: 8307: struct {
[; ;pic18f4480.h: 8308: unsigned :3;
[; ;pic18f4480.h: 8309: unsigned B1SID6 :1;
[; ;pic18f4480.h: 8310: };
[; ;pic18f4480.h: 8311: struct {
[; ;pic18f4480.h: 8312: unsigned :4;
[; ;pic18f4480.h: 8313: unsigned B1SID7 :1;
[; ;pic18f4480.h: 8314: };
[; ;pic18f4480.h: 8315: struct {
[; ;pic18f4480.h: 8316: unsigned :5;
[; ;pic18f4480.h: 8317: unsigned B1SID8 :1;
[; ;pic18f4480.h: 8318: };
[; ;pic18f4480.h: 8319: struct {
[; ;pic18f4480.h: 8320: unsigned :6;
[; ;pic18f4480.h: 8321: unsigned B1SID9 :1;
[; ;pic18f4480.h: 8322: };
[; ;pic18f4480.h: 8323: } B1SIDHbits_t;
[; ;pic18f4480.h: 8324: extern volatile B1SIDHbits_t B1SIDHbits @ 0xE31;
[; ;pic18f4480.h: 8408: extern volatile unsigned char B1SIDL @ 0xE32;
"8410
[; ;pic18f4480.h: 8410: asm("B1SIDL equ 0E32h");
[; <" B1SIDL equ 0E32h ;# ">
[; ;pic18f4480.h: 8413: typedef union {
[; ;pic18f4480.h: 8414: struct {
[; ;pic18f4480.h: 8415: unsigned EID16 :1;
[; ;pic18f4480.h: 8416: unsigned EID17 :1;
[; ;pic18f4480.h: 8417: unsigned :1;
[; ;pic18f4480.h: 8418: unsigned EXIDE :1;
[; ;pic18f4480.h: 8419: unsigned SRR :1;
[; ;pic18f4480.h: 8420: unsigned SID0 :1;
[; ;pic18f4480.h: 8421: unsigned SID1 :1;
[; ;pic18f4480.h: 8422: unsigned SID2 :1;
[; ;pic18f4480.h: 8423: };
[; ;pic18f4480.h: 8424: struct {
[; ;pic18f4480.h: 8425: unsigned :3;
[; ;pic18f4480.h: 8426: unsigned EXID :1;
[; ;pic18f4480.h: 8427: };
[; ;pic18f4480.h: 8428: struct {
[; ;pic18f4480.h: 8429: unsigned B1EID16 :1;
[; ;pic18f4480.h: 8430: };
[; ;pic18f4480.h: 8431: struct {
[; ;pic18f4480.h: 8432: unsigned :1;
[; ;pic18f4480.h: 8433: unsigned B1EID17 :1;
[; ;pic18f4480.h: 8434: };
[; ;pic18f4480.h: 8435: struct {
[; ;pic18f4480.h: 8436: unsigned :3;
[; ;pic18f4480.h: 8437: unsigned B1EXID :1;
[; ;pic18f4480.h: 8438: };
[; ;pic18f4480.h: 8439: struct {
[; ;pic18f4480.h: 8440: unsigned :5;
[; ;pic18f4480.h: 8441: unsigned B1SID0 :1;
[; ;pic18f4480.h: 8442: };
[; ;pic18f4480.h: 8443: struct {
[; ;pic18f4480.h: 8444: unsigned :6;
[; ;pic18f4480.h: 8445: unsigned B1SID1 :1;
[; ;pic18f4480.h: 8446: };
[; ;pic18f4480.h: 8447: struct {
[; ;pic18f4480.h: 8448: unsigned :7;
[; ;pic18f4480.h: 8449: unsigned B1SID2 :1;
[; ;pic18f4480.h: 8450: };
[; ;pic18f4480.h: 8451: struct {
[; ;pic18f4480.h: 8452: unsigned :4;
[; ;pic18f4480.h: 8453: unsigned B1SRR :1;
[; ;pic18f4480.h: 8454: };
[; ;pic18f4480.h: 8455: } B1SIDLbits_t;
[; ;pic18f4480.h: 8456: extern volatile B1SIDLbits_t B1SIDLbits @ 0xE32;
[; ;pic18f4480.h: 8535: extern volatile unsigned char B1EIDH @ 0xE33;
"8537
[; ;pic18f4480.h: 8537: asm("B1EIDH equ 0E33h");
[; <" B1EIDH equ 0E33h ;# ">
[; ;pic18f4480.h: 8540: typedef union {
[; ;pic18f4480.h: 8541: struct {
[; ;pic18f4480.h: 8542: unsigned EID8 :1;
[; ;pic18f4480.h: 8543: unsigned EID9 :1;
[; ;pic18f4480.h: 8544: unsigned EID10 :1;
[; ;pic18f4480.h: 8545: unsigned EID11 :1;
[; ;pic18f4480.h: 8546: unsigned EID12 :1;
[; ;pic18f4480.h: 8547: unsigned EID13 :1;
[; ;pic18f4480.h: 8548: unsigned EID14 :1;
[; ;pic18f4480.h: 8549: unsigned EID15 :1;
[; ;pic18f4480.h: 8550: };
[; ;pic18f4480.h: 8551: struct {
[; ;pic18f4480.h: 8552: unsigned :2;
[; ;pic18f4480.h: 8553: unsigned B1EID10 :1;
[; ;pic18f4480.h: 8554: };
[; ;pic18f4480.h: 8555: struct {
[; ;pic18f4480.h: 8556: unsigned :3;
[; ;pic18f4480.h: 8557: unsigned B1EID11 :1;
[; ;pic18f4480.h: 8558: };
[; ;pic18f4480.h: 8559: struct {
[; ;pic18f4480.h: 8560: unsigned :4;
[; ;pic18f4480.h: 8561: unsigned B1EID12 :1;
[; ;pic18f4480.h: 8562: };
[; ;pic18f4480.h: 8563: struct {
[; ;pic18f4480.h: 8564: unsigned :5;
[; ;pic18f4480.h: 8565: unsigned B1EID13 :1;
[; ;pic18f4480.h: 8566: };
[; ;pic18f4480.h: 8567: struct {
[; ;pic18f4480.h: 8568: unsigned :6;
[; ;pic18f4480.h: 8569: unsigned B1EID14 :1;
[; ;pic18f4480.h: 8570: };
[; ;pic18f4480.h: 8571: struct {
[; ;pic18f4480.h: 8572: unsigned :7;
[; ;pic18f4480.h: 8573: unsigned B1EID15 :1;
[; ;pic18f4480.h: 8574: };
[; ;pic18f4480.h: 8575: struct {
[; ;pic18f4480.h: 8576: unsigned B1EID8 :1;
[; ;pic18f4480.h: 8577: };
[; ;pic18f4480.h: 8578: struct {
[; ;pic18f4480.h: 8579: unsigned :1;
[; ;pic18f4480.h: 8580: unsigned B1EID9 :1;
[; ;pic18f4480.h: 8581: };
[; ;pic18f4480.h: 8582: } B1EIDHbits_t;
[; ;pic18f4480.h: 8583: extern volatile B1EIDHbits_t B1EIDHbits @ 0xE33;
[; ;pic18f4480.h: 8667: extern volatile unsigned char B1EIDL @ 0xE34;
"8669
[; ;pic18f4480.h: 8669: asm("B1EIDL equ 0E34h");
[; <" B1EIDL equ 0E34h ;# ">
[; ;pic18f4480.h: 8672: typedef union {
[; ;pic18f4480.h: 8673: struct {
[; ;pic18f4480.h: 8674: unsigned EID0 :1;
[; ;pic18f4480.h: 8675: unsigned EID1 :1;
[; ;pic18f4480.h: 8676: unsigned EID2 :1;
[; ;pic18f4480.h: 8677: unsigned EID3 :1;
[; ;pic18f4480.h: 8678: unsigned EID4 :1;
[; ;pic18f4480.h: 8679: unsigned EID5 :1;
[; ;pic18f4480.h: 8680: unsigned EID6 :1;
[; ;pic18f4480.h: 8681: unsigned EID7 :1;
[; ;pic18f4480.h: 8682: };
[; ;pic18f4480.h: 8683: struct {
[; ;pic18f4480.h: 8684: unsigned B1EID0 :1;
[; ;pic18f4480.h: 8685: };
[; ;pic18f4480.h: 8686: struct {
[; ;pic18f4480.h: 8687: unsigned :1;
[; ;pic18f4480.h: 8688: unsigned B1EID1 :1;
[; ;pic18f4480.h: 8689: };
[; ;pic18f4480.h: 8690: struct {
[; ;pic18f4480.h: 8691: unsigned :2;
[; ;pic18f4480.h: 8692: unsigned B1EID2 :1;
[; ;pic18f4480.h: 8693: };
[; ;pic18f4480.h: 8694: struct {
[; ;pic18f4480.h: 8695: unsigned :3;
[; ;pic18f4480.h: 8696: unsigned B1EID3 :1;
[; ;pic18f4480.h: 8697: };
[; ;pic18f4480.h: 8698: struct {
[; ;pic18f4480.h: 8699: unsigned :4;
[; ;pic18f4480.h: 8700: unsigned B1EID4 :1;
[; ;pic18f4480.h: 8701: };
[; ;pic18f4480.h: 8702: struct {
[; ;pic18f4480.h: 8703: unsigned :5;
[; ;pic18f4480.h: 8704: unsigned B1EID5 :1;
[; ;pic18f4480.h: 8705: };
[; ;pic18f4480.h: 8706: struct {
[; ;pic18f4480.h: 8707: unsigned :6;
[; ;pic18f4480.h: 8708: unsigned B1EID6 :1;
[; ;pic18f4480.h: 8709: };
[; ;pic18f4480.h: 8710: struct {
[; ;pic18f4480.h: 8711: unsigned :7;
[; ;pic18f4480.h: 8712: unsigned B1EID7 :1;
[; ;pic18f4480.h: 8713: };
[; ;pic18f4480.h: 8714: } B1EIDLbits_t;
[; ;pic18f4480.h: 8715: extern volatile B1EIDLbits_t B1EIDLbits @ 0xE34;
[; ;pic18f4480.h: 8799: extern volatile unsigned char B1DLC @ 0xE35;
"8801
[; ;pic18f4480.h: 8801: asm("B1DLC equ 0E35h");
[; <" B1DLC equ 0E35h ;# ">
[; ;pic18f4480.h: 8804: typedef union {
[; ;pic18f4480.h: 8805: struct {
[; ;pic18f4480.h: 8806: unsigned DLC0 :1;
[; ;pic18f4480.h: 8807: unsigned DLC1 :1;
[; ;pic18f4480.h: 8808: unsigned DLC2 :1;
[; ;pic18f4480.h: 8809: unsigned DLC3 :1;
[; ;pic18f4480.h: 8810: unsigned RB0 :1;
[; ;pic18f4480.h: 8811: unsigned RB1 :1;
[; ;pic18f4480.h: 8812: unsigned RXRTR_TXRTR :1;
[; ;pic18f4480.h: 8813: };
[; ;pic18f4480.h: 8814: struct {
[; ;pic18f4480.h: 8815: unsigned :4;
[; ;pic18f4480.h: 8816: unsigned RESRB0 :1;
[; ;pic18f4480.h: 8817: unsigned RESRB1 :1;
[; ;pic18f4480.h: 8818: unsigned TXRTR :1;
[; ;pic18f4480.h: 8819: };
[; ;pic18f4480.h: 8820: struct {
[; ;pic18f4480.h: 8821: unsigned :6;
[; ;pic18f4480.h: 8822: unsigned RXRTR :1;
[; ;pic18f4480.h: 8823: };
[; ;pic18f4480.h: 8824: struct {
[; ;pic18f4480.h: 8825: unsigned B1DLC0 :1;
[; ;pic18f4480.h: 8826: };
[; ;pic18f4480.h: 8827: struct {
[; ;pic18f4480.h: 8828: unsigned :1;
[; ;pic18f4480.h: 8829: unsigned B1DLC1 :1;
[; ;pic18f4480.h: 8830: };
[; ;pic18f4480.h: 8831: struct {
[; ;pic18f4480.h: 8832: unsigned :2;
[; ;pic18f4480.h: 8833: unsigned B1DLC2 :1;
[; ;pic18f4480.h: 8834: };
[; ;pic18f4480.h: 8835: struct {
[; ;pic18f4480.h: 8836: unsigned :3;
[; ;pic18f4480.h: 8837: unsigned B1DLC3 :1;
[; ;pic18f4480.h: 8838: };
[; ;pic18f4480.h: 8839: struct {
[; ;pic18f4480.h: 8840: unsigned :4;
[; ;pic18f4480.h: 8841: unsigned B1RB0 :1;
[; ;pic18f4480.h: 8842: };
[; ;pic18f4480.h: 8843: struct {
[; ;pic18f4480.h: 8844: unsigned :5;
[; ;pic18f4480.h: 8845: unsigned B1RB1 :1;
[; ;pic18f4480.h: 8846: };
[; ;pic18f4480.h: 8847: struct {
[; ;pic18f4480.h: 8848: unsigned :6;
[; ;pic18f4480.h: 8849: unsigned B1RXRTR :1;
[; ;pic18f4480.h: 8850: };
[; ;pic18f4480.h: 8851: } B1DLCbits_t;
[; ;pic18f4480.h: 8852: extern volatile B1DLCbits_t B1DLCbits @ 0xE35;
[; ;pic18f4480.h: 8946: extern volatile unsigned char B1D0 @ 0xE36;
"8948
[; ;pic18f4480.h: 8948: asm("B1D0 equ 0E36h");
[; <" B1D0 equ 0E36h ;# ">
[; ;pic18f4480.h: 8951: typedef union {
[; ;pic18f4480.h: 8952: struct {
[; ;pic18f4480.h: 8953: unsigned B1D00 :1;
[; ;pic18f4480.h: 8954: unsigned B1D01 :1;
[; ;pic18f4480.h: 8955: unsigned B1D02 :1;
[; ;pic18f4480.h: 8956: unsigned B1D03 :1;
[; ;pic18f4480.h: 8957: unsigned B1D04 :1;
[; ;pic18f4480.h: 8958: unsigned B1D05 :1;
[; ;pic18f4480.h: 8959: unsigned B1D06 :1;
[; ;pic18f4480.h: 8960: unsigned B1D07 :1;
[; ;pic18f4480.h: 8961: };
[; ;pic18f4480.h: 8962: } B1D0bits_t;
[; ;pic18f4480.h: 8963: extern volatile B1D0bits_t B1D0bits @ 0xE36;
[; ;pic18f4480.h: 9007: extern volatile unsigned char B1D1 @ 0xE37;
"9009
[; ;pic18f4480.h: 9009: asm("B1D1 equ 0E37h");
[; <" B1D1 equ 0E37h ;# ">
[; ;pic18f4480.h: 9012: typedef union {
[; ;pic18f4480.h: 9013: struct {
[; ;pic18f4480.h: 9014: unsigned B1D10 :1;
[; ;pic18f4480.h: 9015: unsigned B1D11 :1;
[; ;pic18f4480.h: 9016: unsigned B1D12 :1;
[; ;pic18f4480.h: 9017: unsigned B1D13 :1;
[; ;pic18f4480.h: 9018: unsigned B1D14 :1;
[; ;pic18f4480.h: 9019: unsigned B1D15 :1;
[; ;pic18f4480.h: 9020: unsigned B1D16 :1;
[; ;pic18f4480.h: 9021: unsigned B1D17 :1;
[; ;pic18f4480.h: 9022: };
[; ;pic18f4480.h: 9023: } B1D1bits_t;
[; ;pic18f4480.h: 9024: extern volatile B1D1bits_t B1D1bits @ 0xE37;
[; ;pic18f4480.h: 9068: extern volatile unsigned char B1D2 @ 0xE38;
"9070
[; ;pic18f4480.h: 9070: asm("B1D2 equ 0E38h");
[; <" B1D2 equ 0E38h ;# ">
[; ;pic18f4480.h: 9073: typedef union {
[; ;pic18f4480.h: 9074: struct {
[; ;pic18f4480.h: 9075: unsigned B1D20 :1;
[; ;pic18f4480.h: 9076: unsigned B1D21 :1;
[; ;pic18f4480.h: 9077: unsigned B1D22 :1;
[; ;pic18f4480.h: 9078: unsigned B1D23 :1;
[; ;pic18f4480.h: 9079: unsigned B1D24 :1;
[; ;pic18f4480.h: 9080: unsigned B1D25 :1;
[; ;pic18f4480.h: 9081: unsigned B1D26 :1;
[; ;pic18f4480.h: 9082: unsigned B1D27 :1;
[; ;pic18f4480.h: 9083: };
[; ;pic18f4480.h: 9084: } B1D2bits_t;
[; ;pic18f4480.h: 9085: extern volatile B1D2bits_t B1D2bits @ 0xE38;
[; ;pic18f4480.h: 9129: extern volatile unsigned char B1D3 @ 0xE39;
"9131
[; ;pic18f4480.h: 9131: asm("B1D3 equ 0E39h");
[; <" B1D3 equ 0E39h ;# ">
[; ;pic18f4480.h: 9134: typedef union {
[; ;pic18f4480.h: 9135: struct {
[; ;pic18f4480.h: 9136: unsigned B1D30 :1;
[; ;pic18f4480.h: 9137: unsigned B1D31 :1;
[; ;pic18f4480.h: 9138: unsigned B1D32 :1;
[; ;pic18f4480.h: 9139: unsigned B1D33 :1;
[; ;pic18f4480.h: 9140: unsigned B1D34 :1;
[; ;pic18f4480.h: 9141: unsigned B1D35 :1;
[; ;pic18f4480.h: 9142: unsigned B1D36 :1;
[; ;pic18f4480.h: 9143: unsigned B1D37 :1;
[; ;pic18f4480.h: 9144: };
[; ;pic18f4480.h: 9145: } B1D3bits_t;
[; ;pic18f4480.h: 9146: extern volatile B1D3bits_t B1D3bits @ 0xE39;
[; ;pic18f4480.h: 9190: extern volatile unsigned char B1D4 @ 0xE3A;
"9192
[; ;pic18f4480.h: 9192: asm("B1D4 equ 0E3Ah");
[; <" B1D4 equ 0E3Ah ;# ">
[; ;pic18f4480.h: 9195: typedef union {
[; ;pic18f4480.h: 9196: struct {
[; ;pic18f4480.h: 9197: unsigned B1D40 :1;
[; ;pic18f4480.h: 9198: unsigned B1D41 :1;
[; ;pic18f4480.h: 9199: unsigned B1D42 :1;
[; ;pic18f4480.h: 9200: unsigned B1D43 :1;
[; ;pic18f4480.h: 9201: unsigned B1D44 :1;
[; ;pic18f4480.h: 9202: unsigned B1D45 :1;
[; ;pic18f4480.h: 9203: unsigned B1D46 :1;
[; ;pic18f4480.h: 9204: unsigned B1D47 :1;
[; ;pic18f4480.h: 9205: };
[; ;pic18f4480.h: 9206: } B1D4bits_t;
[; ;pic18f4480.h: 9207: extern volatile B1D4bits_t B1D4bits @ 0xE3A;
[; ;pic18f4480.h: 9251: extern volatile unsigned char B1D5 @ 0xE3B;
"9253
[; ;pic18f4480.h: 9253: asm("B1D5 equ 0E3Bh");
[; <" B1D5 equ 0E3Bh ;# ">
[; ;pic18f4480.h: 9256: typedef union {
[; ;pic18f4480.h: 9257: struct {
[; ;pic18f4480.h: 9258: unsigned B1D50 :1;
[; ;pic18f4480.h: 9259: unsigned B1D51 :1;
[; ;pic18f4480.h: 9260: unsigned B1D52 :1;
[; ;pic18f4480.h: 9261: unsigned B1D53 :1;
[; ;pic18f4480.h: 9262: unsigned B1D54 :1;
[; ;pic18f4480.h: 9263: unsigned B1D55 :1;
[; ;pic18f4480.h: 9264: unsigned B1D56 :1;
[; ;pic18f4480.h: 9265: unsigned B1D57 :1;
[; ;pic18f4480.h: 9266: };
[; ;pic18f4480.h: 9267: } B1D5bits_t;
[; ;pic18f4480.h: 9268: extern volatile B1D5bits_t B1D5bits @ 0xE3B;
[; ;pic18f4480.h: 9312: extern volatile unsigned char B1D6 @ 0xE3C;
"9314
[; ;pic18f4480.h: 9314: asm("B1D6 equ 0E3Ch");
[; <" B1D6 equ 0E3Ch ;# ">
[; ;pic18f4480.h: 9317: typedef union {
[; ;pic18f4480.h: 9318: struct {
[; ;pic18f4480.h: 9319: unsigned B1D60 :1;
[; ;pic18f4480.h: 9320: unsigned B1D61 :1;
[; ;pic18f4480.h: 9321: unsigned B1D62 :1;
[; ;pic18f4480.h: 9322: unsigned B1D63 :1;
[; ;pic18f4480.h: 9323: unsigned B1D64 :1;
[; ;pic18f4480.h: 9324: unsigned B1D65 :1;
[; ;pic18f4480.h: 9325: unsigned B1D66 :1;
[; ;pic18f4480.h: 9326: unsigned B1D67 :1;
[; ;pic18f4480.h: 9327: };
[; ;pic18f4480.h: 9328: } B1D6bits_t;
[; ;pic18f4480.h: 9329: extern volatile B1D6bits_t B1D6bits @ 0xE3C;
[; ;pic18f4480.h: 9373: extern volatile unsigned char B1D7 @ 0xE3D;
"9375
[; ;pic18f4480.h: 9375: asm("B1D7 equ 0E3Dh");
[; <" B1D7 equ 0E3Dh ;# ">
[; ;pic18f4480.h: 9378: typedef union {
[; ;pic18f4480.h: 9379: struct {
[; ;pic18f4480.h: 9380: unsigned B1D70 :1;
[; ;pic18f4480.h: 9381: unsigned B1D71 :1;
[; ;pic18f4480.h: 9382: unsigned B1D72 :1;
[; ;pic18f4480.h: 9383: unsigned B1D73 :1;
[; ;pic18f4480.h: 9384: unsigned B1D74 :1;
[; ;pic18f4480.h: 9385: unsigned B1D75 :1;
[; ;pic18f4480.h: 9386: unsigned B1D76 :1;
[; ;pic18f4480.h: 9387: unsigned B1D77 :1;
[; ;pic18f4480.h: 9388: };
[; ;pic18f4480.h: 9389: } B1D7bits_t;
[; ;pic18f4480.h: 9390: extern volatile B1D7bits_t B1D7bits @ 0xE3D;
[; ;pic18f4480.h: 9434: extern volatile unsigned char CANSTAT_RO8 @ 0xE3E;
"9436
[; ;pic18f4480.h: 9436: asm("CANSTAT_RO8 equ 0E3Eh");
[; <" CANSTAT_RO8 equ 0E3Eh ;# ">
[; ;pic18f4480.h: 9439: typedef union {
[; ;pic18f4480.h: 9440: struct {
[; ;pic18f4480.h: 9441: unsigned EICODE0 :1;
[; ;pic18f4480.h: 9442: unsigned EICODE1_ICODE0 :1;
[; ;pic18f4480.h: 9443: unsigned EICODE2_ICODE1 :1;
[; ;pic18f4480.h: 9444: unsigned EICODE3_ICODE2 :1;
[; ;pic18f4480.h: 9445: unsigned EICODE4 :1;
[; ;pic18f4480.h: 9446: unsigned OPMODE0 :1;
[; ;pic18f4480.h: 9447: unsigned OPMODE1 :1;
[; ;pic18f4480.h: 9448: unsigned OPMODE2 :1;
[; ;pic18f4480.h: 9449: };
[; ;pic18f4480.h: 9450: struct {
[; ;pic18f4480.h: 9451: unsigned ICODE0 :1;
[; ;pic18f4480.h: 9452: unsigned ICODE1 :1;
[; ;pic18f4480.h: 9453: unsigned ICODE2 :1;
[; ;pic18f4480.h: 9454: unsigned ICODE3 :1;
[; ;pic18f4480.h: 9455: unsigned ICODE4 :1;
[; ;pic18f4480.h: 9456: };
[; ;pic18f4480.h: 9457: } CANSTAT_RO8bits_t;
[; ;pic18f4480.h: 9458: extern volatile CANSTAT_RO8bits_t CANSTAT_RO8bits @ 0xE3E;
[; ;pic18f4480.h: 9527: extern volatile unsigned char CANCON_RO8 @ 0xE3F;
"9529
[; ;pic18f4480.h: 9529: asm("CANCON_RO8 equ 0E3Fh");
[; <" CANCON_RO8 equ 0E3Fh ;# ">
[; ;pic18f4480.h: 9532: typedef union {
[; ;pic18f4480.h: 9533: struct {
[; ;pic18f4480.h: 9534: unsigned FP0 :1;
[; ;pic18f4480.h: 9535: unsigned WIN0_FP1 :1;
[; ;pic18f4480.h: 9536: unsigned WIN1_FP2 :1;
[; ;pic18f4480.h: 9537: unsigned WIN2_FP3 :1;
[; ;pic18f4480.h: 9538: unsigned ABAT :1;
[; ;pic18f4480.h: 9539: unsigned REQOP0 :1;
[; ;pic18f4480.h: 9540: unsigned REQOP1 :1;
[; ;pic18f4480.h: 9541: unsigned REQOP2 :1;
[; ;pic18f4480.h: 9542: };
[; ;pic18f4480.h: 9543: struct {
[; ;pic18f4480.h: 9544: unsigned :1;
[; ;pic18f4480.h: 9545: unsigned WIN0 :1;
[; ;pic18f4480.h: 9546: unsigned WIN1 :1;
[; ;pic18f4480.h: 9547: unsigned WIN2 :1;
[; ;pic18f4480.h: 9548: };
[; ;pic18f4480.h: 9549: } CANCON_RO8bits_t;
[; ;pic18f4480.h: 9550: extern volatile CANCON_RO8bits_t CANCON_RO8bits @ 0xE3F;
[; ;pic18f4480.h: 9609: extern volatile unsigned char B2CON @ 0xE40;
"9611
[; ;pic18f4480.h: 9611: asm("B2CON equ 0E40h");
[; <" B2CON equ 0E40h ;# ">
[; ;pic18f4480.h: 9614: typedef union {
[; ;pic18f4480.h: 9615: struct {
[; ;pic18f4480.h: 9616: unsigned FILHIT0_TXPRI0 :1;
[; ;pic18f4480.h: 9617: unsigned FILHIT1_TXPRI1 :1;
[; ;pic18f4480.h: 9618: unsigned FILHIT2_RTREN :1;
[; ;pic18f4480.h: 9619: unsigned FILHIT3_TXREQ :1;
[; ;pic18f4480.h: 9620: unsigned FILHIT4_TXERR :1;
[; ;pic18f4480.h: 9621: unsigned RXRTRRO_TXLARB :1;
[; ;pic18f4480.h: 9622: unsigned RXM1_TXABT :1;
[; ;pic18f4480.h: 9623: unsigned RXFUL_TXBIF :1;
[; ;pic18f4480.h: 9624: };
[; ;pic18f4480.h: 9625: struct {
[; ;pic18f4480.h: 9626: unsigned FILHIT0 :1;
[; ;pic18f4480.h: 9627: unsigned FILHIT1 :1;
[; ;pic18f4480.h: 9628: unsigned FILHIT2 :1;
[; ;pic18f4480.h: 9629: unsigned FILHIT3 :1;
[; ;pic18f4480.h: 9630: unsigned FILHIT4 :1;
[; ;pic18f4480.h: 9631: unsigned RTRRO :1;
[; ;pic18f4480.h: 9632: unsigned RXM1 :1;
[; ;pic18f4480.h: 9633: unsigned RXFUL :1;
[; ;pic18f4480.h: 9634: };
[; ;pic18f4480.h: 9635: struct {
[; ;pic18f4480.h: 9636: unsigned TXPRI0 :1;
[; ;pic18f4480.h: 9637: unsigned TXPRI1 :1;
[; ;pic18f4480.h: 9638: unsigned RTREN :1;
[; ;pic18f4480.h: 9639: unsigned TXREQ :1;
[; ;pic18f4480.h: 9640: unsigned TXERR :1;
[; ;pic18f4480.h: 9641: unsigned TXLARB :1;
[; ;pic18f4480.h: 9642: unsigned TXABT :1;
[; ;pic18f4480.h: 9643: unsigned TXBIF :1;
[; ;pic18f4480.h: 9644: };
[; ;pic18f4480.h: 9645: struct {
[; ;pic18f4480.h: 9646: unsigned :5;
[; ;pic18f4480.h: 9647: unsigned RXRTRRO :1;
[; ;pic18f4480.h: 9648: };
[; ;pic18f4480.h: 9649: struct {
[; ;pic18f4480.h: 9650: unsigned B2FILHIT0 :1;
[; ;pic18f4480.h: 9651: };
[; ;pic18f4480.h: 9652: struct {
[; ;pic18f4480.h: 9653: unsigned :1;
[; ;pic18f4480.h: 9654: unsigned B2FILHIT1 :1;
[; ;pic18f4480.h: 9655: };
[; ;pic18f4480.h: 9656: struct {
[; ;pic18f4480.h: 9657: unsigned :2;
[; ;pic18f4480.h: 9658: unsigned B2FILHIT2 :1;
[; ;pic18f4480.h: 9659: };
[; ;pic18f4480.h: 9660: struct {
[; ;pic18f4480.h: 9661: unsigned :3;
[; ;pic18f4480.h: 9662: unsigned B2FILHIT3 :1;
[; ;pic18f4480.h: 9663: };
[; ;pic18f4480.h: 9664: struct {
[; ;pic18f4480.h: 9665: unsigned :4;
[; ;pic18f4480.h: 9666: unsigned B2FILHIT4 :1;
[; ;pic18f4480.h: 9667: };
[; ;pic18f4480.h: 9668: struct {
[; ;pic18f4480.h: 9669: unsigned :2;
[; ;pic18f4480.h: 9670: unsigned B2RTREN :1;
[; ;pic18f4480.h: 9671: };
[; ;pic18f4480.h: 9672: struct {
[; ;pic18f4480.h: 9673: unsigned :5;
[; ;pic18f4480.h: 9674: unsigned B2RTRRO :1;
[; ;pic18f4480.h: 9675: };
[; ;pic18f4480.h: 9676: struct {
[; ;pic18f4480.h: 9677: unsigned :7;
[; ;pic18f4480.h: 9678: unsigned B2RXFUL :1;
[; ;pic18f4480.h: 9679: };
[; ;pic18f4480.h: 9680: struct {
[; ;pic18f4480.h: 9681: unsigned :6;
[; ;pic18f4480.h: 9682: unsigned B2RXM1 :1;
[; ;pic18f4480.h: 9683: };
[; ;pic18f4480.h: 9684: struct {
[; ;pic18f4480.h: 9685: unsigned :6;
[; ;pic18f4480.h: 9686: unsigned B2TXABT :1;
[; ;pic18f4480.h: 9687: };
[; ;pic18f4480.h: 9688: struct {
[; ;pic18f4480.h: 9689: unsigned :7;
[; ;pic18f4480.h: 9690: unsigned B2TXB3IF :1;
[; ;pic18f4480.h: 9691: };
[; ;pic18f4480.h: 9692: struct {
[; ;pic18f4480.h: 9693: unsigned :4;
[; ;pic18f4480.h: 9694: unsigned B2TXERR :1;
[; ;pic18f4480.h: 9695: };
[; ;pic18f4480.h: 9696: struct {
[; ;pic18f4480.h: 9697: unsigned :5;
[; ;pic18f4480.h: 9698: unsigned B2TXLARB :1;
[; ;pic18f4480.h: 9699: };
[; ;pic18f4480.h: 9700: struct {
[; ;pic18f4480.h: 9701: unsigned B2TXPRI0 :1;
[; ;pic18f4480.h: 9702: };
[; ;pic18f4480.h: 9703: struct {
[; ;pic18f4480.h: 9704: unsigned :1;
[; ;pic18f4480.h: 9705: unsigned B2TXPRI1 :1;
[; ;pic18f4480.h: 9706: };
[; ;pic18f4480.h: 9707: struct {
[; ;pic18f4480.h: 9708: unsigned :3;
[; ;pic18f4480.h: 9709: unsigned B2TXREQ :1;
[; ;pic18f4480.h: 9710: };
[; ;pic18f4480.h: 9711: } B2CONbits_t;
[; ;pic18f4480.h: 9712: extern volatile B2CONbits_t B2CONbits @ 0xE40;
[; ;pic18f4480.h: 9921: extern volatile unsigned char B2SIDH @ 0xE41;
"9923
[; ;pic18f4480.h: 9923: asm("B2SIDH equ 0E41h");
[; <" B2SIDH equ 0E41h ;# ">
[; ;pic18f4480.h: 9926: typedef union {
[; ;pic18f4480.h: 9927: struct {
[; ;pic18f4480.h: 9928: unsigned SID3 :1;
[; ;pic18f4480.h: 9929: unsigned SID4 :1;
[; ;pic18f4480.h: 9930: unsigned SID5 :1;
[; ;pic18f4480.h: 9931: unsigned SID6 :1;
[; ;pic18f4480.h: 9932: unsigned SID7 :1;
[; ;pic18f4480.h: 9933: unsigned SID8 :1;
[; ;pic18f4480.h: 9934: unsigned SID9 :1;
[; ;pic18f4480.h: 9935: unsigned SID10 :1;
[; ;pic18f4480.h: 9936: };
[; ;pic18f4480.h: 9937: struct {
[; ;pic18f4480.h: 9938: unsigned :7;
[; ;pic18f4480.h: 9939: unsigned B2SID10 :1;
[; ;pic18f4480.h: 9940: };
[; ;pic18f4480.h: 9941: struct {
[; ;pic18f4480.h: 9942: unsigned B2SID3 :1;
[; ;pic18f4480.h: 9943: };
[; ;pic18f4480.h: 9944: struct {
[; ;pic18f4480.h: 9945: unsigned :1;
[; ;pic18f4480.h: 9946: unsigned B2SID4 :1;
[; ;pic18f4480.h: 9947: };
[; ;pic18f4480.h: 9948: struct {
[; ;pic18f4480.h: 9949: unsigned :2;
[; ;pic18f4480.h: 9950: unsigned B2SID5 :1;
[; ;pic18f4480.h: 9951: };
[; ;pic18f4480.h: 9952: struct {
[; ;pic18f4480.h: 9953: unsigned :3;
[; ;pic18f4480.h: 9954: unsigned B2SID6 :1;
[; ;pic18f4480.h: 9955: };
[; ;pic18f4480.h: 9956: struct {
[; ;pic18f4480.h: 9957: unsigned :4;
[; ;pic18f4480.h: 9958: unsigned B2SID7 :1;
[; ;pic18f4480.h: 9959: };
[; ;pic18f4480.h: 9960: struct {
[; ;pic18f4480.h: 9961: unsigned :5;
[; ;pic18f4480.h: 9962: unsigned B2SID8 :1;
[; ;pic18f4480.h: 9963: };
[; ;pic18f4480.h: 9964: struct {
[; ;pic18f4480.h: 9965: unsigned :6;
[; ;pic18f4480.h: 9966: unsigned B2SID9 :1;
[; ;pic18f4480.h: 9967: };
[; ;pic18f4480.h: 9968: } B2SIDHbits_t;
[; ;pic18f4480.h: 9969: extern volatile B2SIDHbits_t B2SIDHbits @ 0xE41;
[; ;pic18f4480.h: 10053: extern volatile unsigned char B2SIDL @ 0xE42;
"10055
[; ;pic18f4480.h: 10055: asm("B2SIDL equ 0E42h");
[; <" B2SIDL equ 0E42h ;# ">
[; ;pic18f4480.h: 10058: typedef union {
[; ;pic18f4480.h: 10059: struct {
[; ;pic18f4480.h: 10060: unsigned EID16 :1;
[; ;pic18f4480.h: 10061: unsigned EID17 :1;
[; ;pic18f4480.h: 10062: unsigned :1;
[; ;pic18f4480.h: 10063: unsigned EXIDE :1;
[; ;pic18f4480.h: 10064: unsigned SRR :1;
[; ;pic18f4480.h: 10065: unsigned SID0 :1;
[; ;pic18f4480.h: 10066: unsigned SID1 :1;
[; ;pic18f4480.h: 10067: unsigned SID2 :1;
[; ;pic18f4480.h: 10068: };
[; ;pic18f4480.h: 10069: struct {
[; ;pic18f4480.h: 10070: unsigned :3;
[; ;pic18f4480.h: 10071: unsigned EXID :1;
[; ;pic18f4480.h: 10072: };
[; ;pic18f4480.h: 10073: struct {
[; ;pic18f4480.h: 10074: unsigned B2EID16 :1;
[; ;pic18f4480.h: 10075: };
[; ;pic18f4480.h: 10076: struct {
[; ;pic18f4480.h: 10077: unsigned :1;
[; ;pic18f4480.h: 10078: unsigned B2EID17 :1;
[; ;pic18f4480.h: 10079: };
[; ;pic18f4480.h: 10080: struct {
[; ;pic18f4480.h: 10081: unsigned :3;
[; ;pic18f4480.h: 10082: unsigned B2EXID :1;
[; ;pic18f4480.h: 10083: };
[; ;pic18f4480.h: 10084: struct {
[; ;pic18f4480.h: 10085: unsigned :3;
[; ;pic18f4480.h: 10086: unsigned B2EXIDE :1;
[; ;pic18f4480.h: 10087: };
[; ;pic18f4480.h: 10088: struct {
[; ;pic18f4480.h: 10089: unsigned :5;
[; ;pic18f4480.h: 10090: unsigned B2SID0 :1;
[; ;pic18f4480.h: 10091: };
[; ;pic18f4480.h: 10092: struct {
[; ;pic18f4480.h: 10093: unsigned :6;
[; ;pic18f4480.h: 10094: unsigned B2SID1 :1;
[; ;pic18f4480.h: 10095: };
[; ;pic18f4480.h: 10096: struct {
[; ;pic18f4480.h: 10097: unsigned :7;
[; ;pic18f4480.h: 10098: unsigned B2SID2 :1;
[; ;pic18f4480.h: 10099: };
[; ;pic18f4480.h: 10100: struct {
[; ;pic18f4480.h: 10101: unsigned :4;
[; ;pic18f4480.h: 10102: unsigned B2SRR :1;
[; ;pic18f4480.h: 10103: };
[; ;pic18f4480.h: 10104: } B2SIDLbits_t;
[; ;pic18f4480.h: 10105: extern volatile B2SIDLbits_t B2SIDLbits @ 0xE42;
[; ;pic18f4480.h: 10189: extern volatile unsigned char B2EIDH @ 0xE43;
"10191
[; ;pic18f4480.h: 10191: asm("B2EIDH equ 0E43h");
[; <" B2EIDH equ 0E43h ;# ">
[; ;pic18f4480.h: 10194: typedef union {
[; ;pic18f4480.h: 10195: struct {
[; ;pic18f4480.h: 10196: unsigned EID8 :1;
[; ;pic18f4480.h: 10197: unsigned EID9 :1;
[; ;pic18f4480.h: 10198: unsigned EID10 :1;
[; ;pic18f4480.h: 10199: unsigned EID11 :1;
[; ;pic18f4480.h: 10200: unsigned EID12 :1;
[; ;pic18f4480.h: 10201: unsigned EID13 :1;
[; ;pic18f4480.h: 10202: unsigned EID14 :1;
[; ;pic18f4480.h: 10203: unsigned EID15 :1;
[; ;pic18f4480.h: 10204: };
[; ;pic18f4480.h: 10205: struct {
[; ;pic18f4480.h: 10206: unsigned :2;
[; ;pic18f4480.h: 10207: unsigned B2EID10 :1;
[; ;pic18f4480.h: 10208: };
[; ;pic18f4480.h: 10209: struct {
[; ;pic18f4480.h: 10210: unsigned :3;
[; ;pic18f4480.h: 10211: unsigned B2EID11 :1;
[; ;pic18f4480.h: 10212: };
[; ;pic18f4480.h: 10213: struct {
[; ;pic18f4480.h: 10214: unsigned :4;
[; ;pic18f4480.h: 10215: unsigned B2EID12 :1;
[; ;pic18f4480.h: 10216: };
[; ;pic18f4480.h: 10217: struct {
[; ;pic18f4480.h: 10218: unsigned :5;
[; ;pic18f4480.h: 10219: unsigned B2EID13 :1;
[; ;pic18f4480.h: 10220: };
[; ;pic18f4480.h: 10221: struct {
[; ;pic18f4480.h: 10222: unsigned :6;
[; ;pic18f4480.h: 10223: unsigned B2EID14 :1;
[; ;pic18f4480.h: 10224: };
[; ;pic18f4480.h: 10225: struct {
[; ;pic18f4480.h: 10226: unsigned :7;
[; ;pic18f4480.h: 10227: unsigned B2EID15 :1;
[; ;pic18f4480.h: 10228: };
[; ;pic18f4480.h: 10229: struct {
[; ;pic18f4480.h: 10230: unsigned B2EID8 :1;
[; ;pic18f4480.h: 10231: };
[; ;pic18f4480.h: 10232: struct {
[; ;pic18f4480.h: 10233: unsigned :1;
[; ;pic18f4480.h: 10234: unsigned B2EID9 :1;
[; ;pic18f4480.h: 10235: };
[; ;pic18f4480.h: 10236: } B2EIDHbits_t;
[; ;pic18f4480.h: 10237: extern volatile B2EIDHbits_t B2EIDHbits @ 0xE43;
[; ;pic18f4480.h: 10321: extern volatile unsigned char B2EIDL @ 0xE44;
"10323
[; ;pic18f4480.h: 10323: asm("B2EIDL equ 0E44h");
[; <" B2EIDL equ 0E44h ;# ">
[; ;pic18f4480.h: 10326: typedef union {
[; ;pic18f4480.h: 10327: struct {
[; ;pic18f4480.h: 10328: unsigned EID0 :1;
[; ;pic18f4480.h: 10329: unsigned EID1 :1;
[; ;pic18f4480.h: 10330: unsigned EID2 :1;
[; ;pic18f4480.h: 10331: unsigned EID3 :1;
[; ;pic18f4480.h: 10332: unsigned EID4 :1;
[; ;pic18f4480.h: 10333: unsigned EID5 :1;
[; ;pic18f4480.h: 10334: unsigned EID6 :1;
[; ;pic18f4480.h: 10335: unsigned EID7 :1;
[; ;pic18f4480.h: 10336: };
[; ;pic18f4480.h: 10337: struct {
[; ;pic18f4480.h: 10338: unsigned B2EID0 :1;
[; ;pic18f4480.h: 10339: };
[; ;pic18f4480.h: 10340: struct {
[; ;pic18f4480.h: 10341: unsigned :1;
[; ;pic18f4480.h: 10342: unsigned B2EID1 :1;
[; ;pic18f4480.h: 10343: };
[; ;pic18f4480.h: 10344: struct {
[; ;pic18f4480.h: 10345: unsigned :2;
[; ;pic18f4480.h: 10346: unsigned B2EID2 :1;
[; ;pic18f4480.h: 10347: };
[; ;pic18f4480.h: 10348: struct {
[; ;pic18f4480.h: 10349: unsigned :3;
[; ;pic18f4480.h: 10350: unsigned B2EID3 :1;
[; ;pic18f4480.h: 10351: };
[; ;pic18f4480.h: 10352: struct {
[; ;pic18f4480.h: 10353: unsigned :4;
[; ;pic18f4480.h: 10354: unsigned B2EID4 :1;
[; ;pic18f4480.h: 10355: };
[; ;pic18f4480.h: 10356: struct {
[; ;pic18f4480.h: 10357: unsigned :5;
[; ;pic18f4480.h: 10358: unsigned B2EID5 :1;
[; ;pic18f4480.h: 10359: };
[; ;pic18f4480.h: 10360: struct {
[; ;pic18f4480.h: 10361: unsigned :6;
[; ;pic18f4480.h: 10362: unsigned B2EID6 :1;
[; ;pic18f4480.h: 10363: };
[; ;pic18f4480.h: 10364: struct {
[; ;pic18f4480.h: 10365: unsigned :7;
[; ;pic18f4480.h: 10366: unsigned B2EID7 :1;
[; ;pic18f4480.h: 10367: };
[; ;pic18f4480.h: 10368: } B2EIDLbits_t;
[; ;pic18f4480.h: 10369: extern volatile B2EIDLbits_t B2EIDLbits @ 0xE44;
[; ;pic18f4480.h: 10453: extern volatile unsigned char B2DLC @ 0xE45;
"10455
[; ;pic18f4480.h: 10455: asm("B2DLC equ 0E45h");
[; <" B2DLC equ 0E45h ;# ">
[; ;pic18f4480.h: 10458: typedef union {
[; ;pic18f4480.h: 10459: struct {
[; ;pic18f4480.h: 10460: unsigned DLC0 :1;
[; ;pic18f4480.h: 10461: unsigned DLC1 :1;
[; ;pic18f4480.h: 10462: unsigned DLC2 :1;
[; ;pic18f4480.h: 10463: unsigned DLC3 :1;
[; ;pic18f4480.h: 10464: unsigned RB0 :1;
[; ;pic18f4480.h: 10465: unsigned RB1 :1;
[; ;pic18f4480.h: 10466: unsigned RXRTR_TXRTR :1;
[; ;pic18f4480.h: 10467: };
[; ;pic18f4480.h: 10468: struct {
[; ;pic18f4480.h: 10469: unsigned :4;
[; ;pic18f4480.h: 10470: unsigned RESRB0 :1;
[; ;pic18f4480.h: 10471: unsigned RESRB1 :1;
[; ;pic18f4480.h: 10472: unsigned TXRTR :1;
[; ;pic18f4480.h: 10473: };
[; ;pic18f4480.h: 10474: struct {
[; ;pic18f4480.h: 10475: unsigned :6;
[; ;pic18f4480.h: 10476: unsigned RXRTR :1;
[; ;pic18f4480.h: 10477: };
[; ;pic18f4480.h: 10478: struct {
[; ;pic18f4480.h: 10479: unsigned B2DLC0 :1;
[; ;pic18f4480.h: 10480: };
[; ;pic18f4480.h: 10481: struct {
[; ;pic18f4480.h: 10482: unsigned :1;
[; ;pic18f4480.h: 10483: unsigned B2DLC1 :1;
[; ;pic18f4480.h: 10484: };
[; ;pic18f4480.h: 10485: struct {
[; ;pic18f4480.h: 10486: unsigned :2;
[; ;pic18f4480.h: 10487: unsigned B2DLC2 :1;
[; ;pic18f4480.h: 10488: };
[; ;pic18f4480.h: 10489: struct {
[; ;pic18f4480.h: 10490: unsigned :3;
[; ;pic18f4480.h: 10491: unsigned B2DLC3 :1;
[; ;pic18f4480.h: 10492: };
[; ;pic18f4480.h: 10493: struct {
[; ;pic18f4480.h: 10494: unsigned :4;
[; ;pic18f4480.h: 10495: unsigned B2RB0 :1;
[; ;pic18f4480.h: 10496: };
[; ;pic18f4480.h: 10497: struct {
[; ;pic18f4480.h: 10498: unsigned :5;
[; ;pic18f4480.h: 10499: unsigned B2RB1 :1;
[; ;pic18f4480.h: 10500: };
[; ;pic18f4480.h: 10501: struct {
[; ;pic18f4480.h: 10502: unsigned :6;
[; ;pic18f4480.h: 10503: unsigned B2RXRTR :1;
[; ;pic18f4480.h: 10504: };
[; ;pic18f4480.h: 10505: } B2DLCbits_t;
[; ;pic18f4480.h: 10506: extern volatile B2DLCbits_t B2DLCbits @ 0xE45;
[; ;pic18f4480.h: 10600: extern volatile unsigned char B2D0 @ 0xE46;
"10602
[; ;pic18f4480.h: 10602: asm("B2D0 equ 0E46h");
[; <" B2D0 equ 0E46h ;# ">
[; ;pic18f4480.h: 10605: typedef union {
[; ;pic18f4480.h: 10606: struct {
[; ;pic18f4480.h: 10607: unsigned B2D00 :1;
[; ;pic18f4480.h: 10608: unsigned B2D01 :1;
[; ;pic18f4480.h: 10609: unsigned B2D02 :1;
[; ;pic18f4480.h: 10610: unsigned B2D03 :1;
[; ;pic18f4480.h: 10611: unsigned B2D04 :1;
[; ;pic18f4480.h: 10612: unsigned B2D05 :1;
[; ;pic18f4480.h: 10613: unsigned B2D06 :1;
[; ;pic18f4480.h: 10614: unsigned B2D07 :1;
[; ;pic18f4480.h: 10615: };
[; ;pic18f4480.h: 10616: } B2D0bits_t;
[; ;pic18f4480.h: 10617: extern volatile B2D0bits_t B2D0bits @ 0xE46;
[; ;pic18f4480.h: 10661: extern volatile unsigned char B2D1 @ 0xE47;
"10663
[; ;pic18f4480.h: 10663: asm("B2D1 equ 0E47h");
[; <" B2D1 equ 0E47h ;# ">
[; ;pic18f4480.h: 10666: typedef union {
[; ;pic18f4480.h: 10667: struct {
[; ;pic18f4480.h: 10668: unsigned B2D10 :1;
[; ;pic18f4480.h: 10669: unsigned B2D11 :1;
[; ;pic18f4480.h: 10670: unsigned B2D12 :1;
[; ;pic18f4480.h: 10671: unsigned B2D13 :1;
[; ;pic18f4480.h: 10672: unsigned B2D14 :1;
[; ;pic18f4480.h: 10673: unsigned B2D15 :1;
[; ;pic18f4480.h: 10674: unsigned B2D16 :1;
[; ;pic18f4480.h: 10675: unsigned B2D17 :1;
[; ;pic18f4480.h: 10676: };
[; ;pic18f4480.h: 10677: } B2D1bits_t;
[; ;pic18f4480.h: 10678: extern volatile B2D1bits_t B2D1bits @ 0xE47;
[; ;pic18f4480.h: 10722: extern volatile unsigned char B2D2 @ 0xE48;
"10724
[; ;pic18f4480.h: 10724: asm("B2D2 equ 0E48h");
[; <" B2D2 equ 0E48h ;# ">
[; ;pic18f4480.h: 10727: typedef union {
[; ;pic18f4480.h: 10728: struct {
[; ;pic18f4480.h: 10729: unsigned B2D20 :1;
[; ;pic18f4480.h: 10730: unsigned B2D21 :1;
[; ;pic18f4480.h: 10731: unsigned B2D22 :1;
[; ;pic18f4480.h: 10732: unsigned B2D23 :1;
[; ;pic18f4480.h: 10733: unsigned B2D24 :1;
[; ;pic18f4480.h: 10734: unsigned B2D25 :1;
[; ;pic18f4480.h: 10735: unsigned B2D26 :1;
[; ;pic18f4480.h: 10736: unsigned B2D27 :1;
[; ;pic18f4480.h: 10737: };
[; ;pic18f4480.h: 10738: } B2D2bits_t;
[; ;pic18f4480.h: 10739: extern volatile B2D2bits_t B2D2bits @ 0xE48;
[; ;pic18f4480.h: 10783: extern volatile unsigned char B2D3 @ 0xE49;
"10785
[; ;pic18f4480.h: 10785: asm("B2D3 equ 0E49h");
[; <" B2D3 equ 0E49h ;# ">
[; ;pic18f4480.h: 10788: typedef union {
[; ;pic18f4480.h: 10789: struct {
[; ;pic18f4480.h: 10790: unsigned B2D30 :1;
[; ;pic18f4480.h: 10791: unsigned B2D31 :1;
[; ;pic18f4480.h: 10792: unsigned B2D32 :1;
[; ;pic18f4480.h: 10793: unsigned B2D33 :1;
[; ;pic18f4480.h: 10794: unsigned B2D34 :1;
[; ;pic18f4480.h: 10795: unsigned B2D35 :1;
[; ;pic18f4480.h: 10796: unsigned B2D36 :1;
[; ;pic18f4480.h: 10797: unsigned B2D37 :1;
[; ;pic18f4480.h: 10798: };
[; ;pic18f4480.h: 10799: } B2D3bits_t;
[; ;pic18f4480.h: 10800: extern volatile B2D3bits_t B2D3bits @ 0xE49;
[; ;pic18f4480.h: 10844: extern volatile unsigned char B2D4 @ 0xE4A;
"10846
[; ;pic18f4480.h: 10846: asm("B2D4 equ 0E4Ah");
[; <" B2D4 equ 0E4Ah ;# ">
[; ;pic18f4480.h: 10849: typedef union {
[; ;pic18f4480.h: 10850: struct {
[; ;pic18f4480.h: 10851: unsigned B2D40 :1;
[; ;pic18f4480.h: 10852: unsigned B2D41 :1;
[; ;pic18f4480.h: 10853: unsigned B2D42 :1;
[; ;pic18f4480.h: 10854: unsigned B2D43 :1;
[; ;pic18f4480.h: 10855: unsigned B2D44 :1;
[; ;pic18f4480.h: 10856: unsigned B2D45 :1;
[; ;pic18f4480.h: 10857: unsigned B2D46 :1;
[; ;pic18f4480.h: 10858: unsigned B2D47 :1;
[; ;pic18f4480.h: 10859: };
[; ;pic18f4480.h: 10860: } B2D4bits_t;
[; ;pic18f4480.h: 10861: extern volatile B2D4bits_t B2D4bits @ 0xE4A;
[; ;pic18f4480.h: 10905: extern volatile unsigned char B2D5 @ 0xE4B;
"10907
[; ;pic18f4480.h: 10907: asm("B2D5 equ 0E4Bh");
[; <" B2D5 equ 0E4Bh ;# ">
[; ;pic18f4480.h: 10910: typedef union {
[; ;pic18f4480.h: 10911: struct {
[; ;pic18f4480.h: 10912: unsigned B2D50 :1;
[; ;pic18f4480.h: 10913: unsigned B2D51 :1;
[; ;pic18f4480.h: 10914: unsigned B2D52 :1;
[; ;pic18f4480.h: 10915: unsigned B2D53 :1;
[; ;pic18f4480.h: 10916: unsigned B2D54 :1;
[; ;pic18f4480.h: 10917: unsigned B2D55 :1;
[; ;pic18f4480.h: 10918: unsigned B2D56 :1;
[; ;pic18f4480.h: 10919: unsigned B2D57 :1;
[; ;pic18f4480.h: 10920: };
[; ;pic18f4480.h: 10921: } B2D5bits_t;
[; ;pic18f4480.h: 10922: extern volatile B2D5bits_t B2D5bits @ 0xE4B;
[; ;pic18f4480.h: 10966: extern volatile unsigned char B2D6 @ 0xE4C;
"10968
[; ;pic18f4480.h: 10968: asm("B2D6 equ 0E4Ch");
[; <" B2D6 equ 0E4Ch ;# ">
[; ;pic18f4480.h: 10971: typedef union {
[; ;pic18f4480.h: 10972: struct {
[; ;pic18f4480.h: 10973: unsigned B2D60 :1;
[; ;pic18f4480.h: 10974: unsigned B2D61 :1;
[; ;pic18f4480.h: 10975: unsigned B2D62 :1;
[; ;pic18f4480.h: 10976: unsigned B2D63 :1;
[; ;pic18f4480.h: 10977: unsigned B2D64 :1;
[; ;pic18f4480.h: 10978: unsigned B2D65 :1;
[; ;pic18f4480.h: 10979: unsigned B2D66 :1;
[; ;pic18f4480.h: 10980: unsigned B2D67 :1;
[; ;pic18f4480.h: 10981: };
[; ;pic18f4480.h: 10982: } B2D6bits_t;
[; ;pic18f4480.h: 10983: extern volatile B2D6bits_t B2D6bits @ 0xE4C;
[; ;pic18f4480.h: 11027: extern volatile unsigned char B2D7 @ 0xE4D;
"11029
[; ;pic18f4480.h: 11029: asm("B2D7 equ 0E4Dh");
[; <" B2D7 equ 0E4Dh ;# ">
[; ;pic18f4480.h: 11032: typedef union {
[; ;pic18f4480.h: 11033: struct {
[; ;pic18f4480.h: 11034: unsigned B2D70 :1;
[; ;pic18f4480.h: 11035: unsigned B2D71 :1;
[; ;pic18f4480.h: 11036: unsigned B2D72 :1;
[; ;pic18f4480.h: 11037: unsigned B2D73 :1;
[; ;pic18f4480.h: 11038: unsigned B2D74 :1;
[; ;pic18f4480.h: 11039: unsigned B2D75 :1;
[; ;pic18f4480.h: 11040: unsigned B2D76 :1;
[; ;pic18f4480.h: 11041: unsigned B2D77 :1;
[; ;pic18f4480.h: 11042: };
[; ;pic18f4480.h: 11043: } B2D7bits_t;
[; ;pic18f4480.h: 11044: extern volatile B2D7bits_t B2D7bits @ 0xE4D;
[; ;pic18f4480.h: 11088: extern volatile unsigned char CANSTAT_RO7 @ 0xE4E;
"11090
[; ;pic18f4480.h: 11090: asm("CANSTAT_RO7 equ 0E4Eh");
[; <" CANSTAT_RO7 equ 0E4Eh ;# ">
[; ;pic18f4480.h: 11093: typedef union {
[; ;pic18f4480.h: 11094: struct {
[; ;pic18f4480.h: 11095: unsigned EICODE0 :1;
[; ;pic18f4480.h: 11096: unsigned EICODE1_ICODE0 :1;
[; ;pic18f4480.h: 11097: unsigned EICODE2_ICODE1 :1;
[; ;pic18f4480.h: 11098: unsigned EICODE3_ICODE2 :1;
[; ;pic18f4480.h: 11099: unsigned EICODE4 :1;
[; ;pic18f4480.h: 11100: unsigned OPMODE0 :1;
[; ;pic18f4480.h: 11101: unsigned OPMODE1 :1;
[; ;pic18f4480.h: 11102: unsigned OPMODE2 :1;
[; ;pic18f4480.h: 11103: };
[; ;pic18f4480.h: 11104: struct {
[; ;pic18f4480.h: 11105: unsigned ICODE0 :1;
[; ;pic18f4480.h: 11106: unsigned ICODE1 :1;
[; ;pic18f4480.h: 11107: unsigned ICODE2 :1;
[; ;pic18f4480.h: 11108: unsigned ICODE3 :1;
[; ;pic18f4480.h: 11109: unsigned ICODE4 :1;
[; ;pic18f4480.h: 11110: };
[; ;pic18f4480.h: 11111: } CANSTAT_RO7bits_t;
[; ;pic18f4480.h: 11112: extern volatile CANSTAT_RO7bits_t CANSTAT_RO7bits @ 0xE4E;
[; ;pic18f4480.h: 11181: extern volatile unsigned char CANCON_RO7 @ 0xE4F;
"11183
[; ;pic18f4480.h: 11183: asm("CANCON_RO7 equ 0E4Fh");
[; <" CANCON_RO7 equ 0E4Fh ;# ">
[; ;pic18f4480.h: 11186: typedef union {
[; ;pic18f4480.h: 11187: struct {
[; ;pic18f4480.h: 11188: unsigned FP0 :1;
[; ;pic18f4480.h: 11189: unsigned WIN0_FP1 :1;
[; ;pic18f4480.h: 11190: unsigned WIN1_FP2 :1;
[; ;pic18f4480.h: 11191: unsigned WIN2_FP3 :1;
[; ;pic18f4480.h: 11192: unsigned ABAT :1;
[; ;pic18f4480.h: 11193: unsigned REQOP0 :1;
[; ;pic18f4480.h: 11194: unsigned REQOP1 :1;
[; ;pic18f4480.h: 11195: unsigned REQOP2 :1;
[; ;pic18f4480.h: 11196: };
[; ;pic18f4480.h: 11197: struct {
[; ;pic18f4480.h: 11198: unsigned :1;
[; ;pic18f4480.h: 11199: unsigned WIN0 :1;
[; ;pic18f4480.h: 11200: unsigned WIN1 :1;
[; ;pic18f4480.h: 11201: unsigned WIN2 :1;
[; ;pic18f4480.h: 11202: };
[; ;pic18f4480.h: 11203: } CANCON_RO7bits_t;
[; ;pic18f4480.h: 11204: extern volatile CANCON_RO7bits_t CANCON_RO7bits @ 0xE4F;
[; ;pic18f4480.h: 11263: extern volatile unsigned char B3CON @ 0xE50;
"11265
[; ;pic18f4480.h: 11265: asm("B3CON equ 0E50h");
[; <" B3CON equ 0E50h ;# ">
[; ;pic18f4480.h: 11268: typedef union {
[; ;pic18f4480.h: 11269: struct {
[; ;pic18f4480.h: 11270: unsigned FILHIT0_TXPRI0 :1;
[; ;pic18f4480.h: 11271: unsigned FILHIT1_TXPRI1 :1;
[; ;pic18f4480.h: 11272: unsigned FILHIT2_RTREN :1;
[; ;pic18f4480.h: 11273: unsigned FILHIT3_TXREQ :1;
[; ;pic18f4480.h: 11274: unsigned FILHIT4_TXERR :1;
[; ;pic18f4480.h: 11275: unsigned RXRTRRO_TXLARB :1;
[; ;pic18f4480.h: 11276: unsigned RXM1_TXABT :1;
[; ;pic18f4480.h: 11277: unsigned RXFUL_TXBIF :1;
[; ;pic18f4480.h: 11278: };
[; ;pic18f4480.h: 11279: struct {
[; ;pic18f4480.h: 11280: unsigned FILHIT0 :1;
[; ;pic18f4480.h: 11281: unsigned FILHIT1 :1;
[; ;pic18f4480.h: 11282: unsigned FILHIT2 :1;
[; ;pic18f4480.h: 11283: unsigned FILHIT3 :1;
[; ;pic18f4480.h: 11284: unsigned FILHIT4 :1;
[; ;pic18f4480.h: 11285: unsigned RTRRO :1;
[; ;pic18f4480.h: 11286: unsigned RXM1 :1;
[; ;pic18f4480.h: 11287: unsigned RXFUL :1;
[; ;pic18f4480.h: 11288: };
[; ;pic18f4480.h: 11289: struct {
[; ;pic18f4480.h: 11290: unsigned TXPRI0 :1;
[; ;pic18f4480.h: 11291: unsigned TXPRI1 :1;
[; ;pic18f4480.h: 11292: unsigned RTREN :1;
[; ;pic18f4480.h: 11293: unsigned TXREQ :1;
[; ;pic18f4480.h: 11294: unsigned TXERR :1;
[; ;pic18f4480.h: 11295: unsigned TXLARB :1;
[; ;pic18f4480.h: 11296: unsigned TXABT :1;
[; ;pic18f4480.h: 11297: unsigned TXBIF :1;
[; ;pic18f4480.h: 11298: };
[; ;pic18f4480.h: 11299: struct {
[; ;pic18f4480.h: 11300: unsigned :5;
[; ;pic18f4480.h: 11301: unsigned RXRTRRO :1;
[; ;pic18f4480.h: 11302: };
[; ;pic18f4480.h: 11303: struct {
[; ;pic18f4480.h: 11304: unsigned B3FILHIT0 :1;
[; ;pic18f4480.h: 11305: };
[; ;pic18f4480.h: 11306: struct {
[; ;pic18f4480.h: 11307: unsigned :1;
[; ;pic18f4480.h: 11308: unsigned B3FILHIT1 :1;
[; ;pic18f4480.h: 11309: };
[; ;pic18f4480.h: 11310: struct {
[; ;pic18f4480.h: 11311: unsigned :2;
[; ;pic18f4480.h: 11312: unsigned B3FILHIT2 :1;
[; ;pic18f4480.h: 11313: };
[; ;pic18f4480.h: 11314: struct {
[; ;pic18f4480.h: 11315: unsigned :3;
[; ;pic18f4480.h: 11316: unsigned B3FILHIT3 :1;
[; ;pic18f4480.h: 11317: };
[; ;pic18f4480.h: 11318: struct {
[; ;pic18f4480.h: 11319: unsigned :4;
[; ;pic18f4480.h: 11320: unsigned B3FILHIT4 :1;
[; ;pic18f4480.h: 11321: };
[; ;pic18f4480.h: 11322: struct {
[; ;pic18f4480.h: 11323: unsigned :2;
[; ;pic18f4480.h: 11324: unsigned B3RTREN :1;
[; ;pic18f4480.h: 11325: };
[; ;pic18f4480.h: 11326: struct {
[; ;pic18f4480.h: 11327: unsigned :5;
[; ;pic18f4480.h: 11328: unsigned B3RTRRO :1;
[; ;pic18f4480.h: 11329: };
[; ;pic18f4480.h: 11330: struct {
[; ;pic18f4480.h: 11331: unsigned :7;
[; ;pic18f4480.h: 11332: unsigned B3RXFUL :1;
[; ;pic18f4480.h: 11333: };
[; ;pic18f4480.h: 11334: struct {
[; ;pic18f4480.h: 11335: unsigned :6;
[; ;pic18f4480.h: 11336: unsigned B3RXM1 :1;
[; ;pic18f4480.h: 11337: };
[; ;pic18f4480.h: 11338: struct {
[; ;pic18f4480.h: 11339: unsigned :6;
[; ;pic18f4480.h: 11340: unsigned B3TXABT :1;
[; ;pic18f4480.h: 11341: };
[; ;pic18f4480.h: 11342: struct {
[; ;pic18f4480.h: 11343: unsigned :7;
[; ;pic18f4480.h: 11344: unsigned B3TXB3IF :1;
[; ;pic18f4480.h: 11345: };
[; ;pic18f4480.h: 11346: struct {
[; ;pic18f4480.h: 11347: unsigned :4;
[; ;pic18f4480.h: 11348: unsigned B3TXERR :1;
[; ;pic18f4480.h: 11349: };
[; ;pic18f4480.h: 11350: struct {
[; ;pic18f4480.h: 11351: unsigned :5;
[; ;pic18f4480.h: 11352: unsigned B3TXLARB :1;
[; ;pic18f4480.h: 11353: };
[; ;pic18f4480.h: 11354: struct {
[; ;pic18f4480.h: 11355: unsigned B3TXPRI0 :1;
[; ;pic18f4480.h: 11356: };
[; ;pic18f4480.h: 11357: struct {
[; ;pic18f4480.h: 11358: unsigned :1;
[; ;pic18f4480.h: 11359: unsigned B3TXPRI1 :1;
[; ;pic18f4480.h: 11360: };
[; ;pic18f4480.h: 11361: struct {
[; ;pic18f4480.h: 11362: unsigned :3;
[; ;pic18f4480.h: 11363: unsigned B3TXREQ :1;
[; ;pic18f4480.h: 11364: };
[; ;pic18f4480.h: 11365: } B3CONbits_t;
[; ;pic18f4480.h: 11366: extern volatile B3CONbits_t B3CONbits @ 0xE50;
[; ;pic18f4480.h: 11575: extern volatile unsigned char B3SIDH @ 0xE51;
"11577
[; ;pic18f4480.h: 11577: asm("B3SIDH equ 0E51h");
[; <" B3SIDH equ 0E51h ;# ">
[; ;pic18f4480.h: 11580: typedef union {
[; ;pic18f4480.h: 11581: struct {
[; ;pic18f4480.h: 11582: unsigned SID3 :1;
[; ;pic18f4480.h: 11583: unsigned SID4 :1;
[; ;pic18f4480.h: 11584: unsigned SID5 :1;
[; ;pic18f4480.h: 11585: unsigned SID6 :1;
[; ;pic18f4480.h: 11586: unsigned SID7 :1;
[; ;pic18f4480.h: 11587: unsigned SID8 :1;
[; ;pic18f4480.h: 11588: unsigned SID9 :1;
[; ;pic18f4480.h: 11589: unsigned SID10 :1;
[; ;pic18f4480.h: 11590: };
[; ;pic18f4480.h: 11591: struct {
[; ;pic18f4480.h: 11592: unsigned :7;
[; ;pic18f4480.h: 11593: unsigned B3SID10 :1;
[; ;pic18f4480.h: 11594: };
[; ;pic18f4480.h: 11595: struct {
[; ;pic18f4480.h: 11596: unsigned B3SID3 :1;
[; ;pic18f4480.h: 11597: };
[; ;pic18f4480.h: 11598: struct {
[; ;pic18f4480.h: 11599: unsigned :1;
[; ;pic18f4480.h: 11600: unsigned B3SID4 :1;
[; ;pic18f4480.h: 11601: };
[; ;pic18f4480.h: 11602: struct {
[; ;pic18f4480.h: 11603: unsigned :2;
[; ;pic18f4480.h: 11604: unsigned B3SID5 :1;
[; ;pic18f4480.h: 11605: };
[; ;pic18f4480.h: 11606: struct {
[; ;pic18f4480.h: 11607: unsigned :3;
[; ;pic18f4480.h: 11608: unsigned B3SID6 :1;
[; ;pic18f4480.h: 11609: };
[; ;pic18f4480.h: 11610: struct {
[; ;pic18f4480.h: 11611: unsigned :4;
[; ;pic18f4480.h: 11612: unsigned B3SID7 :1;
[; ;pic18f4480.h: 11613: };
[; ;pic18f4480.h: 11614: struct {
[; ;pic18f4480.h: 11615: unsigned :5;
[; ;pic18f4480.h: 11616: unsigned B3SID8 :1;
[; ;pic18f4480.h: 11617: };
[; ;pic18f4480.h: 11618: struct {
[; ;pic18f4480.h: 11619: unsigned :6;
[; ;pic18f4480.h: 11620: unsigned B3SID9 :1;
[; ;pic18f4480.h: 11621: };
[; ;pic18f4480.h: 11622: } B3SIDHbits_t;
[; ;pic18f4480.h: 11623: extern volatile B3SIDHbits_t B3SIDHbits @ 0xE51;
[; ;pic18f4480.h: 11707: extern volatile unsigned char B3SIDL @ 0xE52;
"11709
[; ;pic18f4480.h: 11709: asm("B3SIDL equ 0E52h");
[; <" B3SIDL equ 0E52h ;# ">
[; ;pic18f4480.h: 11712: typedef union {
[; ;pic18f4480.h: 11713: struct {
[; ;pic18f4480.h: 11714: unsigned EID16 :1;
[; ;pic18f4480.h: 11715: unsigned EID17 :1;
[; ;pic18f4480.h: 11716: unsigned :1;
[; ;pic18f4480.h: 11717: unsigned EXIDE :1;
[; ;pic18f4480.h: 11718: unsigned SRR :1;
[; ;pic18f4480.h: 11719: unsigned SID0 :1;
[; ;pic18f4480.h: 11720: unsigned SID1 :1;
[; ;pic18f4480.h: 11721: unsigned SID2 :1;
[; ;pic18f4480.h: 11722: };
[; ;pic18f4480.h: 11723: struct {
[; ;pic18f4480.h: 11724: unsigned :3;
[; ;pic18f4480.h: 11725: unsigned EXID :1;
[; ;pic18f4480.h: 11726: };
[; ;pic18f4480.h: 11727: struct {
[; ;pic18f4480.h: 11728: unsigned B3EID16 :1;
[; ;pic18f4480.h: 11729: };
[; ;pic18f4480.h: 11730: struct {
[; ;pic18f4480.h: 11731: unsigned :1;
[; ;pic18f4480.h: 11732: unsigned B3EID17 :1;
[; ;pic18f4480.h: 11733: };
[; ;pic18f4480.h: 11734: struct {
[; ;pic18f4480.h: 11735: unsigned :3;
[; ;pic18f4480.h: 11736: unsigned B3EXID :1;
[; ;pic18f4480.h: 11737: };
[; ;pic18f4480.h: 11738: struct {
[; ;pic18f4480.h: 11739: unsigned :3;
[; ;pic18f4480.h: 11740: unsigned B3EXIDE :1;
[; ;pic18f4480.h: 11741: };
[; ;pic18f4480.h: 11742: struct {
[; ;pic18f4480.h: 11743: unsigned :5;
[; ;pic18f4480.h: 11744: unsigned B3SID0 :1;
[; ;pic18f4480.h: 11745: };
[; ;pic18f4480.h: 11746: struct {
[; ;pic18f4480.h: 11747: unsigned :6;
[; ;pic18f4480.h: 11748: unsigned B3SID1 :1;
[; ;pic18f4480.h: 11749: };
[; ;pic18f4480.h: 11750: struct {
[; ;pic18f4480.h: 11751: unsigned :7;
[; ;pic18f4480.h: 11752: unsigned B3SID2 :1;
[; ;pic18f4480.h: 11753: };
[; ;pic18f4480.h: 11754: struct {
[; ;pic18f4480.h: 11755: unsigned :4;
[; ;pic18f4480.h: 11756: unsigned B3SRR :1;
[; ;pic18f4480.h: 11757: };
[; ;pic18f4480.h: 11758: } B3SIDLbits_t;
[; ;pic18f4480.h: 11759: extern volatile B3SIDLbits_t B3SIDLbits @ 0xE52;
[; ;pic18f4480.h: 11843: extern volatile unsigned char B3EIDH @ 0xE53;
"11845
[; ;pic18f4480.h: 11845: asm("B3EIDH equ 0E53h");
[; <" B3EIDH equ 0E53h ;# ">
[; ;pic18f4480.h: 11848: typedef union {
[; ;pic18f4480.h: 11849: struct {
[; ;pic18f4480.h: 11850: unsigned EID8 :1;
[; ;pic18f4480.h: 11851: unsigned EID9 :1;
[; ;pic18f4480.h: 11852: unsigned EID10 :1;
[; ;pic18f4480.h: 11853: unsigned EID11 :1;
[; ;pic18f4480.h: 11854: unsigned EID12 :1;
[; ;pic18f4480.h: 11855: unsigned EID13 :1;
[; ;pic18f4480.h: 11856: unsigned EID14 :1;
[; ;pic18f4480.h: 11857: unsigned EID15 :1;
[; ;pic18f4480.h: 11858: };
[; ;pic18f4480.h: 11859: struct {
[; ;pic18f4480.h: 11860: unsigned :2;
[; ;pic18f4480.h: 11861: unsigned B3EID10 :1;
[; ;pic18f4480.h: 11862: };
[; ;pic18f4480.h: 11863: struct {
[; ;pic18f4480.h: 11864: unsigned :3;
[; ;pic18f4480.h: 11865: unsigned B3EID11 :1;
[; ;pic18f4480.h: 11866: };
[; ;pic18f4480.h: 11867: struct {
[; ;pic18f4480.h: 11868: unsigned :4;
[; ;pic18f4480.h: 11869: unsigned B3EID12 :1;
[; ;pic18f4480.h: 11870: };
[; ;pic18f4480.h: 11871: struct {
[; ;pic18f4480.h: 11872: unsigned :5;
[; ;pic18f4480.h: 11873: unsigned B3EID13 :1;
[; ;pic18f4480.h: 11874: };
[; ;pic18f4480.h: 11875: struct {
[; ;pic18f4480.h: 11876: unsigned :6;
[; ;pic18f4480.h: 11877: unsigned B3EID14 :1;
[; ;pic18f4480.h: 11878: };
[; ;pic18f4480.h: 11879: struct {
[; ;pic18f4480.h: 11880: unsigned :7;
[; ;pic18f4480.h: 11881: unsigned B3EID15 :1;
[; ;pic18f4480.h: 11882: };
[; ;pic18f4480.h: 11883: struct {
[; ;pic18f4480.h: 11884: unsigned B3EID8 :1;
[; ;pic18f4480.h: 11885: };
[; ;pic18f4480.h: 11886: struct {
[; ;pic18f4480.h: 11887: unsigned :1;
[; ;pic18f4480.h: 11888: unsigned B3EID9 :1;
[; ;pic18f4480.h: 11889: };
[; ;pic18f4480.h: 11890: } B3EIDHbits_t;
[; ;pic18f4480.h: 11891: extern volatile B3EIDHbits_t B3EIDHbits @ 0xE53;
[; ;pic18f4480.h: 11975: extern volatile unsigned char B3EIDL @ 0xE54;
"11977
[; ;pic18f4480.h: 11977: asm("B3EIDL equ 0E54h");
[; <" B3EIDL equ 0E54h ;# ">
[; ;pic18f4480.h: 11980: typedef union {
[; ;pic18f4480.h: 11981: struct {
[; ;pic18f4480.h: 11982: unsigned EID0 :1;
[; ;pic18f4480.h: 11983: unsigned EID1 :1;
[; ;pic18f4480.h: 11984: unsigned EID2 :1;
[; ;pic18f4480.h: 11985: unsigned EID3 :1;
[; ;pic18f4480.h: 11986: unsigned EID4 :1;
[; ;pic18f4480.h: 11987: unsigned EID5 :1;
[; ;pic18f4480.h: 11988: unsigned EID6 :1;
[; ;pic18f4480.h: 11989: unsigned EID7 :1;
[; ;pic18f4480.h: 11990: };
[; ;pic18f4480.h: 11991: struct {
[; ;pic18f4480.h: 11992: unsigned B3EID0 :1;
[; ;pic18f4480.h: 11993: };
[; ;pic18f4480.h: 11994: struct {
[; ;pic18f4480.h: 11995: unsigned :1;
[; ;pic18f4480.h: 11996: unsigned B3EID1 :1;
[; ;pic18f4480.h: 11997: };
[; ;pic18f4480.h: 11998: struct {
[; ;pic18f4480.h: 11999: unsigned :2;
[; ;pic18f4480.h: 12000: unsigned B3EID2 :1;
[; ;pic18f4480.h: 12001: };
[; ;pic18f4480.h: 12002: struct {
[; ;pic18f4480.h: 12003: unsigned :3;
[; ;pic18f4480.h: 12004: unsigned B3EID3 :1;
[; ;pic18f4480.h: 12005: };
[; ;pic18f4480.h: 12006: struct {
[; ;pic18f4480.h: 12007: unsigned :4;
[; ;pic18f4480.h: 12008: unsigned B3EID4 :1;
[; ;pic18f4480.h: 12009: };
[; ;pic18f4480.h: 12010: struct {
[; ;pic18f4480.h: 12011: unsigned :5;
[; ;pic18f4480.h: 12012: unsigned B3EID5 :1;
[; ;pic18f4480.h: 12013: };
[; ;pic18f4480.h: 12014: struct {
[; ;pic18f4480.h: 12015: unsigned :6;
[; ;pic18f4480.h: 12016: unsigned B3EID6 :1;
[; ;pic18f4480.h: 12017: };
[; ;pic18f4480.h: 12018: struct {
[; ;pic18f4480.h: 12019: unsigned :7;
[; ;pic18f4480.h: 12020: unsigned B3EID7 :1;
[; ;pic18f4480.h: 12021: };
[; ;pic18f4480.h: 12022: } B3EIDLbits_t;
[; ;pic18f4480.h: 12023: extern volatile B3EIDLbits_t B3EIDLbits @ 0xE54;
[; ;pic18f4480.h: 12107: extern volatile unsigned char B3DLC @ 0xE55;
"12109
[; ;pic18f4480.h: 12109: asm("B3DLC equ 0E55h");
[; <" B3DLC equ 0E55h ;# ">
[; ;pic18f4480.h: 12112: typedef union {
[; ;pic18f4480.h: 12113: struct {
[; ;pic18f4480.h: 12114: unsigned DLC0 :1;
[; ;pic18f4480.h: 12115: unsigned DLC1 :1;
[; ;pic18f4480.h: 12116: unsigned DLC2 :1;
[; ;pic18f4480.h: 12117: unsigned DLC3 :1;
[; ;pic18f4480.h: 12118: unsigned RB0 :1;
[; ;pic18f4480.h: 12119: unsigned RB1 :1;
[; ;pic18f4480.h: 12120: unsigned RXRTR_TXRTR :1;
[; ;pic18f4480.h: 12121: };
[; ;pic18f4480.h: 12122: struct {
[; ;pic18f4480.h: 12123: unsigned :4;
[; ;pic18f4480.h: 12124: unsigned RESRB0 :1;
[; ;pic18f4480.h: 12125: unsigned RESRB1 :1;
[; ;pic18f4480.h: 12126: unsigned TXRTR :1;
[; ;pic18f4480.h: 12127: };
[; ;pic18f4480.h: 12128: struct {
[; ;pic18f4480.h: 12129: unsigned :6;
[; ;pic18f4480.h: 12130: unsigned RXRTR :1;
[; ;pic18f4480.h: 12131: };
[; ;pic18f4480.h: 12132: struct {
[; ;pic18f4480.h: 12133: unsigned B3DLC0 :1;
[; ;pic18f4480.h: 12134: };
[; ;pic18f4480.h: 12135: struct {
[; ;pic18f4480.h: 12136: unsigned :1;
[; ;pic18f4480.h: 12137: unsigned B3DLC1 :1;
[; ;pic18f4480.h: 12138: };
[; ;pic18f4480.h: 12139: struct {
[; ;pic18f4480.h: 12140: unsigned :2;
[; ;pic18f4480.h: 12141: unsigned B3DLC2 :1;
[; ;pic18f4480.h: 12142: };
[; ;pic18f4480.h: 12143: struct {
[; ;pic18f4480.h: 12144: unsigned :3;
[; ;pic18f4480.h: 12145: unsigned B3DLC3 :1;
[; ;pic18f4480.h: 12146: };
[; ;pic18f4480.h: 12147: struct {
[; ;pic18f4480.h: 12148: unsigned :4;
[; ;pic18f4480.h: 12149: unsigned B3RB0 :1;
[; ;pic18f4480.h: 12150: };
[; ;pic18f4480.h: 12151: struct {
[; ;pic18f4480.h: 12152: unsigned :5;
[; ;pic18f4480.h: 12153: unsigned B3RB1 :1;
[; ;pic18f4480.h: 12154: };
[; ;pic18f4480.h: 12155: struct {
[; ;pic18f4480.h: 12156: unsigned :6;
[; ;pic18f4480.h: 12157: unsigned B3RXRTR :1;
[; ;pic18f4480.h: 12158: };
[; ;pic18f4480.h: 12159: } B3DLCbits_t;
[; ;pic18f4480.h: 12160: extern volatile B3DLCbits_t B3DLCbits @ 0xE55;
[; ;pic18f4480.h: 12254: extern volatile unsigned char B3D0 @ 0xE56;
"12256
[; ;pic18f4480.h: 12256: asm("B3D0 equ 0E56h");
[; <" B3D0 equ 0E56h ;# ">
[; ;pic18f4480.h: 12259: typedef union {
[; ;pic18f4480.h: 12260: struct {
[; ;pic18f4480.h: 12261: unsigned B3D00 :1;
[; ;pic18f4480.h: 12262: unsigned B3D01 :1;
[; ;pic18f4480.h: 12263: unsigned B3D02 :1;
[; ;pic18f4480.h: 12264: unsigned B3D03 :1;
[; ;pic18f4480.h: 12265: unsigned B3D04 :1;
[; ;pic18f4480.h: 12266: unsigned B3D05 :1;
[; ;pic18f4480.h: 12267: unsigned B3D06 :1;
[; ;pic18f4480.h: 12268: unsigned B3D07 :1;
[; ;pic18f4480.h: 12269: };
[; ;pic18f4480.h: 12270: } B3D0bits_t;
[; ;pic18f4480.h: 12271: extern volatile B3D0bits_t B3D0bits @ 0xE56;
[; ;pic18f4480.h: 12315: extern volatile unsigned char B3D1 @ 0xE57;
"12317
[; ;pic18f4480.h: 12317: asm("B3D1 equ 0E57h");
[; <" B3D1 equ 0E57h ;# ">
[; ;pic18f4480.h: 12320: typedef union {
[; ;pic18f4480.h: 12321: struct {
[; ;pic18f4480.h: 12322: unsigned B3D10 :1;
[; ;pic18f4480.h: 12323: unsigned B3D11 :1;
[; ;pic18f4480.h: 12324: unsigned B3D12 :1;
[; ;pic18f4480.h: 12325: unsigned B3D13 :1;
[; ;pic18f4480.h: 12326: unsigned B3D14 :1;
[; ;pic18f4480.h: 12327: unsigned B3D15 :1;
[; ;pic18f4480.h: 12328: unsigned B3D16 :1;
[; ;pic18f4480.h: 12329: unsigned B3D17 :1;
[; ;pic18f4480.h: 12330: };
[; ;pic18f4480.h: 12331: } B3D1bits_t;
[; ;pic18f4480.h: 12332: extern volatile B3D1bits_t B3D1bits @ 0xE57;
[; ;pic18f4480.h: 12376: extern volatile unsigned char B3D2 @ 0xE58;
"12378
[; ;pic18f4480.h: 12378: asm("B3D2 equ 0E58h");
[; <" B3D2 equ 0E58h ;# ">
[; ;pic18f4480.h: 12381: typedef union {
[; ;pic18f4480.h: 12382: struct {
[; ;pic18f4480.h: 12383: unsigned B3D20 :1;
[; ;pic18f4480.h: 12384: unsigned B3D21 :1;
[; ;pic18f4480.h: 12385: unsigned B3D22 :1;
[; ;pic18f4480.h: 12386: unsigned B3D23 :1;
[; ;pic18f4480.h: 12387: unsigned B3D24 :1;
[; ;pic18f4480.h: 12388: unsigned B3D25 :1;
[; ;pic18f4480.h: 12389: unsigned B3D26 :1;
[; ;pic18f4480.h: 12390: unsigned B3D27 :1;
[; ;pic18f4480.h: 12391: };
[; ;pic18f4480.h: 12392: } B3D2bits_t;
[; ;pic18f4480.h: 12393: extern volatile B3D2bits_t B3D2bits @ 0xE58;
[; ;pic18f4480.h: 12437: extern volatile unsigned char B3D3 @ 0xE59;
"12439
[; ;pic18f4480.h: 12439: asm("B3D3 equ 0E59h");
[; <" B3D3 equ 0E59h ;# ">
[; ;pic18f4480.h: 12442: typedef union {
[; ;pic18f4480.h: 12443: struct {
[; ;pic18f4480.h: 12444: unsigned B3D30 :1;
[; ;pic18f4480.h: 12445: unsigned B3D31 :1;
[; ;pic18f4480.h: 12446: unsigned B3D32 :1;
[; ;pic18f4480.h: 12447: unsigned B3D33 :1;
[; ;pic18f4480.h: 12448: unsigned B3D34 :1;
[; ;pic18f4480.h: 12449: unsigned B3D35 :1;
[; ;pic18f4480.h: 12450: unsigned B3D36 :1;
[; ;pic18f4480.h: 12451: unsigned B3D37 :1;
[; ;pic18f4480.h: 12452: };
[; ;pic18f4480.h: 12453: } B3D3bits_t;
[; ;pic18f4480.h: 12454: extern volatile B3D3bits_t B3D3bits @ 0xE59;
[; ;pic18f4480.h: 12498: extern volatile unsigned char B3D4 @ 0xE5A;
"12500
[; ;pic18f4480.h: 12500: asm("B3D4 equ 0E5Ah");
[; <" B3D4 equ 0E5Ah ;# ">
[; ;pic18f4480.h: 12503: typedef union {
[; ;pic18f4480.h: 12504: struct {
[; ;pic18f4480.h: 12505: unsigned B3D40 :1;
[; ;pic18f4480.h: 12506: unsigned B3D41 :1;
[; ;pic18f4480.h: 12507: unsigned B3D42 :1;
[; ;pic18f4480.h: 12508: unsigned B3D43 :1;
[; ;pic18f4480.h: 12509: unsigned B3D44 :1;
[; ;pic18f4480.h: 12510: unsigned B3D45 :1;
[; ;pic18f4480.h: 12511: unsigned B3D46 :1;
[; ;pic18f4480.h: 12512: unsigned B3D47 :1;
[; ;pic18f4480.h: 12513: };
[; ;pic18f4480.h: 12514: } B3D4bits_t;
[; ;pic18f4480.h: 12515: extern volatile B3D4bits_t B3D4bits @ 0xE5A;
[; ;pic18f4480.h: 12559: extern volatile unsigned char B3D5 @ 0xE5B;
"12561
[; ;pic18f4480.h: 12561: asm("B3D5 equ 0E5Bh");
[; <" B3D5 equ 0E5Bh ;# ">
[; ;pic18f4480.h: 12564: typedef union {
[; ;pic18f4480.h: 12565: struct {
[; ;pic18f4480.h: 12566: unsigned B3D50 :1;
[; ;pic18f4480.h: 12567: unsigned B3D51 :1;
[; ;pic18f4480.h: 12568: unsigned B3D52 :1;
[; ;pic18f4480.h: 12569: unsigned B3D53 :1;
[; ;pic18f4480.h: 12570: unsigned B3D54 :1;
[; ;pic18f4480.h: 12571: unsigned B3D55 :1;
[; ;pic18f4480.h: 12572: unsigned B3D56 :1;
[; ;pic18f4480.h: 12573: unsigned B3D57 :1;
[; ;pic18f4480.h: 12574: };
[; ;pic18f4480.h: 12575: } B3D5bits_t;
[; ;pic18f4480.h: 12576: extern volatile B3D5bits_t B3D5bits @ 0xE5B;
[; ;pic18f4480.h: 12620: extern volatile unsigned char B3D6 @ 0xE5C;
"12622
[; ;pic18f4480.h: 12622: asm("B3D6 equ 0E5Ch");
[; <" B3D6 equ 0E5Ch ;# ">
[; ;pic18f4480.h: 12625: typedef union {
[; ;pic18f4480.h: 12626: struct {
[; ;pic18f4480.h: 12627: unsigned B3D60 :1;
[; ;pic18f4480.h: 12628: unsigned B3D61 :1;
[; ;pic18f4480.h: 12629: unsigned B3D62 :1;
[; ;pic18f4480.h: 12630: unsigned B3D63 :1;
[; ;pic18f4480.h: 12631: unsigned B3D64 :1;
[; ;pic18f4480.h: 12632: unsigned B3D65 :1;
[; ;pic18f4480.h: 12633: unsigned B3D66 :1;
[; ;pic18f4480.h: 12634: unsigned B3D67 :1;
[; ;pic18f4480.h: 12635: };
[; ;pic18f4480.h: 12636: } B3D6bits_t;
[; ;pic18f4480.h: 12637: extern volatile B3D6bits_t B3D6bits @ 0xE5C;
[; ;pic18f4480.h: 12681: extern volatile unsigned char B3D7 @ 0xE5D;
"12683
[; ;pic18f4480.h: 12683: asm("B3D7 equ 0E5Dh");
[; <" B3D7 equ 0E5Dh ;# ">
[; ;pic18f4480.h: 12686: typedef union {
[; ;pic18f4480.h: 12687: struct {
[; ;pic18f4480.h: 12688: unsigned B3D70 :1;
[; ;pic18f4480.h: 12689: unsigned B3D71 :1;
[; ;pic18f4480.h: 12690: unsigned B3D72 :1;
[; ;pic18f4480.h: 12691: unsigned B3D73 :1;
[; ;pic18f4480.h: 12692: unsigned B3D74 :1;
[; ;pic18f4480.h: 12693: unsigned B3D75 :1;
[; ;pic18f4480.h: 12694: unsigned B3D76 :1;
[; ;pic18f4480.h: 12695: unsigned B3D77 :1;
[; ;pic18f4480.h: 12696: };
[; ;pic18f4480.h: 12697: } B3D7bits_t;
[; ;pic18f4480.h: 12698: extern volatile B3D7bits_t B3D7bits @ 0xE5D;
[; ;pic18f4480.h: 12742: extern volatile unsigned char CANSTAT_RO6 @ 0xE5E;
"12744
[; ;pic18f4480.h: 12744: asm("CANSTAT_RO6 equ 0E5Eh");
[; <" CANSTAT_RO6 equ 0E5Eh ;# ">
[; ;pic18f4480.h: 12747: typedef union {
[; ;pic18f4480.h: 12748: struct {
[; ;pic18f4480.h: 12749: unsigned EICODE0 :1;
[; ;pic18f4480.h: 12750: unsigned EICODE1_ICODE0 :1;
[; ;pic18f4480.h: 12751: unsigned EICODE2_ICODE1 :1;
[; ;pic18f4480.h: 12752: unsigned EICODE3_ICODE2 :1;
[; ;pic18f4480.h: 12753: unsigned EICODE4 :1;
[; ;pic18f4480.h: 12754: unsigned OPMODE0 :1;
[; ;pic18f4480.h: 12755: unsigned OPMODE1 :1;
[; ;pic18f4480.h: 12756: unsigned OPMODE2 :1;
[; ;pic18f4480.h: 12757: };
[; ;pic18f4480.h: 12758: struct {
[; ;pic18f4480.h: 12759: unsigned ICODE0 :1;
[; ;pic18f4480.h: 12760: unsigned ICODE1 :1;
[; ;pic18f4480.h: 12761: unsigned ICODE2 :1;
[; ;pic18f4480.h: 12762: unsigned ICODE3 :1;
[; ;pic18f4480.h: 12763: unsigned ICODE4 :1;
[; ;pic18f4480.h: 12764: };
[; ;pic18f4480.h: 12765: } CANSTAT_RO6bits_t;
[; ;pic18f4480.h: 12766: extern volatile CANSTAT_RO6bits_t CANSTAT_RO6bits @ 0xE5E;
[; ;pic18f4480.h: 12835: extern volatile unsigned char CANCON_RO6 @ 0xE5F;
"12837
[; ;pic18f4480.h: 12837: asm("CANCON_RO6 equ 0E5Fh");
[; <" CANCON_RO6 equ 0E5Fh ;# ">
[; ;pic18f4480.h: 12840: typedef union {
[; ;pic18f4480.h: 12841: struct {
[; ;pic18f4480.h: 12842: unsigned FP0 :1;
[; ;pic18f4480.h: 12843: unsigned WIN0_FP1 :1;
[; ;pic18f4480.h: 12844: unsigned WIN1_FP2 :1;
[; ;pic18f4480.h: 12845: unsigned WIN2_FP3 :1;
[; ;pic18f4480.h: 12846: unsigned ABAT :1;
[; ;pic18f4480.h: 12847: unsigned REQOP0 :1;
[; ;pic18f4480.h: 12848: unsigned REQOP1 :1;
[; ;pic18f4480.h: 12849: unsigned REQOP2 :1;
[; ;pic18f4480.h: 12850: };
[; ;pic18f4480.h: 12851: struct {
[; ;pic18f4480.h: 12852: unsigned :1;
[; ;pic18f4480.h: 12853: unsigned WIN0 :1;
[; ;pic18f4480.h: 12854: unsigned WIN1 :1;
[; ;pic18f4480.h: 12855: unsigned WIN2 :1;
[; ;pic18f4480.h: 12856: };
[; ;pic18f4480.h: 12857: } CANCON_RO6bits_t;
[; ;pic18f4480.h: 12858: extern volatile CANCON_RO6bits_t CANCON_RO6bits @ 0xE5F;
[; ;pic18f4480.h: 12917: extern volatile unsigned char B4CON @ 0xE60;
"12919
[; ;pic18f4480.h: 12919: asm("B4CON equ 0E60h");
[; <" B4CON equ 0E60h ;# ">
[; ;pic18f4480.h: 12922: typedef union {
[; ;pic18f4480.h: 12923: struct {
[; ;pic18f4480.h: 12924: unsigned FILHIT0_TXPRI0 :1;
[; ;pic18f4480.h: 12925: unsigned FILHIT1_TXPRI1 :1;
[; ;pic18f4480.h: 12926: unsigned FILHIT2_RTREN :1;
[; ;pic18f4480.h: 12927: unsigned FILHIT3_TXREQ :1;
[; ;pic18f4480.h: 12928: unsigned FILHIT4_TXERR :1;
[; ;pic18f4480.h: 12929: unsigned RXRTRRO_TXLARB :1;
[; ;pic18f4480.h: 12930: unsigned RXM1_TXABT :1;
[; ;pic18f4480.h: 12931: unsigned RXFUL_TXBIF :1;
[; ;pic18f4480.h: 12932: };
[; ;pic18f4480.h: 12933: struct {
[; ;pic18f4480.h: 12934: unsigned FILHIT0 :1;
[; ;pic18f4480.h: 12935: unsigned FILHIT1 :1;
[; ;pic18f4480.h: 12936: unsigned FILHIT2 :1;
[; ;pic18f4480.h: 12937: unsigned FILHIT3 :1;
[; ;pic18f4480.h: 12938: unsigned FILHIT4 :1;
[; ;pic18f4480.h: 12939: unsigned RTRRO :1;
[; ;pic18f4480.h: 12940: unsigned RXM1 :1;
[; ;pic18f4480.h: 12941: unsigned RXFUL :1;
[; ;pic18f4480.h: 12942: };
[; ;pic18f4480.h: 12943: struct {
[; ;pic18f4480.h: 12944: unsigned TXPRI0 :1;
[; ;pic18f4480.h: 12945: unsigned TXPRI1 :1;
[; ;pic18f4480.h: 12946: unsigned RTREN :1;
[; ;pic18f4480.h: 12947: unsigned TXREQ :1;
[; ;pic18f4480.h: 12948: unsigned TXERR :1;
[; ;pic18f4480.h: 12949: unsigned TXLARB :1;
[; ;pic18f4480.h: 12950: unsigned TXABT :1;
[; ;pic18f4480.h: 12951: unsigned TXBIF :1;
[; ;pic18f4480.h: 12952: };
[; ;pic18f4480.h: 12953: struct {
[; ;pic18f4480.h: 12954: unsigned :5;
[; ;pic18f4480.h: 12955: unsigned RXRTRRO :1;
[; ;pic18f4480.h: 12956: };
[; ;pic18f4480.h: 12957: struct {
[; ;pic18f4480.h: 12958: unsigned B4FILHIT0 :1;
[; ;pic18f4480.h: 12959: };
[; ;pic18f4480.h: 12960: struct {
[; ;pic18f4480.h: 12961: unsigned :1;
[; ;pic18f4480.h: 12962: unsigned B4FILHIT1 :1;
[; ;pic18f4480.h: 12963: };
[; ;pic18f4480.h: 12964: struct {
[; ;pic18f4480.h: 12965: unsigned :2;
[; ;pic18f4480.h: 12966: unsigned B4FILHIT2 :1;
[; ;pic18f4480.h: 12967: };
[; ;pic18f4480.h: 12968: struct {
[; ;pic18f4480.h: 12969: unsigned :3;
[; ;pic18f4480.h: 12970: unsigned B4FILHIT3 :1;
[; ;pic18f4480.h: 12971: };
[; ;pic18f4480.h: 12972: struct {
[; ;pic18f4480.h: 12973: unsigned :4;
[; ;pic18f4480.h: 12974: unsigned B4FILHIT4 :1;
[; ;pic18f4480.h: 12975: };
[; ;pic18f4480.h: 12976: struct {
[; ;pic18f4480.h: 12977: unsigned :2;
[; ;pic18f4480.h: 12978: unsigned B4RTREN :1;
[; ;pic18f4480.h: 12979: };
[; ;pic18f4480.h: 12980: struct {
[; ;pic18f4480.h: 12981: unsigned :5;
[; ;pic18f4480.h: 12982: unsigned B4RTRRO :1;
[; ;pic18f4480.h: 12983: };
[; ;pic18f4480.h: 12984: struct {
[; ;pic18f4480.h: 12985: unsigned :7;
[; ;pic18f4480.h: 12986: unsigned B4RXFUL :1;
[; ;pic18f4480.h: 12987: };
[; ;pic18f4480.h: 12988: struct {
[; ;pic18f4480.h: 12989: unsigned :6;
[; ;pic18f4480.h: 12990: unsigned B4RXM1 :1;
[; ;pic18f4480.h: 12991: };
[; ;pic18f4480.h: 12992: struct {
[; ;pic18f4480.h: 12993: unsigned :6;
[; ;pic18f4480.h: 12994: unsigned B4TXABT :1;
[; ;pic18f4480.h: 12995: };
[; ;pic18f4480.h: 12996: struct {
[; ;pic18f4480.h: 12997: unsigned :7;
[; ;pic18f4480.h: 12998: unsigned B4TXB3IF :1;
[; ;pic18f4480.h: 12999: };
[; ;pic18f4480.h: 13000: struct {
[; ;pic18f4480.h: 13001: unsigned :4;
[; ;pic18f4480.h: 13002: unsigned B4TXERR :1;
[; ;pic18f4480.h: 13003: };
[; ;pic18f4480.h: 13004: struct {
[; ;pic18f4480.h: 13005: unsigned :5;
[; ;pic18f4480.h: 13006: unsigned B4TXLARB :1;
[; ;pic18f4480.h: 13007: };
[; ;pic18f4480.h: 13008: struct {
[; ;pic18f4480.h: 13009: unsigned B4TXPRI0 :1;
[; ;pic18f4480.h: 13010: };
[; ;pic18f4480.h: 13011: struct {
[; ;pic18f4480.h: 13012: unsigned :1;
[; ;pic18f4480.h: 13013: unsigned B4TXPRI1 :1;
[; ;pic18f4480.h: 13014: };
[; ;pic18f4480.h: 13015: struct {
[; ;pic18f4480.h: 13016: unsigned :3;
[; ;pic18f4480.h: 13017: unsigned B4TXREQ :1;
[; ;pic18f4480.h: 13018: };
[; ;pic18f4480.h: 13019: } B4CONbits_t;
[; ;pic18f4480.h: 13020: extern volatile B4CONbits_t B4CONbits @ 0xE60;
[; ;pic18f4480.h: 13229: extern volatile unsigned char B4SIDH @ 0xE61;
"13231
[; ;pic18f4480.h: 13231: asm("B4SIDH equ 0E61h");
[; <" B4SIDH equ 0E61h ;# ">
[; ;pic18f4480.h: 13234: typedef union {
[; ;pic18f4480.h: 13235: struct {
[; ;pic18f4480.h: 13236: unsigned SID3 :1;
[; ;pic18f4480.h: 13237: unsigned SID4 :1;
[; ;pic18f4480.h: 13238: unsigned SID5 :1;
[; ;pic18f4480.h: 13239: unsigned SID6 :1;
[; ;pic18f4480.h: 13240: unsigned SID7 :1;
[; ;pic18f4480.h: 13241: unsigned SID8 :1;
[; ;pic18f4480.h: 13242: unsigned SID9 :1;
[; ;pic18f4480.h: 13243: unsigned SID10 :1;
[; ;pic18f4480.h: 13244: };
[; ;pic18f4480.h: 13245: struct {
[; ;pic18f4480.h: 13246: unsigned :7;
[; ;pic18f4480.h: 13247: unsigned B4SID10 :1;
[; ;pic18f4480.h: 13248: };
[; ;pic18f4480.h: 13249: struct {
[; ;pic18f4480.h: 13250: unsigned B4SID3 :1;
[; ;pic18f4480.h: 13251: };
[; ;pic18f4480.h: 13252: struct {
[; ;pic18f4480.h: 13253: unsigned :1;
[; ;pic18f4480.h: 13254: unsigned B4SID4 :1;
[; ;pic18f4480.h: 13255: };
[; ;pic18f4480.h: 13256: struct {
[; ;pic18f4480.h: 13257: unsigned :2;
[; ;pic18f4480.h: 13258: unsigned B4SID5 :1;
[; ;pic18f4480.h: 13259: };
[; ;pic18f4480.h: 13260: struct {
[; ;pic18f4480.h: 13261: unsigned :3;
[; ;pic18f4480.h: 13262: unsigned B4SID6 :1;
[; ;pic18f4480.h: 13263: };
[; ;pic18f4480.h: 13264: struct {
[; ;pic18f4480.h: 13265: unsigned :4;
[; ;pic18f4480.h: 13266: unsigned B4SID7 :1;
[; ;pic18f4480.h: 13267: };
[; ;pic18f4480.h: 13268: struct {
[; ;pic18f4480.h: 13269: unsigned :5;
[; ;pic18f4480.h: 13270: unsigned B4SID8 :1;
[; ;pic18f4480.h: 13271: };
[; ;pic18f4480.h: 13272: struct {
[; ;pic18f4480.h: 13273: unsigned :6;
[; ;pic18f4480.h: 13274: unsigned B4SID9 :1;
[; ;pic18f4480.h: 13275: };
[; ;pic18f4480.h: 13276: } B4SIDHbits_t;
[; ;pic18f4480.h: 13277: extern volatile B4SIDHbits_t B4SIDHbits @ 0xE61;
[; ;pic18f4480.h: 13361: extern volatile unsigned char B4SIDL @ 0xE62;
"13363
[; ;pic18f4480.h: 13363: asm("B4SIDL equ 0E62h");
[; <" B4SIDL equ 0E62h ;# ">
[; ;pic18f4480.h: 13366: typedef union {
[; ;pic18f4480.h: 13367: struct {
[; ;pic18f4480.h: 13368: unsigned EID16 :1;
[; ;pic18f4480.h: 13369: unsigned EID17 :1;
[; ;pic18f4480.h: 13370: unsigned :1;
[; ;pic18f4480.h: 13371: unsigned EXIDE :1;
[; ;pic18f4480.h: 13372: unsigned SRR :1;
[; ;pic18f4480.h: 13373: unsigned SID0 :1;
[; ;pic18f4480.h: 13374: unsigned SID1 :1;
[; ;pic18f4480.h: 13375: unsigned SID2 :1;
[; ;pic18f4480.h: 13376: };
[; ;pic18f4480.h: 13377: struct {
[; ;pic18f4480.h: 13378: unsigned :3;
[; ;pic18f4480.h: 13379: unsigned EXID :1;
[; ;pic18f4480.h: 13380: };
[; ;pic18f4480.h: 13381: struct {
[; ;pic18f4480.h: 13382: unsigned B4EID16 :1;
[; ;pic18f4480.h: 13383: };
[; ;pic18f4480.h: 13384: struct {
[; ;pic18f4480.h: 13385: unsigned :1;
[; ;pic18f4480.h: 13386: unsigned B4EID17 :1;
[; ;pic18f4480.h: 13387: };
[; ;pic18f4480.h: 13388: struct {
[; ;pic18f4480.h: 13389: unsigned :3;
[; ;pic18f4480.h: 13390: unsigned B4EXID :1;
[; ;pic18f4480.h: 13391: };
[; ;pic18f4480.h: 13392: struct {
[; ;pic18f4480.h: 13393: unsigned :3;
[; ;pic18f4480.h: 13394: unsigned B4EXIDE :1;
[; ;pic18f4480.h: 13395: };
[; ;pic18f4480.h: 13396: struct {
[; ;pic18f4480.h: 13397: unsigned :5;
[; ;pic18f4480.h: 13398: unsigned B4SID0 :1;
[; ;pic18f4480.h: 13399: };
[; ;pic18f4480.h: 13400: struct {
[; ;pic18f4480.h: 13401: unsigned :6;
[; ;pic18f4480.h: 13402: unsigned B4SID1 :1;
[; ;pic18f4480.h: 13403: };
[; ;pic18f4480.h: 13404: struct {
[; ;pic18f4480.h: 13405: unsigned :7;
[; ;pic18f4480.h: 13406: unsigned B4SID2 :1;
[; ;pic18f4480.h: 13407: };
[; ;pic18f4480.h: 13408: struct {
[; ;pic18f4480.h: 13409: unsigned :4;
[; ;pic18f4480.h: 13410: unsigned B4SRR :1;
[; ;pic18f4480.h: 13411: };
[; ;pic18f4480.h: 13412: } B4SIDLbits_t;
[; ;pic18f4480.h: 13413: extern volatile B4SIDLbits_t B4SIDLbits @ 0xE62;
[; ;pic18f4480.h: 13497: extern volatile unsigned char B4EIDH @ 0xE63;
"13499
[; ;pic18f4480.h: 13499: asm("B4EIDH equ 0E63h");
[; <" B4EIDH equ 0E63h ;# ">
[; ;pic18f4480.h: 13502: typedef union {
[; ;pic18f4480.h: 13503: struct {
[; ;pic18f4480.h: 13504: unsigned EID8 :1;
[; ;pic18f4480.h: 13505: unsigned EID9 :1;
[; ;pic18f4480.h: 13506: unsigned EID10 :1;
[; ;pic18f4480.h: 13507: unsigned EID11 :1;
[; ;pic18f4480.h: 13508: unsigned EID12 :1;
[; ;pic18f4480.h: 13509: unsigned EID13 :1;
[; ;pic18f4480.h: 13510: unsigned EID14 :1;
[; ;pic18f4480.h: 13511: unsigned EID15 :1;
[; ;pic18f4480.h: 13512: };
[; ;pic18f4480.h: 13513: struct {
[; ;pic18f4480.h: 13514: unsigned :2;
[; ;pic18f4480.h: 13515: unsigned B4EID10 :1;
[; ;pic18f4480.h: 13516: };
[; ;pic18f4480.h: 13517: struct {
[; ;pic18f4480.h: 13518: unsigned :3;
[; ;pic18f4480.h: 13519: unsigned B4EID11 :1;
[; ;pic18f4480.h: 13520: };
[; ;pic18f4480.h: 13521: struct {
[; ;pic18f4480.h: 13522: unsigned :4;
[; ;pic18f4480.h: 13523: unsigned B4EID12 :1;
[; ;pic18f4480.h: 13524: };
[; ;pic18f4480.h: 13525: struct {
[; ;pic18f4480.h: 13526: unsigned :5;
[; ;pic18f4480.h: 13527: unsigned B4EID13 :1;
[; ;pic18f4480.h: 13528: };
[; ;pic18f4480.h: 13529: struct {
[; ;pic18f4480.h: 13530: unsigned :6;
[; ;pic18f4480.h: 13531: unsigned B4EID14 :1;
[; ;pic18f4480.h: 13532: };
[; ;pic18f4480.h: 13533: struct {
[; ;pic18f4480.h: 13534: unsigned :7;
[; ;pic18f4480.h: 13535: unsigned B4EID15 :1;
[; ;pic18f4480.h: 13536: };
[; ;pic18f4480.h: 13537: struct {
[; ;pic18f4480.h: 13538: unsigned B4EID8 :1;
[; ;pic18f4480.h: 13539: };
[; ;pic18f4480.h: 13540: struct {
[; ;pic18f4480.h: 13541: unsigned :1;
[; ;pic18f4480.h: 13542: unsigned B4EID9 :1;
[; ;pic18f4480.h: 13543: };
[; ;pic18f4480.h: 13544: } B4EIDHbits_t;
[; ;pic18f4480.h: 13545: extern volatile B4EIDHbits_t B4EIDHbits @ 0xE63;
[; ;pic18f4480.h: 13629: extern volatile unsigned char B4EIDL @ 0xE64;
"13631
[; ;pic18f4480.h: 13631: asm("B4EIDL equ 0E64h");
[; <" B4EIDL equ 0E64h ;# ">
[; ;pic18f4480.h: 13634: typedef union {
[; ;pic18f4480.h: 13635: struct {
[; ;pic18f4480.h: 13636: unsigned EID0 :1;
[; ;pic18f4480.h: 13637: unsigned EID1 :1;
[; ;pic18f4480.h: 13638: unsigned EID2 :1;
[; ;pic18f4480.h: 13639: unsigned EID3 :1;
[; ;pic18f4480.h: 13640: unsigned EID4 :1;
[; ;pic18f4480.h: 13641: unsigned EID5 :1;
[; ;pic18f4480.h: 13642: unsigned EID6 :1;
[; ;pic18f4480.h: 13643: unsigned EID7 :1;
[; ;pic18f4480.h: 13644: };
[; ;pic18f4480.h: 13645: struct {
[; ;pic18f4480.h: 13646: unsigned B4EID0 :1;
[; ;pic18f4480.h: 13647: };
[; ;pic18f4480.h: 13648: struct {
[; ;pic18f4480.h: 13649: unsigned :1;
[; ;pic18f4480.h: 13650: unsigned B4EID1 :1;
[; ;pic18f4480.h: 13651: };
[; ;pic18f4480.h: 13652: struct {
[; ;pic18f4480.h: 13653: unsigned :2;
[; ;pic18f4480.h: 13654: unsigned B4EID2 :1;
[; ;pic18f4480.h: 13655: };
[; ;pic18f4480.h: 13656: struct {
[; ;pic18f4480.h: 13657: unsigned :3;
[; ;pic18f4480.h: 13658: unsigned B4EID3 :1;
[; ;pic18f4480.h: 13659: };
[; ;pic18f4480.h: 13660: struct {
[; ;pic18f4480.h: 13661: unsigned :4;
[; ;pic18f4480.h: 13662: unsigned B4EID4 :1;
[; ;pic18f4480.h: 13663: };
[; ;pic18f4480.h: 13664: struct {
[; ;pic18f4480.h: 13665: unsigned :5;
[; ;pic18f4480.h: 13666: unsigned B4EID5 :1;
[; ;pic18f4480.h: 13667: };
[; ;pic18f4480.h: 13668: struct {
[; ;pic18f4480.h: 13669: unsigned :6;
[; ;pic18f4480.h: 13670: unsigned B4EID6 :1;
[; ;pic18f4480.h: 13671: };
[; ;pic18f4480.h: 13672: struct {
[; ;pic18f4480.h: 13673: unsigned :7;
[; ;pic18f4480.h: 13674: unsigned B4EID7 :1;
[; ;pic18f4480.h: 13675: };
[; ;pic18f4480.h: 13676: } B4EIDLbits_t;
[; ;pic18f4480.h: 13677: extern volatile B4EIDLbits_t B4EIDLbits @ 0xE64;
[; ;pic18f4480.h: 13761: extern volatile unsigned char B4DLC @ 0xE65;
"13763
[; ;pic18f4480.h: 13763: asm("B4DLC equ 0E65h");
[; <" B4DLC equ 0E65h ;# ">
[; ;pic18f4480.h: 13766: typedef union {
[; ;pic18f4480.h: 13767: struct {
[; ;pic18f4480.h: 13768: unsigned DLC0 :1;
[; ;pic18f4480.h: 13769: unsigned DLC1 :1;
[; ;pic18f4480.h: 13770: unsigned DLC2 :1;
[; ;pic18f4480.h: 13771: unsigned DLC3 :1;
[; ;pic18f4480.h: 13772: unsigned RB0 :1;
[; ;pic18f4480.h: 13773: unsigned RB1 :1;
[; ;pic18f4480.h: 13774: unsigned RXRTR_TXRTR :1;
[; ;pic18f4480.h: 13775: };
[; ;pic18f4480.h: 13776: struct {
[; ;pic18f4480.h: 13777: unsigned :4;
[; ;pic18f4480.h: 13778: unsigned RESRB0 :1;
[; ;pic18f4480.h: 13779: unsigned RESRB1 :1;
[; ;pic18f4480.h: 13780: unsigned TXRTR :1;
[; ;pic18f4480.h: 13781: };
[; ;pic18f4480.h: 13782: struct {
[; ;pic18f4480.h: 13783: unsigned :6;
[; ;pic18f4480.h: 13784: unsigned RXRTR :1;
[; ;pic18f4480.h: 13785: };
[; ;pic18f4480.h: 13786: struct {
[; ;pic18f4480.h: 13787: unsigned B4DLC0 :1;
[; ;pic18f4480.h: 13788: };
[; ;pic18f4480.h: 13789: struct {
[; ;pic18f4480.h: 13790: unsigned :1;
[; ;pic18f4480.h: 13791: unsigned B4DLC1 :1;
[; ;pic18f4480.h: 13792: };
[; ;pic18f4480.h: 13793: struct {
[; ;pic18f4480.h: 13794: unsigned :2;
[; ;pic18f4480.h: 13795: unsigned B4DLC2 :1;
[; ;pic18f4480.h: 13796: };
[; ;pic18f4480.h: 13797: struct {
[; ;pic18f4480.h: 13798: unsigned :3;
[; ;pic18f4480.h: 13799: unsigned B4DLC3 :1;
[; ;pic18f4480.h: 13800: };
[; ;pic18f4480.h: 13801: struct {
[; ;pic18f4480.h: 13802: unsigned :4;
[; ;pic18f4480.h: 13803: unsigned B4RB0 :1;
[; ;pic18f4480.h: 13804: };
[; ;pic18f4480.h: 13805: struct {
[; ;pic18f4480.h: 13806: unsigned :5;
[; ;pic18f4480.h: 13807: unsigned B4RB1 :1;
[; ;pic18f4480.h: 13808: };
[; ;pic18f4480.h: 13809: struct {
[; ;pic18f4480.h: 13810: unsigned :6;
[; ;pic18f4480.h: 13811: unsigned B4RXRTR :1;
[; ;pic18f4480.h: 13812: };
[; ;pic18f4480.h: 13813: } B4DLCbits_t;
[; ;pic18f4480.h: 13814: extern volatile B4DLCbits_t B4DLCbits @ 0xE65;
[; ;pic18f4480.h: 13908: extern volatile unsigned char B4D0 @ 0xE66;
"13910
[; ;pic18f4480.h: 13910: asm("B4D0 equ 0E66h");
[; <" B4D0 equ 0E66h ;# ">
[; ;pic18f4480.h: 13913: typedef union {
[; ;pic18f4480.h: 13914: struct {
[; ;pic18f4480.h: 13915: unsigned B4D00 :1;
[; ;pic18f4480.h: 13916: unsigned B4D01 :1;
[; ;pic18f4480.h: 13917: unsigned B4D02 :1;
[; ;pic18f4480.h: 13918: unsigned B4D03 :1;
[; ;pic18f4480.h: 13919: unsigned B4D04 :1;
[; ;pic18f4480.h: 13920: unsigned B4D05 :1;
[; ;pic18f4480.h: 13921: unsigned B4D06 :1;
[; ;pic18f4480.h: 13922: unsigned B4D07 :1;
[; ;pic18f4480.h: 13923: };
[; ;pic18f4480.h: 13924: } B4D0bits_t;
[; ;pic18f4480.h: 13925: extern volatile B4D0bits_t B4D0bits @ 0xE66;
[; ;pic18f4480.h: 13969: extern volatile unsigned char B4D1 @ 0xE67;
"13971
[; ;pic18f4480.h: 13971: asm("B4D1 equ 0E67h");
[; <" B4D1 equ 0E67h ;# ">
[; ;pic18f4480.h: 13974: typedef union {
[; ;pic18f4480.h: 13975: struct {
[; ;pic18f4480.h: 13976: unsigned B4D10 :1;
[; ;pic18f4480.h: 13977: unsigned B4D11 :1;
[; ;pic18f4480.h: 13978: unsigned B4D12 :1;
[; ;pic18f4480.h: 13979: unsigned B4D13 :1;
[; ;pic18f4480.h: 13980: unsigned B4D14 :1;
[; ;pic18f4480.h: 13981: unsigned B4D15 :1;
[; ;pic18f4480.h: 13982: unsigned B4D16 :1;
[; ;pic18f4480.h: 13983: unsigned B4D17 :1;
[; ;pic18f4480.h: 13984: };
[; ;pic18f4480.h: 13985: } B4D1bits_t;
[; ;pic18f4480.h: 13986: extern volatile B4D1bits_t B4D1bits @ 0xE67;
[; ;pic18f4480.h: 14030: extern volatile unsigned char B4D2 @ 0xE68;
"14032
[; ;pic18f4480.h: 14032: asm("B4D2 equ 0E68h");
[; <" B4D2 equ 0E68h ;# ">
[; ;pic18f4480.h: 14035: typedef union {
[; ;pic18f4480.h: 14036: struct {
[; ;pic18f4480.h: 14037: unsigned B4D20 :1;
[; ;pic18f4480.h: 14038: unsigned B4D21 :1;
[; ;pic18f4480.h: 14039: unsigned B4D22 :1;
[; ;pic18f4480.h: 14040: unsigned B4D23 :1;
[; ;pic18f4480.h: 14041: unsigned B4D24 :1;
[; ;pic18f4480.h: 14042: unsigned B4D25 :1;
[; ;pic18f4480.h: 14043: unsigned B4D26 :1;
[; ;pic18f4480.h: 14044: unsigned B4D27 :1;
[; ;pic18f4480.h: 14045: };
[; ;pic18f4480.h: 14046: } B4D2bits_t;
[; ;pic18f4480.h: 14047: extern volatile B4D2bits_t B4D2bits @ 0xE68;
[; ;pic18f4480.h: 14091: extern volatile unsigned char B4D3 @ 0xE69;
"14093
[; ;pic18f4480.h: 14093: asm("B4D3 equ 0E69h");
[; <" B4D3 equ 0E69h ;# ">
[; ;pic18f4480.h: 14096: typedef union {
[; ;pic18f4480.h: 14097: struct {
[; ;pic18f4480.h: 14098: unsigned B4D30 :1;
[; ;pic18f4480.h: 14099: unsigned B4D31 :1;
[; ;pic18f4480.h: 14100: unsigned B4D32 :1;
[; ;pic18f4480.h: 14101: unsigned B4D33 :1;
[; ;pic18f4480.h: 14102: unsigned B4D34 :1;
[; ;pic18f4480.h: 14103: unsigned B4D35 :1;
[; ;pic18f4480.h: 14104: unsigned B4D36 :1;
[; ;pic18f4480.h: 14105: unsigned B4D37 :1;
[; ;pic18f4480.h: 14106: };
[; ;pic18f4480.h: 14107: } B4D3bits_t;
[; ;pic18f4480.h: 14108: extern volatile B4D3bits_t B4D3bits @ 0xE69;
[; ;pic18f4480.h: 14152: extern volatile unsigned char B4D4 @ 0xE6A;
"14154
[; ;pic18f4480.h: 14154: asm("B4D4 equ 0E6Ah");
[; <" B4D4 equ 0E6Ah ;# ">
[; ;pic18f4480.h: 14157: typedef union {
[; ;pic18f4480.h: 14158: struct {
[; ;pic18f4480.h: 14159: unsigned B4D40 :1;
[; ;pic18f4480.h: 14160: unsigned B4D41 :1;
[; ;pic18f4480.h: 14161: unsigned B4D42 :1;
[; ;pic18f4480.h: 14162: unsigned B4D43 :1;
[; ;pic18f4480.h: 14163: unsigned B4D44 :1;
[; ;pic18f4480.h: 14164: unsigned B4D45 :1;
[; ;pic18f4480.h: 14165: unsigned B4D46 :1;
[; ;pic18f4480.h: 14166: unsigned B4D47 :1;
[; ;pic18f4480.h: 14167: };
[; ;pic18f4480.h: 14168: } B4D4bits_t;
[; ;pic18f4480.h: 14169: extern volatile B4D4bits_t B4D4bits @ 0xE6A;
[; ;pic18f4480.h: 14213: extern volatile unsigned char B4D5 @ 0xE6B;
"14215
[; ;pic18f4480.h: 14215: asm("B4D5 equ 0E6Bh");
[; <" B4D5 equ 0E6Bh ;# ">
[; ;pic18f4480.h: 14218: typedef union {
[; ;pic18f4480.h: 14219: struct {
[; ;pic18f4480.h: 14220: unsigned B4D50 :1;
[; ;pic18f4480.h: 14221: unsigned B4D51 :1;
[; ;pic18f4480.h: 14222: unsigned B4D52 :1;
[; ;pic18f4480.h: 14223: unsigned B4D53 :1;
[; ;pic18f4480.h: 14224: unsigned B4D54 :1;
[; ;pic18f4480.h: 14225: unsigned B4D55 :1;
[; ;pic18f4480.h: 14226: unsigned B4D56 :1;
[; ;pic18f4480.h: 14227: unsigned B4D57 :1;
[; ;pic18f4480.h: 14228: };
[; ;pic18f4480.h: 14229: } B4D5bits_t;
[; ;pic18f4480.h: 14230: extern volatile B4D5bits_t B4D5bits @ 0xE6B;
[; ;pic18f4480.h: 14274: extern volatile unsigned char B4D6 @ 0xE6C;
"14276
[; ;pic18f4480.h: 14276: asm("B4D6 equ 0E6Ch");
[; <" B4D6 equ 0E6Ch ;# ">
[; ;pic18f4480.h: 14279: typedef union {
[; ;pic18f4480.h: 14280: struct {
[; ;pic18f4480.h: 14281: unsigned B4D60 :1;
[; ;pic18f4480.h: 14282: unsigned B4D61 :1;
[; ;pic18f4480.h: 14283: unsigned B4D62 :1;
[; ;pic18f4480.h: 14284: unsigned B4D63 :1;
[; ;pic18f4480.h: 14285: unsigned B4D64 :1;
[; ;pic18f4480.h: 14286: unsigned B4D65 :1;
[; ;pic18f4480.h: 14287: unsigned B4D66 :1;
[; ;pic18f4480.h: 14288: unsigned B4D67 :1;
[; ;pic18f4480.h: 14289: };
[; ;pic18f4480.h: 14290: } B4D6bits_t;
[; ;pic18f4480.h: 14291: extern volatile B4D6bits_t B4D6bits @ 0xE6C;
[; ;pic18f4480.h: 14335: extern volatile unsigned char B4D7 @ 0xE6D;
"14337
[; ;pic18f4480.h: 14337: asm("B4D7 equ 0E6Dh");
[; <" B4D7 equ 0E6Dh ;# ">
[; ;pic18f4480.h: 14340: typedef union {
[; ;pic18f4480.h: 14341: struct {
[; ;pic18f4480.h: 14342: unsigned B4D70 :1;
[; ;pic18f4480.h: 14343: unsigned B4D71 :1;
[; ;pic18f4480.h: 14344: unsigned B4D72 :1;
[; ;pic18f4480.h: 14345: unsigned B4D73 :1;
[; ;pic18f4480.h: 14346: unsigned B4D74 :1;
[; ;pic18f4480.h: 14347: unsigned B4D75 :1;
[; ;pic18f4480.h: 14348: unsigned B4D76 :1;
[; ;pic18f4480.h: 14349: unsigned B4D77 :1;
[; ;pic18f4480.h: 14350: };
[; ;pic18f4480.h: 14351: struct {
[; ;pic18f4480.h: 14352: unsigned :7;
[; ;pic18f4480.h: 14353: unsigned B46D77 :1;
[; ;pic18f4480.h: 14354: };
[; ;pic18f4480.h: 14355: } B4D7bits_t;
[; ;pic18f4480.h: 14356: extern volatile B4D7bits_t B4D7bits @ 0xE6D;
[; ;pic18f4480.h: 14405: extern volatile unsigned char CANSTAT_RO5 @ 0xE6E;
"14407
[; ;pic18f4480.h: 14407: asm("CANSTAT_RO5 equ 0E6Eh");
[; <" CANSTAT_RO5 equ 0E6Eh ;# ">
[; ;pic18f4480.h: 14410: typedef union {
[; ;pic18f4480.h: 14411: struct {
[; ;pic18f4480.h: 14412: unsigned EICODE0 :1;
[; ;pic18f4480.h: 14413: unsigned EICODE1_ICODE0 :1;
[; ;pic18f4480.h: 14414: unsigned EICODE2_ICODE1 :1;
[; ;pic18f4480.h: 14415: unsigned EICODE3_ICODE2 :1;
[; ;pic18f4480.h: 14416: unsigned EICODE4 :1;
[; ;pic18f4480.h: 14417: unsigned OPMODE0 :1;
[; ;pic18f4480.h: 14418: unsigned OPMODE1 :1;
[; ;pic18f4480.h: 14419: unsigned OPMODE2 :1;
[; ;pic18f4480.h: 14420: };
[; ;pic18f4480.h: 14421: struct {
[; ;pic18f4480.h: 14422: unsigned ICODE0 :1;
[; ;pic18f4480.h: 14423: unsigned ICODE1 :1;
[; ;pic18f4480.h: 14424: unsigned ICODE2 :1;
[; ;pic18f4480.h: 14425: unsigned ICODE3 :1;
[; ;pic18f4480.h: 14426: unsigned ICODE4 :1;
[; ;pic18f4480.h: 14427: };
[; ;pic18f4480.h: 14428: } CANSTAT_RO5bits_t;
[; ;pic18f4480.h: 14429: extern volatile CANSTAT_RO5bits_t CANSTAT_RO5bits @ 0xE6E;
[; ;pic18f4480.h: 14498: extern volatile unsigned char CANCON_RO5 @ 0xE6F;
"14500
[; ;pic18f4480.h: 14500: asm("CANCON_RO5 equ 0E6Fh");
[; <" CANCON_RO5 equ 0E6Fh ;# ">
[; ;pic18f4480.h: 14503: typedef union {
[; ;pic18f4480.h: 14504: struct {
[; ;pic18f4480.h: 14505: unsigned FP0 :1;
[; ;pic18f4480.h: 14506: unsigned WIN0_FP1 :1;
[; ;pic18f4480.h: 14507: unsigned WIN1_FP2 :1;
[; ;pic18f4480.h: 14508: unsigned WIN2_FP3 :1;
[; ;pic18f4480.h: 14509: unsigned ABAT :1;
[; ;pic18f4480.h: 14510: unsigned REQOP0 :1;
[; ;pic18f4480.h: 14511: unsigned REQOP1 :1;
[; ;pic18f4480.h: 14512: unsigned REQOP2 :1;
[; ;pic18f4480.h: 14513: };
[; ;pic18f4480.h: 14514: struct {
[; ;pic18f4480.h: 14515: unsigned :1;
[; ;pic18f4480.h: 14516: unsigned WIN0 :1;
[; ;pic18f4480.h: 14517: unsigned WIN1 :1;
[; ;pic18f4480.h: 14518: unsigned WIN2 :1;
[; ;pic18f4480.h: 14519: };
[; ;pic18f4480.h: 14520: } CANCON_RO5bits_t;
[; ;pic18f4480.h: 14521: extern volatile CANCON_RO5bits_t CANCON_RO5bits @ 0xE6F;
[; ;pic18f4480.h: 14580: extern volatile unsigned char B5CON @ 0xE70;
"14582
[; ;pic18f4480.h: 14582: asm("B5CON equ 0E70h");
[; <" B5CON equ 0E70h ;# ">
[; ;pic18f4480.h: 14585: typedef union {
[; ;pic18f4480.h: 14586: struct {
[; ;pic18f4480.h: 14587: unsigned FILHIT0_TXPRI0 :1;
[; ;pic18f4480.h: 14588: unsigned FILHIT1_TXPRI1 :1;
[; ;pic18f4480.h: 14589: unsigned FILHIT2_RTREN :1;
[; ;pic18f4480.h: 14590: unsigned FILHIT3_TXREQ :1;
[; ;pic18f4480.h: 14591: unsigned FILHIT4_TXERR :1;
[; ;pic18f4480.h: 14592: unsigned RXRTRRO_TXLARB :1;
[; ;pic18f4480.h: 14593: unsigned RXM1_TXABT :1;
[; ;pic18f4480.h: 14594: unsigned RXFUL_TXBIF :1;
[; ;pic18f4480.h: 14595: };
[; ;pic18f4480.h: 14596: struct {
[; ;pic18f4480.h: 14597: unsigned FILHIT0 :1;
[; ;pic18f4480.h: 14598: unsigned FILHIT1 :1;
[; ;pic18f4480.h: 14599: unsigned FILHIT2 :1;
[; ;pic18f4480.h: 14600: unsigned FILHIT3 :1;
[; ;pic18f4480.h: 14601: unsigned FILHIT4 :1;
[; ;pic18f4480.h: 14602: unsigned RTRRO :1;
[; ;pic18f4480.h: 14603: unsigned RXM1 :1;
[; ;pic18f4480.h: 14604: unsigned RXFUL :1;
[; ;pic18f4480.h: 14605: };
[; ;pic18f4480.h: 14606: struct {
[; ;pic18f4480.h: 14607: unsigned TXPRI0 :1;
[; ;pic18f4480.h: 14608: unsigned TXPRI1 :1;
[; ;pic18f4480.h: 14609: unsigned RTREN :1;
[; ;pic18f4480.h: 14610: unsigned TXREQ :1;
[; ;pic18f4480.h: 14611: unsigned TXERR :1;
[; ;pic18f4480.h: 14612: unsigned TXLARB :1;
[; ;pic18f4480.h: 14613: unsigned TXABT :1;
[; ;pic18f4480.h: 14614: unsigned TXBIF :1;
[; ;pic18f4480.h: 14615: };
[; ;pic18f4480.h: 14616: struct {
[; ;pic18f4480.h: 14617: unsigned :5;
[; ;pic18f4480.h: 14618: unsigned RXRTRRO :1;
[; ;pic18f4480.h: 14619: };
[; ;pic18f4480.h: 14620: struct {
[; ;pic18f4480.h: 14621: unsigned B5FILHIT0 :1;
[; ;pic18f4480.h: 14622: };
[; ;pic18f4480.h: 14623: struct {
[; ;pic18f4480.h: 14624: unsigned :1;
[; ;pic18f4480.h: 14625: unsigned B5FILHIT1 :1;
[; ;pic18f4480.h: 14626: };
[; ;pic18f4480.h: 14627: struct {
[; ;pic18f4480.h: 14628: unsigned :2;
[; ;pic18f4480.h: 14629: unsigned B5FILHIT2 :1;
[; ;pic18f4480.h: 14630: };
[; ;pic18f4480.h: 14631: struct {
[; ;pic18f4480.h: 14632: unsigned :3;
[; ;pic18f4480.h: 14633: unsigned B5FILHIT3 :1;
[; ;pic18f4480.h: 14634: };
[; ;pic18f4480.h: 14635: struct {
[; ;pic18f4480.h: 14636: unsigned :4;
[; ;pic18f4480.h: 14637: unsigned B5FILHIT4 :1;
[; ;pic18f4480.h: 14638: };
[; ;pic18f4480.h: 14639: struct {
[; ;pic18f4480.h: 14640: unsigned :2;
[; ;pic18f4480.h: 14641: unsigned B5RTREN :1;
[; ;pic18f4480.h: 14642: };
[; ;pic18f4480.h: 14643: struct {
[; ;pic18f4480.h: 14644: unsigned :5;
[; ;pic18f4480.h: 14645: unsigned B5RTRRO :1;
[; ;pic18f4480.h: 14646: };
[; ;pic18f4480.h: 14647: struct {
[; ;pic18f4480.h: 14648: unsigned :7;
[; ;pic18f4480.h: 14649: unsigned B5RXFUL :1;
[; ;pic18f4480.h: 14650: };
[; ;pic18f4480.h: 14651: struct {
[; ;pic18f4480.h: 14652: unsigned :6;
[; ;pic18f4480.h: 14653: unsigned B5RXM1 :1;
[; ;pic18f4480.h: 14654: };
[; ;pic18f4480.h: 14655: struct {
[; ;pic18f4480.h: 14656: unsigned :6;
[; ;pic18f4480.h: 14657: unsigned B5TXABT :1;
[; ;pic18f4480.h: 14658: };
[; ;pic18f4480.h: 14659: struct {
[; ;pic18f4480.h: 14660: unsigned :7;
[; ;pic18f4480.h: 14661: unsigned B5TXBIF :1;
[; ;pic18f4480.h: 14662: };
[; ;pic18f4480.h: 14663: struct {
[; ;pic18f4480.h: 14664: unsigned :4;
[; ;pic18f4480.h: 14665: unsigned B5TXERR :1;
[; ;pic18f4480.h: 14666: };
[; ;pic18f4480.h: 14667: struct {
[; ;pic18f4480.h: 14668: unsigned :5;
[; ;pic18f4480.h: 14669: unsigned B5TXLARB :1;
[; ;pic18f4480.h: 14670: };
[; ;pic18f4480.h: 14671: struct {
[; ;pic18f4480.h: 14672: unsigned B5TXPRI0 :1;
[; ;pic18f4480.h: 14673: };
[; ;pic18f4480.h: 14674: struct {
[; ;pic18f4480.h: 14675: unsigned :1;
[; ;pic18f4480.h: 14676: unsigned B5TXPRI1 :1;
[; ;pic18f4480.h: 14677: };
[; ;pic18f4480.h: 14678: struct {
[; ;pic18f4480.h: 14679: unsigned :3;
[; ;pic18f4480.h: 14680: unsigned B5TXREQ :1;
[; ;pic18f4480.h: 14681: };
[; ;pic18f4480.h: 14682: } B5CONbits_t;
[; ;pic18f4480.h: 14683: extern volatile B5CONbits_t B5CONbits @ 0xE70;
[; ;pic18f4480.h: 14892: extern volatile unsigned char B5SIDH @ 0xE71;
"14894
[; ;pic18f4480.h: 14894: asm("B5SIDH equ 0E71h");
[; <" B5SIDH equ 0E71h ;# ">
[; ;pic18f4480.h: 14897: typedef union {
[; ;pic18f4480.h: 14898: struct {
[; ;pic18f4480.h: 14899: unsigned SID3 :1;
[; ;pic18f4480.h: 14900: unsigned SID4 :1;
[; ;pic18f4480.h: 14901: unsigned SID5 :1;
[; ;pic18f4480.h: 14902: unsigned SID6 :1;
[; ;pic18f4480.h: 14903: unsigned SID7 :1;
[; ;pic18f4480.h: 14904: unsigned SID8 :1;
[; ;pic18f4480.h: 14905: unsigned SID9 :1;
[; ;pic18f4480.h: 14906: unsigned SID10 :1;
[; ;pic18f4480.h: 14907: };
[; ;pic18f4480.h: 14908: struct {
[; ;pic18f4480.h: 14909: unsigned :7;
[; ;pic18f4480.h: 14910: unsigned B5SID10 :1;
[; ;pic18f4480.h: 14911: };
[; ;pic18f4480.h: 14912: struct {
[; ;pic18f4480.h: 14913: unsigned B5SID3 :1;
[; ;pic18f4480.h: 14914: };
[; ;pic18f4480.h: 14915: struct {
[; ;pic18f4480.h: 14916: unsigned :1;
[; ;pic18f4480.h: 14917: unsigned B5SID4 :1;
[; ;pic18f4480.h: 14918: };
[; ;pic18f4480.h: 14919: struct {
[; ;pic18f4480.h: 14920: unsigned :2;
[; ;pic18f4480.h: 14921: unsigned B5SID5 :1;
[; ;pic18f4480.h: 14922: };
[; ;pic18f4480.h: 14923: struct {
[; ;pic18f4480.h: 14924: unsigned :3;
[; ;pic18f4480.h: 14925: unsigned B5SID6 :1;
[; ;pic18f4480.h: 14926: };
[; ;pic18f4480.h: 14927: struct {
[; ;pic18f4480.h: 14928: unsigned :4;
[; ;pic18f4480.h: 14929: unsigned B5SID7 :1;
[; ;pic18f4480.h: 14930: };
[; ;pic18f4480.h: 14931: struct {
[; ;pic18f4480.h: 14932: unsigned :5;
[; ;pic18f4480.h: 14933: unsigned B5SID8 :1;
[; ;pic18f4480.h: 14934: };
[; ;pic18f4480.h: 14935: struct {
[; ;pic18f4480.h: 14936: unsigned :6;
[; ;pic18f4480.h: 14937: unsigned B5SID9 :1;
[; ;pic18f4480.h: 14938: };
[; ;pic18f4480.h: 14939: } B5SIDHbits_t;
[; ;pic18f4480.h: 14940: extern volatile B5SIDHbits_t B5SIDHbits @ 0xE71;
[; ;pic18f4480.h: 15024: extern volatile unsigned char B5SIDL @ 0xE72;
"15026
[; ;pic18f4480.h: 15026: asm("B5SIDL equ 0E72h");
[; <" B5SIDL equ 0E72h ;# ">
[; ;pic18f4480.h: 15029: typedef union {
[; ;pic18f4480.h: 15030: struct {
[; ;pic18f4480.h: 15031: unsigned EID16 :1;
[; ;pic18f4480.h: 15032: unsigned EID17 :1;
[; ;pic18f4480.h: 15033: unsigned :1;
[; ;pic18f4480.h: 15034: unsigned EXIDE :1;
[; ;pic18f4480.h: 15035: unsigned SRR :1;
[; ;pic18f4480.h: 15036: unsigned SID0 :1;
[; ;pic18f4480.h: 15037: unsigned SID1 :1;
[; ;pic18f4480.h: 15038: unsigned SID2 :1;
[; ;pic18f4480.h: 15039: };
[; ;pic18f4480.h: 15040: struct {
[; ;pic18f4480.h: 15041: unsigned :3;
[; ;pic18f4480.h: 15042: unsigned EXID :1;
[; ;pic18f4480.h: 15043: };
[; ;pic18f4480.h: 15044: struct {
[; ;pic18f4480.h: 15045: unsigned :3;
[; ;pic18f4480.h: 15046: unsigned EXIDEN :1;
[; ;pic18f4480.h: 15047: };
[; ;pic18f4480.h: 15048: struct {
[; ;pic18f4480.h: 15049: unsigned B5EID16 :1;
[; ;pic18f4480.h: 15050: };
[; ;pic18f4480.h: 15051: struct {
[; ;pic18f4480.h: 15052: unsigned :1;
[; ;pic18f4480.h: 15053: unsigned B5EID17 :1;
[; ;pic18f4480.h: 15054: };
[; ;pic18f4480.h: 15055: struct {
[; ;pic18f4480.h: 15056: unsigned :3;
[; ;pic18f4480.h: 15057: unsigned B5EXID :1;
[; ;pic18f4480.h: 15058: };
[; ;pic18f4480.h: 15059: struct {
[; ;pic18f4480.h: 15060: unsigned :3;
[; ;pic18f4480.h: 15061: unsigned B5EXIDE :1;
[; ;pic18f4480.h: 15062: };
[; ;pic18f4480.h: 15063: struct {
[; ;pic18f4480.h: 15064: unsigned :5;
[; ;pic18f4480.h: 15065: unsigned B5SID0 :1;
[; ;pic18f4480.h: 15066: };
[; ;pic18f4480.h: 15067: struct {
[; ;pic18f4480.h: 15068: unsigned :6;
[; ;pic18f4480.h: 15069: unsigned B5SID1 :1;
[; ;pic18f4480.h: 15070: };
[; ;pic18f4480.h: 15071: struct {
[; ;pic18f4480.h: 15072: unsigned :7;
[; ;pic18f4480.h: 15073: unsigned B5SID2 :1;
[; ;pic18f4480.h: 15074: };
[; ;pic18f4480.h: 15075: struct {
[; ;pic18f4480.h: 15076: unsigned :4;
[; ;pic18f4480.h: 15077: unsigned B5SRR :1;
[; ;pic18f4480.h: 15078: };
[; ;pic18f4480.h: 15079: } B5SIDLbits_t;
[; ;pic18f4480.h: 15080: extern volatile B5SIDLbits_t B5SIDLbits @ 0xE72;
[; ;pic18f4480.h: 15169: extern volatile unsigned char B5EIDH @ 0xE73;
"15171
[; ;pic18f4480.h: 15171: asm("B5EIDH equ 0E73h");
[; <" B5EIDH equ 0E73h ;# ">
[; ;pic18f4480.h: 15174: typedef union {
[; ;pic18f4480.h: 15175: struct {
[; ;pic18f4480.h: 15176: unsigned EID8 :1;
[; ;pic18f4480.h: 15177: unsigned EID9 :1;
[; ;pic18f4480.h: 15178: unsigned EID10 :1;
[; ;pic18f4480.h: 15179: unsigned EID11 :1;
[; ;pic18f4480.h: 15180: unsigned EID12 :1;
[; ;pic18f4480.h: 15181: unsigned EID13 :1;
[; ;pic18f4480.h: 15182: unsigned EID14 :1;
[; ;pic18f4480.h: 15183: unsigned EID15 :1;
[; ;pic18f4480.h: 15184: };
[; ;pic18f4480.h: 15185: struct {
[; ;pic18f4480.h: 15186: unsigned :2;
[; ;pic18f4480.h: 15187: unsigned B5EID10 :1;
[; ;pic18f4480.h: 15188: };
[; ;pic18f4480.h: 15189: struct {
[; ;pic18f4480.h: 15190: unsigned :3;
[; ;pic18f4480.h: 15191: unsigned B5EID11 :1;
[; ;pic18f4480.h: 15192: };
[; ;pic18f4480.h: 15193: struct {
[; ;pic18f4480.h: 15194: unsigned :4;
[; ;pic18f4480.h: 15195: unsigned B5EID12 :1;
[; ;pic18f4480.h: 15196: };
[; ;pic18f4480.h: 15197: struct {
[; ;pic18f4480.h: 15198: unsigned :5;
[; ;pic18f4480.h: 15199: unsigned B5EID13 :1;
[; ;pic18f4480.h: 15200: };
[; ;pic18f4480.h: 15201: struct {
[; ;pic18f4480.h: 15202: unsigned :6;
[; ;pic18f4480.h: 15203: unsigned B5EID14 :1;
[; ;pic18f4480.h: 15204: };
[; ;pic18f4480.h: 15205: struct {
[; ;pic18f4480.h: 15206: unsigned :7;
[; ;pic18f4480.h: 15207: unsigned B5EID15 :1;
[; ;pic18f4480.h: 15208: };
[; ;pic18f4480.h: 15209: struct {
[; ;pic18f4480.h: 15210: unsigned B5EID8 :1;
[; ;pic18f4480.h: 15211: };
[; ;pic18f4480.h: 15212: struct {
[; ;pic18f4480.h: 15213: unsigned :1;
[; ;pic18f4480.h: 15214: unsigned B5EID9 :1;
[; ;pic18f4480.h: 15215: };
[; ;pic18f4480.h: 15216: } B5EIDHbits_t;
[; ;pic18f4480.h: 15217: extern volatile B5EIDHbits_t B5EIDHbits @ 0xE73;
[; ;pic18f4480.h: 15301: extern volatile unsigned char B5EIDL @ 0xE74;
"15303
[; ;pic18f4480.h: 15303: asm("B5EIDL equ 0E74h");
[; <" B5EIDL equ 0E74h ;# ">
[; ;pic18f4480.h: 15306: typedef union {
[; ;pic18f4480.h: 15307: struct {
[; ;pic18f4480.h: 15308: unsigned EID0 :1;
[; ;pic18f4480.h: 15309: unsigned EID1 :1;
[; ;pic18f4480.h: 15310: unsigned EID2 :1;
[; ;pic18f4480.h: 15311: unsigned EID3 :1;
[; ;pic18f4480.h: 15312: unsigned EID4 :1;
[; ;pic18f4480.h: 15313: unsigned EID5 :1;
[; ;pic18f4480.h: 15314: unsigned EID6 :1;
[; ;pic18f4480.h: 15315: unsigned EID7 :1;
[; ;pic18f4480.h: 15316: };
[; ;pic18f4480.h: 15317: struct {
[; ;pic18f4480.h: 15318: unsigned B5EID0 :1;
[; ;pic18f4480.h: 15319: };
[; ;pic18f4480.h: 15320: struct {
[; ;pic18f4480.h: 15321: unsigned :1;
[; ;pic18f4480.h: 15322: unsigned B5EID1 :1;
[; ;pic18f4480.h: 15323: };
[; ;pic18f4480.h: 15324: struct {
[; ;pic18f4480.h: 15325: unsigned :2;
[; ;pic18f4480.h: 15326: unsigned B5EID2 :1;
[; ;pic18f4480.h: 15327: };
[; ;pic18f4480.h: 15328: struct {
[; ;pic18f4480.h: 15329: unsigned :3;
[; ;pic18f4480.h: 15330: unsigned B5EID3 :1;
[; ;pic18f4480.h: 15331: };
[; ;pic18f4480.h: 15332: struct {
[; ;pic18f4480.h: 15333: unsigned :4;
[; ;pic18f4480.h: 15334: unsigned B5EID4 :1;
[; ;pic18f4480.h: 15335: };
[; ;pic18f4480.h: 15336: struct {
[; ;pic18f4480.h: 15337: unsigned :5;
[; ;pic18f4480.h: 15338: unsigned B5EID5 :1;
[; ;pic18f4480.h: 15339: };
[; ;pic18f4480.h: 15340: struct {
[; ;pic18f4480.h: 15341: unsigned :6;
[; ;pic18f4480.h: 15342: unsigned B5EID6 :1;
[; ;pic18f4480.h: 15343: };
[; ;pic18f4480.h: 15344: struct {
[; ;pic18f4480.h: 15345: unsigned :7;
[; ;pic18f4480.h: 15346: unsigned B5EID7 :1;
[; ;pic18f4480.h: 15347: };
[; ;pic18f4480.h: 15348: } B5EIDLbits_t;
[; ;pic18f4480.h: 15349: extern volatile B5EIDLbits_t B5EIDLbits @ 0xE74;
[; ;pic18f4480.h: 15433: extern volatile unsigned char B5DLC @ 0xE75;
"15435
[; ;pic18f4480.h: 15435: asm("B5DLC equ 0E75h");
[; <" B5DLC equ 0E75h ;# ">
[; ;pic18f4480.h: 15438: typedef union {
[; ;pic18f4480.h: 15439: struct {
[; ;pic18f4480.h: 15440: unsigned DLC0 :1;
[; ;pic18f4480.h: 15441: unsigned DLC1 :1;
[; ;pic18f4480.h: 15442: unsigned DLC2 :1;
[; ;pic18f4480.h: 15443: unsigned DLC3 :1;
[; ;pic18f4480.h: 15444: unsigned RB0 :1;
[; ;pic18f4480.h: 15445: unsigned RB1 :1;
[; ;pic18f4480.h: 15446: unsigned RXRTR_TXRTR :1;
[; ;pic18f4480.h: 15447: };
[; ;pic18f4480.h: 15448: struct {
[; ;pic18f4480.h: 15449: unsigned :4;
[; ;pic18f4480.h: 15450: unsigned RESRB0 :1;
[; ;pic18f4480.h: 15451: unsigned RESRB1 :1;
[; ;pic18f4480.h: 15452: };
[; ;pic18f4480.h: 15453: struct {
[; ;pic18f4480.h: 15454: unsigned :6;
[; ;pic18f4480.h: 15455: unsigned RXRTR :1;
[; ;pic18f4480.h: 15456: };
[; ;pic18f4480.h: 15457: struct {
[; ;pic18f4480.h: 15458: unsigned B5DLC0 :1;
[; ;pic18f4480.h: 15459: };
[; ;pic18f4480.h: 15460: struct {
[; ;pic18f4480.h: 15461: unsigned :1;
[; ;pic18f4480.h: 15462: unsigned B5DLC1 :1;
[; ;pic18f4480.h: 15463: };
[; ;pic18f4480.h: 15464: struct {
[; ;pic18f4480.h: 15465: unsigned :2;
[; ;pic18f4480.h: 15466: unsigned B5DLC2 :1;
[; ;pic18f4480.h: 15467: };
[; ;pic18f4480.h: 15468: struct {
[; ;pic18f4480.h: 15469: unsigned :3;
[; ;pic18f4480.h: 15470: unsigned B5DLC3 :1;
[; ;pic18f4480.h: 15471: };
[; ;pic18f4480.h: 15472: struct {
[; ;pic18f4480.h: 15473: unsigned :4;
[; ;pic18f4480.h: 15474: unsigned B5RB0 :1;
[; ;pic18f4480.h: 15475: };
[; ;pic18f4480.h: 15476: struct {
[; ;pic18f4480.h: 15477: unsigned :5;
[; ;pic18f4480.h: 15478: unsigned B5RB1 :1;
[; ;pic18f4480.h: 15479: };
[; ;pic18f4480.h: 15480: struct {
[; ;pic18f4480.h: 15481: unsigned :6;
[; ;pic18f4480.h: 15482: unsigned B5RXRTR :1;
[; ;pic18f4480.h: 15483: };
[; ;pic18f4480.h: 15484: } B5DLCbits_t;
[; ;pic18f4480.h: 15485: extern volatile B5DLCbits_t B5DLCbits @ 0xE75;
[; ;pic18f4480.h: 15574: extern volatile unsigned char B5D0 @ 0xE76;
"15576
[; ;pic18f4480.h: 15576: asm("B5D0 equ 0E76h");
[; <" B5D0 equ 0E76h ;# ">
[; ;pic18f4480.h: 15579: typedef union {
[; ;pic18f4480.h: 15580: struct {
[; ;pic18f4480.h: 15581: unsigned B5D00 :1;
[; ;pic18f4480.h: 15582: unsigned B5D01 :1;
[; ;pic18f4480.h: 15583: unsigned B5D02 :1;
[; ;pic18f4480.h: 15584: unsigned B5D03 :1;
[; ;pic18f4480.h: 15585: unsigned B5D04 :1;
[; ;pic18f4480.h: 15586: unsigned B5D05 :1;
[; ;pic18f4480.h: 15587: unsigned B5D06 :1;
[; ;pic18f4480.h: 15588: unsigned B5D07 :1;
[; ;pic18f4480.h: 15589: };
[; ;pic18f4480.h: 15590: struct {
[; ;pic18f4480.h: 15591: unsigned :7;
[; ;pic18f4480.h: 15592: unsigned B57D07 :1;
[; ;pic18f4480.h: 15593: };
[; ;pic18f4480.h: 15594: } B5D0bits_t;
[; ;pic18f4480.h: 15595: extern volatile B5D0bits_t B5D0bits @ 0xE76;
[; ;pic18f4480.h: 15644: extern volatile unsigned char B5D1 @ 0xE77;
"15646
[; ;pic18f4480.h: 15646: asm("B5D1 equ 0E77h");
[; <" B5D1 equ 0E77h ;# ">
[; ;pic18f4480.h: 15649: typedef union {
[; ;pic18f4480.h: 15650: struct {
[; ;pic18f4480.h: 15651: unsigned B5D10 :1;
[; ;pic18f4480.h: 15652: unsigned B5D11 :1;
[; ;pic18f4480.h: 15653: unsigned B5D12 :1;
[; ;pic18f4480.h: 15654: unsigned B5D13 :1;
[; ;pic18f4480.h: 15655: unsigned B5D14 :1;
[; ;pic18f4480.h: 15656: unsigned B5D15 :1;
[; ;pic18f4480.h: 15657: unsigned B5D16 :1;
[; ;pic18f4480.h: 15658: unsigned B5D17 :1;
[; ;pic18f4480.h: 15659: };
[; ;pic18f4480.h: 15660: } B5D1bits_t;
[; ;pic18f4480.h: 15661: extern volatile B5D1bits_t B5D1bits @ 0xE77;
[; ;pic18f4480.h: 15705: extern volatile unsigned char B5D2 @ 0xE78;
"15707
[; ;pic18f4480.h: 15707: asm("B5D2 equ 0E78h");
[; <" B5D2 equ 0E78h ;# ">
[; ;pic18f4480.h: 15710: typedef union {
[; ;pic18f4480.h: 15711: struct {
[; ;pic18f4480.h: 15712: unsigned B5D20 :1;
[; ;pic18f4480.h: 15713: unsigned B5D21 :1;
[; ;pic18f4480.h: 15714: unsigned B5D22 :1;
[; ;pic18f4480.h: 15715: unsigned B5D23 :1;
[; ;pic18f4480.h: 15716: unsigned B5D24 :1;
[; ;pic18f4480.h: 15717: unsigned B5D25 :1;
[; ;pic18f4480.h: 15718: unsigned B5D26 :1;
[; ;pic18f4480.h: 15719: unsigned B5D27 :1;
[; ;pic18f4480.h: 15720: };
[; ;pic18f4480.h: 15721: struct {
[; ;pic18f4480.h: 15722: unsigned :3;
[; ;pic18f4480.h: 15723: unsigned B57D23 :1;
[; ;pic18f4480.h: 15724: };
[; ;pic18f4480.h: 15725: } B5D2bits_t;
[; ;pic18f4480.h: 15726: extern volatile B5D2bits_t B5D2bits @ 0xE78;
[; ;pic18f4480.h: 15775: extern volatile unsigned char B5D3 @ 0xE79;
"15777
[; ;pic18f4480.h: 15777: asm("B5D3 equ 0E79h");
[; <" B5D3 equ 0E79h ;# ">
[; ;pic18f4480.h: 15780: typedef union {
[; ;pic18f4480.h: 15781: struct {
[; ;pic18f4480.h: 15782: unsigned B5D30 :1;
[; ;pic18f4480.h: 15783: unsigned B5D31 :1;
[; ;pic18f4480.h: 15784: unsigned B5D32 :1;
[; ;pic18f4480.h: 15785: unsigned B5D33 :1;
[; ;pic18f4480.h: 15786: unsigned B5D34 :1;
[; ;pic18f4480.h: 15787: unsigned B5D35 :1;
[; ;pic18f4480.h: 15788: unsigned B5D36 :1;
[; ;pic18f4480.h: 15789: unsigned B5D37 :1;
[; ;pic18f4480.h: 15790: };
[; ;pic18f4480.h: 15791: } B5D3bits_t;
[; ;pic18f4480.h: 15792: extern volatile B5D3bits_t B5D3bits @ 0xE79;
[; ;pic18f4480.h: 15836: extern volatile unsigned char B5D4 @ 0xE7A;
"15838
[; ;pic18f4480.h: 15838: asm("B5D4 equ 0E7Ah");
[; <" B5D4 equ 0E7Ah ;# ">
[; ;pic18f4480.h: 15841: typedef union {
[; ;pic18f4480.h: 15842: struct {
[; ;pic18f4480.h: 15843: unsigned B5D40 :1;
[; ;pic18f4480.h: 15844: unsigned B5D41 :1;
[; ;pic18f4480.h: 15845: unsigned B5D42 :1;
[; ;pic18f4480.h: 15846: unsigned B5D43 :1;
[; ;pic18f4480.h: 15847: unsigned B5D44 :1;
[; ;pic18f4480.h: 15848: unsigned B5D45 :1;
[; ;pic18f4480.h: 15849: unsigned B5D46 :1;
[; ;pic18f4480.h: 15850: unsigned B5D47 :1;
[; ;pic18f4480.h: 15851: };
[; ;pic18f4480.h: 15852: } B5D4bits_t;
[; ;pic18f4480.h: 15853: extern volatile B5D4bits_t B5D4bits @ 0xE7A;
[; ;pic18f4480.h: 15897: extern volatile unsigned char B5D5 @ 0xE7B;
"15899
[; ;pic18f4480.h: 15899: asm("B5D5 equ 0E7Bh");
[; <" B5D5 equ 0E7Bh ;# ">
[; ;pic18f4480.h: 15902: typedef union {
[; ;pic18f4480.h: 15903: struct {
[; ;pic18f4480.h: 15904: unsigned B5D50 :1;
[; ;pic18f4480.h: 15905: unsigned B5D51 :1;
[; ;pic18f4480.h: 15906: unsigned B5D52 :1;
[; ;pic18f4480.h: 15907: unsigned B5D53 :1;
[; ;pic18f4480.h: 15908: unsigned B5D54 :1;
[; ;pic18f4480.h: 15909: unsigned B5D55 :1;
[; ;pic18f4480.h: 15910: unsigned B5D56 :1;
[; ;pic18f4480.h: 15911: unsigned B5D57 :1;
[; ;pic18f4480.h: 15912: };
[; ;pic18f4480.h: 15913: } B5D5bits_t;
[; ;pic18f4480.h: 15914: extern volatile B5D5bits_t B5D5bits @ 0xE7B;
[; ;pic18f4480.h: 15958: extern volatile unsigned char B5D6 @ 0xE7C;
"15960
[; ;pic18f4480.h: 15960: asm("B5D6 equ 0E7Ch");
[; <" B5D6 equ 0E7Ch ;# ">
[; ;pic18f4480.h: 15963: typedef union {
[; ;pic18f4480.h: 15964: struct {
[; ;pic18f4480.h: 15965: unsigned B5D60 :1;
[; ;pic18f4480.h: 15966: unsigned B5D61 :1;
[; ;pic18f4480.h: 15967: unsigned B5D62 :1;
[; ;pic18f4480.h: 15968: unsigned B5D63 :1;
[; ;pic18f4480.h: 15969: unsigned B5D64 :1;
[; ;pic18f4480.h: 15970: unsigned B5D65 :1;
[; ;pic18f4480.h: 15971: unsigned B5D66 :1;
[; ;pic18f4480.h: 15972: unsigned B5D67 :1;
[; ;pic18f4480.h: 15973: };
[; ;pic18f4480.h: 15974: } B5D6bits_t;
[; ;pic18f4480.h: 15975: extern volatile B5D6bits_t B5D6bits @ 0xE7C;
[; ;pic18f4480.h: 16019: extern volatile unsigned char B5D7 @ 0xE7D;
"16021
[; ;pic18f4480.h: 16021: asm("B5D7 equ 0E7Dh");
[; <" B5D7 equ 0E7Dh ;# ">
[; ;pic18f4480.h: 16024: typedef union {
[; ;pic18f4480.h: 16025: struct {
[; ;pic18f4480.h: 16026: unsigned B5D70 :1;
[; ;pic18f4480.h: 16027: unsigned B5D71 :1;
[; ;pic18f4480.h: 16028: unsigned B5D72 :1;
[; ;pic18f4480.h: 16029: unsigned B5D73 :1;
[; ;pic18f4480.h: 16030: unsigned B5D74 :1;
[; ;pic18f4480.h: 16031: unsigned B5D75 :1;
[; ;pic18f4480.h: 16032: unsigned B5D76 :1;
[; ;pic18f4480.h: 16033: unsigned B5D77 :1;
[; ;pic18f4480.h: 16034: };
[; ;pic18f4480.h: 16035: } B5D7bits_t;
[; ;pic18f4480.h: 16036: extern volatile B5D7bits_t B5D7bits @ 0xE7D;
[; ;pic18f4480.h: 16080: extern volatile unsigned char CANSTAT_RO4 @ 0xE7E;
"16082
[; ;pic18f4480.h: 16082: asm("CANSTAT_RO4 equ 0E7Eh");
[; <" CANSTAT_RO4 equ 0E7Eh ;# ">
[; ;pic18f4480.h: 16085: typedef union {
[; ;pic18f4480.h: 16086: struct {
[; ;pic18f4480.h: 16087: unsigned EICODE0 :1;
[; ;pic18f4480.h: 16088: unsigned EICODE1_ICODE0 :1;
[; ;pic18f4480.h: 16089: unsigned EICODE2_ICODE1 :1;
[; ;pic18f4480.h: 16090: unsigned EICODE3_ICODE2 :1;
[; ;pic18f4480.h: 16091: unsigned EICODE4 :1;
[; ;pic18f4480.h: 16092: unsigned OPMODE0 :1;
[; ;pic18f4480.h: 16093: unsigned OPMODE1 :1;
[; ;pic18f4480.h: 16094: unsigned OPMODE2 :1;
[; ;pic18f4480.h: 16095: };
[; ;pic18f4480.h: 16096: struct {
[; ;pic18f4480.h: 16097: unsigned ICODE0 :1;
[; ;pic18f4480.h: 16098: unsigned ICODE1 :1;
[; ;pic18f4480.h: 16099: unsigned ICODE2 :1;
[; ;pic18f4480.h: 16100: unsigned ICODE3 :1;
[; ;pic18f4480.h: 16101: unsigned ICODE4 :1;
[; ;pic18f4480.h: 16102: };
[; ;pic18f4480.h: 16103: } CANSTAT_RO4bits_t;
[; ;pic18f4480.h: 16104: extern volatile CANSTAT_RO4bits_t CANSTAT_RO4bits @ 0xE7E;
[; ;pic18f4480.h: 16173: extern volatile unsigned char CANCON_RO4 @ 0xE7F;
"16175
[; ;pic18f4480.h: 16175: asm("CANCON_RO4 equ 0E7Fh");
[; <" CANCON_RO4 equ 0E7Fh ;# ">
[; ;pic18f4480.h: 16178: typedef union {
[; ;pic18f4480.h: 16179: struct {
[; ;pic18f4480.h: 16180: unsigned FP0 :1;
[; ;pic18f4480.h: 16181: unsigned WIN0_FP1 :1;
[; ;pic18f4480.h: 16182: unsigned WIN1_FP2 :1;
[; ;pic18f4480.h: 16183: unsigned WIN2_FP3 :1;
[; ;pic18f4480.h: 16184: unsigned ABAT :1;
[; ;pic18f4480.h: 16185: unsigned REQOP0 :1;
[; ;pic18f4480.h: 16186: unsigned REQOP1 :1;
[; ;pic18f4480.h: 16187: unsigned REQOP2 :1;
[; ;pic18f4480.h: 16188: };
[; ;pic18f4480.h: 16189: struct {
[; ;pic18f4480.h: 16190: unsigned :1;
[; ;pic18f4480.h: 16191: unsigned WIN0 :1;
[; ;pic18f4480.h: 16192: unsigned WIN1 :1;
[; ;pic18f4480.h: 16193: unsigned WIN2 :1;
[; ;pic18f4480.h: 16194: };
[; ;pic18f4480.h: 16195: } CANCON_RO4bits_t;
[; ;pic18f4480.h: 16196: extern volatile CANCON_RO4bits_t CANCON_RO4bits @ 0xE7F;
[; ;pic18f4480.h: 16255: extern volatile unsigned char RXF0SIDH @ 0xF00;
"16257
[; ;pic18f4480.h: 16257: asm("RXF0SIDH equ 0F00h");
[; <" RXF0SIDH equ 0F00h ;# ">
[; ;pic18f4480.h: 16260: typedef union {
[; ;pic18f4480.h: 16261: struct {
[; ;pic18f4480.h: 16262: unsigned SID3 :1;
[; ;pic18f4480.h: 16263: unsigned SID4 :1;
[; ;pic18f4480.h: 16264: unsigned SID5 :1;
[; ;pic18f4480.h: 16265: unsigned SID6 :1;
[; ;pic18f4480.h: 16266: unsigned SID7 :1;
[; ;pic18f4480.h: 16267: unsigned SID8 :1;
[; ;pic18f4480.h: 16268: unsigned SID9 :1;
[; ;pic18f4480.h: 16269: unsigned SID10 :1;
[; ;pic18f4480.h: 16270: };
[; ;pic18f4480.h: 16271: struct {
[; ;pic18f4480.h: 16272: unsigned :7;
[; ;pic18f4480.h: 16273: unsigned RXF0SID10 :1;
[; ;pic18f4480.h: 16274: };
[; ;pic18f4480.h: 16275: struct {
[; ;pic18f4480.h: 16276: unsigned RXF0SID3 :1;
[; ;pic18f4480.h: 16277: };
[; ;pic18f4480.h: 16278: struct {
[; ;pic18f4480.h: 16279: unsigned :1;
[; ;pic18f4480.h: 16280: unsigned RXF0SID4 :1;
[; ;pic18f4480.h: 16281: };
[; ;pic18f4480.h: 16282: struct {
[; ;pic18f4480.h: 16283: unsigned :2;
[; ;pic18f4480.h: 16284: unsigned RXF0SID5 :1;
[; ;pic18f4480.h: 16285: };
[; ;pic18f4480.h: 16286: struct {
[; ;pic18f4480.h: 16287: unsigned :3;
[; ;pic18f4480.h: 16288: unsigned RXF0SID6 :1;
[; ;pic18f4480.h: 16289: };
[; ;pic18f4480.h: 16290: struct {
[; ;pic18f4480.h: 16291: unsigned :4;
[; ;pic18f4480.h: 16292: unsigned RXF0SID7 :1;
[; ;pic18f4480.h: 16293: };
[; ;pic18f4480.h: 16294: struct {
[; ;pic18f4480.h: 16295: unsigned :5;
[; ;pic18f4480.h: 16296: unsigned RXF0SID8 :1;
[; ;pic18f4480.h: 16297: };
[; ;pic18f4480.h: 16298: struct {
[; ;pic18f4480.h: 16299: unsigned :6;
[; ;pic18f4480.h: 16300: unsigned RXF0SID9 :1;
[; ;pic18f4480.h: 16301: };
[; ;pic18f4480.h: 16302: } RXF0SIDHbits_t;
[; ;pic18f4480.h: 16303: extern volatile RXF0SIDHbits_t RXF0SIDHbits @ 0xF00;
[; ;pic18f4480.h: 16387: extern volatile unsigned char RXF0SIDL @ 0xF01;
"16389
[; ;pic18f4480.h: 16389: asm("RXF0SIDL equ 0F01h");
[; <" RXF0SIDL equ 0F01h ;# ">
[; ;pic18f4480.h: 16392: typedef union {
[; ;pic18f4480.h: 16393: struct {
[; ;pic18f4480.h: 16394: unsigned EID16 :1;
[; ;pic18f4480.h: 16395: unsigned EID17 :1;
[; ;pic18f4480.h: 16396: unsigned :1;
[; ;pic18f4480.h: 16397: unsigned EXIDEN :1;
[; ;pic18f4480.h: 16398: unsigned :1;
[; ;pic18f4480.h: 16399: unsigned SID0 :1;
[; ;pic18f4480.h: 16400: unsigned SID1 :1;
[; ;pic18f4480.h: 16401: unsigned SID2 :1;
[; ;pic18f4480.h: 16402: };
[; ;pic18f4480.h: 16403: struct {
[; ;pic18f4480.h: 16404: unsigned :3;
[; ;pic18f4480.h: 16405: unsigned EXIDE :1;
[; ;pic18f4480.h: 16406: };
[; ;pic18f4480.h: 16407: struct {
[; ;pic18f4480.h: 16408: unsigned RXF0EID16 :1;
[; ;pic18f4480.h: 16409: };
[; ;pic18f4480.h: 16410: struct {
[; ;pic18f4480.h: 16411: unsigned :1;
[; ;pic18f4480.h: 16412: unsigned RXF0EID17 :1;
[; ;pic18f4480.h: 16413: };
[; ;pic18f4480.h: 16414: struct {
[; ;pic18f4480.h: 16415: unsigned :3;
[; ;pic18f4480.h: 16416: unsigned RXF0EXIDEN :1;
[; ;pic18f4480.h: 16417: };
[; ;pic18f4480.h: 16418: struct {
[; ;pic18f4480.h: 16419: unsigned :5;
[; ;pic18f4480.h: 16420: unsigned RXF0SID0 :1;
[; ;pic18f4480.h: 16421: };
[; ;pic18f4480.h: 16422: struct {
[; ;pic18f4480.h: 16423: unsigned :6;
[; ;pic18f4480.h: 16424: unsigned RXF0SID1 :1;
[; ;pic18f4480.h: 16425: };
[; ;pic18f4480.h: 16426: struct {
[; ;pic18f4480.h: 16427: unsigned :7;
[; ;pic18f4480.h: 16428: unsigned RXF0SID2 :1;
[; ;pic18f4480.h: 16429: };
[; ;pic18f4480.h: 16430: } RXF0SIDLbits_t;
[; ;pic18f4480.h: 16431: extern volatile RXF0SIDLbits_t RXF0SIDLbits @ 0xF01;
[; ;pic18f4480.h: 16500: extern volatile unsigned char RXF0EIDH @ 0xF02;
"16502
[; ;pic18f4480.h: 16502: asm("RXF0EIDH equ 0F02h");
[; <" RXF0EIDH equ 0F02h ;# ">
[; ;pic18f4480.h: 16505: typedef union {
[; ;pic18f4480.h: 16506: struct {
[; ;pic18f4480.h: 16507: unsigned EID8 :1;
[; ;pic18f4480.h: 16508: unsigned EID9 :1;
[; ;pic18f4480.h: 16509: unsigned EID10 :1;
[; ;pic18f4480.h: 16510: unsigned EID11 :1;
[; ;pic18f4480.h: 16511: unsigned EID12 :1;
[; ;pic18f4480.h: 16512: unsigned EID13 :1;
[; ;pic18f4480.h: 16513: unsigned EID14 :1;
[; ;pic18f4480.h: 16514: unsigned EID15 :1;
[; ;pic18f4480.h: 16515: };
[; ;pic18f4480.h: 16516: struct {
[; ;pic18f4480.h: 16517: unsigned :2;
[; ;pic18f4480.h: 16518: unsigned RXF0EID10 :1;
[; ;pic18f4480.h: 16519: };
[; ;pic18f4480.h: 16520: struct {
[; ;pic18f4480.h: 16521: unsigned :3;
[; ;pic18f4480.h: 16522: unsigned RXF0EID11 :1;
[; ;pic18f4480.h: 16523: };
[; ;pic18f4480.h: 16524: struct {
[; ;pic18f4480.h: 16525: unsigned :4;
[; ;pic18f4480.h: 16526: unsigned RXF0EID12 :1;
[; ;pic18f4480.h: 16527: };
[; ;pic18f4480.h: 16528: struct {
[; ;pic18f4480.h: 16529: unsigned :5;
[; ;pic18f4480.h: 16530: unsigned RXF0EID13 :1;
[; ;pic18f4480.h: 16531: };
[; ;pic18f4480.h: 16532: struct {
[; ;pic18f4480.h: 16533: unsigned :6;
[; ;pic18f4480.h: 16534: unsigned RXF0EID14 :1;
[; ;pic18f4480.h: 16535: };
[; ;pic18f4480.h: 16536: struct {
[; ;pic18f4480.h: 16537: unsigned :7;
[; ;pic18f4480.h: 16538: unsigned RXF0EID15 :1;
[; ;pic18f4480.h: 16539: };
[; ;pic18f4480.h: 16540: struct {
[; ;pic18f4480.h: 16541: unsigned RXF0EID8 :1;
[; ;pic18f4480.h: 16542: };
[; ;pic18f4480.h: 16543: struct {
[; ;pic18f4480.h: 16544: unsigned :1;
[; ;pic18f4480.h: 16545: unsigned RXF0EID9 :1;
[; ;pic18f4480.h: 16546: };
[; ;pic18f4480.h: 16547: } RXF0EIDHbits_t;
[; ;pic18f4480.h: 16548: extern volatile RXF0EIDHbits_t RXF0EIDHbits @ 0xF02;
[; ;pic18f4480.h: 16632: extern volatile unsigned char RXF0EIDL @ 0xF03;
"16634
[; ;pic18f4480.h: 16634: asm("RXF0EIDL equ 0F03h");
[; <" RXF0EIDL equ 0F03h ;# ">
[; ;pic18f4480.h: 16637: typedef union {
[; ;pic18f4480.h: 16638: struct {
[; ;pic18f4480.h: 16639: unsigned EID0 :1;
[; ;pic18f4480.h: 16640: unsigned EID1 :1;
[; ;pic18f4480.h: 16641: unsigned EID2 :1;
[; ;pic18f4480.h: 16642: unsigned EID3 :1;
[; ;pic18f4480.h: 16643: unsigned EID4 :1;
[; ;pic18f4480.h: 16644: unsigned EID5 :1;
[; ;pic18f4480.h: 16645: unsigned EID6 :1;
[; ;pic18f4480.h: 16646: unsigned EID7 :1;
[; ;pic18f4480.h: 16647: };
[; ;pic18f4480.h: 16648: struct {
[; ;pic18f4480.h: 16649: unsigned RXF0EID0 :1;
[; ;pic18f4480.h: 16650: };
[; ;pic18f4480.h: 16651: struct {
[; ;pic18f4480.h: 16652: unsigned :1;
[; ;pic18f4480.h: 16653: unsigned RXF0EID1 :1;
[; ;pic18f4480.h: 16654: };
[; ;pic18f4480.h: 16655: struct {
[; ;pic18f4480.h: 16656: unsigned :2;
[; ;pic18f4480.h: 16657: unsigned RXF0EID2 :1;
[; ;pic18f4480.h: 16658: };
[; ;pic18f4480.h: 16659: struct {
[; ;pic18f4480.h: 16660: unsigned :3;
[; ;pic18f4480.h: 16661: unsigned RXF0EID3 :1;
[; ;pic18f4480.h: 16662: };
[; ;pic18f4480.h: 16663: struct {
[; ;pic18f4480.h: 16664: unsigned :4;
[; ;pic18f4480.h: 16665: unsigned RXF0EID4 :1;
[; ;pic18f4480.h: 16666: };
[; ;pic18f4480.h: 16667: struct {
[; ;pic18f4480.h: 16668: unsigned :5;
[; ;pic18f4480.h: 16669: unsigned RXF0EID5 :1;
[; ;pic18f4480.h: 16670: };
[; ;pic18f4480.h: 16671: struct {
[; ;pic18f4480.h: 16672: unsigned :6;
[; ;pic18f4480.h: 16673: unsigned RXF0EID6 :1;
[; ;pic18f4480.h: 16674: };
[; ;pic18f4480.h: 16675: struct {
[; ;pic18f4480.h: 16676: unsigned :7;
[; ;pic18f4480.h: 16677: unsigned RXF0EID7 :1;
[; ;pic18f4480.h: 16678: };
[; ;pic18f4480.h: 16679: } RXF0EIDLbits_t;
[; ;pic18f4480.h: 16680: extern volatile RXF0EIDLbits_t RXF0EIDLbits @ 0xF03;
[; ;pic18f4480.h: 16764: extern volatile unsigned char RXF1SIDH @ 0xF04;
"16766
[; ;pic18f4480.h: 16766: asm("RXF1SIDH equ 0F04h");
[; <" RXF1SIDH equ 0F04h ;# ">
[; ;pic18f4480.h: 16769: typedef union {
[; ;pic18f4480.h: 16770: struct {
[; ;pic18f4480.h: 16771: unsigned SID3 :1;
[; ;pic18f4480.h: 16772: unsigned SID4 :1;
[; ;pic18f4480.h: 16773: unsigned SID5 :1;
[; ;pic18f4480.h: 16774: unsigned SID6 :1;
[; ;pic18f4480.h: 16775: unsigned SID7 :1;
[; ;pic18f4480.h: 16776: unsigned SID8 :1;
[; ;pic18f4480.h: 16777: unsigned SID9 :1;
[; ;pic18f4480.h: 16778: unsigned SID10 :1;
[; ;pic18f4480.h: 16779: };
[; ;pic18f4480.h: 16780: struct {
[; ;pic18f4480.h: 16781: unsigned :7;
[; ;pic18f4480.h: 16782: unsigned RXF1SID10 :1;
[; ;pic18f4480.h: 16783: };
[; ;pic18f4480.h: 16784: struct {
[; ;pic18f4480.h: 16785: unsigned RXF1SID3 :1;
[; ;pic18f4480.h: 16786: };
[; ;pic18f4480.h: 16787: struct {
[; ;pic18f4480.h: 16788: unsigned :1;
[; ;pic18f4480.h: 16789: unsigned RXF1SID4 :1;
[; ;pic18f4480.h: 16790: };
[; ;pic18f4480.h: 16791: struct {
[; ;pic18f4480.h: 16792: unsigned :2;
[; ;pic18f4480.h: 16793: unsigned RXF1SID5 :1;
[; ;pic18f4480.h: 16794: };
[; ;pic18f4480.h: 16795: struct {
[; ;pic18f4480.h: 16796: unsigned :3;
[; ;pic18f4480.h: 16797: unsigned RXF1SID6 :1;
[; ;pic18f4480.h: 16798: };
[; ;pic18f4480.h: 16799: struct {
[; ;pic18f4480.h: 16800: unsigned :4;
[; ;pic18f4480.h: 16801: unsigned RXF1SID7 :1;
[; ;pic18f4480.h: 16802: };
[; ;pic18f4480.h: 16803: struct {
[; ;pic18f4480.h: 16804: unsigned :5;
[; ;pic18f4480.h: 16805: unsigned RXF1SID8 :1;
[; ;pic18f4480.h: 16806: };
[; ;pic18f4480.h: 16807: struct {
[; ;pic18f4480.h: 16808: unsigned :6;
[; ;pic18f4480.h: 16809: unsigned RXF1SID9 :1;
[; ;pic18f4480.h: 16810: };
[; ;pic18f4480.h: 16811: } RXF1SIDHbits_t;
[; ;pic18f4480.h: 16812: extern volatile RXF1SIDHbits_t RXF1SIDHbits @ 0xF04;
[; ;pic18f4480.h: 16896: extern volatile unsigned char RXF1SIDL @ 0xF05;
"16898
[; ;pic18f4480.h: 16898: asm("RXF1SIDL equ 0F05h");
[; <" RXF1SIDL equ 0F05h ;# ">
[; ;pic18f4480.h: 16901: typedef union {
[; ;pic18f4480.h: 16902: struct {
[; ;pic18f4480.h: 16903: unsigned EID16 :1;
[; ;pic18f4480.h: 16904: unsigned EID17 :1;
[; ;pic18f4480.h: 16905: unsigned :1;
[; ;pic18f4480.h: 16906: unsigned EXIDEN :1;
[; ;pic18f4480.h: 16907: unsigned :1;
[; ;pic18f4480.h: 16908: unsigned SID0 :1;
[; ;pic18f4480.h: 16909: unsigned SID1 :1;
[; ;pic18f4480.h: 16910: unsigned SID2 :1;
[; ;pic18f4480.h: 16911: };
[; ;pic18f4480.h: 16912: struct {
[; ;pic18f4480.h: 16913: unsigned :3;
[; ;pic18f4480.h: 16914: unsigned EXIDE :1;
[; ;pic18f4480.h: 16915: };
[; ;pic18f4480.h: 16916: struct {
[; ;pic18f4480.h: 16917: unsigned RXF1EID16 :1;
[; ;pic18f4480.h: 16918: };
[; ;pic18f4480.h: 16919: struct {
[; ;pic18f4480.h: 16920: unsigned :1;
[; ;pic18f4480.h: 16921: unsigned RXF1EID17 :1;
[; ;pic18f4480.h: 16922: };
[; ;pic18f4480.h: 16923: struct {
[; ;pic18f4480.h: 16924: unsigned :3;
[; ;pic18f4480.h: 16925: unsigned RXF1EXIDEN :1;
[; ;pic18f4480.h: 16926: };
[; ;pic18f4480.h: 16927: struct {
[; ;pic18f4480.h: 16928: unsigned :5;
[; ;pic18f4480.h: 16929: unsigned RXF1SID0 :1;
[; ;pic18f4480.h: 16930: };
[; ;pic18f4480.h: 16931: struct {
[; ;pic18f4480.h: 16932: unsigned :6;
[; ;pic18f4480.h: 16933: unsigned RXF1SID1 :1;
[; ;pic18f4480.h: 16934: };
[; ;pic18f4480.h: 16935: struct {
[; ;pic18f4480.h: 16936: unsigned :7;
[; ;pic18f4480.h: 16937: unsigned RXF1SID2 :1;
[; ;pic18f4480.h: 16938: };
[; ;pic18f4480.h: 16939: } RXF1SIDLbits_t;
[; ;pic18f4480.h: 16940: extern volatile RXF1SIDLbits_t RXF1SIDLbits @ 0xF05;
[; ;pic18f4480.h: 17009: extern volatile unsigned char RXF1EIDH @ 0xF06;
"17011
[; ;pic18f4480.h: 17011: asm("RXF1EIDH equ 0F06h");
[; <" RXF1EIDH equ 0F06h ;# ">
[; ;pic18f4480.h: 17014: typedef union {
[; ;pic18f4480.h: 17015: struct {
[; ;pic18f4480.h: 17016: unsigned EID8 :1;
[; ;pic18f4480.h: 17017: unsigned EID9 :1;
[; ;pic18f4480.h: 17018: unsigned EID10 :1;
[; ;pic18f4480.h: 17019: unsigned EID11 :1;
[; ;pic18f4480.h: 17020: unsigned EID12 :1;
[; ;pic18f4480.h: 17021: unsigned EID13 :1;
[; ;pic18f4480.h: 17022: unsigned EID14 :1;
[; ;pic18f4480.h: 17023: unsigned EID15 :1;
[; ;pic18f4480.h: 17024: };
[; ;pic18f4480.h: 17025: struct {
[; ;pic18f4480.h: 17026: unsigned :2;
[; ;pic18f4480.h: 17027: unsigned RXF1EID10 :1;
[; ;pic18f4480.h: 17028: };
[; ;pic18f4480.h: 17029: struct {
[; ;pic18f4480.h: 17030: unsigned :3;
[; ;pic18f4480.h: 17031: unsigned RXF1EID11 :1;
[; ;pic18f4480.h: 17032: };
[; ;pic18f4480.h: 17033: struct {
[; ;pic18f4480.h: 17034: unsigned :4;
[; ;pic18f4480.h: 17035: unsigned RXF1EID12 :1;
[; ;pic18f4480.h: 17036: };
[; ;pic18f4480.h: 17037: struct {
[; ;pic18f4480.h: 17038: unsigned :5;
[; ;pic18f4480.h: 17039: unsigned RXF1EID13 :1;
[; ;pic18f4480.h: 17040: };
[; ;pic18f4480.h: 17041: struct {
[; ;pic18f4480.h: 17042: unsigned :6;
[; ;pic18f4480.h: 17043: unsigned RXF1EID14 :1;
[; ;pic18f4480.h: 17044: };
[; ;pic18f4480.h: 17045: struct {
[; ;pic18f4480.h: 17046: unsigned :7;
[; ;pic18f4480.h: 17047: unsigned RXF1EID15 :1;
[; ;pic18f4480.h: 17048: };
[; ;pic18f4480.h: 17049: struct {
[; ;pic18f4480.h: 17050: unsigned RXF1EID8 :1;
[; ;pic18f4480.h: 17051: };
[; ;pic18f4480.h: 17052: struct {
[; ;pic18f4480.h: 17053: unsigned :1;
[; ;pic18f4480.h: 17054: unsigned RXF1EID9 :1;
[; ;pic18f4480.h: 17055: };
[; ;pic18f4480.h: 17056: } RXF1EIDHbits_t;
[; ;pic18f4480.h: 17057: extern volatile RXF1EIDHbits_t RXF1EIDHbits @ 0xF06;
[; ;pic18f4480.h: 17141: extern volatile unsigned char RXF1EIDL @ 0xF07;
"17143
[; ;pic18f4480.h: 17143: asm("RXF1EIDL equ 0F07h");
[; <" RXF1EIDL equ 0F07h ;# ">
[; ;pic18f4480.h: 17146: typedef union {
[; ;pic18f4480.h: 17147: struct {
[; ;pic18f4480.h: 17148: unsigned EID0 :1;
[; ;pic18f4480.h: 17149: unsigned EID1 :1;
[; ;pic18f4480.h: 17150: unsigned EID2 :1;
[; ;pic18f4480.h: 17151: unsigned EID3 :1;
[; ;pic18f4480.h: 17152: unsigned EID4 :1;
[; ;pic18f4480.h: 17153: unsigned EID5 :1;
[; ;pic18f4480.h: 17154: unsigned EID6 :1;
[; ;pic18f4480.h: 17155: unsigned EID7 :1;
[; ;pic18f4480.h: 17156: };
[; ;pic18f4480.h: 17157: struct {
[; ;pic18f4480.h: 17158: unsigned RXF1EID0 :1;
[; ;pic18f4480.h: 17159: };
[; ;pic18f4480.h: 17160: struct {
[; ;pic18f4480.h: 17161: unsigned :1;
[; ;pic18f4480.h: 17162: unsigned RXF1EID1 :1;
[; ;pic18f4480.h: 17163: };
[; ;pic18f4480.h: 17164: struct {
[; ;pic18f4480.h: 17165: unsigned :2;
[; ;pic18f4480.h: 17166: unsigned RXF1EID2 :1;
[; ;pic18f4480.h: 17167: };
[; ;pic18f4480.h: 17168: struct {
[; ;pic18f4480.h: 17169: unsigned :3;
[; ;pic18f4480.h: 17170: unsigned RXF1EID3 :1;
[; ;pic18f4480.h: 17171: };
[; ;pic18f4480.h: 17172: struct {
[; ;pic18f4480.h: 17173: unsigned :4;
[; ;pic18f4480.h: 17174: unsigned RXF1EID4 :1;
[; ;pic18f4480.h: 17175: };
[; ;pic18f4480.h: 17176: struct {
[; ;pic18f4480.h: 17177: unsigned :5;
[; ;pic18f4480.h: 17178: unsigned RXF1EID5 :1;
[; ;pic18f4480.h: 17179: };
[; ;pic18f4480.h: 17180: struct {
[; ;pic18f4480.h: 17181: unsigned :6;
[; ;pic18f4480.h: 17182: unsigned RXF1EID6 :1;
[; ;pic18f4480.h: 17183: };
[; ;pic18f4480.h: 17184: struct {
[; ;pic18f4480.h: 17185: unsigned :7;
[; ;pic18f4480.h: 17186: unsigned RXF1EID7 :1;
[; ;pic18f4480.h: 17187: };
[; ;pic18f4480.h: 17188: } RXF1EIDLbits_t;
[; ;pic18f4480.h: 17189: extern volatile RXF1EIDLbits_t RXF1EIDLbits @ 0xF07;
[; ;pic18f4480.h: 17273: extern volatile unsigned char RXF2SIDH @ 0xF08;
"17275
[; ;pic18f4480.h: 17275: asm("RXF2SIDH equ 0F08h");
[; <" RXF2SIDH equ 0F08h ;# ">
[; ;pic18f4480.h: 17278: typedef union {
[; ;pic18f4480.h: 17279: struct {
[; ;pic18f4480.h: 17280: unsigned SID3 :1;
[; ;pic18f4480.h: 17281: unsigned SID4 :1;
[; ;pic18f4480.h: 17282: unsigned SID5 :1;
[; ;pic18f4480.h: 17283: unsigned SID6 :1;
[; ;pic18f4480.h: 17284: unsigned SID7 :1;
[; ;pic18f4480.h: 17285: unsigned SID8 :1;
[; ;pic18f4480.h: 17286: unsigned SID9 :1;
[; ;pic18f4480.h: 17287: unsigned SID10 :1;
[; ;pic18f4480.h: 17288: };
[; ;pic18f4480.h: 17289: struct {
[; ;pic18f4480.h: 17290: unsigned :7;
[; ;pic18f4480.h: 17291: unsigned RXF2SID10 :1;
[; ;pic18f4480.h: 17292: };
[; ;pic18f4480.h: 17293: struct {
[; ;pic18f4480.h: 17294: unsigned RXF2SID3 :1;
[; ;pic18f4480.h: 17295: };
[; ;pic18f4480.h: 17296: struct {
[; ;pic18f4480.h: 17297: unsigned :1;
[; ;pic18f4480.h: 17298: unsigned RXF2SID4 :1;
[; ;pic18f4480.h: 17299: };
[; ;pic18f4480.h: 17300: struct {
[; ;pic18f4480.h: 17301: unsigned :2;
[; ;pic18f4480.h: 17302: unsigned RXF2SID5 :1;
[; ;pic18f4480.h: 17303: };
[; ;pic18f4480.h: 17304: struct {
[; ;pic18f4480.h: 17305: unsigned :3;
[; ;pic18f4480.h: 17306: unsigned RXF2SID6 :1;
[; ;pic18f4480.h: 17307: };
[; ;pic18f4480.h: 17308: struct {
[; ;pic18f4480.h: 17309: unsigned :4;
[; ;pic18f4480.h: 17310: unsigned RXF2SID7 :1;
[; ;pic18f4480.h: 17311: };
[; ;pic18f4480.h: 17312: struct {
[; ;pic18f4480.h: 17313: unsigned :5;
[; ;pic18f4480.h: 17314: unsigned RXF2SID8 :1;
[; ;pic18f4480.h: 17315: };
[; ;pic18f4480.h: 17316: struct {
[; ;pic18f4480.h: 17317: unsigned :6;
[; ;pic18f4480.h: 17318: unsigned RXF2SID9 :1;
[; ;pic18f4480.h: 17319: };
[; ;pic18f4480.h: 17320: } RXF2SIDHbits_t;
[; ;pic18f4480.h: 17321: extern volatile RXF2SIDHbits_t RXF2SIDHbits @ 0xF08;
[; ;pic18f4480.h: 17405: extern volatile unsigned char RXF2SIDL @ 0xF09;
"17407
[; ;pic18f4480.h: 17407: asm("RXF2SIDL equ 0F09h");
[; <" RXF2SIDL equ 0F09h ;# ">
[; ;pic18f4480.h: 17410: typedef union {
[; ;pic18f4480.h: 17411: struct {
[; ;pic18f4480.h: 17412: unsigned EID16 :1;
[; ;pic18f4480.h: 17413: unsigned EID17 :1;
[; ;pic18f4480.h: 17414: unsigned :1;
[; ;pic18f4480.h: 17415: unsigned EXIDEN :1;
[; ;pic18f4480.h: 17416: unsigned :1;
[; ;pic18f4480.h: 17417: unsigned SID0 :1;
[; ;pic18f4480.h: 17418: unsigned SID1 :1;
[; ;pic18f4480.h: 17419: unsigned SID2 :1;
[; ;pic18f4480.h: 17420: };
[; ;pic18f4480.h: 17421: struct {
[; ;pic18f4480.h: 17422: unsigned :3;
[; ;pic18f4480.h: 17423: unsigned EXIDE :1;
[; ;pic18f4480.h: 17424: };
[; ;pic18f4480.h: 17425: struct {
[; ;pic18f4480.h: 17426: unsigned RXF2EID16 :1;
[; ;pic18f4480.h: 17427: };
[; ;pic18f4480.h: 17428: struct {
[; ;pic18f4480.h: 17429: unsigned :1;
[; ;pic18f4480.h: 17430: unsigned RXF2EID17 :1;
[; ;pic18f4480.h: 17431: };
[; ;pic18f4480.h: 17432: struct {
[; ;pic18f4480.h: 17433: unsigned :3;
[; ;pic18f4480.h: 17434: unsigned RXF2EXIDEN :1;
[; ;pic18f4480.h: 17435: };
[; ;pic18f4480.h: 17436: struct {
[; ;pic18f4480.h: 17437: unsigned :5;
[; ;pic18f4480.h: 17438: unsigned RXF2SID0 :1;
[; ;pic18f4480.h: 17439: };
[; ;pic18f4480.h: 17440: struct {
[; ;pic18f4480.h: 17441: unsigned :6;
[; ;pic18f4480.h: 17442: unsigned RXF2SID1 :1;
[; ;pic18f4480.h: 17443: };
[; ;pic18f4480.h: 17444: struct {
[; ;pic18f4480.h: 17445: unsigned :7;
[; ;pic18f4480.h: 17446: unsigned RXF2SID2 :1;
[; ;pic18f4480.h: 17447: };
[; ;pic18f4480.h: 17448: } RXF2SIDLbits_t;
[; ;pic18f4480.h: 17449: extern volatile RXF2SIDLbits_t RXF2SIDLbits @ 0xF09;
[; ;pic18f4480.h: 17518: extern volatile unsigned char RXF2EIDH @ 0xF0A;
"17520
[; ;pic18f4480.h: 17520: asm("RXF2EIDH equ 0F0Ah");
[; <" RXF2EIDH equ 0F0Ah ;# ">
[; ;pic18f4480.h: 17523: typedef union {
[; ;pic18f4480.h: 17524: struct {
[; ;pic18f4480.h: 17525: unsigned EID8 :1;
[; ;pic18f4480.h: 17526: unsigned EID9 :1;
[; ;pic18f4480.h: 17527: unsigned EID10 :1;
[; ;pic18f4480.h: 17528: unsigned EID11 :1;
[; ;pic18f4480.h: 17529: unsigned EID12 :1;
[; ;pic18f4480.h: 17530: unsigned EID13 :1;
[; ;pic18f4480.h: 17531: unsigned EID14 :1;
[; ;pic18f4480.h: 17532: unsigned EID15 :1;
[; ;pic18f4480.h: 17533: };
[; ;pic18f4480.h: 17534: struct {
[; ;pic18f4480.h: 17535: unsigned :2;
[; ;pic18f4480.h: 17536: unsigned RXF2EID10 :1;
[; ;pic18f4480.h: 17537: };
[; ;pic18f4480.h: 17538: struct {
[; ;pic18f4480.h: 17539: unsigned :3;
[; ;pic18f4480.h: 17540: unsigned RXF2EID11 :1;
[; ;pic18f4480.h: 17541: };
[; ;pic18f4480.h: 17542: struct {
[; ;pic18f4480.h: 17543: unsigned :4;
[; ;pic18f4480.h: 17544: unsigned RXF2EID12 :1;
[; ;pic18f4480.h: 17545: };
[; ;pic18f4480.h: 17546: struct {
[; ;pic18f4480.h: 17547: unsigned :5;
[; ;pic18f4480.h: 17548: unsigned RXF2EID13 :1;
[; ;pic18f4480.h: 17549: };
[; ;pic18f4480.h: 17550: struct {
[; ;pic18f4480.h: 17551: unsigned :6;
[; ;pic18f4480.h: 17552: unsigned RXF2EID14 :1;
[; ;pic18f4480.h: 17553: };
[; ;pic18f4480.h: 17554: struct {
[; ;pic18f4480.h: 17555: unsigned :7;
[; ;pic18f4480.h: 17556: unsigned RXF2EID15 :1;
[; ;pic18f4480.h: 17557: };
[; ;pic18f4480.h: 17558: struct {
[; ;pic18f4480.h: 17559: unsigned RXF2EID8 :1;
[; ;pic18f4480.h: 17560: };
[; ;pic18f4480.h: 17561: struct {
[; ;pic18f4480.h: 17562: unsigned :1;
[; ;pic18f4480.h: 17563: unsigned RXF2EID9 :1;
[; ;pic18f4480.h: 17564: };
[; ;pic18f4480.h: 17565: } RXF2EIDHbits_t;
[; ;pic18f4480.h: 17566: extern volatile RXF2EIDHbits_t RXF2EIDHbits @ 0xF0A;
[; ;pic18f4480.h: 17650: extern volatile unsigned char RXF2EIDL @ 0xF0B;
"17652
[; ;pic18f4480.h: 17652: asm("RXF2EIDL equ 0F0Bh");
[; <" RXF2EIDL equ 0F0Bh ;# ">
[; ;pic18f4480.h: 17655: typedef union {
[; ;pic18f4480.h: 17656: struct {
[; ;pic18f4480.h: 17657: unsigned EID0 :1;
[; ;pic18f4480.h: 17658: unsigned EID1 :1;
[; ;pic18f4480.h: 17659: unsigned EID2 :1;
[; ;pic18f4480.h: 17660: unsigned EID3 :1;
[; ;pic18f4480.h: 17661: unsigned EID4 :1;
[; ;pic18f4480.h: 17662: unsigned EID5 :1;
[; ;pic18f4480.h: 17663: unsigned EID6 :1;
[; ;pic18f4480.h: 17664: unsigned EID7 :1;
[; ;pic18f4480.h: 17665: };
[; ;pic18f4480.h: 17666: struct {
[; ;pic18f4480.h: 17667: unsigned RXF2EID0 :1;
[; ;pic18f4480.h: 17668: };
[; ;pic18f4480.h: 17669: struct {
[; ;pic18f4480.h: 17670: unsigned :1;
[; ;pic18f4480.h: 17671: unsigned RXF2EID1 :1;
[; ;pic18f4480.h: 17672: };
[; ;pic18f4480.h: 17673: struct {
[; ;pic18f4480.h: 17674: unsigned :2;
[; ;pic18f4480.h: 17675: unsigned RXF2EID2 :1;
[; ;pic18f4480.h: 17676: };
[; ;pic18f4480.h: 17677: struct {
[; ;pic18f4480.h: 17678: unsigned :3;
[; ;pic18f4480.h: 17679: unsigned RXF2EID3 :1;
[; ;pic18f4480.h: 17680: };
[; ;pic18f4480.h: 17681: struct {
[; ;pic18f4480.h: 17682: unsigned :4;
[; ;pic18f4480.h: 17683: unsigned RXF2EID4 :1;
[; ;pic18f4480.h: 17684: };
[; ;pic18f4480.h: 17685: struct {
[; ;pic18f4480.h: 17686: unsigned :5;
[; ;pic18f4480.h: 17687: unsigned RXF2EID5 :1;
[; ;pic18f4480.h: 17688: };
[; ;pic18f4480.h: 17689: struct {
[; ;pic18f4480.h: 17690: unsigned :6;
[; ;pic18f4480.h: 17691: unsigned RXF2EID6 :1;
[; ;pic18f4480.h: 17692: };
[; ;pic18f4480.h: 17693: struct {
[; ;pic18f4480.h: 17694: unsigned :7;
[; ;pic18f4480.h: 17695: unsigned RXF2EID7 :1;
[; ;pic18f4480.h: 17696: };
[; ;pic18f4480.h: 17697: } RXF2EIDLbits_t;
[; ;pic18f4480.h: 17698: extern volatile RXF2EIDLbits_t RXF2EIDLbits @ 0xF0B;
[; ;pic18f4480.h: 17782: extern volatile unsigned char RXF3SIDH @ 0xF0C;
"17784
[; ;pic18f4480.h: 17784: asm("RXF3SIDH equ 0F0Ch");
[; <" RXF3SIDH equ 0F0Ch ;# ">
[; ;pic18f4480.h: 17787: typedef union {
[; ;pic18f4480.h: 17788: struct {
[; ;pic18f4480.h: 17789: unsigned SID3 :1;
[; ;pic18f4480.h: 17790: unsigned SID4 :1;
[; ;pic18f4480.h: 17791: unsigned SID5 :1;
[; ;pic18f4480.h: 17792: unsigned SID6 :1;
[; ;pic18f4480.h: 17793: unsigned SID7 :1;
[; ;pic18f4480.h: 17794: unsigned SID8 :1;
[; ;pic18f4480.h: 17795: unsigned SID9 :1;
[; ;pic18f4480.h: 17796: unsigned SID10 :1;
[; ;pic18f4480.h: 17797: };
[; ;pic18f4480.h: 17798: struct {
[; ;pic18f4480.h: 17799: unsigned :7;
[; ;pic18f4480.h: 17800: unsigned RXF3SID10 :1;
[; ;pic18f4480.h: 17801: };
[; ;pic18f4480.h: 17802: struct {
[; ;pic18f4480.h: 17803: unsigned RXF3SID3 :1;
[; ;pic18f4480.h: 17804: };
[; ;pic18f4480.h: 17805: struct {
[; ;pic18f4480.h: 17806: unsigned :1;
[; ;pic18f4480.h: 17807: unsigned RXF3SID4 :1;
[; ;pic18f4480.h: 17808: };
[; ;pic18f4480.h: 17809: struct {
[; ;pic18f4480.h: 17810: unsigned :2;
[; ;pic18f4480.h: 17811: unsigned RXF3SID5 :1;
[; ;pic18f4480.h: 17812: };
[; ;pic18f4480.h: 17813: struct {
[; ;pic18f4480.h: 17814: unsigned :3;
[; ;pic18f4480.h: 17815: unsigned RXF3SID6 :1;
[; ;pic18f4480.h: 17816: };
[; ;pic18f4480.h: 17817: struct {
[; ;pic18f4480.h: 17818: unsigned :4;
[; ;pic18f4480.h: 17819: unsigned RXF3SID7 :1;
[; ;pic18f4480.h: 17820: };
[; ;pic18f4480.h: 17821: struct {
[; ;pic18f4480.h: 17822: unsigned :5;
[; ;pic18f4480.h: 17823: unsigned RXF3SID8 :1;
[; ;pic18f4480.h: 17824: };
[; ;pic18f4480.h: 17825: struct {
[; ;pic18f4480.h: 17826: unsigned :6;
[; ;pic18f4480.h: 17827: unsigned RXF3SID9 :1;
[; ;pic18f4480.h: 17828: };
[; ;pic18f4480.h: 17829: } RXF3SIDHbits_t;
[; ;pic18f4480.h: 17830: extern volatile RXF3SIDHbits_t RXF3SIDHbits @ 0xF0C;
[; ;pic18f4480.h: 17914: extern volatile unsigned char RXF3SIDL @ 0xF0D;
"17916
[; ;pic18f4480.h: 17916: asm("RXF3SIDL equ 0F0Dh");
[; <" RXF3SIDL equ 0F0Dh ;# ">
[; ;pic18f4480.h: 17919: typedef union {
[; ;pic18f4480.h: 17920: struct {
[; ;pic18f4480.h: 17921: unsigned EID16 :1;
[; ;pic18f4480.h: 17922: unsigned EID17 :1;
[; ;pic18f4480.h: 17923: unsigned :1;
[; ;pic18f4480.h: 17924: unsigned EXIDEN :1;
[; ;pic18f4480.h: 17925: unsigned :1;
[; ;pic18f4480.h: 17926: unsigned SID0 :1;
[; ;pic18f4480.h: 17927: unsigned SID1 :1;
[; ;pic18f4480.h: 17928: unsigned SID2 :1;
[; ;pic18f4480.h: 17929: };
[; ;pic18f4480.h: 17930: struct {
[; ;pic18f4480.h: 17931: unsigned :3;
[; ;pic18f4480.h: 17932: unsigned EXIDE :1;
[; ;pic18f4480.h: 17933: };
[; ;pic18f4480.h: 17934: struct {
[; ;pic18f4480.h: 17935: unsigned RXF3EID16 :1;
[; ;pic18f4480.h: 17936: };
[; ;pic18f4480.h: 17937: struct {
[; ;pic18f4480.h: 17938: unsigned :1;
[; ;pic18f4480.h: 17939: unsigned RXF3EID17 :1;
[; ;pic18f4480.h: 17940: };
[; ;pic18f4480.h: 17941: struct {
[; ;pic18f4480.h: 17942: unsigned :3;
[; ;pic18f4480.h: 17943: unsigned RXF3EXIDEN :1;
[; ;pic18f4480.h: 17944: };
[; ;pic18f4480.h: 17945: struct {
[; ;pic18f4480.h: 17946: unsigned :5;
[; ;pic18f4480.h: 17947: unsigned RXF3SID0 :1;
[; ;pic18f4480.h: 17948: };
[; ;pic18f4480.h: 17949: struct {
[; ;pic18f4480.h: 17950: unsigned :6;
[; ;pic18f4480.h: 17951: unsigned RXF3SID1 :1;
[; ;pic18f4480.h: 17952: };
[; ;pic18f4480.h: 17953: struct {
[; ;pic18f4480.h: 17954: unsigned :7;
[; ;pic18f4480.h: 17955: unsigned RXF3SID2 :1;
[; ;pic18f4480.h: 17956: };
[; ;pic18f4480.h: 17957: } RXF3SIDLbits_t;
[; ;pic18f4480.h: 17958: extern volatile RXF3SIDLbits_t RXF3SIDLbits @ 0xF0D;
[; ;pic18f4480.h: 18027: extern volatile unsigned char RXF3EIDH @ 0xF0E;
"18029
[; ;pic18f4480.h: 18029: asm("RXF3EIDH equ 0F0Eh");
[; <" RXF3EIDH equ 0F0Eh ;# ">
[; ;pic18f4480.h: 18032: typedef union {
[; ;pic18f4480.h: 18033: struct {
[; ;pic18f4480.h: 18034: unsigned EID8 :1;
[; ;pic18f4480.h: 18035: unsigned EID9 :1;
[; ;pic18f4480.h: 18036: unsigned EID10 :1;
[; ;pic18f4480.h: 18037: unsigned EID11 :1;
[; ;pic18f4480.h: 18038: unsigned EID12 :1;
[; ;pic18f4480.h: 18039: unsigned EID13 :1;
[; ;pic18f4480.h: 18040: unsigned EID14 :1;
[; ;pic18f4480.h: 18041: unsigned EID15 :1;
[; ;pic18f4480.h: 18042: };
[; ;pic18f4480.h: 18043: struct {
[; ;pic18f4480.h: 18044: unsigned :2;
[; ;pic18f4480.h: 18045: unsigned RXF3EID10 :1;
[; ;pic18f4480.h: 18046: };
[; ;pic18f4480.h: 18047: struct {
[; ;pic18f4480.h: 18048: unsigned :3;
[; ;pic18f4480.h: 18049: unsigned RXF3EID11 :1;
[; ;pic18f4480.h: 18050: };
[; ;pic18f4480.h: 18051: struct {
[; ;pic18f4480.h: 18052: unsigned :4;
[; ;pic18f4480.h: 18053: unsigned RXF3EID12 :1;
[; ;pic18f4480.h: 18054: };
[; ;pic18f4480.h: 18055: struct {
[; ;pic18f4480.h: 18056: unsigned :5;
[; ;pic18f4480.h: 18057: unsigned RXF3EID13 :1;
[; ;pic18f4480.h: 18058: };
[; ;pic18f4480.h: 18059: struct {
[; ;pic18f4480.h: 18060: unsigned :6;
[; ;pic18f4480.h: 18061: unsigned RXF3EID14 :1;
[; ;pic18f4480.h: 18062: };
[; ;pic18f4480.h: 18063: struct {
[; ;pic18f4480.h: 18064: unsigned :7;
[; ;pic18f4480.h: 18065: unsigned RXF3EID15 :1;
[; ;pic18f4480.h: 18066: };
[; ;pic18f4480.h: 18067: struct {
[; ;pic18f4480.h: 18068: unsigned RXF3EID8 :1;
[; ;pic18f4480.h: 18069: };
[; ;pic18f4480.h: 18070: struct {
[; ;pic18f4480.h: 18071: unsigned :1;
[; ;pic18f4480.h: 18072: unsigned RXF3EID9 :1;
[; ;pic18f4480.h: 18073: };
[; ;pic18f4480.h: 18074: } RXF3EIDHbits_t;
[; ;pic18f4480.h: 18075: extern volatile RXF3EIDHbits_t RXF3EIDHbits @ 0xF0E;
[; ;pic18f4480.h: 18159: extern volatile unsigned char RXF3EIDL @ 0xF0F;
"18161
[; ;pic18f4480.h: 18161: asm("RXF3EIDL equ 0F0Fh");
[; <" RXF3EIDL equ 0F0Fh ;# ">
[; ;pic18f4480.h: 18164: typedef union {
[; ;pic18f4480.h: 18165: struct {
[; ;pic18f4480.h: 18166: unsigned EID0 :1;
[; ;pic18f4480.h: 18167: unsigned EID1 :1;
[; ;pic18f4480.h: 18168: unsigned EID2 :1;
[; ;pic18f4480.h: 18169: unsigned EID3 :1;
[; ;pic18f4480.h: 18170: unsigned EID4 :1;
[; ;pic18f4480.h: 18171: unsigned EID5 :1;
[; ;pic18f4480.h: 18172: unsigned EID6 :1;
[; ;pic18f4480.h: 18173: unsigned EID7 :1;
[; ;pic18f4480.h: 18174: };
[; ;pic18f4480.h: 18175: struct {
[; ;pic18f4480.h: 18176: unsigned RXF3EID0 :1;
[; ;pic18f4480.h: 18177: };
[; ;pic18f4480.h: 18178: struct {
[; ;pic18f4480.h: 18179: unsigned :1;
[; ;pic18f4480.h: 18180: unsigned RXF3EID1 :1;
[; ;pic18f4480.h: 18181: };
[; ;pic18f4480.h: 18182: struct {
[; ;pic18f4480.h: 18183: unsigned :2;
[; ;pic18f4480.h: 18184: unsigned RXF3EID2 :1;
[; ;pic18f4480.h: 18185: };
[; ;pic18f4480.h: 18186: struct {
[; ;pic18f4480.h: 18187: unsigned :3;
[; ;pic18f4480.h: 18188: unsigned RXF3EID3 :1;
[; ;pic18f4480.h: 18189: };
[; ;pic18f4480.h: 18190: struct {
[; ;pic18f4480.h: 18191: unsigned :4;
[; ;pic18f4480.h: 18192: unsigned RXF3EID4 :1;
[; ;pic18f4480.h: 18193: };
[; ;pic18f4480.h: 18194: struct {
[; ;pic18f4480.h: 18195: unsigned :5;
[; ;pic18f4480.h: 18196: unsigned RXF3EID5 :1;
[; ;pic18f4480.h: 18197: };
[; ;pic18f4480.h: 18198: struct {
[; ;pic18f4480.h: 18199: unsigned :6;
[; ;pic18f4480.h: 18200: unsigned RXF3EID6 :1;
[; ;pic18f4480.h: 18201: };
[; ;pic18f4480.h: 18202: struct {
[; ;pic18f4480.h: 18203: unsigned :7;
[; ;pic18f4480.h: 18204: unsigned RXF3EID7 :1;
[; ;pic18f4480.h: 18205: };
[; ;pic18f4480.h: 18206: } RXF3EIDLbits_t;
[; ;pic18f4480.h: 18207: extern volatile RXF3EIDLbits_t RXF3EIDLbits @ 0xF0F;
[; ;pic18f4480.h: 18291: extern volatile unsigned char RXF4SIDH @ 0xF10;
"18293
[; ;pic18f4480.h: 18293: asm("RXF4SIDH equ 0F10h");
[; <" RXF4SIDH equ 0F10h ;# ">
[; ;pic18f4480.h: 18296: typedef union {
[; ;pic18f4480.h: 18297: struct {
[; ;pic18f4480.h: 18298: unsigned SID3 :1;
[; ;pic18f4480.h: 18299: unsigned SID4 :1;
[; ;pic18f4480.h: 18300: unsigned SID5 :1;
[; ;pic18f4480.h: 18301: unsigned SID6 :1;
[; ;pic18f4480.h: 18302: unsigned SID7 :1;
[; ;pic18f4480.h: 18303: unsigned SID8 :1;
[; ;pic18f4480.h: 18304: unsigned SID9 :1;
[; ;pic18f4480.h: 18305: unsigned SID10 :1;
[; ;pic18f4480.h: 18306: };
[; ;pic18f4480.h: 18307: struct {
[; ;pic18f4480.h: 18308: unsigned :7;
[; ;pic18f4480.h: 18309: unsigned RXF4SID10 :1;
[; ;pic18f4480.h: 18310: };
[; ;pic18f4480.h: 18311: struct {
[; ;pic18f4480.h: 18312: unsigned RXF4SID3 :1;
[; ;pic18f4480.h: 18313: };
[; ;pic18f4480.h: 18314: struct {
[; ;pic18f4480.h: 18315: unsigned :1;
[; ;pic18f4480.h: 18316: unsigned RXF4SID4 :1;
[; ;pic18f4480.h: 18317: };
[; ;pic18f4480.h: 18318: struct {
[; ;pic18f4480.h: 18319: unsigned :2;
[; ;pic18f4480.h: 18320: unsigned RXF4SID5 :1;
[; ;pic18f4480.h: 18321: };
[; ;pic18f4480.h: 18322: struct {
[; ;pic18f4480.h: 18323: unsigned :3;
[; ;pic18f4480.h: 18324: unsigned RXF4SID6 :1;
[; ;pic18f4480.h: 18325: };
[; ;pic18f4480.h: 18326: struct {
[; ;pic18f4480.h: 18327: unsigned :4;
[; ;pic18f4480.h: 18328: unsigned RXF4SID7 :1;
[; ;pic18f4480.h: 18329: };
[; ;pic18f4480.h: 18330: struct {
[; ;pic18f4480.h: 18331: unsigned :5;
[; ;pic18f4480.h: 18332: unsigned RXF4SID8 :1;
[; ;pic18f4480.h: 18333: };
[; ;pic18f4480.h: 18334: struct {
[; ;pic18f4480.h: 18335: unsigned :6;
[; ;pic18f4480.h: 18336: unsigned RXF4SID9 :1;
[; ;pic18f4480.h: 18337: };
[; ;pic18f4480.h: 18338: } RXF4SIDHbits_t;
[; ;pic18f4480.h: 18339: extern volatile RXF4SIDHbits_t RXF4SIDHbits @ 0xF10;
[; ;pic18f4480.h: 18423: extern volatile unsigned char RXF4SIDL @ 0xF11;
"18425
[; ;pic18f4480.h: 18425: asm("RXF4SIDL equ 0F11h");
[; <" RXF4SIDL equ 0F11h ;# ">
[; ;pic18f4480.h: 18428: typedef union {
[; ;pic18f4480.h: 18429: struct {
[; ;pic18f4480.h: 18430: unsigned EID16 :1;
[; ;pic18f4480.h: 18431: unsigned EID17 :1;
[; ;pic18f4480.h: 18432: unsigned :1;
[; ;pic18f4480.h: 18433: unsigned EXIDEN :1;
[; ;pic18f4480.h: 18434: unsigned :1;
[; ;pic18f4480.h: 18435: unsigned SID0 :1;
[; ;pic18f4480.h: 18436: unsigned SID1 :1;
[; ;pic18f4480.h: 18437: unsigned SID2 :1;
[; ;pic18f4480.h: 18438: };
[; ;pic18f4480.h: 18439: struct {
[; ;pic18f4480.h: 18440: unsigned :3;
[; ;pic18f4480.h: 18441: unsigned EXIDE :1;
[; ;pic18f4480.h: 18442: };
[; ;pic18f4480.h: 18443: struct {
[; ;pic18f4480.h: 18444: unsigned RXF4EID16 :1;
[; ;pic18f4480.h: 18445: };
[; ;pic18f4480.h: 18446: struct {
[; ;pic18f4480.h: 18447: unsigned :1;
[; ;pic18f4480.h: 18448: unsigned RXF4EID17 :1;
[; ;pic18f4480.h: 18449: };
[; ;pic18f4480.h: 18450: struct {
[; ;pic18f4480.h: 18451: unsigned :3;
[; ;pic18f4480.h: 18452: unsigned RXF4EXIDEN :1;
[; ;pic18f4480.h: 18453: };
[; ;pic18f4480.h: 18454: struct {
[; ;pic18f4480.h: 18455: unsigned :5;
[; ;pic18f4480.h: 18456: unsigned RXF4SID0 :1;
[; ;pic18f4480.h: 18457: };
[; ;pic18f4480.h: 18458: struct {
[; ;pic18f4480.h: 18459: unsigned :6;
[; ;pic18f4480.h: 18460: unsigned RXF4SID1 :1;
[; ;pic18f4480.h: 18461: };
[; ;pic18f4480.h: 18462: struct {
[; ;pic18f4480.h: 18463: unsigned :7;
[; ;pic18f4480.h: 18464: unsigned RXF4SID2 :1;
[; ;pic18f4480.h: 18465: };
[; ;pic18f4480.h: 18466: } RXF4SIDLbits_t;
[; ;pic18f4480.h: 18467: extern volatile RXF4SIDLbits_t RXF4SIDLbits @ 0xF11;
[; ;pic18f4480.h: 18536: extern volatile unsigned char RXF4EIDH @ 0xF12;
"18538
[; ;pic18f4480.h: 18538: asm("RXF4EIDH equ 0F12h");
[; <" RXF4EIDH equ 0F12h ;# ">
[; ;pic18f4480.h: 18541: typedef union {
[; ;pic18f4480.h: 18542: struct {
[; ;pic18f4480.h: 18543: unsigned EID8 :1;
[; ;pic18f4480.h: 18544: unsigned EID9 :1;
[; ;pic18f4480.h: 18545: unsigned EID10 :1;
[; ;pic18f4480.h: 18546: unsigned EID11 :1;
[; ;pic18f4480.h: 18547: unsigned EID12 :1;
[; ;pic18f4480.h: 18548: unsigned EID13 :1;
[; ;pic18f4480.h: 18549: unsigned EID14 :1;
[; ;pic18f4480.h: 18550: unsigned EID15 :1;
[; ;pic18f4480.h: 18551: };
[; ;pic18f4480.h: 18552: struct {
[; ;pic18f4480.h: 18553: unsigned :2;
[; ;pic18f4480.h: 18554: unsigned RXF4EID10 :1;
[; ;pic18f4480.h: 18555: };
[; ;pic18f4480.h: 18556: struct {
[; ;pic18f4480.h: 18557: unsigned :3;
[; ;pic18f4480.h: 18558: unsigned RXF4EID11 :1;
[; ;pic18f4480.h: 18559: };
[; ;pic18f4480.h: 18560: struct {
[; ;pic18f4480.h: 18561: unsigned :4;
[; ;pic18f4480.h: 18562: unsigned RXF4EID12 :1;
[; ;pic18f4480.h: 18563: };
[; ;pic18f4480.h: 18564: struct {
[; ;pic18f4480.h: 18565: unsigned :5;
[; ;pic18f4480.h: 18566: unsigned RXF4EID13 :1;
[; ;pic18f4480.h: 18567: };
[; ;pic18f4480.h: 18568: struct {
[; ;pic18f4480.h: 18569: unsigned :6;
[; ;pic18f4480.h: 18570: unsigned RXF4EID14 :1;
[; ;pic18f4480.h: 18571: };
[; ;pic18f4480.h: 18572: struct {
[; ;pic18f4480.h: 18573: unsigned :7;
[; ;pic18f4480.h: 18574: unsigned RXF4EID15 :1;
[; ;pic18f4480.h: 18575: };
[; ;pic18f4480.h: 18576: struct {
[; ;pic18f4480.h: 18577: unsigned RXF4EID8 :1;
[; ;pic18f4480.h: 18578: };
[; ;pic18f4480.h: 18579: struct {
[; ;pic18f4480.h: 18580: unsigned :1;
[; ;pic18f4480.h: 18581: unsigned RXF4EID9 :1;
[; ;pic18f4480.h: 18582: };
[; ;pic18f4480.h: 18583: } RXF4EIDHbits_t;
[; ;pic18f4480.h: 18584: extern volatile RXF4EIDHbits_t RXF4EIDHbits @ 0xF12;
[; ;pic18f4480.h: 18668: extern volatile unsigned char RXF4EIDL @ 0xF13;
"18670
[; ;pic18f4480.h: 18670: asm("RXF4EIDL equ 0F13h");
[; <" RXF4EIDL equ 0F13h ;# ">
[; ;pic18f4480.h: 18673: typedef union {
[; ;pic18f4480.h: 18674: struct {
[; ;pic18f4480.h: 18675: unsigned EID0 :1;
[; ;pic18f4480.h: 18676: unsigned EID1 :1;
[; ;pic18f4480.h: 18677: unsigned EID2 :1;
[; ;pic18f4480.h: 18678: unsigned EID3 :1;
[; ;pic18f4480.h: 18679: unsigned EID4 :1;
[; ;pic18f4480.h: 18680: unsigned EID5 :1;
[; ;pic18f4480.h: 18681: unsigned EID6 :1;
[; ;pic18f4480.h: 18682: unsigned EID7 :1;
[; ;pic18f4480.h: 18683: };
[; ;pic18f4480.h: 18684: struct {
[; ;pic18f4480.h: 18685: unsigned RXF4EID0 :1;
[; ;pic18f4480.h: 18686: };
[; ;pic18f4480.h: 18687: struct {
[; ;pic18f4480.h: 18688: unsigned :1;
[; ;pic18f4480.h: 18689: unsigned RXF4EID1 :1;
[; ;pic18f4480.h: 18690: };
[; ;pic18f4480.h: 18691: struct {
[; ;pic18f4480.h: 18692: unsigned :2;
[; ;pic18f4480.h: 18693: unsigned RXF4EID2 :1;
[; ;pic18f4480.h: 18694: };
[; ;pic18f4480.h: 18695: struct {
[; ;pic18f4480.h: 18696: unsigned :3;
[; ;pic18f4480.h: 18697: unsigned RXF4EID3 :1;
[; ;pic18f4480.h: 18698: };
[; ;pic18f4480.h: 18699: struct {
[; ;pic18f4480.h: 18700: unsigned :4;
[; ;pic18f4480.h: 18701: unsigned RXF4EID4 :1;
[; ;pic18f4480.h: 18702: };
[; ;pic18f4480.h: 18703: struct {
[; ;pic18f4480.h: 18704: unsigned :5;
[; ;pic18f4480.h: 18705: unsigned RXF4EID5 :1;
[; ;pic18f4480.h: 18706: };
[; ;pic18f4480.h: 18707: struct {
[; ;pic18f4480.h: 18708: unsigned :6;
[; ;pic18f4480.h: 18709: unsigned RXF4EID6 :1;
[; ;pic18f4480.h: 18710: };
[; ;pic18f4480.h: 18711: struct {
[; ;pic18f4480.h: 18712: unsigned :7;
[; ;pic18f4480.h: 18713: unsigned RXF4EID7 :1;
[; ;pic18f4480.h: 18714: };
[; ;pic18f4480.h: 18715: } RXF4EIDLbits_t;
[; ;pic18f4480.h: 18716: extern volatile RXF4EIDLbits_t RXF4EIDLbits @ 0xF13;
[; ;pic18f4480.h: 18800: extern volatile unsigned char RXF5SIDH @ 0xF14;
"18802
[; ;pic18f4480.h: 18802: asm("RXF5SIDH equ 0F14h");
[; <" RXF5SIDH equ 0F14h ;# ">
[; ;pic18f4480.h: 18805: typedef union {
[; ;pic18f4480.h: 18806: struct {
[; ;pic18f4480.h: 18807: unsigned SID3 :1;
[; ;pic18f4480.h: 18808: unsigned SID4 :1;
[; ;pic18f4480.h: 18809: unsigned SID5 :1;
[; ;pic18f4480.h: 18810: unsigned SID6 :1;
[; ;pic18f4480.h: 18811: unsigned SID7 :1;
[; ;pic18f4480.h: 18812: unsigned SID8 :1;
[; ;pic18f4480.h: 18813: unsigned SID9 :1;
[; ;pic18f4480.h: 18814: unsigned SID10 :1;
[; ;pic18f4480.h: 18815: };
[; ;pic18f4480.h: 18816: struct {
[; ;pic18f4480.h: 18817: unsigned :7;
[; ;pic18f4480.h: 18818: unsigned RXF5SID10 :1;
[; ;pic18f4480.h: 18819: };
[; ;pic18f4480.h: 18820: struct {
[; ;pic18f4480.h: 18821: unsigned RXF5SID3 :1;
[; ;pic18f4480.h: 18822: };
[; ;pic18f4480.h: 18823: struct {
[; ;pic18f4480.h: 18824: unsigned :1;
[; ;pic18f4480.h: 18825: unsigned RXF5SID4 :1;
[; ;pic18f4480.h: 18826: };
[; ;pic18f4480.h: 18827: struct {
[; ;pic18f4480.h: 18828: unsigned :2;
[; ;pic18f4480.h: 18829: unsigned RXF5SID5 :1;
[; ;pic18f4480.h: 18830: };
[; ;pic18f4480.h: 18831: struct {
[; ;pic18f4480.h: 18832: unsigned :3;
[; ;pic18f4480.h: 18833: unsigned RXF5SID6 :1;
[; ;pic18f4480.h: 18834: };
[; ;pic18f4480.h: 18835: struct {
[; ;pic18f4480.h: 18836: unsigned :4;
[; ;pic18f4480.h: 18837: unsigned RXF5SID7 :1;
[; ;pic18f4480.h: 18838: };
[; ;pic18f4480.h: 18839: struct {
[; ;pic18f4480.h: 18840: unsigned :5;
[; ;pic18f4480.h: 18841: unsigned RXF5SID8 :1;
[; ;pic18f4480.h: 18842: };
[; ;pic18f4480.h: 18843: struct {
[; ;pic18f4480.h: 18844: unsigned :6;
[; ;pic18f4480.h: 18845: unsigned RXF5SID9 :1;
[; ;pic18f4480.h: 18846: };
[; ;pic18f4480.h: 18847: } RXF5SIDHbits_t;
[; ;pic18f4480.h: 18848: extern volatile RXF5SIDHbits_t RXF5SIDHbits @ 0xF14;
[; ;pic18f4480.h: 18932: extern volatile unsigned char RXF5SIDL @ 0xF15;
"18934
[; ;pic18f4480.h: 18934: asm("RXF5SIDL equ 0F15h");
[; <" RXF5SIDL equ 0F15h ;# ">
[; ;pic18f4480.h: 18937: typedef union {
[; ;pic18f4480.h: 18938: struct {
[; ;pic18f4480.h: 18939: unsigned EID16 :1;
[; ;pic18f4480.h: 18940: unsigned EID17 :1;
[; ;pic18f4480.h: 18941: unsigned :1;
[; ;pic18f4480.h: 18942: unsigned EXIDEN :1;
[; ;pic18f4480.h: 18943: unsigned :1;
[; ;pic18f4480.h: 18944: unsigned SID0 :1;
[; ;pic18f4480.h: 18945: unsigned SID1 :1;
[; ;pic18f4480.h: 18946: unsigned SID2 :1;
[; ;pic18f4480.h: 18947: };
[; ;pic18f4480.h: 18948: struct {
[; ;pic18f4480.h: 18949: unsigned :3;
[; ;pic18f4480.h: 18950: unsigned EXIDE :1;
[; ;pic18f4480.h: 18951: };
[; ;pic18f4480.h: 18952: struct {
[; ;pic18f4480.h: 18953: unsigned RXF5EID16 :1;
[; ;pic18f4480.h: 18954: };
[; ;pic18f4480.h: 18955: struct {
[; ;pic18f4480.h: 18956: unsigned :1;
[; ;pic18f4480.h: 18957: unsigned RXF5EID17 :1;
[; ;pic18f4480.h: 18958: };
[; ;pic18f4480.h: 18959: struct {
[; ;pic18f4480.h: 18960: unsigned :3;
[; ;pic18f4480.h: 18961: unsigned RXF5EXIDEN :1;
[; ;pic18f4480.h: 18962: };
[; ;pic18f4480.h: 18963: struct {
[; ;pic18f4480.h: 18964: unsigned :5;
[; ;pic18f4480.h: 18965: unsigned RXF5SID0 :1;
[; ;pic18f4480.h: 18966: };
[; ;pic18f4480.h: 18967: struct {
[; ;pic18f4480.h: 18968: unsigned :6;
[; ;pic18f4480.h: 18969: unsigned RXF5SID1 :1;
[; ;pic18f4480.h: 18970: };
[; ;pic18f4480.h: 18971: struct {
[; ;pic18f4480.h: 18972: unsigned :7;
[; ;pic18f4480.h: 18973: unsigned RXF5SID2 :1;
[; ;pic18f4480.h: 18974: };
[; ;pic18f4480.h: 18975: } RXF5SIDLbits_t;
[; ;pic18f4480.h: 18976: extern volatile RXF5SIDLbits_t RXF5SIDLbits @ 0xF15;
[; ;pic18f4480.h: 19045: extern volatile unsigned char RXF5EIDH @ 0xF16;
"19047
[; ;pic18f4480.h: 19047: asm("RXF5EIDH equ 0F16h");
[; <" RXF5EIDH equ 0F16h ;# ">
[; ;pic18f4480.h: 19050: typedef union {
[; ;pic18f4480.h: 19051: struct {
[; ;pic18f4480.h: 19052: unsigned EID8 :1;
[; ;pic18f4480.h: 19053: unsigned EID9 :1;
[; ;pic18f4480.h: 19054: unsigned EID10 :1;
[; ;pic18f4480.h: 19055: unsigned EID11 :1;
[; ;pic18f4480.h: 19056: unsigned EID12 :1;
[; ;pic18f4480.h: 19057: unsigned EID13 :1;
[; ;pic18f4480.h: 19058: unsigned EID14 :1;
[; ;pic18f4480.h: 19059: unsigned EID15 :1;
[; ;pic18f4480.h: 19060: };
[; ;pic18f4480.h: 19061: struct {
[; ;pic18f4480.h: 19062: unsigned :2;
[; ;pic18f4480.h: 19063: unsigned RXF5EID10 :1;
[; ;pic18f4480.h: 19064: };
[; ;pic18f4480.h: 19065: struct {
[; ;pic18f4480.h: 19066: unsigned :3;
[; ;pic18f4480.h: 19067: unsigned RXF5EID11 :1;
[; ;pic18f4480.h: 19068: };
[; ;pic18f4480.h: 19069: struct {
[; ;pic18f4480.h: 19070: unsigned :4;
[; ;pic18f4480.h: 19071: unsigned RXF5EID12 :1;
[; ;pic18f4480.h: 19072: };
[; ;pic18f4480.h: 19073: struct {
[; ;pic18f4480.h: 19074: unsigned :5;
[; ;pic18f4480.h: 19075: unsigned RXF5EID13 :1;
[; ;pic18f4480.h: 19076: };
[; ;pic18f4480.h: 19077: struct {
[; ;pic18f4480.h: 19078: unsigned :6;
[; ;pic18f4480.h: 19079: unsigned RXF5EID14 :1;
[; ;pic18f4480.h: 19080: };
[; ;pic18f4480.h: 19081: struct {
[; ;pic18f4480.h: 19082: unsigned :7;
[; ;pic18f4480.h: 19083: unsigned RXF5EID15 :1;
[; ;pic18f4480.h: 19084: };
[; ;pic18f4480.h: 19085: struct {
[; ;pic18f4480.h: 19086: unsigned RXF5EID8 :1;
[; ;pic18f4480.h: 19087: };
[; ;pic18f4480.h: 19088: struct {
[; ;pic18f4480.h: 19089: unsigned :1;
[; ;pic18f4480.h: 19090: unsigned RXF5EID9 :1;
[; ;pic18f4480.h: 19091: };
[; ;pic18f4480.h: 19092: } RXF5EIDHbits_t;
[; ;pic18f4480.h: 19093: extern volatile RXF5EIDHbits_t RXF5EIDHbits @ 0xF16;
[; ;pic18f4480.h: 19177: extern volatile unsigned char RXF5EIDL @ 0xF17;
"19179
[; ;pic18f4480.h: 19179: asm("RXF5EIDL equ 0F17h");
[; <" RXF5EIDL equ 0F17h ;# ">
[; ;pic18f4480.h: 19182: typedef union {
[; ;pic18f4480.h: 19183: struct {
[; ;pic18f4480.h: 19184: unsigned EID0 :1;
[; ;pic18f4480.h: 19185: unsigned EID1 :1;
[; ;pic18f4480.h: 19186: unsigned EID2 :1;
[; ;pic18f4480.h: 19187: unsigned EID3 :1;
[; ;pic18f4480.h: 19188: unsigned EID4 :1;
[; ;pic18f4480.h: 19189: unsigned EID5 :1;
[; ;pic18f4480.h: 19190: unsigned EID6 :1;
[; ;pic18f4480.h: 19191: unsigned EID7 :1;
[; ;pic18f4480.h: 19192: };
[; ;pic18f4480.h: 19193: struct {
[; ;pic18f4480.h: 19194: unsigned RXF5EID0 :1;
[; ;pic18f4480.h: 19195: };
[; ;pic18f4480.h: 19196: struct {
[; ;pic18f4480.h: 19197: unsigned :1;
[; ;pic18f4480.h: 19198: unsigned RXF5EID1 :1;
[; ;pic18f4480.h: 19199: };
[; ;pic18f4480.h: 19200: struct {
[; ;pic18f4480.h: 19201: unsigned :2;
[; ;pic18f4480.h: 19202: unsigned RXF5EID2 :1;
[; ;pic18f4480.h: 19203: };
[; ;pic18f4480.h: 19204: struct {
[; ;pic18f4480.h: 19205: unsigned :3;
[; ;pic18f4480.h: 19206: unsigned RXF5EID3 :1;
[; ;pic18f4480.h: 19207: };
[; ;pic18f4480.h: 19208: struct {
[; ;pic18f4480.h: 19209: unsigned :4;
[; ;pic18f4480.h: 19210: unsigned RXF5EID4 :1;
[; ;pic18f4480.h: 19211: };
[; ;pic18f4480.h: 19212: struct {
[; ;pic18f4480.h: 19213: unsigned :5;
[; ;pic18f4480.h: 19214: unsigned RXF5EID5 :1;
[; ;pic18f4480.h: 19215: };
[; ;pic18f4480.h: 19216: struct {
[; ;pic18f4480.h: 19217: unsigned :6;
[; ;pic18f4480.h: 19218: unsigned RXF5EID6 :1;
[; ;pic18f4480.h: 19219: };
[; ;pic18f4480.h: 19220: struct {
[; ;pic18f4480.h: 19221: unsigned :7;
[; ;pic18f4480.h: 19222: unsigned RXF5EID7 :1;
[; ;pic18f4480.h: 19223: };
[; ;pic18f4480.h: 19224: } RXF5EIDLbits_t;
[; ;pic18f4480.h: 19225: extern volatile RXF5EIDLbits_t RXF5EIDLbits @ 0xF17;
[; ;pic18f4480.h: 19309: extern volatile unsigned char RXM0SIDH @ 0xF18;
"19311
[; ;pic18f4480.h: 19311: asm("RXM0SIDH equ 0F18h");
[; <" RXM0SIDH equ 0F18h ;# ">
[; ;pic18f4480.h: 19314: typedef union {
[; ;pic18f4480.h: 19315: struct {
[; ;pic18f4480.h: 19316: unsigned SID3 :1;
[; ;pic18f4480.h: 19317: unsigned SID4 :1;
[; ;pic18f4480.h: 19318: unsigned SID5 :1;
[; ;pic18f4480.h: 19319: unsigned SID6 :1;
[; ;pic18f4480.h: 19320: unsigned SID7 :1;
[; ;pic18f4480.h: 19321: unsigned SID8 :1;
[; ;pic18f4480.h: 19322: unsigned SID9 :1;
[; ;pic18f4480.h: 19323: unsigned SID10 :1;
[; ;pic18f4480.h: 19324: };
[; ;pic18f4480.h: 19325: struct {
[; ;pic18f4480.h: 19326: unsigned :7;
[; ;pic18f4480.h: 19327: unsigned RXM0SID10 :1;
[; ;pic18f4480.h: 19328: };
[; ;pic18f4480.h: 19329: struct {
[; ;pic18f4480.h: 19330: unsigned RXM0SID3 :1;
[; ;pic18f4480.h: 19331: };
[; ;pic18f4480.h: 19332: struct {
[; ;pic18f4480.h: 19333: unsigned :1;
[; ;pic18f4480.h: 19334: unsigned RXM0SID4 :1;
[; ;pic18f4480.h: 19335: };
[; ;pic18f4480.h: 19336: struct {
[; ;pic18f4480.h: 19337: unsigned :2;
[; ;pic18f4480.h: 19338: unsigned RXM0SID5 :1;
[; ;pic18f4480.h: 19339: };
[; ;pic18f4480.h: 19340: struct {
[; ;pic18f4480.h: 19341: unsigned :3;
[; ;pic18f4480.h: 19342: unsigned RXM0SID6 :1;
[; ;pic18f4480.h: 19343: };
[; ;pic18f4480.h: 19344: struct {
[; ;pic18f4480.h: 19345: unsigned :4;
[; ;pic18f4480.h: 19346: unsigned RXM0SID7 :1;
[; ;pic18f4480.h: 19347: };
[; ;pic18f4480.h: 19348: struct {
[; ;pic18f4480.h: 19349: unsigned :5;
[; ;pic18f4480.h: 19350: unsigned RXM0SID8 :1;
[; ;pic18f4480.h: 19351: };
[; ;pic18f4480.h: 19352: struct {
[; ;pic18f4480.h: 19353: unsigned :6;
[; ;pic18f4480.h: 19354: unsigned RXM0SID9 :1;
[; ;pic18f4480.h: 19355: };
[; ;pic18f4480.h: 19356: } RXM0SIDHbits_t;
[; ;pic18f4480.h: 19357: extern volatile RXM0SIDHbits_t RXM0SIDHbits @ 0xF18;
[; ;pic18f4480.h: 19441: extern volatile unsigned char RXM0SIDL @ 0xF19;
"19443
[; ;pic18f4480.h: 19443: asm("RXM0SIDL equ 0F19h");
[; <" RXM0SIDL equ 0F19h ;# ">
[; ;pic18f4480.h: 19446: typedef union {
[; ;pic18f4480.h: 19447: struct {
[; ;pic18f4480.h: 19448: unsigned EID16 :1;
[; ;pic18f4480.h: 19449: unsigned EID17 :1;
[; ;pic18f4480.h: 19450: unsigned :1;
[; ;pic18f4480.h: 19451: unsigned EXIDEN :1;
[; ;pic18f4480.h: 19452: unsigned :1;
[; ;pic18f4480.h: 19453: unsigned SID0 :1;
[; ;pic18f4480.h: 19454: unsigned SID1 :1;
[; ;pic18f4480.h: 19455: unsigned SID2 :1;
[; ;pic18f4480.h: 19456: };
[; ;pic18f4480.h: 19457: struct {
[; ;pic18f4480.h: 19458: unsigned RXM0EID16 :1;
[; ;pic18f4480.h: 19459: };
[; ;pic18f4480.h: 19460: struct {
[; ;pic18f4480.h: 19461: unsigned :1;
[; ;pic18f4480.h: 19462: unsigned RXM0EID17 :1;
[; ;pic18f4480.h: 19463: };
[; ;pic18f4480.h: 19464: struct {
[; ;pic18f4480.h: 19465: unsigned :3;
[; ;pic18f4480.h: 19466: unsigned RXM0EXIDM :1;
[; ;pic18f4480.h: 19467: };
[; ;pic18f4480.h: 19468: struct {
[; ;pic18f4480.h: 19469: unsigned :5;
[; ;pic18f4480.h: 19470: unsigned RXM0SID0 :1;
[; ;pic18f4480.h: 19471: };
[; ;pic18f4480.h: 19472: struct {
[; ;pic18f4480.h: 19473: unsigned :6;
[; ;pic18f4480.h: 19474: unsigned RXM0SID1 :1;
[; ;pic18f4480.h: 19475: };
[; ;pic18f4480.h: 19476: struct {
[; ;pic18f4480.h: 19477: unsigned :7;
[; ;pic18f4480.h: 19478: unsigned RXM0SID2 :1;
[; ;pic18f4480.h: 19479: };
[; ;pic18f4480.h: 19480: } RXM0SIDLbits_t;
[; ;pic18f4480.h: 19481: extern volatile RXM0SIDLbits_t RXM0SIDLbits @ 0xF19;
[; ;pic18f4480.h: 19545: extern volatile unsigned char RXM0EIDH @ 0xF1A;
"19547
[; ;pic18f4480.h: 19547: asm("RXM0EIDH equ 0F1Ah");
[; <" RXM0EIDH equ 0F1Ah ;# ">
[; ;pic18f4480.h: 19550: typedef union {
[; ;pic18f4480.h: 19551: struct {
[; ;pic18f4480.h: 19552: unsigned EID8 :1;
[; ;pic18f4480.h: 19553: unsigned EID9 :1;
[; ;pic18f4480.h: 19554: unsigned EID10 :1;
[; ;pic18f4480.h: 19555: unsigned EID11 :1;
[; ;pic18f4480.h: 19556: unsigned EID12 :1;
[; ;pic18f4480.h: 19557: unsigned EID13 :1;
[; ;pic18f4480.h: 19558: unsigned EID14 :1;
[; ;pic18f4480.h: 19559: unsigned EID15 :1;
[; ;pic18f4480.h: 19560: };
[; ;pic18f4480.h: 19561: struct {
[; ;pic18f4480.h: 19562: unsigned :2;
[; ;pic18f4480.h: 19563: unsigned RXM0EID10 :1;
[; ;pic18f4480.h: 19564: };
[; ;pic18f4480.h: 19565: struct {
[; ;pic18f4480.h: 19566: unsigned :3;
[; ;pic18f4480.h: 19567: unsigned RXM0EID11 :1;
[; ;pic18f4480.h: 19568: };
[; ;pic18f4480.h: 19569: struct {
[; ;pic18f4480.h: 19570: unsigned :4;
[; ;pic18f4480.h: 19571: unsigned RXM0EID12 :1;
[; ;pic18f4480.h: 19572: };
[; ;pic18f4480.h: 19573: struct {
[; ;pic18f4480.h: 19574: unsigned :5;
[; ;pic18f4480.h: 19575: unsigned RXM0EID13 :1;
[; ;pic18f4480.h: 19576: };
[; ;pic18f4480.h: 19577: struct {
[; ;pic18f4480.h: 19578: unsigned :6;
[; ;pic18f4480.h: 19579: unsigned RXM0EID14 :1;
[; ;pic18f4480.h: 19580: };
[; ;pic18f4480.h: 19581: struct {
[; ;pic18f4480.h: 19582: unsigned :7;
[; ;pic18f4480.h: 19583: unsigned RXM0EID15 :1;
[; ;pic18f4480.h: 19584: };
[; ;pic18f4480.h: 19585: struct {
[; ;pic18f4480.h: 19586: unsigned RXM0EID8 :1;
[; ;pic18f4480.h: 19587: };
[; ;pic18f4480.h: 19588: struct {
[; ;pic18f4480.h: 19589: unsigned :1;
[; ;pic18f4480.h: 19590: unsigned RXM0EID9 :1;
[; ;pic18f4480.h: 19591: };
[; ;pic18f4480.h: 19592: } RXM0EIDHbits_t;
[; ;pic18f4480.h: 19593: extern volatile RXM0EIDHbits_t RXM0EIDHbits @ 0xF1A;
[; ;pic18f4480.h: 19677: extern volatile unsigned char RXM0EIDL @ 0xF1B;
"19679
[; ;pic18f4480.h: 19679: asm("RXM0EIDL equ 0F1Bh");
[; <" RXM0EIDL equ 0F1Bh ;# ">
[; ;pic18f4480.h: 19682: typedef union {
[; ;pic18f4480.h: 19683: struct {
[; ;pic18f4480.h: 19684: unsigned EID0 :1;
[; ;pic18f4480.h: 19685: unsigned EID1 :1;
[; ;pic18f4480.h: 19686: unsigned EID2 :1;
[; ;pic18f4480.h: 19687: unsigned EID3 :1;
[; ;pic18f4480.h: 19688: unsigned EID4 :1;
[; ;pic18f4480.h: 19689: unsigned EID5 :1;
[; ;pic18f4480.h: 19690: unsigned EID6 :1;
[; ;pic18f4480.h: 19691: unsigned EID7 :1;
[; ;pic18f4480.h: 19692: };
[; ;pic18f4480.h: 19693: struct {
[; ;pic18f4480.h: 19694: unsigned RXM0EID0 :1;
[; ;pic18f4480.h: 19695: };
[; ;pic18f4480.h: 19696: struct {
[; ;pic18f4480.h: 19697: unsigned :1;
[; ;pic18f4480.h: 19698: unsigned RXM0EID1 :1;
[; ;pic18f4480.h: 19699: };
[; ;pic18f4480.h: 19700: struct {
[; ;pic18f4480.h: 19701: unsigned :2;
[; ;pic18f4480.h: 19702: unsigned RXM0EID2 :1;
[; ;pic18f4480.h: 19703: };
[; ;pic18f4480.h: 19704: struct {
[; ;pic18f4480.h: 19705: unsigned :3;
[; ;pic18f4480.h: 19706: unsigned RXM0EID3 :1;
[; ;pic18f4480.h: 19707: };
[; ;pic18f4480.h: 19708: struct {
[; ;pic18f4480.h: 19709: unsigned :4;
[; ;pic18f4480.h: 19710: unsigned RXM0EID4 :1;
[; ;pic18f4480.h: 19711: };
[; ;pic18f4480.h: 19712: struct {
[; ;pic18f4480.h: 19713: unsigned :5;
[; ;pic18f4480.h: 19714: unsigned RXM0EID5 :1;
[; ;pic18f4480.h: 19715: };
[; ;pic18f4480.h: 19716: struct {
[; ;pic18f4480.h: 19717: unsigned :6;
[; ;pic18f4480.h: 19718: unsigned RXM0EID6 :1;
[; ;pic18f4480.h: 19719: };
[; ;pic18f4480.h: 19720: struct {
[; ;pic18f4480.h: 19721: unsigned :7;
[; ;pic18f4480.h: 19722: unsigned RXM0EID7 :1;
[; ;pic18f4480.h: 19723: };
[; ;pic18f4480.h: 19724: } RXM0EIDLbits_t;
[; ;pic18f4480.h: 19725: extern volatile RXM0EIDLbits_t RXM0EIDLbits @ 0xF1B;
[; ;pic18f4480.h: 19809: extern volatile unsigned char RXM1SIDH @ 0xF1C;
"19811
[; ;pic18f4480.h: 19811: asm("RXM1SIDH equ 0F1Ch");
[; <" RXM1SIDH equ 0F1Ch ;# ">
[; ;pic18f4480.h: 19814: typedef union {
[; ;pic18f4480.h: 19815: struct {
[; ;pic18f4480.h: 19816: unsigned SID3 :1;
[; ;pic18f4480.h: 19817: unsigned SID4 :1;
[; ;pic18f4480.h: 19818: unsigned SID5 :1;
[; ;pic18f4480.h: 19819: unsigned SID6 :1;
[; ;pic18f4480.h: 19820: unsigned SID7 :1;
[; ;pic18f4480.h: 19821: unsigned SID8 :1;
[; ;pic18f4480.h: 19822: unsigned SID9 :1;
[; ;pic18f4480.h: 19823: unsigned SID10 :1;
[; ;pic18f4480.h: 19824: };
[; ;pic18f4480.h: 19825: struct {
[; ;pic18f4480.h: 19826: unsigned :7;
[; ;pic18f4480.h: 19827: unsigned RXM1SID10 :1;
[; ;pic18f4480.h: 19828: };
[; ;pic18f4480.h: 19829: struct {
[; ;pic18f4480.h: 19830: unsigned RXM1SID3 :1;
[; ;pic18f4480.h: 19831: };
[; ;pic18f4480.h: 19832: struct {
[; ;pic18f4480.h: 19833: unsigned :1;
[; ;pic18f4480.h: 19834: unsigned RXM1SID4 :1;
[; ;pic18f4480.h: 19835: };
[; ;pic18f4480.h: 19836: struct {
[; ;pic18f4480.h: 19837: unsigned :2;
[; ;pic18f4480.h: 19838: unsigned RXM1SID5 :1;
[; ;pic18f4480.h: 19839: };
[; ;pic18f4480.h: 19840: struct {
[; ;pic18f4480.h: 19841: unsigned :3;
[; ;pic18f4480.h: 19842: unsigned RXM1SID6 :1;
[; ;pic18f4480.h: 19843: };
[; ;pic18f4480.h: 19844: struct {
[; ;pic18f4480.h: 19845: unsigned :4;
[; ;pic18f4480.h: 19846: unsigned RXM1SID7 :1;
[; ;pic18f4480.h: 19847: };
[; ;pic18f4480.h: 19848: struct {
[; ;pic18f4480.h: 19849: unsigned :5;
[; ;pic18f4480.h: 19850: unsigned RXM1SID8 :1;
[; ;pic18f4480.h: 19851: };
[; ;pic18f4480.h: 19852: struct {
[; ;pic18f4480.h: 19853: unsigned :6;
[; ;pic18f4480.h: 19854: unsigned RXM1SID9 :1;
[; ;pic18f4480.h: 19855: };
[; ;pic18f4480.h: 19856: } RXM1SIDHbits_t;
[; ;pic18f4480.h: 19857: extern volatile RXM1SIDHbits_t RXM1SIDHbits @ 0xF1C;
[; ;pic18f4480.h: 19941: extern volatile unsigned char RXM1SIDL @ 0xF1D;
"19943
[; ;pic18f4480.h: 19943: asm("RXM1SIDL equ 0F1Dh");
[; <" RXM1SIDL equ 0F1Dh ;# ">
[; ;pic18f4480.h: 19946: typedef union {
[; ;pic18f4480.h: 19947: struct {
[; ;pic18f4480.h: 19948: unsigned EID16 :1;
[; ;pic18f4480.h: 19949: unsigned EID17 :1;
[; ;pic18f4480.h: 19950: unsigned :1;
[; ;pic18f4480.h: 19951: unsigned EXIDEN :1;
[; ;pic18f4480.h: 19952: unsigned :1;
[; ;pic18f4480.h: 19953: unsigned SID0 :1;
[; ;pic18f4480.h: 19954: unsigned SID1 :1;
[; ;pic18f4480.h: 19955: unsigned SID2 :1;
[; ;pic18f4480.h: 19956: };
[; ;pic18f4480.h: 19957: struct {
[; ;pic18f4480.h: 19958: unsigned RXM1EID16 :1;
[; ;pic18f4480.h: 19959: };
[; ;pic18f4480.h: 19960: struct {
[; ;pic18f4480.h: 19961: unsigned :1;
[; ;pic18f4480.h: 19962: unsigned RXM1EID17 :1;
[; ;pic18f4480.h: 19963: };
[; ;pic18f4480.h: 19964: struct {
[; ;pic18f4480.h: 19965: unsigned :3;
[; ;pic18f4480.h: 19966: unsigned RXM1EXIDEN :1;
[; ;pic18f4480.h: 19967: };
[; ;pic18f4480.h: 19968: struct {
[; ;pic18f4480.h: 19969: unsigned :5;
[; ;pic18f4480.h: 19970: unsigned RXM1SID0 :1;
[; ;pic18f4480.h: 19971: };
[; ;pic18f4480.h: 19972: struct {
[; ;pic18f4480.h: 19973: unsigned :6;
[; ;pic18f4480.h: 19974: unsigned RXM1SID1 :1;
[; ;pic18f4480.h: 19975: };
[; ;pic18f4480.h: 19976: struct {
[; ;pic18f4480.h: 19977: unsigned :7;
[; ;pic18f4480.h: 19978: unsigned RXM1SID2 :1;
[; ;pic18f4480.h: 19979: };
[; ;pic18f4480.h: 19980: } RXM1SIDLbits_t;
[; ;pic18f4480.h: 19981: extern volatile RXM1SIDLbits_t RXM1SIDLbits @ 0xF1D;
[; ;pic18f4480.h: 20045: extern volatile unsigned char RXM1EIDH @ 0xF1E;
"20047
[; ;pic18f4480.h: 20047: asm("RXM1EIDH equ 0F1Eh");
[; <" RXM1EIDH equ 0F1Eh ;# ">
[; ;pic18f4480.h: 20050: typedef union {
[; ;pic18f4480.h: 20051: struct {
[; ;pic18f4480.h: 20052: unsigned EID8 :1;
[; ;pic18f4480.h: 20053: unsigned EID9 :1;
[; ;pic18f4480.h: 20054: unsigned EID10 :1;
[; ;pic18f4480.h: 20055: unsigned EID11 :1;
[; ;pic18f4480.h: 20056: unsigned EID12 :1;
[; ;pic18f4480.h: 20057: unsigned EID13 :1;
[; ;pic18f4480.h: 20058: unsigned EID14 :1;
[; ;pic18f4480.h: 20059: unsigned EID15 :1;
[; ;pic18f4480.h: 20060: };
[; ;pic18f4480.h: 20061: struct {
[; ;pic18f4480.h: 20062: unsigned :2;
[; ;pic18f4480.h: 20063: unsigned RXM1EID10 :1;
[; ;pic18f4480.h: 20064: };
[; ;pic18f4480.h: 20065: struct {
[; ;pic18f4480.h: 20066: unsigned :3;
[; ;pic18f4480.h: 20067: unsigned RXM1EID11 :1;
[; ;pic18f4480.h: 20068: };
[; ;pic18f4480.h: 20069: struct {
[; ;pic18f4480.h: 20070: unsigned :4;
[; ;pic18f4480.h: 20071: unsigned RXM1EID12 :1;
[; ;pic18f4480.h: 20072: };
[; ;pic18f4480.h: 20073: struct {
[; ;pic18f4480.h: 20074: unsigned :5;
[; ;pic18f4480.h: 20075: unsigned RXM1EID13 :1;
[; ;pic18f4480.h: 20076: };
[; ;pic18f4480.h: 20077: struct {
[; ;pic18f4480.h: 20078: unsigned :6;
[; ;pic18f4480.h: 20079: unsigned RXM1EID14 :1;
[; ;pic18f4480.h: 20080: };
[; ;pic18f4480.h: 20081: struct {
[; ;pic18f4480.h: 20082: unsigned :7;
[; ;pic18f4480.h: 20083: unsigned RXM1EID15 :1;
[; ;pic18f4480.h: 20084: };
[; ;pic18f4480.h: 20085: struct {
[; ;pic18f4480.h: 20086: unsigned RXM1EID8 :1;
[; ;pic18f4480.h: 20087: };
[; ;pic18f4480.h: 20088: struct {
[; ;pic18f4480.h: 20089: unsigned :1;
[; ;pic18f4480.h: 20090: unsigned RXM1EID9 :1;
[; ;pic18f4480.h: 20091: };
[; ;pic18f4480.h: 20092: } RXM1EIDHbits_t;
[; ;pic18f4480.h: 20093: extern volatile RXM1EIDHbits_t RXM1EIDHbits @ 0xF1E;
[; ;pic18f4480.h: 20177: extern volatile unsigned char RXM1EIDL @ 0xF1F;
"20179
[; ;pic18f4480.h: 20179: asm("RXM1EIDL equ 0F1Fh");
[; <" RXM1EIDL equ 0F1Fh ;# ">
[; ;pic18f4480.h: 20182: typedef union {
[; ;pic18f4480.h: 20183: struct {
[; ;pic18f4480.h: 20184: unsigned EID0 :1;
[; ;pic18f4480.h: 20185: unsigned EID1 :1;
[; ;pic18f4480.h: 20186: unsigned EID2 :1;
[; ;pic18f4480.h: 20187: unsigned EID3 :1;
[; ;pic18f4480.h: 20188: unsigned EID4 :1;
[; ;pic18f4480.h: 20189: unsigned EID5 :1;
[; ;pic18f4480.h: 20190: unsigned EID6 :1;
[; ;pic18f4480.h: 20191: unsigned EID7 :1;
[; ;pic18f4480.h: 20192: };
[; ;pic18f4480.h: 20193: struct {
[; ;pic18f4480.h: 20194: unsigned RXM1EID0 :1;
[; ;pic18f4480.h: 20195: };
[; ;pic18f4480.h: 20196: struct {
[; ;pic18f4480.h: 20197: unsigned :1;
[; ;pic18f4480.h: 20198: unsigned RXM1EID1 :1;
[; ;pic18f4480.h: 20199: };
[; ;pic18f4480.h: 20200: struct {
[; ;pic18f4480.h: 20201: unsigned :2;
[; ;pic18f4480.h: 20202: unsigned RXM1EID2 :1;
[; ;pic18f4480.h: 20203: };
[; ;pic18f4480.h: 20204: struct {
[; ;pic18f4480.h: 20205: unsigned :3;
[; ;pic18f4480.h: 20206: unsigned RXM1EID3 :1;
[; ;pic18f4480.h: 20207: };
[; ;pic18f4480.h: 20208: struct {
[; ;pic18f4480.h: 20209: unsigned :4;
[; ;pic18f4480.h: 20210: unsigned RXM1EID4 :1;
[; ;pic18f4480.h: 20211: };
[; ;pic18f4480.h: 20212: struct {
[; ;pic18f4480.h: 20213: unsigned :5;
[; ;pic18f4480.h: 20214: unsigned RXM1EID5 :1;
[; ;pic18f4480.h: 20215: };
[; ;pic18f4480.h: 20216: struct {
[; ;pic18f4480.h: 20217: unsigned :6;
[; ;pic18f4480.h: 20218: unsigned RXM1EID6 :1;
[; ;pic18f4480.h: 20219: };
[; ;pic18f4480.h: 20220: struct {
[; ;pic18f4480.h: 20221: unsigned :7;
[; ;pic18f4480.h: 20222: unsigned RXM1EID7 :1;
[; ;pic18f4480.h: 20223: };
[; ;pic18f4480.h: 20224: } RXM1EIDLbits_t;
[; ;pic18f4480.h: 20225: extern volatile RXM1EIDLbits_t RXM1EIDLbits @ 0xF1F;
[; ;pic18f4480.h: 20309: extern volatile unsigned char TXB2CON @ 0xF20;
"20311
[; ;pic18f4480.h: 20311: asm("TXB2CON equ 0F20h");
[; <" TXB2CON equ 0F20h ;# ">
[; ;pic18f4480.h: 20314: typedef union {
[; ;pic18f4480.h: 20315: struct {
[; ;pic18f4480.h: 20316: unsigned TXPRI0 :1;
[; ;pic18f4480.h: 20317: unsigned TXPRI1 :1;
[; ;pic18f4480.h: 20318: unsigned :1;
[; ;pic18f4480.h: 20319: unsigned TXREQ :1;
[; ;pic18f4480.h: 20320: unsigned TXERR :1;
[; ;pic18f4480.h: 20321: unsigned TXLARB :1;
[; ;pic18f4480.h: 20322: unsigned TXABT :1;
[; ;pic18f4480.h: 20323: unsigned TXBIF :1;
[; ;pic18f4480.h: 20324: };
[; ;pic18f4480.h: 20325: struct {
[; ;pic18f4480.h: 20326: unsigned :7;
[; ;pic18f4480.h: 20327: unsigned TXBIFBXB2CON :1;
[; ;pic18f4480.h: 20328: };
[; ;pic18f4480.h: 20329: struct {
[; ;pic18f4480.h: 20330: unsigned :7;
[; ;pic18f4480.h: 20331: unsigned TX2IF :1;
[; ;pic18f4480.h: 20332: };
[; ;pic18f4480.h: 20333: struct {
[; ;pic18f4480.h: 20334: unsigned :6;
[; ;pic18f4480.h: 20335: unsigned TXB2ABT :1;
[; ;pic18f4480.h: 20336: };
[; ;pic18f4480.h: 20337: struct {
[; ;pic18f4480.h: 20338: unsigned :4;
[; ;pic18f4480.h: 20339: unsigned TXB2ERR :1;
[; ;pic18f4480.h: 20340: };
[; ;pic18f4480.h: 20341: struct {
[; ;pic18f4480.h: 20342: unsigned :5;
[; ;pic18f4480.h: 20343: unsigned TXB2LARB :1;
[; ;pic18f4480.h: 20344: };
[; ;pic18f4480.h: 20345: struct {
[; ;pic18f4480.h: 20346: unsigned TXB2PRI0 :1;
[; ;pic18f4480.h: 20347: };
[; ;pic18f4480.h: 20348: struct {
[; ;pic18f4480.h: 20349: unsigned :1;
[; ;pic18f4480.h: 20350: unsigned TXB2PRI1 :1;
[; ;pic18f4480.h: 20351: };
[; ;pic18f4480.h: 20352: struct {
[; ;pic18f4480.h: 20353: unsigned :3;
[; ;pic18f4480.h: 20354: unsigned TXB2REQ :1;
[; ;pic18f4480.h: 20355: };
[; ;pic18f4480.h: 20356: } TXB2CONbits_t;
[; ;pic18f4480.h: 20357: extern volatile TXB2CONbits_t TXB2CONbits @ 0xF20;
[; ;pic18f4480.h: 20436: extern volatile unsigned char TXB2SIDH @ 0xF21;
"20438
[; ;pic18f4480.h: 20438: asm("TXB2SIDH equ 0F21h");
[; <" TXB2SIDH equ 0F21h ;# ">
[; ;pic18f4480.h: 20441: typedef union {
[; ;pic18f4480.h: 20442: struct {
[; ;pic18f4480.h: 20443: unsigned SID3 :1;
[; ;pic18f4480.h: 20444: unsigned SID4 :1;
[; ;pic18f4480.h: 20445: unsigned SID5 :1;
[; ;pic18f4480.h: 20446: unsigned SID6 :1;
[; ;pic18f4480.h: 20447: unsigned SID7 :1;
[; ;pic18f4480.h: 20448: unsigned SID8 :1;
[; ;pic18f4480.h: 20449: unsigned SID9 :1;
[; ;pic18f4480.h: 20450: unsigned SID10 :1;
[; ;pic18f4480.h: 20451: };
[; ;pic18f4480.h: 20452: struct {
[; ;pic18f4480.h: 20453: unsigned :7;
[; ;pic18f4480.h: 20454: unsigned TXB2SID10 :1;
[; ;pic18f4480.h: 20455: };
[; ;pic18f4480.h: 20456: struct {
[; ;pic18f4480.h: 20457: unsigned TXB2SID3 :1;
[; ;pic18f4480.h: 20458: };
[; ;pic18f4480.h: 20459: struct {
[; ;pic18f4480.h: 20460: unsigned :1;
[; ;pic18f4480.h: 20461: unsigned TXB2SID4 :1;
[; ;pic18f4480.h: 20462: };
[; ;pic18f4480.h: 20463: struct {
[; ;pic18f4480.h: 20464: unsigned :2;
[; ;pic18f4480.h: 20465: unsigned TXB2SID5 :1;
[; ;pic18f4480.h: 20466: };
[; ;pic18f4480.h: 20467: struct {
[; ;pic18f4480.h: 20468: unsigned :3;
[; ;pic18f4480.h: 20469: unsigned TXB2SID6 :1;
[; ;pic18f4480.h: 20470: };
[; ;pic18f4480.h: 20471: struct {
[; ;pic18f4480.h: 20472: unsigned :4;
[; ;pic18f4480.h: 20473: unsigned TXB2SID7 :1;
[; ;pic18f4480.h: 20474: };
[; ;pic18f4480.h: 20475: struct {
[; ;pic18f4480.h: 20476: unsigned :5;
[; ;pic18f4480.h: 20477: unsigned TXB2SID8 :1;
[; ;pic18f4480.h: 20478: };
[; ;pic18f4480.h: 20479: struct {
[; ;pic18f4480.h: 20480: unsigned :6;
[; ;pic18f4480.h: 20481: unsigned TXB2SID9 :1;
[; ;pic18f4480.h: 20482: };
[; ;pic18f4480.h: 20483: } TXB2SIDHbits_t;
[; ;pic18f4480.h: 20484: extern volatile TXB2SIDHbits_t TXB2SIDHbits @ 0xF21;
[; ;pic18f4480.h: 20568: extern volatile unsigned char TXB2SIDL @ 0xF22;
"20570
[; ;pic18f4480.h: 20570: asm("TXB2SIDL equ 0F22h");
[; <" TXB2SIDL equ 0F22h ;# ">
[; ;pic18f4480.h: 20573: typedef union {
[; ;pic18f4480.h: 20574: struct {
[; ;pic18f4480.h: 20575: unsigned EID16 :1;
[; ;pic18f4480.h: 20576: unsigned EID17 :1;
[; ;pic18f4480.h: 20577: unsigned :1;
[; ;pic18f4480.h: 20578: unsigned EXIDE :1;
[; ;pic18f4480.h: 20579: unsigned :1;
[; ;pic18f4480.h: 20580: unsigned SID0 :1;
[; ;pic18f4480.h: 20581: unsigned SID1 :1;
[; ;pic18f4480.h: 20582: unsigned SID2 :1;
[; ;pic18f4480.h: 20583: };
[; ;pic18f4480.h: 20584: struct {
[; ;pic18f4480.h: 20585: unsigned TXB2EID16 :1;
[; ;pic18f4480.h: 20586: };
[; ;pic18f4480.h: 20587: struct {
[; ;pic18f4480.h: 20588: unsigned :1;
[; ;pic18f4480.h: 20589: unsigned TXB2EID17 :1;
[; ;pic18f4480.h: 20590: };
[; ;pic18f4480.h: 20591: struct {
[; ;pic18f4480.h: 20592: unsigned :3;
[; ;pic18f4480.h: 20593: unsigned TXB2EXIDE :1;
[; ;pic18f4480.h: 20594: };
[; ;pic18f4480.h: 20595: struct {
[; ;pic18f4480.h: 20596: unsigned :5;
[; ;pic18f4480.h: 20597: unsigned TXB2SID0 :1;
[; ;pic18f4480.h: 20598: };
[; ;pic18f4480.h: 20599: struct {
[; ;pic18f4480.h: 20600: unsigned :6;
[; ;pic18f4480.h: 20601: unsigned TXB2SID1 :1;
[; ;pic18f4480.h: 20602: };
[; ;pic18f4480.h: 20603: struct {
[; ;pic18f4480.h: 20604: unsigned :7;
[; ;pic18f4480.h: 20605: unsigned TXB2SID2 :1;
[; ;pic18f4480.h: 20606: };
[; ;pic18f4480.h: 20607: } TXB2SIDLbits_t;
[; ;pic18f4480.h: 20608: extern volatile TXB2SIDLbits_t TXB2SIDLbits @ 0xF22;
[; ;pic18f4480.h: 20672: extern volatile unsigned char TXB2EIDH @ 0xF23;
"20674
[; ;pic18f4480.h: 20674: asm("TXB2EIDH equ 0F23h");
[; <" TXB2EIDH equ 0F23h ;# ">
[; ;pic18f4480.h: 20677: typedef union {
[; ;pic18f4480.h: 20678: struct {
[; ;pic18f4480.h: 20679: unsigned EID8 :1;
[; ;pic18f4480.h: 20680: unsigned EID9 :1;
[; ;pic18f4480.h: 20681: unsigned EID10 :1;
[; ;pic18f4480.h: 20682: unsigned EID11 :1;
[; ;pic18f4480.h: 20683: unsigned EID12 :1;
[; ;pic18f4480.h: 20684: unsigned EID13 :1;
[; ;pic18f4480.h: 20685: unsigned EID14 :1;
[; ;pic18f4480.h: 20686: unsigned EID15 :1;
[; ;pic18f4480.h: 20687: };
[; ;pic18f4480.h: 20688: struct {
[; ;pic18f4480.h: 20689: unsigned :2;
[; ;pic18f4480.h: 20690: unsigned TXB2EID10 :1;
[; ;pic18f4480.h: 20691: };
[; ;pic18f4480.h: 20692: struct {
[; ;pic18f4480.h: 20693: unsigned :3;
[; ;pic18f4480.h: 20694: unsigned TXB2EID11 :1;
[; ;pic18f4480.h: 20695: };
[; ;pic18f4480.h: 20696: struct {
[; ;pic18f4480.h: 20697: unsigned :4;
[; ;pic18f4480.h: 20698: unsigned TXB2EID12 :1;
[; ;pic18f4480.h: 20699: };
[; ;pic18f4480.h: 20700: struct {
[; ;pic18f4480.h: 20701: unsigned :5;
[; ;pic18f4480.h: 20702: unsigned TXB2EID13 :1;
[; ;pic18f4480.h: 20703: };
[; ;pic18f4480.h: 20704: struct {
[; ;pic18f4480.h: 20705: unsigned :6;
[; ;pic18f4480.h: 20706: unsigned TXB2EID14 :1;
[; ;pic18f4480.h: 20707: };
[; ;pic18f4480.h: 20708: struct {
[; ;pic18f4480.h: 20709: unsigned :7;
[; ;pic18f4480.h: 20710: unsigned TXB2EID15 :1;
[; ;pic18f4480.h: 20711: };
[; ;pic18f4480.h: 20712: struct {
[; ;pic18f4480.h: 20713: unsigned TXB2EID8 :1;
[; ;pic18f4480.h: 20714: };
[; ;pic18f4480.h: 20715: struct {
[; ;pic18f4480.h: 20716: unsigned :1;
[; ;pic18f4480.h: 20717: unsigned TXB2EID9 :1;
[; ;pic18f4480.h: 20718: };
[; ;pic18f4480.h: 20719: } TXB2EIDHbits_t;
[; ;pic18f4480.h: 20720: extern volatile TXB2EIDHbits_t TXB2EIDHbits @ 0xF23;
[; ;pic18f4480.h: 20804: extern volatile unsigned char TXB2EIDL @ 0xF24;
"20806
[; ;pic18f4480.h: 20806: asm("TXB2EIDL equ 0F24h");
[; <" TXB2EIDL equ 0F24h ;# ">
[; ;pic18f4480.h: 20809: typedef union {
[; ;pic18f4480.h: 20810: struct {
[; ;pic18f4480.h: 20811: unsigned EID0 :1;
[; ;pic18f4480.h: 20812: unsigned EID1 :1;
[; ;pic18f4480.h: 20813: unsigned EID2 :1;
[; ;pic18f4480.h: 20814: unsigned EID3 :1;
[; ;pic18f4480.h: 20815: unsigned EID4 :1;
[; ;pic18f4480.h: 20816: unsigned EID5 :1;
[; ;pic18f4480.h: 20817: unsigned EID6 :1;
[; ;pic18f4480.h: 20818: unsigned EID7 :1;
[; ;pic18f4480.h: 20819: };
[; ;pic18f4480.h: 20820: struct {
[; ;pic18f4480.h: 20821: unsigned TXB2EID0 :1;
[; ;pic18f4480.h: 20822: };
[; ;pic18f4480.h: 20823: struct {
[; ;pic18f4480.h: 20824: unsigned :1;
[; ;pic18f4480.h: 20825: unsigned TXB2EID1 :1;
[; ;pic18f4480.h: 20826: };
[; ;pic18f4480.h: 20827: struct {
[; ;pic18f4480.h: 20828: unsigned :2;
[; ;pic18f4480.h: 20829: unsigned TXB2EID2 :1;
[; ;pic18f4480.h: 20830: };
[; ;pic18f4480.h: 20831: struct {
[; ;pic18f4480.h: 20832: unsigned :3;
[; ;pic18f4480.h: 20833: unsigned TXB2EID3 :1;
[; ;pic18f4480.h: 20834: };
[; ;pic18f4480.h: 20835: struct {
[; ;pic18f4480.h: 20836: unsigned :4;
[; ;pic18f4480.h: 20837: unsigned TXB2EID4 :1;
[; ;pic18f4480.h: 20838: };
[; ;pic18f4480.h: 20839: struct {
[; ;pic18f4480.h: 20840: unsigned :5;
[; ;pic18f4480.h: 20841: unsigned TXB2EID5 :1;
[; ;pic18f4480.h: 20842: };
[; ;pic18f4480.h: 20843: struct {
[; ;pic18f4480.h: 20844: unsigned :6;
[; ;pic18f4480.h: 20845: unsigned TXB2EID6 :1;
[; ;pic18f4480.h: 20846: };
[; ;pic18f4480.h: 20847: struct {
[; ;pic18f4480.h: 20848: unsigned :7;
[; ;pic18f4480.h: 20849: unsigned TXB2EID7 :1;
[; ;pic18f4480.h: 20850: };
[; ;pic18f4480.h: 20851: } TXB2EIDLbits_t;
[; ;pic18f4480.h: 20852: extern volatile TXB2EIDLbits_t TXB2EIDLbits @ 0xF24;
[; ;pic18f4480.h: 20936: extern volatile unsigned char TXB2DLC @ 0xF25;
"20938
[; ;pic18f4480.h: 20938: asm("TXB2DLC equ 0F25h");
[; <" TXB2DLC equ 0F25h ;# ">
[; ;pic18f4480.h: 20941: typedef union {
[; ;pic18f4480.h: 20942: struct {
[; ;pic18f4480.h: 20943: unsigned DLC0 :1;
[; ;pic18f4480.h: 20944: unsigned DLC1 :1;
[; ;pic18f4480.h: 20945: unsigned DLC2 :1;
[; ;pic18f4480.h: 20946: unsigned DLC3 :1;
[; ;pic18f4480.h: 20947: unsigned :2;
[; ;pic18f4480.h: 20948: unsigned TXRTR :1;
[; ;pic18f4480.h: 20949: };
[; ;pic18f4480.h: 20950: struct {
[; ;pic18f4480.h: 20951: unsigned TXB2DLC0 :1;
[; ;pic18f4480.h: 20952: };
[; ;pic18f4480.h: 20953: struct {
[; ;pic18f4480.h: 20954: unsigned :1;
[; ;pic18f4480.h: 20955: unsigned TXB2DLC1 :1;
[; ;pic18f4480.h: 20956: };
[; ;pic18f4480.h: 20957: struct {
[; ;pic18f4480.h: 20958: unsigned :2;
[; ;pic18f4480.h: 20959: unsigned TXB2DLC2 :1;
[; ;pic18f4480.h: 20960: };
[; ;pic18f4480.h: 20961: struct {
[; ;pic18f4480.h: 20962: unsigned :3;
[; ;pic18f4480.h: 20963: unsigned TXB2DLC3 :1;
[; ;pic18f4480.h: 20964: };
[; ;pic18f4480.h: 20965: struct {
[; ;pic18f4480.h: 20966: unsigned :6;
[; ;pic18f4480.h: 20967: unsigned TXB2RTR :1;
[; ;pic18f4480.h: 20968: };
[; ;pic18f4480.h: 20969: } TXB2DLCbits_t;
[; ;pic18f4480.h: 20970: extern volatile TXB2DLCbits_t TXB2DLCbits @ 0xF25;
[; ;pic18f4480.h: 21024: extern volatile unsigned char TXB2D0 @ 0xF26;
"21026
[; ;pic18f4480.h: 21026: asm("TXB2D0 equ 0F26h");
[; <" TXB2D0 equ 0F26h ;# ">
[; ;pic18f4480.h: 21029: typedef union {
[; ;pic18f4480.h: 21030: struct {
[; ;pic18f4480.h: 21031: unsigned TXB2D00 :1;
[; ;pic18f4480.h: 21032: unsigned TXB2D01 :1;
[; ;pic18f4480.h: 21033: unsigned TXB2D02 :1;
[; ;pic18f4480.h: 21034: unsigned TXB2D03 :1;
[; ;pic18f4480.h: 21035: unsigned TXB2D04 :1;
[; ;pic18f4480.h: 21036: unsigned TXB2D05 :1;
[; ;pic18f4480.h: 21037: unsigned TXB2D06 :1;
[; ;pic18f4480.h: 21038: unsigned TXB2D07 :1;
[; ;pic18f4480.h: 21039: };
[; ;pic18f4480.h: 21040: } TXB2D0bits_t;
[; ;pic18f4480.h: 21041: extern volatile TXB2D0bits_t TXB2D0bits @ 0xF26;
[; ;pic18f4480.h: 21085: extern volatile unsigned char TXB2D1 @ 0xF27;
"21087
[; ;pic18f4480.h: 21087: asm("TXB2D1 equ 0F27h");
[; <" TXB2D1 equ 0F27h ;# ">
[; ;pic18f4480.h: 21090: typedef union {
[; ;pic18f4480.h: 21091: struct {
[; ;pic18f4480.h: 21092: unsigned TXB2D10 :1;
[; ;pic18f4480.h: 21093: unsigned TXB2D11 :1;
[; ;pic18f4480.h: 21094: unsigned TXB2D12 :1;
[; ;pic18f4480.h: 21095: unsigned TXB2D13 :1;
[; ;pic18f4480.h: 21096: unsigned TXB2D14 :1;
[; ;pic18f4480.h: 21097: unsigned TXB2D15 :1;
[; ;pic18f4480.h: 21098: unsigned TXB2D16 :1;
[; ;pic18f4480.h: 21099: unsigned TXB2D17 :1;
[; ;pic18f4480.h: 21100: };
[; ;pic18f4480.h: 21101: } TXB2D1bits_t;
[; ;pic18f4480.h: 21102: extern volatile TXB2D1bits_t TXB2D1bits @ 0xF27;
[; ;pic18f4480.h: 21146: extern volatile unsigned char TXB2D2 @ 0xF28;
"21148
[; ;pic18f4480.h: 21148: asm("TXB2D2 equ 0F28h");
[; <" TXB2D2 equ 0F28h ;# ">
[; ;pic18f4480.h: 21151: typedef union {
[; ;pic18f4480.h: 21152: struct {
[; ;pic18f4480.h: 21153: unsigned TXB2D20 :1;
[; ;pic18f4480.h: 21154: unsigned TXB2D21 :1;
[; ;pic18f4480.h: 21155: unsigned TXB2D22 :1;
[; ;pic18f4480.h: 21156: unsigned TXB2D23 :1;
[; ;pic18f4480.h: 21157: unsigned TXB2D24 :1;
[; ;pic18f4480.h: 21158: unsigned TXB2D25 :1;
[; ;pic18f4480.h: 21159: unsigned TXB2D26 :1;
[; ;pic18f4480.h: 21160: unsigned TXB2D27 :1;
[; ;pic18f4480.h: 21161: };
[; ;pic18f4480.h: 21162: } TXB2D2bits_t;
[; ;pic18f4480.h: 21163: extern volatile TXB2D2bits_t TXB2D2bits @ 0xF28;
[; ;pic18f4480.h: 21207: extern volatile unsigned char TXB2D3 @ 0xF29;
"21209
[; ;pic18f4480.h: 21209: asm("TXB2D3 equ 0F29h");
[; <" TXB2D3 equ 0F29h ;# ">
[; ;pic18f4480.h: 21212: typedef union {
[; ;pic18f4480.h: 21213: struct {
[; ;pic18f4480.h: 21214: unsigned TXB2D30 :1;
[; ;pic18f4480.h: 21215: unsigned TXB2D31 :1;
[; ;pic18f4480.h: 21216: unsigned TXB2D32 :1;
[; ;pic18f4480.h: 21217: unsigned TXB2D33 :1;
[; ;pic18f4480.h: 21218: unsigned TXB2D34 :1;
[; ;pic18f4480.h: 21219: unsigned TXB2D35 :1;
[; ;pic18f4480.h: 21220: unsigned TXB2D36 :1;
[; ;pic18f4480.h: 21221: unsigned TXB2D37 :1;
[; ;pic18f4480.h: 21222: };
[; ;pic18f4480.h: 21223: } TXB2D3bits_t;
[; ;pic18f4480.h: 21224: extern volatile TXB2D3bits_t TXB2D3bits @ 0xF29;
[; ;pic18f4480.h: 21268: extern volatile unsigned char TXB2D4 @ 0xF2A;
"21270
[; ;pic18f4480.h: 21270: asm("TXB2D4 equ 0F2Ah");
[; <" TXB2D4 equ 0F2Ah ;# ">
[; ;pic18f4480.h: 21273: typedef union {
[; ;pic18f4480.h: 21274: struct {
[; ;pic18f4480.h: 21275: unsigned TXB2D40 :1;
[; ;pic18f4480.h: 21276: unsigned TXB2D41 :1;
[; ;pic18f4480.h: 21277: unsigned TXB2D42 :1;
[; ;pic18f4480.h: 21278: unsigned TXB2D43 :1;
[; ;pic18f4480.h: 21279: unsigned TXB2D44 :1;
[; ;pic18f4480.h: 21280: unsigned TXB2D45 :1;
[; ;pic18f4480.h: 21281: unsigned TXB2D46 :1;
[; ;pic18f4480.h: 21282: unsigned TXB2D47 :1;
[; ;pic18f4480.h: 21283: };
[; ;pic18f4480.h: 21284: } TXB2D4bits_t;
[; ;pic18f4480.h: 21285: extern volatile TXB2D4bits_t TXB2D4bits @ 0xF2A;
[; ;pic18f4480.h: 21329: extern volatile unsigned char TXB2D5 @ 0xF2B;
"21331
[; ;pic18f4480.h: 21331: asm("TXB2D5 equ 0F2Bh");
[; <" TXB2D5 equ 0F2Bh ;# ">
[; ;pic18f4480.h: 21334: typedef union {
[; ;pic18f4480.h: 21335: struct {
[; ;pic18f4480.h: 21336: unsigned TXB2D50 :1;
[; ;pic18f4480.h: 21337: unsigned TXB2D51 :1;
[; ;pic18f4480.h: 21338: unsigned TXB2D52 :1;
[; ;pic18f4480.h: 21339: unsigned TXB2D53 :1;
[; ;pic18f4480.h: 21340: unsigned TXB2D54 :1;
[; ;pic18f4480.h: 21341: unsigned TXB2D55 :1;
[; ;pic18f4480.h: 21342: unsigned TXB2D56 :1;
[; ;pic18f4480.h: 21343: unsigned TXB2D57 :1;
[; ;pic18f4480.h: 21344: };
[; ;pic18f4480.h: 21345: } TXB2D5bits_t;
[; ;pic18f4480.h: 21346: extern volatile TXB2D5bits_t TXB2D5bits @ 0xF2B;
[; ;pic18f4480.h: 21390: extern volatile unsigned char TXB2D6 @ 0xF2C;
"21392
[; ;pic18f4480.h: 21392: asm("TXB2D6 equ 0F2Ch");
[; <" TXB2D6 equ 0F2Ch ;# ">
[; ;pic18f4480.h: 21395: typedef union {
[; ;pic18f4480.h: 21396: struct {
[; ;pic18f4480.h: 21397: unsigned TXB2D60 :1;
[; ;pic18f4480.h: 21398: unsigned TXB2D61 :1;
[; ;pic18f4480.h: 21399: unsigned TXB2D62 :1;
[; ;pic18f4480.h: 21400: unsigned TXB2D63 :1;
[; ;pic18f4480.h: 21401: unsigned TXB2D64 :1;
[; ;pic18f4480.h: 21402: unsigned TXB2D65 :1;
[; ;pic18f4480.h: 21403: unsigned TXB2D66 :1;
[; ;pic18f4480.h: 21404: unsigned TXB2D67 :1;
[; ;pic18f4480.h: 21405: };
[; ;pic18f4480.h: 21406: } TXB2D6bits_t;
[; ;pic18f4480.h: 21407: extern volatile TXB2D6bits_t TXB2D6bits @ 0xF2C;
[; ;pic18f4480.h: 21451: extern volatile unsigned char TXB2D7 @ 0xF2D;
"21453
[; ;pic18f4480.h: 21453: asm("TXB2D7 equ 0F2Dh");
[; <" TXB2D7 equ 0F2Dh ;# ">
[; ;pic18f4480.h: 21456: typedef union {
[; ;pic18f4480.h: 21457: struct {
[; ;pic18f4480.h: 21458: unsigned TXB2D70 :1;
[; ;pic18f4480.h: 21459: unsigned TXB2D71 :1;
[; ;pic18f4480.h: 21460: unsigned TXB2D72 :1;
[; ;pic18f4480.h: 21461: unsigned TXB2D73 :1;
[; ;pic18f4480.h: 21462: unsigned TXB2D74 :1;
[; ;pic18f4480.h: 21463: unsigned TXB2D75 :1;
[; ;pic18f4480.h: 21464: unsigned TXB2D76 :1;
[; ;pic18f4480.h: 21465: unsigned TXB2D77 :1;
[; ;pic18f4480.h: 21466: };
[; ;pic18f4480.h: 21467: } TXB2D7bits_t;
[; ;pic18f4480.h: 21468: extern volatile TXB2D7bits_t TXB2D7bits @ 0xF2D;
[; ;pic18f4480.h: 21512: extern volatile unsigned char CANSTAT_RO3 @ 0xF2E;
"21514
[; ;pic18f4480.h: 21514: asm("CANSTAT_RO3 equ 0F2Eh");
[; <" CANSTAT_RO3 equ 0F2Eh ;# ">
[; ;pic18f4480.h: 21517: typedef union {
[; ;pic18f4480.h: 21518: struct {
[; ;pic18f4480.h: 21519: unsigned EICODE0 :1;
[; ;pic18f4480.h: 21520: unsigned EICODE1_ICODE0 :1;
[; ;pic18f4480.h: 21521: unsigned EICODE2_ICODE1 :1;
[; ;pic18f4480.h: 21522: unsigned EICODE3_ICODE2 :1;
[; ;pic18f4480.h: 21523: unsigned EICODE4 :1;
[; ;pic18f4480.h: 21524: unsigned OPMODE0 :1;
[; ;pic18f4480.h: 21525: unsigned OPMODE1 :1;
[; ;pic18f4480.h: 21526: unsigned OPMODE2 :1;
[; ;pic18f4480.h: 21527: };
[; ;pic18f4480.h: 21528: struct {
[; ;pic18f4480.h: 21529: unsigned ICODE0 :1;
[; ;pic18f4480.h: 21530: unsigned ICODE1 :1;
[; ;pic18f4480.h: 21531: unsigned ICODE2 :1;
[; ;pic18f4480.h: 21532: unsigned ICODE3 :1;
[; ;pic18f4480.h: 21533: unsigned ICODE4 :1;
[; ;pic18f4480.h: 21534: };
[; ;pic18f4480.h: 21535: } CANSTAT_RO3bits_t;
[; ;pic18f4480.h: 21536: extern volatile CANSTAT_RO3bits_t CANSTAT_RO3bits @ 0xF2E;
[; ;pic18f4480.h: 21605: extern volatile unsigned char CANCON_RO3 @ 0xF2F;
"21607
[; ;pic18f4480.h: 21607: asm("CANCON_RO3 equ 0F2Fh");
[; <" CANCON_RO3 equ 0F2Fh ;# ">
[; ;pic18f4480.h: 21610: typedef union {
[; ;pic18f4480.h: 21611: struct {
[; ;pic18f4480.h: 21612: unsigned FP0 :1;
[; ;pic18f4480.h: 21613: unsigned WIN0_FP1 :1;
[; ;pic18f4480.h: 21614: unsigned WIN1_FP2 :1;
[; ;pic18f4480.h: 21615: unsigned WIN2_FP3 :1;
[; ;pic18f4480.h: 21616: unsigned ABAT :1;
[; ;pic18f4480.h: 21617: unsigned REQOP0 :1;
[; ;pic18f4480.h: 21618: unsigned REQOP1 :1;
[; ;pic18f4480.h: 21619: unsigned REQOP2 :1;
[; ;pic18f4480.h: 21620: };
[; ;pic18f4480.h: 21621: struct {
[; ;pic18f4480.h: 21622: unsigned :1;
[; ;pic18f4480.h: 21623: unsigned WIN0 :1;
[; ;pic18f4480.h: 21624: unsigned WIN1 :1;
[; ;pic18f4480.h: 21625: unsigned WIN2 :1;
[; ;pic18f4480.h: 21626: };
[; ;pic18f4480.h: 21627: } CANCON_RO3bits_t;
[; ;pic18f4480.h: 21628: extern volatile CANCON_RO3bits_t CANCON_RO3bits @ 0xF2F;
[; ;pic18f4480.h: 21687: extern volatile unsigned char TXB1CON @ 0xF30;
"21689
[; ;pic18f4480.h: 21689: asm("TXB1CON equ 0F30h");
[; <" TXB1CON equ 0F30h ;# ">
[; ;pic18f4480.h: 21692: typedef union {
[; ;pic18f4480.h: 21693: struct {
[; ;pic18f4480.h: 21694: unsigned TXPRI0 :1;
[; ;pic18f4480.h: 21695: unsigned TXPRI1 :1;
[; ;pic18f4480.h: 21696: unsigned :1;
[; ;pic18f4480.h: 21697: unsigned TXREQ :1;
[; ;pic18f4480.h: 21698: unsigned TXERR :1;
[; ;pic18f4480.h: 21699: unsigned TXLARB :1;
[; ;pic18f4480.h: 21700: unsigned TXABT :1;
[; ;pic18f4480.h: 21701: unsigned TXBIF :1;
[; ;pic18f4480.h: 21702: };
[; ;pic18f4480.h: 21703: struct {
[; ;pic18f4480.h: 21704: unsigned :7;
[; ;pic18f4480.h: 21705: unsigned TXBIFTXB1CON :1;
[; ;pic18f4480.h: 21706: };
[; ;pic18f4480.h: 21707: struct {
[; ;pic18f4480.h: 21708: unsigned :7;
[; ;pic18f4480.h: 21709: unsigned TX1IF :1;
[; ;pic18f4480.h: 21710: };
[; ;pic18f4480.h: 21711: struct {
[; ;pic18f4480.h: 21712: unsigned :6;
[; ;pic18f4480.h: 21713: unsigned TXB1ABT :1;
[; ;pic18f4480.h: 21714: };
[; ;pic18f4480.h: 21715: struct {
[; ;pic18f4480.h: 21716: unsigned :4;
[; ;pic18f4480.h: 21717: unsigned TXB1ERR :1;
[; ;pic18f4480.h: 21718: };
[; ;pic18f4480.h: 21719: struct {
[; ;pic18f4480.h: 21720: unsigned :5;
[; ;pic18f4480.h: 21721: unsigned TXB1LARB :1;
[; ;pic18f4480.h: 21722: };
[; ;pic18f4480.h: 21723: struct {
[; ;pic18f4480.h: 21724: unsigned TXB1PRI0 :1;
[; ;pic18f4480.h: 21725: };
[; ;pic18f4480.h: 21726: struct {
[; ;pic18f4480.h: 21727: unsigned :1;
[; ;pic18f4480.h: 21728: unsigned TXB1PRI1 :1;
[; ;pic18f4480.h: 21729: };
[; ;pic18f4480.h: 21730: struct {
[; ;pic18f4480.h: 21731: unsigned :3;
[; ;pic18f4480.h: 21732: unsigned TXB1REQ :1;
[; ;pic18f4480.h: 21733: };
[; ;pic18f4480.h: 21734: } TXB1CONbits_t;
[; ;pic18f4480.h: 21735: extern volatile TXB1CONbits_t TXB1CONbits @ 0xF30;
[; ;pic18f4480.h: 21814: extern volatile unsigned char TXB1SIDH @ 0xF31;
"21816
[; ;pic18f4480.h: 21816: asm("TXB1SIDH equ 0F31h");
[; <" TXB1SIDH equ 0F31h ;# ">
[; ;pic18f4480.h: 21819: typedef union {
[; ;pic18f4480.h: 21820: struct {
[; ;pic18f4480.h: 21821: unsigned SID3 :1;
[; ;pic18f4480.h: 21822: unsigned SID4 :1;
[; ;pic18f4480.h: 21823: unsigned SID5 :1;
[; ;pic18f4480.h: 21824: unsigned SID6 :1;
[; ;pic18f4480.h: 21825: unsigned SID7 :1;
[; ;pic18f4480.h: 21826: unsigned SID8 :1;
[; ;pic18f4480.h: 21827: unsigned SID9 :1;
[; ;pic18f4480.h: 21828: unsigned SID10 :1;
[; ;pic18f4480.h: 21829: };
[; ;pic18f4480.h: 21830: struct {
[; ;pic18f4480.h: 21831: unsigned :7;
[; ;pic18f4480.h: 21832: unsigned TXB1SID10 :1;
[; ;pic18f4480.h: 21833: };
[; ;pic18f4480.h: 21834: struct {
[; ;pic18f4480.h: 21835: unsigned TXB1SID3 :1;
[; ;pic18f4480.h: 21836: };
[; ;pic18f4480.h: 21837: struct {
[; ;pic18f4480.h: 21838: unsigned :1;
[; ;pic18f4480.h: 21839: unsigned TXB1SID4 :1;
[; ;pic18f4480.h: 21840: };
[; ;pic18f4480.h: 21841: struct {
[; ;pic18f4480.h: 21842: unsigned :2;
[; ;pic18f4480.h: 21843: unsigned TXB1SID5 :1;
[; ;pic18f4480.h: 21844: };
[; ;pic18f4480.h: 21845: struct {
[; ;pic18f4480.h: 21846: unsigned :3;
[; ;pic18f4480.h: 21847: unsigned TXB1SID6 :1;
[; ;pic18f4480.h: 21848: };
[; ;pic18f4480.h: 21849: struct {
[; ;pic18f4480.h: 21850: unsigned :4;
[; ;pic18f4480.h: 21851: unsigned TXB1SID7 :1;
[; ;pic18f4480.h: 21852: };
[; ;pic18f4480.h: 21853: struct {
[; ;pic18f4480.h: 21854: unsigned :5;
[; ;pic18f4480.h: 21855: unsigned TXB1SID8 :1;
[; ;pic18f4480.h: 21856: };
[; ;pic18f4480.h: 21857: struct {
[; ;pic18f4480.h: 21858: unsigned :6;
[; ;pic18f4480.h: 21859: unsigned TXB1SID9 :1;
[; ;pic18f4480.h: 21860: };
[; ;pic18f4480.h: 21861: } TXB1SIDHbits_t;
[; ;pic18f4480.h: 21862: extern volatile TXB1SIDHbits_t TXB1SIDHbits @ 0xF31;
[; ;pic18f4480.h: 21946: extern volatile unsigned char TXB1SIDL @ 0xF32;
"21948
[; ;pic18f4480.h: 21948: asm("TXB1SIDL equ 0F32h");
[; <" TXB1SIDL equ 0F32h ;# ">
[; ;pic18f4480.h: 21951: typedef union {
[; ;pic18f4480.h: 21952: struct {
[; ;pic18f4480.h: 21953: unsigned EID16 :1;
[; ;pic18f4480.h: 21954: unsigned EID17 :1;
[; ;pic18f4480.h: 21955: unsigned :1;
[; ;pic18f4480.h: 21956: unsigned EXIDE :1;
[; ;pic18f4480.h: 21957: unsigned :1;
[; ;pic18f4480.h: 21958: unsigned SID0 :1;
[; ;pic18f4480.h: 21959: unsigned SID1 :1;
[; ;pic18f4480.h: 21960: unsigned SID2 :1;
[; ;pic18f4480.h: 21961: };
[; ;pic18f4480.h: 21962: struct {
[; ;pic18f4480.h: 21963: unsigned TXB1EID16 :1;
[; ;pic18f4480.h: 21964: };
[; ;pic18f4480.h: 21965: struct {
[; ;pic18f4480.h: 21966: unsigned :1;
[; ;pic18f4480.h: 21967: unsigned TXB1EID17 :1;
[; ;pic18f4480.h: 21968: };
[; ;pic18f4480.h: 21969: struct {
[; ;pic18f4480.h: 21970: unsigned :3;
[; ;pic18f4480.h: 21971: unsigned TXB1EXIDE :1;
[; ;pic18f4480.h: 21972: };
[; ;pic18f4480.h: 21973: struct {
[; ;pic18f4480.h: 21974: unsigned :5;
[; ;pic18f4480.h: 21975: unsigned TXB1SID0 :1;
[; ;pic18f4480.h: 21976: };
[; ;pic18f4480.h: 21977: struct {
[; ;pic18f4480.h: 21978: unsigned :6;
[; ;pic18f4480.h: 21979: unsigned TXB1SID1 :1;
[; ;pic18f4480.h: 21980: };
[; ;pic18f4480.h: 21981: struct {
[; ;pic18f4480.h: 21982: unsigned :7;
[; ;pic18f4480.h: 21983: unsigned TXB1SID2 :1;
[; ;pic18f4480.h: 21984: };
[; ;pic18f4480.h: 21985: } TXB1SIDLbits_t;
[; ;pic18f4480.h: 21986: extern volatile TXB1SIDLbits_t TXB1SIDLbits @ 0xF32;
[; ;pic18f4480.h: 22050: extern volatile unsigned char TXB1EIDH @ 0xF33;
"22052
[; ;pic18f4480.h: 22052: asm("TXB1EIDH equ 0F33h");
[; <" TXB1EIDH equ 0F33h ;# ">
[; ;pic18f4480.h: 22055: typedef union {
[; ;pic18f4480.h: 22056: struct {
[; ;pic18f4480.h: 22057: unsigned EID8 :1;
[; ;pic18f4480.h: 22058: unsigned EID9 :1;
[; ;pic18f4480.h: 22059: unsigned EID10 :1;
[; ;pic18f4480.h: 22060: unsigned EID11 :1;
[; ;pic18f4480.h: 22061: unsigned EID12 :1;
[; ;pic18f4480.h: 22062: unsigned EID13 :1;
[; ;pic18f4480.h: 22063: unsigned EID14 :1;
[; ;pic18f4480.h: 22064: unsigned EID15 :1;
[; ;pic18f4480.h: 22065: };
[; ;pic18f4480.h: 22066: struct {
[; ;pic18f4480.h: 22067: unsigned :2;
[; ;pic18f4480.h: 22068: unsigned TXB1EID10 :1;
[; ;pic18f4480.h: 22069: };
[; ;pic18f4480.h: 22070: struct {
[; ;pic18f4480.h: 22071: unsigned :3;
[; ;pic18f4480.h: 22072: unsigned TXB1EID11 :1;
[; ;pic18f4480.h: 22073: };
[; ;pic18f4480.h: 22074: struct {
[; ;pic18f4480.h: 22075: unsigned :4;
[; ;pic18f4480.h: 22076: unsigned TXB1EID12 :1;
[; ;pic18f4480.h: 22077: };
[; ;pic18f4480.h: 22078: struct {
[; ;pic18f4480.h: 22079: unsigned :5;
[; ;pic18f4480.h: 22080: unsigned TXB1EID13 :1;
[; ;pic18f4480.h: 22081: };
[; ;pic18f4480.h: 22082: struct {
[; ;pic18f4480.h: 22083: unsigned :6;
[; ;pic18f4480.h: 22084: unsigned TXB1EID14 :1;
[; ;pic18f4480.h: 22085: };
[; ;pic18f4480.h: 22086: struct {
[; ;pic18f4480.h: 22087: unsigned :7;
[; ;pic18f4480.h: 22088: unsigned TXB1EID15 :1;
[; ;pic18f4480.h: 22089: };
[; ;pic18f4480.h: 22090: struct {
[; ;pic18f4480.h: 22091: unsigned TXB1EID8 :1;
[; ;pic18f4480.h: 22092: };
[; ;pic18f4480.h: 22093: struct {
[; ;pic18f4480.h: 22094: unsigned :1;
[; ;pic18f4480.h: 22095: unsigned TXB1EID9 :1;
[; ;pic18f4480.h: 22096: };
[; ;pic18f4480.h: 22097: } TXB1EIDHbits_t;
[; ;pic18f4480.h: 22098: extern volatile TXB1EIDHbits_t TXB1EIDHbits @ 0xF33;
[; ;pic18f4480.h: 22182: extern volatile unsigned char TXB1EIDL @ 0xF34;
"22184
[; ;pic18f4480.h: 22184: asm("TXB1EIDL equ 0F34h");
[; <" TXB1EIDL equ 0F34h ;# ">
[; ;pic18f4480.h: 22187: typedef union {
[; ;pic18f4480.h: 22188: struct {
[; ;pic18f4480.h: 22189: unsigned EID0 :1;
[; ;pic18f4480.h: 22190: unsigned EID1 :1;
[; ;pic18f4480.h: 22191: unsigned EID2 :1;
[; ;pic18f4480.h: 22192: unsigned EID3 :1;
[; ;pic18f4480.h: 22193: unsigned EID4 :1;
[; ;pic18f4480.h: 22194: unsigned EID5 :1;
[; ;pic18f4480.h: 22195: unsigned EID6 :1;
[; ;pic18f4480.h: 22196: unsigned EID7 :1;
[; ;pic18f4480.h: 22197: };
[; ;pic18f4480.h: 22198: struct {
[; ;pic18f4480.h: 22199: unsigned TXB1EID0 :1;
[; ;pic18f4480.h: 22200: };
[; ;pic18f4480.h: 22201: struct {
[; ;pic18f4480.h: 22202: unsigned :1;
[; ;pic18f4480.h: 22203: unsigned TXB1EID1 :1;
[; ;pic18f4480.h: 22204: };
[; ;pic18f4480.h: 22205: struct {
[; ;pic18f4480.h: 22206: unsigned :2;
[; ;pic18f4480.h: 22207: unsigned TXB1EID2 :1;
[; ;pic18f4480.h: 22208: };
[; ;pic18f4480.h: 22209: struct {
[; ;pic18f4480.h: 22210: unsigned :3;
[; ;pic18f4480.h: 22211: unsigned TXB1EID3 :1;
[; ;pic18f4480.h: 22212: };
[; ;pic18f4480.h: 22213: struct {
[; ;pic18f4480.h: 22214: unsigned :4;
[; ;pic18f4480.h: 22215: unsigned TXB1EID4 :1;
[; ;pic18f4480.h: 22216: };
[; ;pic18f4480.h: 22217: struct {
[; ;pic18f4480.h: 22218: unsigned :5;
[; ;pic18f4480.h: 22219: unsigned TXB1EID5 :1;
[; ;pic18f4480.h: 22220: };
[; ;pic18f4480.h: 22221: struct {
[; ;pic18f4480.h: 22222: unsigned :6;
[; ;pic18f4480.h: 22223: unsigned TXB1EID6 :1;
[; ;pic18f4480.h: 22224: };
[; ;pic18f4480.h: 22225: struct {
[; ;pic18f4480.h: 22226: unsigned :7;
[; ;pic18f4480.h: 22227: unsigned TXB1EID7 :1;
[; ;pic18f4480.h: 22228: };
[; ;pic18f4480.h: 22229: } TXB1EIDLbits_t;
[; ;pic18f4480.h: 22230: extern volatile TXB1EIDLbits_t TXB1EIDLbits @ 0xF34;
[; ;pic18f4480.h: 22314: extern volatile unsigned char TXB1DLC @ 0xF35;
"22316
[; ;pic18f4480.h: 22316: asm("TXB1DLC equ 0F35h");
[; <" TXB1DLC equ 0F35h ;# ">
[; ;pic18f4480.h: 22319: typedef union {
[; ;pic18f4480.h: 22320: struct {
[; ;pic18f4480.h: 22321: unsigned DLC0 :1;
[; ;pic18f4480.h: 22322: unsigned DLC1 :1;
[; ;pic18f4480.h: 22323: unsigned DLC2 :1;
[; ;pic18f4480.h: 22324: unsigned DLC3 :1;
[; ;pic18f4480.h: 22325: unsigned :2;
[; ;pic18f4480.h: 22326: unsigned TXRTR :1;
[; ;pic18f4480.h: 22327: };
[; ;pic18f4480.h: 22328: struct {
[; ;pic18f4480.h: 22329: unsigned TXB1DLC0 :1;
[; ;pic18f4480.h: 22330: };
[; ;pic18f4480.h: 22331: struct {
[; ;pic18f4480.h: 22332: unsigned :1;
[; ;pic18f4480.h: 22333: unsigned TXB1DLC1 :1;
[; ;pic18f4480.h: 22334: };
[; ;pic18f4480.h: 22335: struct {
[; ;pic18f4480.h: 22336: unsigned :2;
[; ;pic18f4480.h: 22337: unsigned TXB1DLC2 :1;
[; ;pic18f4480.h: 22338: };
[; ;pic18f4480.h: 22339: struct {
[; ;pic18f4480.h: 22340: unsigned :3;
[; ;pic18f4480.h: 22341: unsigned TXB1DLC3 :1;
[; ;pic18f4480.h: 22342: };
[; ;pic18f4480.h: 22343: struct {
[; ;pic18f4480.h: 22344: unsigned :6;
[; ;pic18f4480.h: 22345: unsigned TXB1RTR :1;
[; ;pic18f4480.h: 22346: };
[; ;pic18f4480.h: 22347: } TXB1DLCbits_t;
[; ;pic18f4480.h: 22348: extern volatile TXB1DLCbits_t TXB1DLCbits @ 0xF35;
[; ;pic18f4480.h: 22402: extern volatile unsigned char TXB1D0 @ 0xF36;
"22404
[; ;pic18f4480.h: 22404: asm("TXB1D0 equ 0F36h");
[; <" TXB1D0 equ 0F36h ;# ">
[; ;pic18f4480.h: 22407: typedef union {
[; ;pic18f4480.h: 22408: struct {
[; ;pic18f4480.h: 22409: unsigned TXB1D00 :1;
[; ;pic18f4480.h: 22410: unsigned TXB1D01 :1;
[; ;pic18f4480.h: 22411: unsigned TXB1D02 :1;
[; ;pic18f4480.h: 22412: unsigned TXB1D03 :1;
[; ;pic18f4480.h: 22413: unsigned TXB1D04 :1;
[; ;pic18f4480.h: 22414: unsigned TXB1D05 :1;
[; ;pic18f4480.h: 22415: unsigned TXB1D06 :1;
[; ;pic18f4480.h: 22416: unsigned TXB1D07 :1;
[; ;pic18f4480.h: 22417: };
[; ;pic18f4480.h: 22418: } TXB1D0bits_t;
[; ;pic18f4480.h: 22419: extern volatile TXB1D0bits_t TXB1D0bits @ 0xF36;
[; ;pic18f4480.h: 22463: extern volatile unsigned char TXB1D1 @ 0xF37;
"22465
[; ;pic18f4480.h: 22465: asm("TXB1D1 equ 0F37h");
[; <" TXB1D1 equ 0F37h ;# ">
[; ;pic18f4480.h: 22468: typedef union {
[; ;pic18f4480.h: 22469: struct {
[; ;pic18f4480.h: 22470: unsigned TXB1D10 :1;
[; ;pic18f4480.h: 22471: unsigned TXB1D11 :1;
[; ;pic18f4480.h: 22472: unsigned TXB1D12 :1;
[; ;pic18f4480.h: 22473: unsigned TXB1D13 :1;
[; ;pic18f4480.h: 22474: unsigned TXB1D14 :1;
[; ;pic18f4480.h: 22475: unsigned TXB1D15 :1;
[; ;pic18f4480.h: 22476: unsigned TXB1D16 :1;
[; ;pic18f4480.h: 22477: unsigned TXB1D17 :1;
[; ;pic18f4480.h: 22478: };
[; ;pic18f4480.h: 22479: } TXB1D1bits_t;
[; ;pic18f4480.h: 22480: extern volatile TXB1D1bits_t TXB1D1bits @ 0xF37;
[; ;pic18f4480.h: 22524: extern volatile unsigned char TXB1D2 @ 0xF38;
"22526
[; ;pic18f4480.h: 22526: asm("TXB1D2 equ 0F38h");
[; <" TXB1D2 equ 0F38h ;# ">
[; ;pic18f4480.h: 22529: typedef union {
[; ;pic18f4480.h: 22530: struct {
[; ;pic18f4480.h: 22531: unsigned TXB1D20 :1;
[; ;pic18f4480.h: 22532: unsigned TXB1D21 :1;
[; ;pic18f4480.h: 22533: unsigned TXB1D22 :1;
[; ;pic18f4480.h: 22534: unsigned TXB1D23 :1;
[; ;pic18f4480.h: 22535: unsigned TXB1D24 :1;
[; ;pic18f4480.h: 22536: unsigned TXB1D25 :1;
[; ;pic18f4480.h: 22537: unsigned TXB1D26 :1;
[; ;pic18f4480.h: 22538: unsigned TXB1D27 :1;
[; ;pic18f4480.h: 22539: };
[; ;pic18f4480.h: 22540: } TXB1D2bits_t;
[; ;pic18f4480.h: 22541: extern volatile TXB1D2bits_t TXB1D2bits @ 0xF38;
[; ;pic18f4480.h: 22585: extern volatile unsigned char TXB1D3 @ 0xF39;
"22587
[; ;pic18f4480.h: 22587: asm("TXB1D3 equ 0F39h");
[; <" TXB1D3 equ 0F39h ;# ">
[; ;pic18f4480.h: 22590: typedef union {
[; ;pic18f4480.h: 22591: struct {
[; ;pic18f4480.h: 22592: unsigned TXB1D30 :1;
[; ;pic18f4480.h: 22593: unsigned TXB1D31 :1;
[; ;pic18f4480.h: 22594: unsigned TXB1D32 :1;
[; ;pic18f4480.h: 22595: unsigned TXB1D33 :1;
[; ;pic18f4480.h: 22596: unsigned TXB1D34 :1;
[; ;pic18f4480.h: 22597: unsigned TXB1D35 :1;
[; ;pic18f4480.h: 22598: unsigned TXB1D36 :1;
[; ;pic18f4480.h: 22599: unsigned TXB1D37 :1;
[; ;pic18f4480.h: 22600: };
[; ;pic18f4480.h: 22601: } TXB1D3bits_t;
[; ;pic18f4480.h: 22602: extern volatile TXB1D3bits_t TXB1D3bits @ 0xF39;
[; ;pic18f4480.h: 22646: extern volatile unsigned char TXB1D4 @ 0xF3A;
"22648
[; ;pic18f4480.h: 22648: asm("TXB1D4 equ 0F3Ah");
[; <" TXB1D4 equ 0F3Ah ;# ">
[; ;pic18f4480.h: 22651: typedef union {
[; ;pic18f4480.h: 22652: struct {
[; ;pic18f4480.h: 22653: unsigned TXB1D40 :1;
[; ;pic18f4480.h: 22654: unsigned TXB1D41 :1;
[; ;pic18f4480.h: 22655: unsigned TXB1D42 :1;
[; ;pic18f4480.h: 22656: unsigned TXB1D43 :1;
[; ;pic18f4480.h: 22657: unsigned TXB1D44 :1;
[; ;pic18f4480.h: 22658: unsigned TXB1D45 :1;
[; ;pic18f4480.h: 22659: unsigned TXB1D46 :1;
[; ;pic18f4480.h: 22660: unsigned TXB1D47 :1;
[; ;pic18f4480.h: 22661: };
[; ;pic18f4480.h: 22662: } TXB1D4bits_t;
[; ;pic18f4480.h: 22663: extern volatile TXB1D4bits_t TXB1D4bits @ 0xF3A;
[; ;pic18f4480.h: 22707: extern volatile unsigned char TXB1D5 @ 0xF3B;
"22709
[; ;pic18f4480.h: 22709: asm("TXB1D5 equ 0F3Bh");
[; <" TXB1D5 equ 0F3Bh ;# ">
[; ;pic18f4480.h: 22712: typedef union {
[; ;pic18f4480.h: 22713: struct {
[; ;pic18f4480.h: 22714: unsigned TXB1D50 :1;
[; ;pic18f4480.h: 22715: unsigned TXB1D51 :1;
[; ;pic18f4480.h: 22716: unsigned TXB1D52 :1;
[; ;pic18f4480.h: 22717: unsigned TXB1D53 :1;
[; ;pic18f4480.h: 22718: unsigned TXB1D54 :1;
[; ;pic18f4480.h: 22719: unsigned TXB1D55 :1;
[; ;pic18f4480.h: 22720: unsigned TXB1D56 :1;
[; ;pic18f4480.h: 22721: unsigned TXB1D57 :1;
[; ;pic18f4480.h: 22722: };
[; ;pic18f4480.h: 22723: } TXB1D5bits_t;
[; ;pic18f4480.h: 22724: extern volatile TXB1D5bits_t TXB1D5bits @ 0xF3B;
[; ;pic18f4480.h: 22768: extern volatile unsigned char TXB1D6 @ 0xF3C;
"22770
[; ;pic18f4480.h: 22770: asm("TXB1D6 equ 0F3Ch");
[; <" TXB1D6 equ 0F3Ch ;# ">
[; ;pic18f4480.h: 22773: typedef union {
[; ;pic18f4480.h: 22774: struct {
[; ;pic18f4480.h: 22775: unsigned TXB1D60 :1;
[; ;pic18f4480.h: 22776: unsigned TXB1D61 :1;
[; ;pic18f4480.h: 22777: unsigned TXB1D62 :1;
[; ;pic18f4480.h: 22778: unsigned TXB1D63 :1;
[; ;pic18f4480.h: 22779: unsigned TXB1D64 :1;
[; ;pic18f4480.h: 22780: unsigned TXB1D65 :1;
[; ;pic18f4480.h: 22781: unsigned TXB1D66 :1;
[; ;pic18f4480.h: 22782: unsigned TXB1D67 :1;
[; ;pic18f4480.h: 22783: };
[; ;pic18f4480.h: 22784: } TXB1D6bits_t;
[; ;pic18f4480.h: 22785: extern volatile TXB1D6bits_t TXB1D6bits @ 0xF3C;
[; ;pic18f4480.h: 22829: extern volatile unsigned char TXB1D7 @ 0xF3D;
"22831
[; ;pic18f4480.h: 22831: asm("TXB1D7 equ 0F3Dh");
[; <" TXB1D7 equ 0F3Dh ;# ">
[; ;pic18f4480.h: 22834: typedef union {
[; ;pic18f4480.h: 22835: struct {
[; ;pic18f4480.h: 22836: unsigned TXB1D70 :1;
[; ;pic18f4480.h: 22837: unsigned TXB1D71 :1;
[; ;pic18f4480.h: 22838: unsigned TXB1D72 :1;
[; ;pic18f4480.h: 22839: unsigned TXB1D73 :1;
[; ;pic18f4480.h: 22840: unsigned TXB1D74 :1;
[; ;pic18f4480.h: 22841: unsigned TXB1D75 :1;
[; ;pic18f4480.h: 22842: unsigned TXB1D76 :1;
[; ;pic18f4480.h: 22843: unsigned TXB1D77 :1;
[; ;pic18f4480.h: 22844: };
[; ;pic18f4480.h: 22845: } TXB1D7bits_t;
[; ;pic18f4480.h: 22846: extern volatile TXB1D7bits_t TXB1D7bits @ 0xF3D;
[; ;pic18f4480.h: 22890: extern volatile unsigned char CANSTAT_RO2 @ 0xF3E;
"22892
[; ;pic18f4480.h: 22892: asm("CANSTAT_RO2 equ 0F3Eh");
[; <" CANSTAT_RO2 equ 0F3Eh ;# ">
[; ;pic18f4480.h: 22895: typedef union {
[; ;pic18f4480.h: 22896: struct {
[; ;pic18f4480.h: 22897: unsigned EICODE0 :1;
[; ;pic18f4480.h: 22898: unsigned EICODE1_ICODE0 :1;
[; ;pic18f4480.h: 22899: unsigned EICODE2_ICODE1 :1;
[; ;pic18f4480.h: 22900: unsigned EICODE3_ICODE2 :1;
[; ;pic18f4480.h: 22901: unsigned EICODE4 :1;
[; ;pic18f4480.h: 22902: unsigned OPMODE0 :1;
[; ;pic18f4480.h: 22903: unsigned OPMODE1 :1;
[; ;pic18f4480.h: 22904: unsigned OPMODE2 :1;
[; ;pic18f4480.h: 22905: };
[; ;pic18f4480.h: 22906: struct {
[; ;pic18f4480.h: 22907: unsigned ICODE0 :1;
[; ;pic18f4480.h: 22908: unsigned ICODE1 :1;
[; ;pic18f4480.h: 22909: unsigned ICODE2 :1;
[; ;pic18f4480.h: 22910: unsigned ICODE3 :1;
[; ;pic18f4480.h: 22911: unsigned ICODE4 :1;
[; ;pic18f4480.h: 22912: };
[; ;pic18f4480.h: 22913: } CANSTAT_RO2bits_t;
[; ;pic18f4480.h: 22914: extern volatile CANSTAT_RO2bits_t CANSTAT_RO2bits @ 0xF3E;
[; ;pic18f4480.h: 22983: extern volatile unsigned char CANCON_RO2 @ 0xF3F;
"22985
[; ;pic18f4480.h: 22985: asm("CANCON_RO2 equ 0F3Fh");
[; <" CANCON_RO2 equ 0F3Fh ;# ">
[; ;pic18f4480.h: 22988: typedef union {
[; ;pic18f4480.h: 22989: struct {
[; ;pic18f4480.h: 22990: unsigned FP0 :1;
[; ;pic18f4480.h: 22991: unsigned WIN0_FP1 :1;
[; ;pic18f4480.h: 22992: unsigned WIN1_FP2 :1;
[; ;pic18f4480.h: 22993: unsigned WIN2_FP3 :1;
[; ;pic18f4480.h: 22994: unsigned ABAT :1;
[; ;pic18f4480.h: 22995: unsigned REQOP0 :1;
[; ;pic18f4480.h: 22996: unsigned REQOP1 :1;
[; ;pic18f4480.h: 22997: unsigned REQOP2 :1;
[; ;pic18f4480.h: 22998: };
[; ;pic18f4480.h: 22999: struct {
[; ;pic18f4480.h: 23000: unsigned :1;
[; ;pic18f4480.h: 23001: unsigned WIN0 :1;
[; ;pic18f4480.h: 23002: unsigned WIN1 :1;
[; ;pic18f4480.h: 23003: unsigned WIN2 :1;
[; ;pic18f4480.h: 23004: };
[; ;pic18f4480.h: 23005: } CANCON_RO2bits_t;
[; ;pic18f4480.h: 23006: extern volatile CANCON_RO2bits_t CANCON_RO2bits @ 0xF3F;
[; ;pic18f4480.h: 23065: extern volatile unsigned char TXB0CON @ 0xF40;
"23067
[; ;pic18f4480.h: 23067: asm("TXB0CON equ 0F40h");
[; <" TXB0CON equ 0F40h ;# ">
[; ;pic18f4480.h: 23070: typedef union {
[; ;pic18f4480.h: 23071: struct {
[; ;pic18f4480.h: 23072: unsigned TXPRI0 :1;
[; ;pic18f4480.h: 23073: unsigned TXPRI1 :1;
[; ;pic18f4480.h: 23074: unsigned :1;
[; ;pic18f4480.h: 23075: unsigned TXREQ :1;
[; ;pic18f4480.h: 23076: unsigned TXERR :1;
[; ;pic18f4480.h: 23077: unsigned TXLARB :1;
[; ;pic18f4480.h: 23078: unsigned TXABT :1;
[; ;pic18f4480.h: 23079: unsigned TXBIF :1;
[; ;pic18f4480.h: 23080: };
[; ;pic18f4480.h: 23081: struct {
[; ;pic18f4480.h: 23082: unsigned :7;
[; ;pic18f4480.h: 23083: unsigned TX0IF :1;
[; ;pic18f4480.h: 23084: };
[; ;pic18f4480.h: 23085: struct {
[; ;pic18f4480.h: 23086: unsigned :6;
[; ;pic18f4480.h: 23087: unsigned TXB0ABT :1;
[; ;pic18f4480.h: 23088: };
[; ;pic18f4480.h: 23089: struct {
[; ;pic18f4480.h: 23090: unsigned :4;
[; ;pic18f4480.h: 23091: unsigned TXB0ERR :1;
[; ;pic18f4480.h: 23092: };
[; ;pic18f4480.h: 23093: struct {
[; ;pic18f4480.h: 23094: unsigned :5;
[; ;pic18f4480.h: 23095: unsigned TXB0LARB :1;
[; ;pic18f4480.h: 23096: };
[; ;pic18f4480.h: 23097: struct {
[; ;pic18f4480.h: 23098: unsigned TXB0PRI0 :1;
[; ;pic18f4480.h: 23099: };
[; ;pic18f4480.h: 23100: struct {
[; ;pic18f4480.h: 23101: unsigned :1;
[; ;pic18f4480.h: 23102: unsigned TXB0PRI1 :1;
[; ;pic18f4480.h: 23103: };
[; ;pic18f4480.h: 23104: struct {
[; ;pic18f4480.h: 23105: unsigned :3;
[; ;pic18f4480.h: 23106: unsigned TXB0REQ :1;
[; ;pic18f4480.h: 23107: };
[; ;pic18f4480.h: 23108: } TXB0CONbits_t;
[; ;pic18f4480.h: 23109: extern volatile TXB0CONbits_t TXB0CONbits @ 0xF40;
[; ;pic18f4480.h: 23183: extern volatile unsigned char TXB0SIDH @ 0xF41;
"23185
[; ;pic18f4480.h: 23185: asm("TXB0SIDH equ 0F41h");
[; <" TXB0SIDH equ 0F41h ;# ">
[; ;pic18f4480.h: 23188: typedef union {
[; ;pic18f4480.h: 23189: struct {
[; ;pic18f4480.h: 23190: unsigned SID3 :1;
[; ;pic18f4480.h: 23191: unsigned SID4 :1;
[; ;pic18f4480.h: 23192: unsigned SID5 :1;
[; ;pic18f4480.h: 23193: unsigned SID6 :1;
[; ;pic18f4480.h: 23194: unsigned SID7 :1;
[; ;pic18f4480.h: 23195: unsigned SID8 :1;
[; ;pic18f4480.h: 23196: unsigned SID9 :1;
[; ;pic18f4480.h: 23197: unsigned SID10 :1;
[; ;pic18f4480.h: 23198: };
[; ;pic18f4480.h: 23199: struct {
[; ;pic18f4480.h: 23200: unsigned :7;
[; ;pic18f4480.h: 23201: unsigned TXB0SID10 :1;
[; ;pic18f4480.h: 23202: };
[; ;pic18f4480.h: 23203: struct {
[; ;pic18f4480.h: 23204: unsigned TXB0SID3 :1;
[; ;pic18f4480.h: 23205: };
[; ;pic18f4480.h: 23206: struct {
[; ;pic18f4480.h: 23207: unsigned :1;
[; ;pic18f4480.h: 23208: unsigned TXB0SID4 :1;
[; ;pic18f4480.h: 23209: };
[; ;pic18f4480.h: 23210: struct {
[; ;pic18f4480.h: 23211: unsigned :2;
[; ;pic18f4480.h: 23212: unsigned TXB0SID5 :1;
[; ;pic18f4480.h: 23213: };
[; ;pic18f4480.h: 23214: struct {
[; ;pic18f4480.h: 23215: unsigned :3;
[; ;pic18f4480.h: 23216: unsigned TXB0SID6 :1;
[; ;pic18f4480.h: 23217: };
[; ;pic18f4480.h: 23218: struct {
[; ;pic18f4480.h: 23219: unsigned :4;
[; ;pic18f4480.h: 23220: unsigned TXB0SID7 :1;
[; ;pic18f4480.h: 23221: };
[; ;pic18f4480.h: 23222: struct {
[; ;pic18f4480.h: 23223: unsigned :5;
[; ;pic18f4480.h: 23224: unsigned TXB0SID8 :1;
[; ;pic18f4480.h: 23225: };
[; ;pic18f4480.h: 23226: struct {
[; ;pic18f4480.h: 23227: unsigned :6;
[; ;pic18f4480.h: 23228: unsigned TXB0SID9 :1;
[; ;pic18f4480.h: 23229: };
[; ;pic18f4480.h: 23230: } TXB0SIDHbits_t;
[; ;pic18f4480.h: 23231: extern volatile TXB0SIDHbits_t TXB0SIDHbits @ 0xF41;
[; ;pic18f4480.h: 23315: extern volatile unsigned char TXB0SIDL @ 0xF42;
"23317
[; ;pic18f4480.h: 23317: asm("TXB0SIDL equ 0F42h");
[; <" TXB0SIDL equ 0F42h ;# ">
[; ;pic18f4480.h: 23320: typedef union {
[; ;pic18f4480.h: 23321: struct {
[; ;pic18f4480.h: 23322: unsigned EID16 :1;
[; ;pic18f4480.h: 23323: unsigned EID17 :1;
[; ;pic18f4480.h: 23324: unsigned :1;
[; ;pic18f4480.h: 23325: unsigned EXIDE :1;
[; ;pic18f4480.h: 23326: unsigned :1;
[; ;pic18f4480.h: 23327: unsigned SID0 :1;
[; ;pic18f4480.h: 23328: unsigned SID1 :1;
[; ;pic18f4480.h: 23329: unsigned SID2 :1;
[; ;pic18f4480.h: 23330: };
[; ;pic18f4480.h: 23331: struct {
[; ;pic18f4480.h: 23332: unsigned TXB0EID16 :1;
[; ;pic18f4480.h: 23333: };
[; ;pic18f4480.h: 23334: struct {
[; ;pic18f4480.h: 23335: unsigned :1;
[; ;pic18f4480.h: 23336: unsigned TXB0EID17 :1;
[; ;pic18f4480.h: 23337: };
[; ;pic18f4480.h: 23338: struct {
[; ;pic18f4480.h: 23339: unsigned :3;
[; ;pic18f4480.h: 23340: unsigned TXB0EXIDE :1;
[; ;pic18f4480.h: 23341: };
[; ;pic18f4480.h: 23342: struct {
[; ;pic18f4480.h: 23343: unsigned :5;
[; ;pic18f4480.h: 23344: unsigned TXB0SID0 :1;
[; ;pic18f4480.h: 23345: };
[; ;pic18f4480.h: 23346: struct {
[; ;pic18f4480.h: 23347: unsigned :6;
[; ;pic18f4480.h: 23348: unsigned TXB0SID1 :1;
[; ;pic18f4480.h: 23349: };
[; ;pic18f4480.h: 23350: struct {
[; ;pic18f4480.h: 23351: unsigned :7;
[; ;pic18f4480.h: 23352: unsigned TXB0SID2 :1;
[; ;pic18f4480.h: 23353: };
[; ;pic18f4480.h: 23354: } TXB0SIDLbits_t;
[; ;pic18f4480.h: 23355: extern volatile TXB0SIDLbits_t TXB0SIDLbits @ 0xF42;
[; ;pic18f4480.h: 23419: extern volatile unsigned char TXB0EIDH @ 0xF43;
"23421
[; ;pic18f4480.h: 23421: asm("TXB0EIDH equ 0F43h");
[; <" TXB0EIDH equ 0F43h ;# ">
[; ;pic18f4480.h: 23424: typedef union {
[; ;pic18f4480.h: 23425: struct {
[; ;pic18f4480.h: 23426: unsigned EID8 :1;
[; ;pic18f4480.h: 23427: unsigned EID9 :1;
[; ;pic18f4480.h: 23428: unsigned EID10 :1;
[; ;pic18f4480.h: 23429: unsigned EID11 :1;
[; ;pic18f4480.h: 23430: unsigned EID12 :1;
[; ;pic18f4480.h: 23431: unsigned EID13 :1;
[; ;pic18f4480.h: 23432: unsigned EID14 :1;
[; ;pic18f4480.h: 23433: unsigned EID15 :1;
[; ;pic18f4480.h: 23434: };
[; ;pic18f4480.h: 23435: struct {
[; ;pic18f4480.h: 23436: unsigned :2;
[; ;pic18f4480.h: 23437: unsigned TXB0EID10 :1;
[; ;pic18f4480.h: 23438: };
[; ;pic18f4480.h: 23439: struct {
[; ;pic18f4480.h: 23440: unsigned :3;
[; ;pic18f4480.h: 23441: unsigned TXB0EID11 :1;
[; ;pic18f4480.h: 23442: };
[; ;pic18f4480.h: 23443: struct {
[; ;pic18f4480.h: 23444: unsigned :4;
[; ;pic18f4480.h: 23445: unsigned TXB0EID12 :1;
[; ;pic18f4480.h: 23446: };
[; ;pic18f4480.h: 23447: struct {
[; ;pic18f4480.h: 23448: unsigned :5;
[; ;pic18f4480.h: 23449: unsigned TXB0EID13 :1;
[; ;pic18f4480.h: 23450: };
[; ;pic18f4480.h: 23451: struct {
[; ;pic18f4480.h: 23452: unsigned :6;
[; ;pic18f4480.h: 23453: unsigned TXB0EID14 :1;
[; ;pic18f4480.h: 23454: };
[; ;pic18f4480.h: 23455: struct {
[; ;pic18f4480.h: 23456: unsigned :7;
[; ;pic18f4480.h: 23457: unsigned TXB0EID15 :1;
[; ;pic18f4480.h: 23458: };
[; ;pic18f4480.h: 23459: struct {
[; ;pic18f4480.h: 23460: unsigned TXB0EID8 :1;
[; ;pic18f4480.h: 23461: };
[; ;pic18f4480.h: 23462: struct {
[; ;pic18f4480.h: 23463: unsigned :1;
[; ;pic18f4480.h: 23464: unsigned TXB0EID9 :1;
[; ;pic18f4480.h: 23465: };
[; ;pic18f4480.h: 23466: } TXB0EIDHbits_t;
[; ;pic18f4480.h: 23467: extern volatile TXB0EIDHbits_t TXB0EIDHbits @ 0xF43;
[; ;pic18f4480.h: 23551: extern volatile unsigned char TXB0EIDL @ 0xF44;
"23553
[; ;pic18f4480.h: 23553: asm("TXB0EIDL equ 0F44h");
[; <" TXB0EIDL equ 0F44h ;# ">
[; ;pic18f4480.h: 23556: typedef union {
[; ;pic18f4480.h: 23557: struct {
[; ;pic18f4480.h: 23558: unsigned EID0 :1;
[; ;pic18f4480.h: 23559: unsigned EID1 :1;
[; ;pic18f4480.h: 23560: unsigned EID2 :1;
[; ;pic18f4480.h: 23561: unsigned EID3 :1;
[; ;pic18f4480.h: 23562: unsigned EID4 :1;
[; ;pic18f4480.h: 23563: unsigned EID5 :1;
[; ;pic18f4480.h: 23564: unsigned EID6 :1;
[; ;pic18f4480.h: 23565: unsigned EID7 :1;
[; ;pic18f4480.h: 23566: };
[; ;pic18f4480.h: 23567: struct {
[; ;pic18f4480.h: 23568: unsigned TXB0EID0 :1;
[; ;pic18f4480.h: 23569: };
[; ;pic18f4480.h: 23570: struct {
[; ;pic18f4480.h: 23571: unsigned :1;
[; ;pic18f4480.h: 23572: unsigned TXB0EID1 :1;
[; ;pic18f4480.h: 23573: };
[; ;pic18f4480.h: 23574: struct {
[; ;pic18f4480.h: 23575: unsigned :2;
[; ;pic18f4480.h: 23576: unsigned TXB0EID2 :1;
[; ;pic18f4480.h: 23577: };
[; ;pic18f4480.h: 23578: struct {
[; ;pic18f4480.h: 23579: unsigned :3;
[; ;pic18f4480.h: 23580: unsigned TXB0EID3 :1;
[; ;pic18f4480.h: 23581: };
[; ;pic18f4480.h: 23582: struct {
[; ;pic18f4480.h: 23583: unsigned :4;
[; ;pic18f4480.h: 23584: unsigned TXB0EID4 :1;
[; ;pic18f4480.h: 23585: };
[; ;pic18f4480.h: 23586: struct {
[; ;pic18f4480.h: 23587: unsigned :5;
[; ;pic18f4480.h: 23588: unsigned TXB0EID5 :1;
[; ;pic18f4480.h: 23589: };
[; ;pic18f4480.h: 23590: struct {
[; ;pic18f4480.h: 23591: unsigned :6;
[; ;pic18f4480.h: 23592: unsigned TXB0EID6 :1;
[; ;pic18f4480.h: 23593: };
[; ;pic18f4480.h: 23594: struct {
[; ;pic18f4480.h: 23595: unsigned :7;
[; ;pic18f4480.h: 23596: unsigned TXB0EID7 :1;
[; ;pic18f4480.h: 23597: };
[; ;pic18f4480.h: 23598: } TXB0EIDLbits_t;
[; ;pic18f4480.h: 23599: extern volatile TXB0EIDLbits_t TXB0EIDLbits @ 0xF44;
[; ;pic18f4480.h: 23683: extern volatile unsigned char TXB0DLC @ 0xF45;
"23685
[; ;pic18f4480.h: 23685: asm("TXB0DLC equ 0F45h");
[; <" TXB0DLC equ 0F45h ;# ">
[; ;pic18f4480.h: 23688: typedef union {
[; ;pic18f4480.h: 23689: struct {
[; ;pic18f4480.h: 23690: unsigned DLC0 :1;
[; ;pic18f4480.h: 23691: unsigned DLC1 :1;
[; ;pic18f4480.h: 23692: unsigned DLC2 :1;
[; ;pic18f4480.h: 23693: unsigned DLC3 :1;
[; ;pic18f4480.h: 23694: unsigned :2;
[; ;pic18f4480.h: 23695: unsigned TXRTR :1;
[; ;pic18f4480.h: 23696: };
[; ;pic18f4480.h: 23697: struct {
[; ;pic18f4480.h: 23698: unsigned TXB0DLC0 :1;
[; ;pic18f4480.h: 23699: };
[; ;pic18f4480.h: 23700: struct {
[; ;pic18f4480.h: 23701: unsigned :1;
[; ;pic18f4480.h: 23702: unsigned TXB0DLC1 :1;
[; ;pic18f4480.h: 23703: };
[; ;pic18f4480.h: 23704: struct {
[; ;pic18f4480.h: 23705: unsigned :2;
[; ;pic18f4480.h: 23706: unsigned TXB0DLC2 :1;
[; ;pic18f4480.h: 23707: };
[; ;pic18f4480.h: 23708: struct {
[; ;pic18f4480.h: 23709: unsigned :3;
[; ;pic18f4480.h: 23710: unsigned TXB0DLC3 :1;
[; ;pic18f4480.h: 23711: };
[; ;pic18f4480.h: 23712: struct {
[; ;pic18f4480.h: 23713: unsigned :6;
[; ;pic18f4480.h: 23714: unsigned TXB0RTR :1;
[; ;pic18f4480.h: 23715: };
[; ;pic18f4480.h: 23716: } TXB0DLCbits_t;
[; ;pic18f4480.h: 23717: extern volatile TXB0DLCbits_t TXB0DLCbits @ 0xF45;
[; ;pic18f4480.h: 23771: extern volatile unsigned char TXB0D0 @ 0xF46;
"23773
[; ;pic18f4480.h: 23773: asm("TXB0D0 equ 0F46h");
[; <" TXB0D0 equ 0F46h ;# ">
[; ;pic18f4480.h: 23776: typedef union {
[; ;pic18f4480.h: 23777: struct {
[; ;pic18f4480.h: 23778: unsigned TXB0D00 :1;
[; ;pic18f4480.h: 23779: unsigned TXB0D01 :1;
[; ;pic18f4480.h: 23780: unsigned TXB0D02 :1;
[; ;pic18f4480.h: 23781: unsigned TXB0D03 :1;
[; ;pic18f4480.h: 23782: unsigned TXB0D04 :1;
[; ;pic18f4480.h: 23783: unsigned TXB0D05 :1;
[; ;pic18f4480.h: 23784: unsigned TXB0D06 :1;
[; ;pic18f4480.h: 23785: unsigned TXB0D07 :1;
[; ;pic18f4480.h: 23786: };
[; ;pic18f4480.h: 23787: } TXB0D0bits_t;
[; ;pic18f4480.h: 23788: extern volatile TXB0D0bits_t TXB0D0bits @ 0xF46;
[; ;pic18f4480.h: 23832: extern volatile unsigned char TXB0D1 @ 0xF47;
"23834
[; ;pic18f4480.h: 23834: asm("TXB0D1 equ 0F47h");
[; <" TXB0D1 equ 0F47h ;# ">
[; ;pic18f4480.h: 23837: typedef union {
[; ;pic18f4480.h: 23838: struct {
[; ;pic18f4480.h: 23839: unsigned TXB0D10 :1;
[; ;pic18f4480.h: 23840: unsigned TXB0D11 :1;
[; ;pic18f4480.h: 23841: unsigned TXB0D12 :1;
[; ;pic18f4480.h: 23842: unsigned TXB0D13 :1;
[; ;pic18f4480.h: 23843: unsigned TXB0D14 :1;
[; ;pic18f4480.h: 23844: unsigned TXB0D15 :1;
[; ;pic18f4480.h: 23845: unsigned TXB0D16 :1;
[; ;pic18f4480.h: 23846: unsigned TXB0D17 :1;
[; ;pic18f4480.h: 23847: };
[; ;pic18f4480.h: 23848: } TXB0D1bits_t;
[; ;pic18f4480.h: 23849: extern volatile TXB0D1bits_t TXB0D1bits @ 0xF47;
[; ;pic18f4480.h: 23893: extern volatile unsigned char TXB0D2 @ 0xF48;
"23895
[; ;pic18f4480.h: 23895: asm("TXB0D2 equ 0F48h");
[; <" TXB0D2 equ 0F48h ;# ">
[; ;pic18f4480.h: 23898: typedef union {
[; ;pic18f4480.h: 23899: struct {
[; ;pic18f4480.h: 23900: unsigned TXB0D20 :1;
[; ;pic18f4480.h: 23901: unsigned TXB0D21 :1;
[; ;pic18f4480.h: 23902: unsigned TXB0D22 :1;
[; ;pic18f4480.h: 23903: unsigned TXB0D23 :1;
[; ;pic18f4480.h: 23904: unsigned TXB0D24 :1;
[; ;pic18f4480.h: 23905: unsigned TXB0D25 :1;
[; ;pic18f4480.h: 23906: unsigned TXB0D26 :1;
[; ;pic18f4480.h: 23907: unsigned TXB0D27 :1;
[; ;pic18f4480.h: 23908: };
[; ;pic18f4480.h: 23909: } TXB0D2bits_t;
[; ;pic18f4480.h: 23910: extern volatile TXB0D2bits_t TXB0D2bits @ 0xF48;
[; ;pic18f4480.h: 23954: extern volatile unsigned char TXB0D3 @ 0xF49;
"23956
[; ;pic18f4480.h: 23956: asm("TXB0D3 equ 0F49h");
[; <" TXB0D3 equ 0F49h ;# ">
[; ;pic18f4480.h: 23959: typedef union {
[; ;pic18f4480.h: 23960: struct {
[; ;pic18f4480.h: 23961: unsigned TXB0D30 :1;
[; ;pic18f4480.h: 23962: unsigned TXB0D31 :1;
[; ;pic18f4480.h: 23963: unsigned TXB0D32 :1;
[; ;pic18f4480.h: 23964: unsigned TXB0D33 :1;
[; ;pic18f4480.h: 23965: unsigned TXB0D34 :1;
[; ;pic18f4480.h: 23966: unsigned TXB0D35 :1;
[; ;pic18f4480.h: 23967: unsigned TXB0D36 :1;
[; ;pic18f4480.h: 23968: unsigned TXB0D37 :1;
[; ;pic18f4480.h: 23969: };
[; ;pic18f4480.h: 23970: } TXB0D3bits_t;
[; ;pic18f4480.h: 23971: extern volatile TXB0D3bits_t TXB0D3bits @ 0xF49;
[; ;pic18f4480.h: 24015: extern volatile unsigned char TXB0D4 @ 0xF4A;
"24017
[; ;pic18f4480.h: 24017: asm("TXB0D4 equ 0F4Ah");
[; <" TXB0D4 equ 0F4Ah ;# ">
[; ;pic18f4480.h: 24020: typedef union {
[; ;pic18f4480.h: 24021: struct {
[; ;pic18f4480.h: 24022: unsigned TXB0D40 :1;
[; ;pic18f4480.h: 24023: unsigned TXB0D41 :1;
[; ;pic18f4480.h: 24024: unsigned TXB0D42 :1;
[; ;pic18f4480.h: 24025: unsigned TXB0D43 :1;
[; ;pic18f4480.h: 24026: unsigned TXB0D44 :1;
[; ;pic18f4480.h: 24027: unsigned TXB0D45 :1;
[; ;pic18f4480.h: 24028: unsigned TXB0D46 :1;
[; ;pic18f4480.h: 24029: unsigned TXB0D47 :1;
[; ;pic18f4480.h: 24030: };
[; ;pic18f4480.h: 24031: } TXB0D4bits_t;
[; ;pic18f4480.h: 24032: extern volatile TXB0D4bits_t TXB0D4bits @ 0xF4A;
[; ;pic18f4480.h: 24076: extern volatile unsigned char TXB0D5 @ 0xF4B;
"24078
[; ;pic18f4480.h: 24078: asm("TXB0D5 equ 0F4Bh");
[; <" TXB0D5 equ 0F4Bh ;# ">
[; ;pic18f4480.h: 24081: typedef union {
[; ;pic18f4480.h: 24082: struct {
[; ;pic18f4480.h: 24083: unsigned TXB0D50 :1;
[; ;pic18f4480.h: 24084: unsigned TXB0D51 :1;
[; ;pic18f4480.h: 24085: unsigned TXB0D52 :1;
[; ;pic18f4480.h: 24086: unsigned TXB0D53 :1;
[; ;pic18f4480.h: 24087: unsigned TXB0D54 :1;
[; ;pic18f4480.h: 24088: unsigned TXB0D55 :1;
[; ;pic18f4480.h: 24089: unsigned TXB0D56 :1;
[; ;pic18f4480.h: 24090: unsigned TXB0D57 :1;
[; ;pic18f4480.h: 24091: };
[; ;pic18f4480.h: 24092: } TXB0D5bits_t;
[; ;pic18f4480.h: 24093: extern volatile TXB0D5bits_t TXB0D5bits @ 0xF4B;
[; ;pic18f4480.h: 24137: extern volatile unsigned char TXB0D6 @ 0xF4C;
"24139
[; ;pic18f4480.h: 24139: asm("TXB0D6 equ 0F4Ch");
[; <" TXB0D6 equ 0F4Ch ;# ">
[; ;pic18f4480.h: 24142: typedef union {
[; ;pic18f4480.h: 24143: struct {
[; ;pic18f4480.h: 24144: unsigned TXB0D60 :1;
[; ;pic18f4480.h: 24145: unsigned TXB0D61 :1;
[; ;pic18f4480.h: 24146: unsigned TXB0D62 :1;
[; ;pic18f4480.h: 24147: unsigned TXB0D63 :1;
[; ;pic18f4480.h: 24148: unsigned TXB0D64 :1;
[; ;pic18f4480.h: 24149: unsigned TXB0D65 :1;
[; ;pic18f4480.h: 24150: unsigned TXB0D66 :1;
[; ;pic18f4480.h: 24151: unsigned TXB0D67 :1;
[; ;pic18f4480.h: 24152: };
[; ;pic18f4480.h: 24153: } TXB0D6bits_t;
[; ;pic18f4480.h: 24154: extern volatile TXB0D6bits_t TXB0D6bits @ 0xF4C;
[; ;pic18f4480.h: 24198: extern volatile unsigned char TXB0D7 @ 0xF4D;
"24200
[; ;pic18f4480.h: 24200: asm("TXB0D7 equ 0F4Dh");
[; <" TXB0D7 equ 0F4Dh ;# ">
[; ;pic18f4480.h: 24203: typedef union {
[; ;pic18f4480.h: 24204: struct {
[; ;pic18f4480.h: 24205: unsigned TXB0D70 :1;
[; ;pic18f4480.h: 24206: unsigned TXB0D71 :1;
[; ;pic18f4480.h: 24207: unsigned TXB0D72 :1;
[; ;pic18f4480.h: 24208: unsigned TXB0D73 :1;
[; ;pic18f4480.h: 24209: unsigned TXB0D74 :1;
[; ;pic18f4480.h: 24210: unsigned TXB0D75 :1;
[; ;pic18f4480.h: 24211: unsigned TXB0D76 :1;
[; ;pic18f4480.h: 24212: unsigned TXB0D77 :1;
[; ;pic18f4480.h: 24213: };
[; ;pic18f4480.h: 24214: } TXB0D7bits_t;
[; ;pic18f4480.h: 24215: extern volatile TXB0D7bits_t TXB0D7bits @ 0xF4D;
[; ;pic18f4480.h: 24259: extern volatile unsigned char CANSTAT_RO1 @ 0xF4E;
"24261
[; ;pic18f4480.h: 24261: asm("CANSTAT_RO1 equ 0F4Eh");
[; <" CANSTAT_RO1 equ 0F4Eh ;# ">
[; ;pic18f4480.h: 24264: typedef union {
[; ;pic18f4480.h: 24265: struct {
[; ;pic18f4480.h: 24266: unsigned EICODE0 :1;
[; ;pic18f4480.h: 24267: unsigned EICODE1_ICODE0 :1;
[; ;pic18f4480.h: 24268: unsigned EICODE2_ICODE1 :1;
[; ;pic18f4480.h: 24269: unsigned EICODE3_ICODE2 :1;
[; ;pic18f4480.h: 24270: unsigned EICODE4 :1;
[; ;pic18f4480.h: 24271: unsigned OPMODE0 :1;
[; ;pic18f4480.h: 24272: unsigned OPMODE1 :1;
[; ;pic18f4480.h: 24273: unsigned OPMODE2 :1;
[; ;pic18f4480.h: 24274: };
[; ;pic18f4480.h: 24275: struct {
[; ;pic18f4480.h: 24276: unsigned ICODE0 :1;
[; ;pic18f4480.h: 24277: unsigned ICODE1 :1;
[; ;pic18f4480.h: 24278: unsigned ICODE2 :1;
[; ;pic18f4480.h: 24279: unsigned ICODE3 :1;
[; ;pic18f4480.h: 24280: unsigned ICODE4 :1;
[; ;pic18f4480.h: 24281: };
[; ;pic18f4480.h: 24282: } CANSTAT_RO1bits_t;
[; ;pic18f4480.h: 24283: extern volatile CANSTAT_RO1bits_t CANSTAT_RO1bits @ 0xF4E;
[; ;pic18f4480.h: 24352: extern volatile unsigned char CANCON_RO1 @ 0xF4F;
"24354
[; ;pic18f4480.h: 24354: asm("CANCON_RO1 equ 0F4Fh");
[; <" CANCON_RO1 equ 0F4Fh ;# ">
[; ;pic18f4480.h: 24357: typedef union {
[; ;pic18f4480.h: 24358: struct {
[; ;pic18f4480.h: 24359: unsigned FP0 :1;
[; ;pic18f4480.h: 24360: unsigned WIN0_FP1 :1;
[; ;pic18f4480.h: 24361: unsigned WIN1_FP2 :1;
[; ;pic18f4480.h: 24362: unsigned WIN2_FP3 :1;
[; ;pic18f4480.h: 24363: unsigned ABAT :1;
[; ;pic18f4480.h: 24364: unsigned REQOP0 :1;
[; ;pic18f4480.h: 24365: unsigned REQOP1 :1;
[; ;pic18f4480.h: 24366: unsigned REQOP2 :1;
[; ;pic18f4480.h: 24367: };
[; ;pic18f4480.h: 24368: struct {
[; ;pic18f4480.h: 24369: unsigned :1;
[; ;pic18f4480.h: 24370: unsigned WIN0 :1;
[; ;pic18f4480.h: 24371: unsigned WIN1 :1;
[; ;pic18f4480.h: 24372: unsigned WIN2 :1;
[; ;pic18f4480.h: 24373: };
[; ;pic18f4480.h: 24374: } CANCON_RO1bits_t;
[; ;pic18f4480.h: 24375: extern volatile CANCON_RO1bits_t CANCON_RO1bits @ 0xF4F;
[; ;pic18f4480.h: 24434: extern volatile unsigned char RXB1CON @ 0xF50;
"24436
[; ;pic18f4480.h: 24436: asm("RXB1CON equ 0F50h");
[; <" RXB1CON equ 0F50h ;# ">
[; ;pic18f4480.h: 24439: typedef union {
[; ;pic18f4480.h: 24440: struct {
[; ;pic18f4480.h: 24441: unsigned FILHIT0 :1;
[; ;pic18f4480.h: 24442: unsigned FILHIT1 :1;
[; ;pic18f4480.h: 24443: unsigned FILHIT2 :1;
[; ;pic18f4480.h: 24444: unsigned RXRTRRO_FILHIT3 :1;
[; ;pic18f4480.h: 24445: unsigned FILHIT4 :1;
[; ;pic18f4480.h: 24446: unsigned RXM0_RTRRO :1;
[; ;pic18f4480.h: 24447: unsigned RXM1 :1;
[; ;pic18f4480.h: 24448: unsigned RXFUL :1;
[; ;pic18f4480.h: 24449: };
[; ;pic18f4480.h: 24450: struct {
[; ;pic18f4480.h: 24451: unsigned :3;
[; ;pic18f4480.h: 24452: unsigned RXRTRRO :1;
[; ;pic18f4480.h: 24453: unsigned :1;
[; ;pic18f4480.h: 24454: unsigned RXM0 :1;
[; ;pic18f4480.h: 24455: };
[; ;pic18f4480.h: 24456: struct {
[; ;pic18f4480.h: 24457: unsigned :3;
[; ;pic18f4480.h: 24458: unsigned FILHIT3 :1;
[; ;pic18f4480.h: 24459: unsigned :1;
[; ;pic18f4480.h: 24460: unsigned RTRRO :1;
[; ;pic18f4480.h: 24461: };
[; ;pic18f4480.h: 24462: struct {
[; ;pic18f4480.h: 24463: unsigned RXB1FILHIT0 :1;
[; ;pic18f4480.h: 24464: };
[; ;pic18f4480.h: 24465: struct {
[; ;pic18f4480.h: 24466: unsigned :1;
[; ;pic18f4480.h: 24467: unsigned RXB1FILHIT1 :1;
[; ;pic18f4480.h: 24468: };
[; ;pic18f4480.h: 24469: struct {
[; ;pic18f4480.h: 24470: unsigned :2;
[; ;pic18f4480.h: 24471: unsigned RXB1FILHIT2 :1;
[; ;pic18f4480.h: 24472: };
[; ;pic18f4480.h: 24473: struct {
[; ;pic18f4480.h: 24474: unsigned :3;
[; ;pic18f4480.h: 24475: unsigned RXB1FILHIT3 :1;
[; ;pic18f4480.h: 24476: };
[; ;pic18f4480.h: 24477: struct {
[; ;pic18f4480.h: 24478: unsigned :4;
[; ;pic18f4480.h: 24479: unsigned RXB1FILHIT4 :1;
[; ;pic18f4480.h: 24480: };
[; ;pic18f4480.h: 24481: struct {
[; ;pic18f4480.h: 24482: unsigned :7;
[; ;pic18f4480.h: 24483: unsigned RXB1FUL :1;
[; ;pic18f4480.h: 24484: };
[; ;pic18f4480.h: 24485: struct {
[; ;pic18f4480.h: 24486: unsigned :5;
[; ;pic18f4480.h: 24487: unsigned RXB1M0 :1;
[; ;pic18f4480.h: 24488: };
[; ;pic18f4480.h: 24489: struct {
[; ;pic18f4480.h: 24490: unsigned :6;
[; ;pic18f4480.h: 24491: unsigned RXB1M1 :1;
[; ;pic18f4480.h: 24492: };
[; ;pic18f4480.h: 24493: struct {
[; ;pic18f4480.h: 24494: unsigned :3;
[; ;pic18f4480.h: 24495: unsigned RXB1RTRR0 :1;
[; ;pic18f4480.h: 24496: };
[; ;pic18f4480.h: 24497: struct {
[; ;pic18f4480.h: 24498: unsigned :5;
[; ;pic18f4480.h: 24499: unsigned RXB1RTRRO :1;
[; ;pic18f4480.h: 24500: };
[; ;pic18f4480.h: 24501: } RXB1CONbits_t;
[; ;pic18f4480.h: 24502: extern volatile RXB1CONbits_t RXB1CONbits @ 0xF50;
[; ;pic18f4480.h: 24616: extern volatile unsigned char RXB1SIDH @ 0xF51;
"24618
[; ;pic18f4480.h: 24618: asm("RXB1SIDH equ 0F51h");
[; <" RXB1SIDH equ 0F51h ;# ">
[; ;pic18f4480.h: 24621: typedef union {
[; ;pic18f4480.h: 24622: struct {
[; ;pic18f4480.h: 24623: unsigned SID3 :1;
[; ;pic18f4480.h: 24624: unsigned SID4 :1;
[; ;pic18f4480.h: 24625: unsigned SID5 :1;
[; ;pic18f4480.h: 24626: unsigned SID6 :1;
[; ;pic18f4480.h: 24627: unsigned SID7 :1;
[; ;pic18f4480.h: 24628: unsigned SID8 :1;
[; ;pic18f4480.h: 24629: unsigned SID9 :1;
[; ;pic18f4480.h: 24630: unsigned SID10 :1;
[; ;pic18f4480.h: 24631: };
[; ;pic18f4480.h: 24632: struct {
[; ;pic18f4480.h: 24633: unsigned :7;
[; ;pic18f4480.h: 24634: unsigned RXB1SID10 :1;
[; ;pic18f4480.h: 24635: };
[; ;pic18f4480.h: 24636: struct {
[; ;pic18f4480.h: 24637: unsigned RXB1SID3 :1;
[; ;pic18f4480.h: 24638: };
[; ;pic18f4480.h: 24639: struct {
[; ;pic18f4480.h: 24640: unsigned :1;
[; ;pic18f4480.h: 24641: unsigned RXB1SID4 :1;
[; ;pic18f4480.h: 24642: };
[; ;pic18f4480.h: 24643: struct {
[; ;pic18f4480.h: 24644: unsigned :2;
[; ;pic18f4480.h: 24645: unsigned RXB1SID5 :1;
[; ;pic18f4480.h: 24646: };
[; ;pic18f4480.h: 24647: struct {
[; ;pic18f4480.h: 24648: unsigned :3;
[; ;pic18f4480.h: 24649: unsigned RXB1SID6 :1;
[; ;pic18f4480.h: 24650: };
[; ;pic18f4480.h: 24651: struct {
[; ;pic18f4480.h: 24652: unsigned :4;
[; ;pic18f4480.h: 24653: unsigned RXB1SID7 :1;
[; ;pic18f4480.h: 24654: };
[; ;pic18f4480.h: 24655: struct {
[; ;pic18f4480.h: 24656: unsigned :5;
[; ;pic18f4480.h: 24657: unsigned RXB1SID8 :1;
[; ;pic18f4480.h: 24658: };
[; ;pic18f4480.h: 24659: struct {
[; ;pic18f4480.h: 24660: unsigned :6;
[; ;pic18f4480.h: 24661: unsigned RXB1SID9 :1;
[; ;pic18f4480.h: 24662: };
[; ;pic18f4480.h: 24663: } RXB1SIDHbits_t;
[; ;pic18f4480.h: 24664: extern volatile RXB1SIDHbits_t RXB1SIDHbits @ 0xF51;
[; ;pic18f4480.h: 24748: extern volatile unsigned char RXB1SIDL @ 0xF52;
"24750
[; ;pic18f4480.h: 24750: asm("RXB1SIDL equ 0F52h");
[; <" RXB1SIDL equ 0F52h ;# ">
[; ;pic18f4480.h: 24753: typedef union {
[; ;pic18f4480.h: 24754: struct {
[; ;pic18f4480.h: 24755: unsigned EID16 :1;
[; ;pic18f4480.h: 24756: unsigned EID17 :1;
[; ;pic18f4480.h: 24757: unsigned :1;
[; ;pic18f4480.h: 24758: unsigned EXID :1;
[; ;pic18f4480.h: 24759: unsigned SRR :1;
[; ;pic18f4480.h: 24760: unsigned SID0 :1;
[; ;pic18f4480.h: 24761: unsigned SID1 :1;
[; ;pic18f4480.h: 24762: unsigned SID2 :1;
[; ;pic18f4480.h: 24763: };
[; ;pic18f4480.h: 24764: struct {
[; ;pic18f4480.h: 24765: unsigned RXB1EID16 :1;
[; ;pic18f4480.h: 24766: };
[; ;pic18f4480.h: 24767: struct {
[; ;pic18f4480.h: 24768: unsigned :1;
[; ;pic18f4480.h: 24769: unsigned RXB1EID17 :1;
[; ;pic18f4480.h: 24770: };
[; ;pic18f4480.h: 24771: struct {
[; ;pic18f4480.h: 24772: unsigned :3;
[; ;pic18f4480.h: 24773: unsigned RXB1EXID :1;
[; ;pic18f4480.h: 24774: };
[; ;pic18f4480.h: 24775: struct {
[; ;pic18f4480.h: 24776: unsigned :5;
[; ;pic18f4480.h: 24777: unsigned RXB1SID0 :1;
[; ;pic18f4480.h: 24778: };
[; ;pic18f4480.h: 24779: struct {
[; ;pic18f4480.h: 24780: unsigned :6;
[; ;pic18f4480.h: 24781: unsigned RXB1SID1 :1;
[; ;pic18f4480.h: 24782: };
[; ;pic18f4480.h: 24783: struct {
[; ;pic18f4480.h: 24784: unsigned :7;
[; ;pic18f4480.h: 24785: unsigned RXB1SID2 :1;
[; ;pic18f4480.h: 24786: };
[; ;pic18f4480.h: 24787: struct {
[; ;pic18f4480.h: 24788: unsigned :4;
[; ;pic18f4480.h: 24789: unsigned RXB1SRR :1;
[; ;pic18f4480.h: 24790: };
[; ;pic18f4480.h: 24791: } RXB1SIDLbits_t;
[; ;pic18f4480.h: 24792: extern volatile RXB1SIDLbits_t RXB1SIDLbits @ 0xF52;
[; ;pic18f4480.h: 24866: extern volatile unsigned char RXB1EIDH @ 0xF53;
"24868
[; ;pic18f4480.h: 24868: asm("RXB1EIDH equ 0F53h");
[; <" RXB1EIDH equ 0F53h ;# ">
[; ;pic18f4480.h: 24871: typedef union {
[; ;pic18f4480.h: 24872: struct {
[; ;pic18f4480.h: 24873: unsigned EID8 :1;
[; ;pic18f4480.h: 24874: unsigned EID9 :1;
[; ;pic18f4480.h: 24875: unsigned EID10 :1;
[; ;pic18f4480.h: 24876: unsigned EID11 :1;
[; ;pic18f4480.h: 24877: unsigned EID12 :1;
[; ;pic18f4480.h: 24878: unsigned EID13 :1;
[; ;pic18f4480.h: 24879: unsigned EID14 :1;
[; ;pic18f4480.h: 24880: unsigned EID15 :1;
[; ;pic18f4480.h: 24881: };
[; ;pic18f4480.h: 24882: struct {
[; ;pic18f4480.h: 24883: unsigned :2;
[; ;pic18f4480.h: 24884: unsigned RXB1EID10 :1;
[; ;pic18f4480.h: 24885: };
[; ;pic18f4480.h: 24886: struct {
[; ;pic18f4480.h: 24887: unsigned :3;
[; ;pic18f4480.h: 24888: unsigned RXB1EID11 :1;
[; ;pic18f4480.h: 24889: };
[; ;pic18f4480.h: 24890: struct {
[; ;pic18f4480.h: 24891: unsigned :4;
[; ;pic18f4480.h: 24892: unsigned RXB1EID12 :1;
[; ;pic18f4480.h: 24893: };
[; ;pic18f4480.h: 24894: struct {
[; ;pic18f4480.h: 24895: unsigned :5;
[; ;pic18f4480.h: 24896: unsigned RXB1EID13 :1;
[; ;pic18f4480.h: 24897: };
[; ;pic18f4480.h: 24898: struct {
[; ;pic18f4480.h: 24899: unsigned :6;
[; ;pic18f4480.h: 24900: unsigned RXB1EID14 :1;
[; ;pic18f4480.h: 24901: };
[; ;pic18f4480.h: 24902: struct {
[; ;pic18f4480.h: 24903: unsigned :7;
[; ;pic18f4480.h: 24904: unsigned RXB1EID15 :1;
[; ;pic18f4480.h: 24905: };
[; ;pic18f4480.h: 24906: struct {
[; ;pic18f4480.h: 24907: unsigned RXB1EID8 :1;
[; ;pic18f4480.h: 24908: };
[; ;pic18f4480.h: 24909: struct {
[; ;pic18f4480.h: 24910: unsigned :1;
[; ;pic18f4480.h: 24911: unsigned RXB1EID9 :1;
[; ;pic18f4480.h: 24912: };
[; ;pic18f4480.h: 24913: } RXB1EIDHbits_t;
[; ;pic18f4480.h: 24914: extern volatile RXB1EIDHbits_t RXB1EIDHbits @ 0xF53;
[; ;pic18f4480.h: 24998: extern volatile unsigned char RXB1EIDL @ 0xF54;
"25000
[; ;pic18f4480.h: 25000: asm("RXB1EIDL equ 0F54h");
[; <" RXB1EIDL equ 0F54h ;# ">
[; ;pic18f4480.h: 25003: typedef union {
[; ;pic18f4480.h: 25004: struct {
[; ;pic18f4480.h: 25005: unsigned EID0 :1;
[; ;pic18f4480.h: 25006: unsigned EID1 :1;
[; ;pic18f4480.h: 25007: unsigned EID2 :1;
[; ;pic18f4480.h: 25008: unsigned EID3 :1;
[; ;pic18f4480.h: 25009: unsigned EID4 :1;
[; ;pic18f4480.h: 25010: unsigned EID5 :1;
[; ;pic18f4480.h: 25011: unsigned EID6 :1;
[; ;pic18f4480.h: 25012: unsigned EID7 :1;
[; ;pic18f4480.h: 25013: };
[; ;pic18f4480.h: 25014: struct {
[; ;pic18f4480.h: 25015: unsigned RXB1EID0 :1;
[; ;pic18f4480.h: 25016: };
[; ;pic18f4480.h: 25017: struct {
[; ;pic18f4480.h: 25018: unsigned :1;
[; ;pic18f4480.h: 25019: unsigned RXB1EID1 :1;
[; ;pic18f4480.h: 25020: };
[; ;pic18f4480.h: 25021: struct {
[; ;pic18f4480.h: 25022: unsigned :2;
[; ;pic18f4480.h: 25023: unsigned RXB1EID2 :1;
[; ;pic18f4480.h: 25024: };
[; ;pic18f4480.h: 25025: struct {
[; ;pic18f4480.h: 25026: unsigned :3;
[; ;pic18f4480.h: 25027: unsigned RXB1EID3 :1;
[; ;pic18f4480.h: 25028: };
[; ;pic18f4480.h: 25029: struct {
[; ;pic18f4480.h: 25030: unsigned :4;
[; ;pic18f4480.h: 25031: unsigned RXB1EID4 :1;
[; ;pic18f4480.h: 25032: };
[; ;pic18f4480.h: 25033: struct {
[; ;pic18f4480.h: 25034: unsigned :5;
[; ;pic18f4480.h: 25035: unsigned RXB1EID5 :1;
[; ;pic18f4480.h: 25036: };
[; ;pic18f4480.h: 25037: struct {
[; ;pic18f4480.h: 25038: unsigned :6;
[; ;pic18f4480.h: 25039: unsigned RXB1EID6 :1;
[; ;pic18f4480.h: 25040: };
[; ;pic18f4480.h: 25041: struct {
[; ;pic18f4480.h: 25042: unsigned :7;
[; ;pic18f4480.h: 25043: unsigned RXB1EID7 :1;
[; ;pic18f4480.h: 25044: };
[; ;pic18f4480.h: 25045: } RXB1EIDLbits_t;
[; ;pic18f4480.h: 25046: extern volatile RXB1EIDLbits_t RXB1EIDLbits @ 0xF54;
[; ;pic18f4480.h: 25130: extern volatile unsigned char RXB1DLC @ 0xF55;
"25132
[; ;pic18f4480.h: 25132: asm("RXB1DLC equ 0F55h");
[; <" RXB1DLC equ 0F55h ;# ">
[; ;pic18f4480.h: 25135: typedef union {
[; ;pic18f4480.h: 25136: struct {
[; ;pic18f4480.h: 25137: unsigned DLC0 :1;
[; ;pic18f4480.h: 25138: unsigned DLC1 :1;
[; ;pic18f4480.h: 25139: unsigned DLC2 :1;
[; ;pic18f4480.h: 25140: unsigned DLC3 :1;
[; ;pic18f4480.h: 25141: unsigned RB0 :1;
[; ;pic18f4480.h: 25142: unsigned RB1 :1;
[; ;pic18f4480.h: 25143: unsigned RXRTR :1;
[; ;pic18f4480.h: 25144: };
[; ;pic18f4480.h: 25145: struct {
[; ;pic18f4480.h: 25146: unsigned :4;
[; ;pic18f4480.h: 25147: unsigned RESRB0 :1;
[; ;pic18f4480.h: 25148: unsigned RESRB1 :1;
[; ;pic18f4480.h: 25149: };
[; ;pic18f4480.h: 25150: struct {
[; ;pic18f4480.h: 25151: unsigned RXB1DLC0 :1;
[; ;pic18f4480.h: 25152: };
[; ;pic18f4480.h: 25153: struct {
[; ;pic18f4480.h: 25154: unsigned :1;
[; ;pic18f4480.h: 25155: unsigned RXB1DLC1 :1;
[; ;pic18f4480.h: 25156: };
[; ;pic18f4480.h: 25157: struct {
[; ;pic18f4480.h: 25158: unsigned :2;
[; ;pic18f4480.h: 25159: unsigned RXB1DLC2 :1;
[; ;pic18f4480.h: 25160: };
[; ;pic18f4480.h: 25161: struct {
[; ;pic18f4480.h: 25162: unsigned :3;
[; ;pic18f4480.h: 25163: unsigned RXB1DLC3 :1;
[; ;pic18f4480.h: 25164: };
[; ;pic18f4480.h: 25165: struct {
[; ;pic18f4480.h: 25166: unsigned :4;
[; ;pic18f4480.h: 25167: unsigned RXB1RB0 :1;
[; ;pic18f4480.h: 25168: };
[; ;pic18f4480.h: 25169: struct {
[; ;pic18f4480.h: 25170: unsigned :5;
[; ;pic18f4480.h: 25171: unsigned RXB1RB1 :1;
[; ;pic18f4480.h: 25172: };
[; ;pic18f4480.h: 25173: struct {
[; ;pic18f4480.h: 25174: unsigned :6;
[; ;pic18f4480.h: 25175: unsigned RXB1RTR :1;
[; ;pic18f4480.h: 25176: };
[; ;pic18f4480.h: 25177: } RXB1DLCbits_t;
[; ;pic18f4480.h: 25178: extern volatile RXB1DLCbits_t RXB1DLCbits @ 0xF55;
[; ;pic18f4480.h: 25262: extern volatile unsigned char RXB1D0 @ 0xF56;
"25264
[; ;pic18f4480.h: 25264: asm("RXB1D0 equ 0F56h");
[; <" RXB1D0 equ 0F56h ;# ">
[; ;pic18f4480.h: 25267: typedef union {
[; ;pic18f4480.h: 25268: struct {
[; ;pic18f4480.h: 25269: unsigned RXB1D00 :1;
[; ;pic18f4480.h: 25270: unsigned RXB1D01 :1;
[; ;pic18f4480.h: 25271: unsigned RXB1D02 :1;
[; ;pic18f4480.h: 25272: unsigned RXB1D03 :1;
[; ;pic18f4480.h: 25273: unsigned RXB1D04 :1;
[; ;pic18f4480.h: 25274: unsigned RXB1D05 :1;
[; ;pic18f4480.h: 25275: unsigned RXB1D06 :1;
[; ;pic18f4480.h: 25276: unsigned RXB1D07 :1;
[; ;pic18f4480.h: 25277: };
[; ;pic18f4480.h: 25278: } RXB1D0bits_t;
[; ;pic18f4480.h: 25279: extern volatile RXB1D0bits_t RXB1D0bits @ 0xF56;
[; ;pic18f4480.h: 25323: extern volatile unsigned char RXB1D1 @ 0xF57;
"25325
[; ;pic18f4480.h: 25325: asm("RXB1D1 equ 0F57h");
[; <" RXB1D1 equ 0F57h ;# ">
[; ;pic18f4480.h: 25328: typedef union {
[; ;pic18f4480.h: 25329: struct {
[; ;pic18f4480.h: 25330: unsigned RXB1D10 :1;
[; ;pic18f4480.h: 25331: unsigned RXB1D11 :1;
[; ;pic18f4480.h: 25332: unsigned RXB1D12 :1;
[; ;pic18f4480.h: 25333: unsigned RXB1D13 :1;
[; ;pic18f4480.h: 25334: unsigned RXB1D14 :1;
[; ;pic18f4480.h: 25335: unsigned RXB1D15 :1;
[; ;pic18f4480.h: 25336: unsigned RXB1D16 :1;
[; ;pic18f4480.h: 25337: unsigned RXB1D17 :1;
[; ;pic18f4480.h: 25338: };
[; ;pic18f4480.h: 25339: } RXB1D1bits_t;
[; ;pic18f4480.h: 25340: extern volatile RXB1D1bits_t RXB1D1bits @ 0xF57;
[; ;pic18f4480.h: 25384: extern volatile unsigned char RXB1D2 @ 0xF58;
"25386
[; ;pic18f4480.h: 25386: asm("RXB1D2 equ 0F58h");
[; <" RXB1D2 equ 0F58h ;# ">
[; ;pic18f4480.h: 25389: typedef union {
[; ;pic18f4480.h: 25390: struct {
[; ;pic18f4480.h: 25391: unsigned RXB1D20 :1;
[; ;pic18f4480.h: 25392: unsigned RXB1D21 :1;
[; ;pic18f4480.h: 25393: unsigned RXB1D22 :1;
[; ;pic18f4480.h: 25394: unsigned RXB1D23 :1;
[; ;pic18f4480.h: 25395: unsigned RXB1D24 :1;
[; ;pic18f4480.h: 25396: unsigned RXB1D25 :1;
[; ;pic18f4480.h: 25397: unsigned RXB1D26 :1;
[; ;pic18f4480.h: 25398: unsigned RXB1D27 :1;
[; ;pic18f4480.h: 25399: };
[; ;pic18f4480.h: 25400: } RXB1D2bits_t;
[; ;pic18f4480.h: 25401: extern volatile RXB1D2bits_t RXB1D2bits @ 0xF58;
[; ;pic18f4480.h: 25445: extern volatile unsigned char RXB1D3 @ 0xF59;
"25447
[; ;pic18f4480.h: 25447: asm("RXB1D3 equ 0F59h");
[; <" RXB1D3 equ 0F59h ;# ">
[; ;pic18f4480.h: 25450: typedef union {
[; ;pic18f4480.h: 25451: struct {
[; ;pic18f4480.h: 25452: unsigned RXB1D30 :1;
[; ;pic18f4480.h: 25453: unsigned RXB1D31 :1;
[; ;pic18f4480.h: 25454: unsigned RXB1D32 :1;
[; ;pic18f4480.h: 25455: unsigned RXB1D33 :1;
[; ;pic18f4480.h: 25456: unsigned RXB1D34 :1;
[; ;pic18f4480.h: 25457: unsigned RXB1D35 :1;
[; ;pic18f4480.h: 25458: unsigned RXB1D36 :1;
[; ;pic18f4480.h: 25459: unsigned RXB1D37 :1;
[; ;pic18f4480.h: 25460: };
[; ;pic18f4480.h: 25461: } RXB1D3bits_t;
[; ;pic18f4480.h: 25462: extern volatile RXB1D3bits_t RXB1D3bits @ 0xF59;
[; ;pic18f4480.h: 25506: extern volatile unsigned char RXB1D4 @ 0xF5A;
"25508
[; ;pic18f4480.h: 25508: asm("RXB1D4 equ 0F5Ah");
[; <" RXB1D4 equ 0F5Ah ;# ">
[; ;pic18f4480.h: 25511: typedef union {
[; ;pic18f4480.h: 25512: struct {
[; ;pic18f4480.h: 25513: unsigned RXB1D40 :1;
[; ;pic18f4480.h: 25514: unsigned RXB1D41 :1;
[; ;pic18f4480.h: 25515: unsigned RXB1D42 :1;
[; ;pic18f4480.h: 25516: unsigned RXB1D43 :1;
[; ;pic18f4480.h: 25517: unsigned RXB1D44 :1;
[; ;pic18f4480.h: 25518: unsigned RXB1D45 :1;
[; ;pic18f4480.h: 25519: unsigned RXB1D46 :1;
[; ;pic18f4480.h: 25520: unsigned RXB1D47 :1;
[; ;pic18f4480.h: 25521: };
[; ;pic18f4480.h: 25522: } RXB1D4bits_t;
[; ;pic18f4480.h: 25523: extern volatile RXB1D4bits_t RXB1D4bits @ 0xF5A;
[; ;pic18f4480.h: 25567: extern volatile unsigned char RXB1D5 @ 0xF5B;
"25569
[; ;pic18f4480.h: 25569: asm("RXB1D5 equ 0F5Bh");
[; <" RXB1D5 equ 0F5Bh ;# ">
[; ;pic18f4480.h: 25572: typedef union {
[; ;pic18f4480.h: 25573: struct {
[; ;pic18f4480.h: 25574: unsigned RXB1D50 :1;
[; ;pic18f4480.h: 25575: unsigned RXB1D51 :1;
[; ;pic18f4480.h: 25576: unsigned RXB1D52 :1;
[; ;pic18f4480.h: 25577: unsigned RXB1D53 :1;
[; ;pic18f4480.h: 25578: unsigned RXB1D54 :1;
[; ;pic18f4480.h: 25579: unsigned RXB1D55 :1;
[; ;pic18f4480.h: 25580: unsigned RXB1D56 :1;
[; ;pic18f4480.h: 25581: unsigned RXB1D57 :1;
[; ;pic18f4480.h: 25582: };
[; ;pic18f4480.h: 25583: } RXB1D5bits_t;
[; ;pic18f4480.h: 25584: extern volatile RXB1D5bits_t RXB1D5bits @ 0xF5B;
[; ;pic18f4480.h: 25628: extern volatile unsigned char RXB1D6 @ 0xF5C;
"25630
[; ;pic18f4480.h: 25630: asm("RXB1D6 equ 0F5Ch");
[; <" RXB1D6 equ 0F5Ch ;# ">
[; ;pic18f4480.h: 25633: typedef union {
[; ;pic18f4480.h: 25634: struct {
[; ;pic18f4480.h: 25635: unsigned RXB1D60 :1;
[; ;pic18f4480.h: 25636: unsigned RXB1D61 :1;
[; ;pic18f4480.h: 25637: unsigned RXB1D62 :1;
[; ;pic18f4480.h: 25638: unsigned RXB1D63 :1;
[; ;pic18f4480.h: 25639: unsigned RXB1D64 :1;
[; ;pic18f4480.h: 25640: unsigned RXB1D65 :1;
[; ;pic18f4480.h: 25641: unsigned RXB1D66 :1;
[; ;pic18f4480.h: 25642: unsigned RXB1D67 :1;
[; ;pic18f4480.h: 25643: };
[; ;pic18f4480.h: 25644: } RXB1D6bits_t;
[; ;pic18f4480.h: 25645: extern volatile RXB1D6bits_t RXB1D6bits @ 0xF5C;
[; ;pic18f4480.h: 25689: extern volatile unsigned char RXB1D7 @ 0xF5D;
"25691
[; ;pic18f4480.h: 25691: asm("RXB1D7 equ 0F5Dh");
[; <" RXB1D7 equ 0F5Dh ;# ">
[; ;pic18f4480.h: 25694: typedef union {
[; ;pic18f4480.h: 25695: struct {
[; ;pic18f4480.h: 25696: unsigned RXB1D70 :1;
[; ;pic18f4480.h: 25697: unsigned RXB1D71 :1;
[; ;pic18f4480.h: 25698: unsigned RXB1D72 :1;
[; ;pic18f4480.h: 25699: unsigned RXB1D73 :1;
[; ;pic18f4480.h: 25700: unsigned RXB1D74 :1;
[; ;pic18f4480.h: 25701: unsigned RXB1D75 :1;
[; ;pic18f4480.h: 25702: unsigned RXB1D76 :1;
[; ;pic18f4480.h: 25703: unsigned RXB1D77 :1;
[; ;pic18f4480.h: 25704: };
[; ;pic18f4480.h: 25705: } RXB1D7bits_t;
[; ;pic18f4480.h: 25706: extern volatile RXB1D7bits_t RXB1D7bits @ 0xF5D;
[; ;pic18f4480.h: 25750: extern volatile unsigned char CANSTAT_RO0 @ 0xF5E;
"25752
[; ;pic18f4480.h: 25752: asm("CANSTAT_RO0 equ 0F5Eh");
[; <" CANSTAT_RO0 equ 0F5Eh ;# ">
[; ;pic18f4480.h: 25755: typedef union {
[; ;pic18f4480.h: 25756: struct {
[; ;pic18f4480.h: 25757: unsigned EICODE0 :1;
[; ;pic18f4480.h: 25758: unsigned EICODE1_ICODE0 :1;
[; ;pic18f4480.h: 25759: unsigned EICODE2_ICODE1 :1;
[; ;pic18f4480.h: 25760: unsigned EICODE3_ICODE2 :1;
[; ;pic18f4480.h: 25761: unsigned EICODE4 :1;
[; ;pic18f4480.h: 25762: unsigned OPMODE0 :1;
[; ;pic18f4480.h: 25763: unsigned OPMODE1 :1;
[; ;pic18f4480.h: 25764: unsigned OPMODE2 :1;
[; ;pic18f4480.h: 25765: };
[; ;pic18f4480.h: 25766: struct {
[; ;pic18f4480.h: 25767: unsigned ICODE0 :1;
[; ;pic18f4480.h: 25768: unsigned ICODE1 :1;
[; ;pic18f4480.h: 25769: unsigned ICODE2 :1;
[; ;pic18f4480.h: 25770: unsigned ICODE3 :1;
[; ;pic18f4480.h: 25771: unsigned ICODE4 :1;
[; ;pic18f4480.h: 25772: };
[; ;pic18f4480.h: 25773: } CANSTAT_RO0bits_t;
[; ;pic18f4480.h: 25774: extern volatile CANSTAT_RO0bits_t CANSTAT_RO0bits @ 0xF5E;
[; ;pic18f4480.h: 25843: extern volatile unsigned char CANCON_RO0 @ 0xF5F;
"25845
[; ;pic18f4480.h: 25845: asm("CANCON_RO0 equ 0F5Fh");
[; <" CANCON_RO0 equ 0F5Fh ;# ">
[; ;pic18f4480.h: 25848: typedef union {
[; ;pic18f4480.h: 25849: struct {
[; ;pic18f4480.h: 25850: unsigned FP0 :1;
[; ;pic18f4480.h: 25851: unsigned WIN0_FP1 :1;
[; ;pic18f4480.h: 25852: unsigned WIN1_FP2 :1;
[; ;pic18f4480.h: 25853: unsigned WIN2_FP3 :1;
[; ;pic18f4480.h: 25854: unsigned ABAT :1;
[; ;pic18f4480.h: 25855: unsigned REQOP0 :1;
[; ;pic18f4480.h: 25856: unsigned REQOP1 :1;
[; ;pic18f4480.h: 25857: unsigned REQOP2 :1;
[; ;pic18f4480.h: 25858: };
[; ;pic18f4480.h: 25859: struct {
[; ;pic18f4480.h: 25860: unsigned :1;
[; ;pic18f4480.h: 25861: unsigned WIN0 :1;
[; ;pic18f4480.h: 25862: unsigned WIN1 :1;
[; ;pic18f4480.h: 25863: unsigned WIN2 :1;
[; ;pic18f4480.h: 25864: };
[; ;pic18f4480.h: 25865: } CANCON_RO0bits_t;
[; ;pic18f4480.h: 25866: extern volatile CANCON_RO0bits_t CANCON_RO0bits @ 0xF5F;
[; ;pic18f4480.h: 25925: extern volatile unsigned char RXB0CON @ 0xF60;
"25927
[; ;pic18f4480.h: 25927: asm("RXB0CON equ 0F60h");
[; <" RXB0CON equ 0F60h ;# ">
[; ;pic18f4480.h: 25930: typedef union {
[; ;pic18f4480.h: 25931: struct {
[; ;pic18f4480.h: 25932: unsigned FILHIT0 :1;
[; ;pic18f4480.h: 25933: unsigned JTOFF_FILHIT1 :1;
[; ;pic18f4480.h: 25934: unsigned RXB0DBEN_FILHIT2 :1;
[; ;pic18f4480.h: 25935: unsigned RXRTRRO_FILHIT3 :1;
[; ;pic18f4480.h: 25936: unsigned FILHIT4 :1;
[; ;pic18f4480.h: 25937: unsigned RXM0_RTRRO :1;
[; ;pic18f4480.h: 25938: unsigned RXM1 :1;
[; ;pic18f4480.h: 25939: unsigned RXFUL :1;
[; ;pic18f4480.h: 25940: };
[; ;pic18f4480.h: 25941: struct {
[; ;pic18f4480.h: 25942: unsigned :1;
[; ;pic18f4480.h: 25943: unsigned JTOFF :1;
[; ;pic18f4480.h: 25944: unsigned RXB0DBEN :1;
[; ;pic18f4480.h: 25945: unsigned RXRTRRO :1;
[; ;pic18f4480.h: 25946: unsigned :1;
[; ;pic18f4480.h: 25947: unsigned RXM0 :1;
[; ;pic18f4480.h: 25948: };
[; ;pic18f4480.h: 25949: struct {
[; ;pic18f4480.h: 25950: unsigned :1;
[; ;pic18f4480.h: 25951: unsigned FILHIT1 :1;
[; ;pic18f4480.h: 25952: unsigned FILHIT2 :1;
[; ;pic18f4480.h: 25953: unsigned FILHIT3 :1;
[; ;pic18f4480.h: 25954: unsigned :1;
[; ;pic18f4480.h: 25955: unsigned RTRRO :1;
[; ;pic18f4480.h: 25956: };
[; ;pic18f4480.h: 25957: struct {
[; ;pic18f4480.h: 25958: unsigned :2;
[; ;pic18f4480.h: 25959: unsigned RXBODBEN :1;
[; ;pic18f4480.h: 25960: };
[; ;pic18f4480.h: 25961: struct {
[; ;pic18f4480.h: 25962: unsigned RXB0FILHIT0 :1;
[; ;pic18f4480.h: 25963: };
[; ;pic18f4480.h: 25964: struct {
[; ;pic18f4480.h: 25965: unsigned :1;
[; ;pic18f4480.h: 25966: unsigned RXB0FILHIT1 :1;
[; ;pic18f4480.h: 25967: };
[; ;pic18f4480.h: 25968: struct {
[; ;pic18f4480.h: 25969: unsigned :2;
[; ;pic18f4480.h: 25970: unsigned RXB0FILHIT2 :1;
[; ;pic18f4480.h: 25971: };
[; ;pic18f4480.h: 25972: struct {
[; ;pic18f4480.h: 25973: unsigned :3;
[; ;pic18f4480.h: 25974: unsigned RXB0FILHIT3 :1;
[; ;pic18f4480.h: 25975: };
[; ;pic18f4480.h: 25976: struct {
[; ;pic18f4480.h: 25977: unsigned :4;
[; ;pic18f4480.h: 25978: unsigned RXB0FILHIT4 :1;
[; ;pic18f4480.h: 25979: };
[; ;pic18f4480.h: 25980: struct {
[; ;pic18f4480.h: 25981: unsigned :7;
[; ;pic18f4480.h: 25982: unsigned RXB0FUL :1;
[; ;pic18f4480.h: 25983: };
[; ;pic18f4480.h: 25984: struct {
[; ;pic18f4480.h: 25985: unsigned :5;
[; ;pic18f4480.h: 25986: unsigned RXB0M0 :1;
[; ;pic18f4480.h: 25987: };
[; ;pic18f4480.h: 25988: struct {
[; ;pic18f4480.h: 25989: unsigned :6;
[; ;pic18f4480.h: 25990: unsigned RXB0M1 :1;
[; ;pic18f4480.h: 25991: };
[; ;pic18f4480.h: 25992: struct {
[; ;pic18f4480.h: 25993: unsigned :3;
[; ;pic18f4480.h: 25994: unsigned RXB0RTRR0 :1;
[; ;pic18f4480.h: 25995: };
[; ;pic18f4480.h: 25996: struct {
[; ;pic18f4480.h: 25997: unsigned :5;
[; ;pic18f4480.h: 25998: unsigned RXB0RTRRO :1;
[; ;pic18f4480.h: 25999: };
[; ;pic18f4480.h: 26000: } RXB0CONbits_t;
[; ;pic18f4480.h: 26001: extern volatile RXB0CONbits_t RXB0CONbits @ 0xF60;
[; ;pic18f4480.h: 26140: extern volatile unsigned char RXB0SIDH @ 0xF61;
"26142
[; ;pic18f4480.h: 26142: asm("RXB0SIDH equ 0F61h");
[; <" RXB0SIDH equ 0F61h ;# ">
[; ;pic18f4480.h: 26145: typedef union {
[; ;pic18f4480.h: 26146: struct {
[; ;pic18f4480.h: 26147: unsigned SID3 :1;
[; ;pic18f4480.h: 26148: unsigned SID4 :1;
[; ;pic18f4480.h: 26149: unsigned SID5 :1;
[; ;pic18f4480.h: 26150: unsigned SID6 :1;
[; ;pic18f4480.h: 26151: unsigned SID7 :1;
[; ;pic18f4480.h: 26152: unsigned SID8 :1;
[; ;pic18f4480.h: 26153: unsigned SID9 :1;
[; ;pic18f4480.h: 26154: unsigned SID10 :1;
[; ;pic18f4480.h: 26155: };
[; ;pic18f4480.h: 26156: struct {
[; ;pic18f4480.h: 26157: unsigned :7;
[; ;pic18f4480.h: 26158: unsigned RXB0SID10 :1;
[; ;pic18f4480.h: 26159: };
[; ;pic18f4480.h: 26160: struct {
[; ;pic18f4480.h: 26161: unsigned RXB0SID3 :1;
[; ;pic18f4480.h: 26162: };
[; ;pic18f4480.h: 26163: struct {
[; ;pic18f4480.h: 26164: unsigned :1;
[; ;pic18f4480.h: 26165: unsigned RXB0SID4 :1;
[; ;pic18f4480.h: 26166: };
[; ;pic18f4480.h: 26167: struct {
[; ;pic18f4480.h: 26168: unsigned :2;
[; ;pic18f4480.h: 26169: unsigned RXB0SID5 :1;
[; ;pic18f4480.h: 26170: };
[; ;pic18f4480.h: 26171: struct {
[; ;pic18f4480.h: 26172: unsigned :3;
[; ;pic18f4480.h: 26173: unsigned RXB0SID6 :1;
[; ;pic18f4480.h: 26174: };
[; ;pic18f4480.h: 26175: struct {
[; ;pic18f4480.h: 26176: unsigned :4;
[; ;pic18f4480.h: 26177: unsigned RXB0SID7 :1;
[; ;pic18f4480.h: 26178: };
[; ;pic18f4480.h: 26179: struct {
[; ;pic18f4480.h: 26180: unsigned :5;
[; ;pic18f4480.h: 26181: unsigned RXB0SID8 :1;
[; ;pic18f4480.h: 26182: };
[; ;pic18f4480.h: 26183: struct {
[; ;pic18f4480.h: 26184: unsigned :6;
[; ;pic18f4480.h: 26185: unsigned RXB0SID9 :1;
[; ;pic18f4480.h: 26186: };
[; ;pic18f4480.h: 26187: } RXB0SIDHbits_t;
[; ;pic18f4480.h: 26188: extern volatile RXB0SIDHbits_t RXB0SIDHbits @ 0xF61;
[; ;pic18f4480.h: 26272: extern volatile unsigned char RXB0SIDL @ 0xF62;
"26274
[; ;pic18f4480.h: 26274: asm("RXB0SIDL equ 0F62h");
[; <" RXB0SIDL equ 0F62h ;# ">
[; ;pic18f4480.h: 26277: typedef union {
[; ;pic18f4480.h: 26278: struct {
[; ;pic18f4480.h: 26279: unsigned EID16 :1;
[; ;pic18f4480.h: 26280: unsigned EID17 :1;
[; ;pic18f4480.h: 26281: unsigned :1;
[; ;pic18f4480.h: 26282: unsigned EXID :1;
[; ;pic18f4480.h: 26283: unsigned SRR :1;
[; ;pic18f4480.h: 26284: unsigned SID0 :1;
[; ;pic18f4480.h: 26285: unsigned SID1 :1;
[; ;pic18f4480.h: 26286: unsigned SID2 :1;
[; ;pic18f4480.h: 26287: };
[; ;pic18f4480.h: 26288: struct {
[; ;pic18f4480.h: 26289: unsigned RXB0EID16 :1;
[; ;pic18f4480.h: 26290: };
[; ;pic18f4480.h: 26291: struct {
[; ;pic18f4480.h: 26292: unsigned :1;
[; ;pic18f4480.h: 26293: unsigned RXB0EID17 :1;
[; ;pic18f4480.h: 26294: };
[; ;pic18f4480.h: 26295: struct {
[; ;pic18f4480.h: 26296: unsigned :3;
[; ;pic18f4480.h: 26297: unsigned RXB0EXID :1;
[; ;pic18f4480.h: 26298: };
[; ;pic18f4480.h: 26299: struct {
[; ;pic18f4480.h: 26300: unsigned :5;
[; ;pic18f4480.h: 26301: unsigned RXB0SID0 :1;
[; ;pic18f4480.h: 26302: };
[; ;pic18f4480.h: 26303: struct {
[; ;pic18f4480.h: 26304: unsigned :6;
[; ;pic18f4480.h: 26305: unsigned RXB0SID1 :1;
[; ;pic18f4480.h: 26306: };
[; ;pic18f4480.h: 26307: struct {
[; ;pic18f4480.h: 26308: unsigned :7;
[; ;pic18f4480.h: 26309: unsigned RXB0SID2 :1;
[; ;pic18f4480.h: 26310: };
[; ;pic18f4480.h: 26311: struct {
[; ;pic18f4480.h: 26312: unsigned :4;
[; ;pic18f4480.h: 26313: unsigned RXB0SRR :1;
[; ;pic18f4480.h: 26314: };
[; ;pic18f4480.h: 26315: } RXB0SIDLbits_t;
[; ;pic18f4480.h: 26316: extern volatile RXB0SIDLbits_t RXB0SIDLbits @ 0xF62;
[; ;pic18f4480.h: 26390: extern volatile unsigned char RXB0EIDH @ 0xF63;
"26392
[; ;pic18f4480.h: 26392: asm("RXB0EIDH equ 0F63h");
[; <" RXB0EIDH equ 0F63h ;# ">
[; ;pic18f4480.h: 26395: typedef union {
[; ;pic18f4480.h: 26396: struct {
[; ;pic18f4480.h: 26397: unsigned EID8 :1;
[; ;pic18f4480.h: 26398: unsigned EID9 :1;
[; ;pic18f4480.h: 26399: unsigned EID10 :1;
[; ;pic18f4480.h: 26400: unsigned EID11 :1;
[; ;pic18f4480.h: 26401: unsigned EID12 :1;
[; ;pic18f4480.h: 26402: unsigned EID13 :1;
[; ;pic18f4480.h: 26403: unsigned EID14 :1;
[; ;pic18f4480.h: 26404: unsigned EID15 :1;
[; ;pic18f4480.h: 26405: };
[; ;pic18f4480.h: 26406: struct {
[; ;pic18f4480.h: 26407: unsigned :2;
[; ;pic18f4480.h: 26408: unsigned RXB0EID10 :1;
[; ;pic18f4480.h: 26409: };
[; ;pic18f4480.h: 26410: struct {
[; ;pic18f4480.h: 26411: unsigned :3;
[; ;pic18f4480.h: 26412: unsigned RXB0EID11 :1;
[; ;pic18f4480.h: 26413: };
[; ;pic18f4480.h: 26414: struct {
[; ;pic18f4480.h: 26415: unsigned :4;
[; ;pic18f4480.h: 26416: unsigned RXB0EID12 :1;
[; ;pic18f4480.h: 26417: };
[; ;pic18f4480.h: 26418: struct {
[; ;pic18f4480.h: 26419: unsigned :5;
[; ;pic18f4480.h: 26420: unsigned RXB0EID13 :1;
[; ;pic18f4480.h: 26421: };
[; ;pic18f4480.h: 26422: struct {
[; ;pic18f4480.h: 26423: unsigned :6;
[; ;pic18f4480.h: 26424: unsigned RXB0EID14 :1;
[; ;pic18f4480.h: 26425: };
[; ;pic18f4480.h: 26426: struct {
[; ;pic18f4480.h: 26427: unsigned :7;
[; ;pic18f4480.h: 26428: unsigned RXB0EID15 :1;
[; ;pic18f4480.h: 26429: };
[; ;pic18f4480.h: 26430: struct {
[; ;pic18f4480.h: 26431: unsigned RXB0EID8 :1;
[; ;pic18f4480.h: 26432: };
[; ;pic18f4480.h: 26433: struct {
[; ;pic18f4480.h: 26434: unsigned :1;
[; ;pic18f4480.h: 26435: unsigned RXB0EID9 :1;
[; ;pic18f4480.h: 26436: };
[; ;pic18f4480.h: 26437: } RXB0EIDHbits_t;
[; ;pic18f4480.h: 26438: extern volatile RXB0EIDHbits_t RXB0EIDHbits @ 0xF63;
[; ;pic18f4480.h: 26522: extern volatile unsigned char RXB0EIDL @ 0xF64;
"26524
[; ;pic18f4480.h: 26524: asm("RXB0EIDL equ 0F64h");
[; <" RXB0EIDL equ 0F64h ;# ">
[; ;pic18f4480.h: 26527: typedef union {
[; ;pic18f4480.h: 26528: struct {
[; ;pic18f4480.h: 26529: unsigned EID0 :1;
[; ;pic18f4480.h: 26530: unsigned EID1 :1;
[; ;pic18f4480.h: 26531: unsigned EID2 :1;
[; ;pic18f4480.h: 26532: unsigned EID3 :1;
[; ;pic18f4480.h: 26533: unsigned EID4 :1;
[; ;pic18f4480.h: 26534: unsigned EID5 :1;
[; ;pic18f4480.h: 26535: unsigned EID6 :1;
[; ;pic18f4480.h: 26536: unsigned EID7 :1;
[; ;pic18f4480.h: 26537: };
[; ;pic18f4480.h: 26538: struct {
[; ;pic18f4480.h: 26539: unsigned RXB0EID0 :1;
[; ;pic18f4480.h: 26540: };
[; ;pic18f4480.h: 26541: struct {
[; ;pic18f4480.h: 26542: unsigned :1;
[; ;pic18f4480.h: 26543: unsigned RXB0EID1 :1;
[; ;pic18f4480.h: 26544: };
[; ;pic18f4480.h: 26545: struct {
[; ;pic18f4480.h: 26546: unsigned :2;
[; ;pic18f4480.h: 26547: unsigned RXB0EID2 :1;
[; ;pic18f4480.h: 26548: };
[; ;pic18f4480.h: 26549: struct {
[; ;pic18f4480.h: 26550: unsigned :3;
[; ;pic18f4480.h: 26551: unsigned RXB0EID3 :1;
[; ;pic18f4480.h: 26552: };
[; ;pic18f4480.h: 26553: struct {
[; ;pic18f4480.h: 26554: unsigned :4;
[; ;pic18f4480.h: 26555: unsigned RXB0EID4 :1;
[; ;pic18f4480.h: 26556: };
[; ;pic18f4480.h: 26557: struct {
[; ;pic18f4480.h: 26558: unsigned :5;
[; ;pic18f4480.h: 26559: unsigned RXB0EID5 :1;
[; ;pic18f4480.h: 26560: };
[; ;pic18f4480.h: 26561: struct {
[; ;pic18f4480.h: 26562: unsigned :6;
[; ;pic18f4480.h: 26563: unsigned RXB0EID6 :1;
[; ;pic18f4480.h: 26564: };
[; ;pic18f4480.h: 26565: struct {
[; ;pic18f4480.h: 26566: unsigned :7;
[; ;pic18f4480.h: 26567: unsigned RXB0EID7 :1;
[; ;pic18f4480.h: 26568: };
[; ;pic18f4480.h: 26569: } RXB0EIDLbits_t;
[; ;pic18f4480.h: 26570: extern volatile RXB0EIDLbits_t RXB0EIDLbits @ 0xF64;
[; ;pic18f4480.h: 26654: extern volatile unsigned char RXB0DLC @ 0xF65;
"26656
[; ;pic18f4480.h: 26656: asm("RXB0DLC equ 0F65h");
[; <" RXB0DLC equ 0F65h ;# ">
[; ;pic18f4480.h: 26659: typedef union {
[; ;pic18f4480.h: 26660: struct {
[; ;pic18f4480.h: 26661: unsigned DLC0 :1;
[; ;pic18f4480.h: 26662: unsigned DLC1 :1;
[; ;pic18f4480.h: 26663: unsigned DLC2 :1;
[; ;pic18f4480.h: 26664: unsigned DLC3 :1;
[; ;pic18f4480.h: 26665: unsigned RB0 :1;
[; ;pic18f4480.h: 26666: unsigned RB1 :1;
[; ;pic18f4480.h: 26667: unsigned RXRTR :1;
[; ;pic18f4480.h: 26668: };
[; ;pic18f4480.h: 26669: struct {
[; ;pic18f4480.h: 26670: unsigned :4;
[; ;pic18f4480.h: 26671: unsigned RESRB0 :1;
[; ;pic18f4480.h: 26672: unsigned RESRB1 :1;
[; ;pic18f4480.h: 26673: };
[; ;pic18f4480.h: 26674: struct {
[; ;pic18f4480.h: 26675: unsigned RXB0DLC0 :1;
[; ;pic18f4480.h: 26676: };
[; ;pic18f4480.h: 26677: struct {
[; ;pic18f4480.h: 26678: unsigned :1;
[; ;pic18f4480.h: 26679: unsigned RXB0DLC1 :1;
[; ;pic18f4480.h: 26680: };
[; ;pic18f4480.h: 26681: struct {
[; ;pic18f4480.h: 26682: unsigned :2;
[; ;pic18f4480.h: 26683: unsigned RXB0DLC2 :1;
[; ;pic18f4480.h: 26684: };
[; ;pic18f4480.h: 26685: struct {
[; ;pic18f4480.h: 26686: unsigned :3;
[; ;pic18f4480.h: 26687: unsigned RXB0DLC3 :1;
[; ;pic18f4480.h: 26688: };
[; ;pic18f4480.h: 26689: struct {
[; ;pic18f4480.h: 26690: unsigned :4;
[; ;pic18f4480.h: 26691: unsigned RXB0RB0 :1;
[; ;pic18f4480.h: 26692: };
[; ;pic18f4480.h: 26693: struct {
[; ;pic18f4480.h: 26694: unsigned :5;
[; ;pic18f4480.h: 26695: unsigned RXB0RB1 :1;
[; ;pic18f4480.h: 26696: };
[; ;pic18f4480.h: 26697: struct {
[; ;pic18f4480.h: 26698: unsigned :6;
[; ;pic18f4480.h: 26699: unsigned RXB0RTR :1;
[; ;pic18f4480.h: 26700: };
[; ;pic18f4480.h: 26701: } RXB0DLCbits_t;
[; ;pic18f4480.h: 26702: extern volatile RXB0DLCbits_t RXB0DLCbits @ 0xF65;
[; ;pic18f4480.h: 26786: extern volatile unsigned char RXB0D0 @ 0xF66;
"26788
[; ;pic18f4480.h: 26788: asm("RXB0D0 equ 0F66h");
[; <" RXB0D0 equ 0F66h ;# ">
[; ;pic18f4480.h: 26791: typedef union {
[; ;pic18f4480.h: 26792: struct {
[; ;pic18f4480.h: 26793: unsigned RXB0D00 :1;
[; ;pic18f4480.h: 26794: unsigned RXB0D01 :1;
[; ;pic18f4480.h: 26795: unsigned RXB0D02 :1;
[; ;pic18f4480.h: 26796: unsigned RXB0D03 :1;
[; ;pic18f4480.h: 26797: unsigned RXB0D04 :1;
[; ;pic18f4480.h: 26798: unsigned RXB0D05 :1;
[; ;pic18f4480.h: 26799: unsigned RXB0D06 :1;
[; ;pic18f4480.h: 26800: unsigned RXB0D07 :1;
[; ;pic18f4480.h: 26801: };
[; ;pic18f4480.h: 26802: } RXB0D0bits_t;
[; ;pic18f4480.h: 26803: extern volatile RXB0D0bits_t RXB0D0bits @ 0xF66;
[; ;pic18f4480.h: 26847: extern volatile unsigned char RXB0D1 @ 0xF67;
"26849
[; ;pic18f4480.h: 26849: asm("RXB0D1 equ 0F67h");
[; <" RXB0D1 equ 0F67h ;# ">
[; ;pic18f4480.h: 26852: typedef union {
[; ;pic18f4480.h: 26853: struct {
[; ;pic18f4480.h: 26854: unsigned RXB0D10 :1;
[; ;pic18f4480.h: 26855: unsigned RXB0D11 :1;
[; ;pic18f4480.h: 26856: unsigned RXB0D12 :1;
[; ;pic18f4480.h: 26857: unsigned RXB0D13 :1;
[; ;pic18f4480.h: 26858: unsigned RXB0D14 :1;
[; ;pic18f4480.h: 26859: unsigned RXB0D15 :1;
[; ;pic18f4480.h: 26860: unsigned RXB0D16 :1;
[; ;pic18f4480.h: 26861: unsigned RXB0D17 :1;
[; ;pic18f4480.h: 26862: };
[; ;pic18f4480.h: 26863: } RXB0D1bits_t;
[; ;pic18f4480.h: 26864: extern volatile RXB0D1bits_t RXB0D1bits @ 0xF67;
[; ;pic18f4480.h: 26908: extern volatile unsigned char RXB0D2 @ 0xF68;
"26910
[; ;pic18f4480.h: 26910: asm("RXB0D2 equ 0F68h");
[; <" RXB0D2 equ 0F68h ;# ">
[; ;pic18f4480.h: 26913: typedef union {
[; ;pic18f4480.h: 26914: struct {
[; ;pic18f4480.h: 26915: unsigned RXB0D20 :1;
[; ;pic18f4480.h: 26916: unsigned RXB0D21 :1;
[; ;pic18f4480.h: 26917: unsigned RXB0D22 :1;
[; ;pic18f4480.h: 26918: unsigned RXB0D23 :1;
[; ;pic18f4480.h: 26919: unsigned RXB0D24 :1;
[; ;pic18f4480.h: 26920: unsigned RXB0D25 :1;
[; ;pic18f4480.h: 26921: unsigned RXB0D26 :1;
[; ;pic18f4480.h: 26922: unsigned RXB0D27 :1;
[; ;pic18f4480.h: 26923: };
[; ;pic18f4480.h: 26924: } RXB0D2bits_t;
[; ;pic18f4480.h: 26925: extern volatile RXB0D2bits_t RXB0D2bits @ 0xF68;
[; ;pic18f4480.h: 26969: extern volatile unsigned char RXB0D3 @ 0xF69;
"26971
[; ;pic18f4480.h: 26971: asm("RXB0D3 equ 0F69h");
[; <" RXB0D3 equ 0F69h ;# ">
[; ;pic18f4480.h: 26974: typedef union {
[; ;pic18f4480.h: 26975: struct {
[; ;pic18f4480.h: 26976: unsigned RXB0D30 :1;
[; ;pic18f4480.h: 26977: unsigned RXB0D31 :1;
[; ;pic18f4480.h: 26978: unsigned RXB0D32 :1;
[; ;pic18f4480.h: 26979: unsigned RXB0D33 :1;
[; ;pic18f4480.h: 26980: unsigned RXB0D34 :1;
[; ;pic18f4480.h: 26981: unsigned RXB0D35 :1;
[; ;pic18f4480.h: 26982: unsigned RXB0D36 :1;
[; ;pic18f4480.h: 26983: unsigned RXB0D37 :1;
[; ;pic18f4480.h: 26984: };
[; ;pic18f4480.h: 26985: } RXB0D3bits_t;
[; ;pic18f4480.h: 26986: extern volatile RXB0D3bits_t RXB0D3bits @ 0xF69;
[; ;pic18f4480.h: 27030: extern volatile unsigned char RXB0D4 @ 0xF6A;
"27032
[; ;pic18f4480.h: 27032: asm("RXB0D4 equ 0F6Ah");
[; <" RXB0D4 equ 0F6Ah ;# ">
[; ;pic18f4480.h: 27035: typedef union {
[; ;pic18f4480.h: 27036: struct {
[; ;pic18f4480.h: 27037: unsigned RXB0D40 :1;
[; ;pic18f4480.h: 27038: unsigned RXB0D41 :1;
[; ;pic18f4480.h: 27039: unsigned RXB0D42 :1;
[; ;pic18f4480.h: 27040: unsigned RXB0D43 :1;
[; ;pic18f4480.h: 27041: unsigned RXB0D44 :1;
[; ;pic18f4480.h: 27042: unsigned RXB0D45 :1;
[; ;pic18f4480.h: 27043: unsigned RXB0D46 :1;
[; ;pic18f4480.h: 27044: unsigned RXB0D47 :1;
[; ;pic18f4480.h: 27045: };
[; ;pic18f4480.h: 27046: } RXB0D4bits_t;
[; ;pic18f4480.h: 27047: extern volatile RXB0D4bits_t RXB0D4bits @ 0xF6A;
[; ;pic18f4480.h: 27091: extern volatile unsigned char RXB0D5 @ 0xF6B;
"27093
[; ;pic18f4480.h: 27093: asm("RXB0D5 equ 0F6Bh");
[; <" RXB0D5 equ 0F6Bh ;# ">
[; ;pic18f4480.h: 27096: typedef union {
[; ;pic18f4480.h: 27097: struct {
[; ;pic18f4480.h: 27098: unsigned RXB0D50 :1;
[; ;pic18f4480.h: 27099: unsigned RXB0D51 :1;
[; ;pic18f4480.h: 27100: unsigned RXB0D52 :1;
[; ;pic18f4480.h: 27101: unsigned RXB0D53 :1;
[; ;pic18f4480.h: 27102: unsigned RXB0D54 :1;
[; ;pic18f4480.h: 27103: unsigned RXB0D55 :1;
[; ;pic18f4480.h: 27104: unsigned RXB0D56 :1;
[; ;pic18f4480.h: 27105: unsigned RXB0D57 :1;
[; ;pic18f4480.h: 27106: };
[; ;pic18f4480.h: 27107: } RXB0D5bits_t;
[; ;pic18f4480.h: 27108: extern volatile RXB0D5bits_t RXB0D5bits @ 0xF6B;
[; ;pic18f4480.h: 27152: extern volatile unsigned char RXB0D6 @ 0xF6C;
"27154
[; ;pic18f4480.h: 27154: asm("RXB0D6 equ 0F6Ch");
[; <" RXB0D6 equ 0F6Ch ;# ">
[; ;pic18f4480.h: 27157: typedef union {
[; ;pic18f4480.h: 27158: struct {
[; ;pic18f4480.h: 27159: unsigned RXB0D60 :1;
[; ;pic18f4480.h: 27160: unsigned RXB0D61 :1;
[; ;pic18f4480.h: 27161: unsigned RXB0D62 :1;
[; ;pic18f4480.h: 27162: unsigned RXB0D63 :1;
[; ;pic18f4480.h: 27163: unsigned RXB0D64 :1;
[; ;pic18f4480.h: 27164: unsigned RXB0D65 :1;
[; ;pic18f4480.h: 27165: unsigned RXB0D66 :1;
[; ;pic18f4480.h: 27166: unsigned RXB0D67 :1;
[; ;pic18f4480.h: 27167: };
[; ;pic18f4480.h: 27168: } RXB0D6bits_t;
[; ;pic18f4480.h: 27169: extern volatile RXB0D6bits_t RXB0D6bits @ 0xF6C;
[; ;pic18f4480.h: 27213: extern volatile unsigned char RXB0D7 @ 0xF6D;
"27215
[; ;pic18f4480.h: 27215: asm("RXB0D7 equ 0F6Dh");
[; <" RXB0D7 equ 0F6Dh ;# ">
[; ;pic18f4480.h: 27218: typedef union {
[; ;pic18f4480.h: 27219: struct {
[; ;pic18f4480.h: 27220: unsigned RXB0D70 :1;
[; ;pic18f4480.h: 27221: unsigned RXB0D71 :1;
[; ;pic18f4480.h: 27222: unsigned RXB0D72 :1;
[; ;pic18f4480.h: 27223: unsigned RXB0D73 :1;
[; ;pic18f4480.h: 27224: unsigned RXB0D74 :1;
[; ;pic18f4480.h: 27225: unsigned RXB0D75 :1;
[; ;pic18f4480.h: 27226: unsigned RXB0D76 :1;
[; ;pic18f4480.h: 27227: unsigned RXB0D77 :1;
[; ;pic18f4480.h: 27228: };
[; ;pic18f4480.h: 27229: } RXB0D7bits_t;
[; ;pic18f4480.h: 27230: extern volatile RXB0D7bits_t RXB0D7bits @ 0xF6D;
[; ;pic18f4480.h: 27274: extern volatile unsigned char CANSTAT @ 0xF6E;
"27276
[; ;pic18f4480.h: 27276: asm("CANSTAT equ 0F6Eh");
[; <" CANSTAT equ 0F6Eh ;# ">
[; ;pic18f4480.h: 27279: typedef union {
[; ;pic18f4480.h: 27280: struct {
[; ;pic18f4480.h: 27281: unsigned EICODE0 :1;
[; ;pic18f4480.h: 27282: unsigned EICODE1_ICODE0 :1;
[; ;pic18f4480.h: 27283: unsigned EICODE2_ICODE1 :1;
[; ;pic18f4480.h: 27284: unsigned EICODE3_ICODE2 :1;
[; ;pic18f4480.h: 27285: unsigned EICODE4 :1;
[; ;pic18f4480.h: 27286: unsigned OPMODE0 :1;
[; ;pic18f4480.h: 27287: unsigned OPMODE1 :1;
[; ;pic18f4480.h: 27288: unsigned OPMODE2 :1;
[; ;pic18f4480.h: 27289: };
[; ;pic18f4480.h: 27290: struct {
[; ;pic18f4480.h: 27291: unsigned ICODE0 :1;
[; ;pic18f4480.h: 27292: unsigned ICODE1 :1;
[; ;pic18f4480.h: 27293: unsigned ICODE2 :1;
[; ;pic18f4480.h: 27294: unsigned ICODE3 :1;
[; ;pic18f4480.h: 27295: };
[; ;pic18f4480.h: 27296: struct {
[; ;pic18f4480.h: 27297: unsigned :1;
[; ;pic18f4480.h: 27298: unsigned EICODE1 :1;
[; ;pic18f4480.h: 27299: unsigned EICODE2 :1;
[; ;pic18f4480.h: 27300: unsigned EICODE3 :1;
[; ;pic18f4480.h: 27301: };
[; ;pic18f4480.h: 27302: } CANSTATbits_t;
[; ;pic18f4480.h: 27303: extern volatile CANSTATbits_t CANSTATbits @ 0xF6E;
[; ;pic18f4480.h: 27382: extern volatile unsigned char CANCON @ 0xF6F;
"27384
[; ;pic18f4480.h: 27384: asm("CANCON equ 0F6Fh");
[; <" CANCON equ 0F6Fh ;# ">
[; ;pic18f4480.h: 27387: typedef union {
[; ;pic18f4480.h: 27388: struct {
[; ;pic18f4480.h: 27389: unsigned FP0 :1;
[; ;pic18f4480.h: 27390: unsigned WIN0_FP1 :1;
[; ;pic18f4480.h: 27391: unsigned WIN1_FP2 :1;
[; ;pic18f4480.h: 27392: unsigned WIN2_FP3 :1;
[; ;pic18f4480.h: 27393: unsigned ABAT :1;
[; ;pic18f4480.h: 27394: unsigned REQOP0 :1;
[; ;pic18f4480.h: 27395: unsigned REQOP1 :1;
[; ;pic18f4480.h: 27396: unsigned REQOP2 :1;
[; ;pic18f4480.h: 27397: };
[; ;pic18f4480.h: 27398: struct {
[; ;pic18f4480.h: 27399: unsigned :1;
[; ;pic18f4480.h: 27400: unsigned WIN0 :1;
[; ;pic18f4480.h: 27401: unsigned WIN1 :1;
[; ;pic18f4480.h: 27402: unsigned WIN2 :1;
[; ;pic18f4480.h: 27403: };
[; ;pic18f4480.h: 27404: struct {
[; ;pic18f4480.h: 27405: unsigned :1;
[; ;pic18f4480.h: 27406: unsigned FP1 :1;
[; ;pic18f4480.h: 27407: unsigned FP2 :1;
[; ;pic18f4480.h: 27408: unsigned FP3 :1;
[; ;pic18f4480.h: 27409: };
[; ;pic18f4480.h: 27410: } CANCONbits_t;
[; ;pic18f4480.h: 27411: extern volatile CANCONbits_t CANCONbits @ 0xF6F;
[; ;pic18f4480.h: 27485: extern volatile unsigned char BRGCON1 @ 0xF70;
"27487
[; ;pic18f4480.h: 27487: asm("BRGCON1 equ 0F70h");
[; <" BRGCON1 equ 0F70h ;# ">
[; ;pic18f4480.h: 27490: typedef union {
[; ;pic18f4480.h: 27491: struct {
[; ;pic18f4480.h: 27492: unsigned BRP0 :1;
[; ;pic18f4480.h: 27493: unsigned BRP1 :1;
[; ;pic18f4480.h: 27494: unsigned BRP2 :1;
[; ;pic18f4480.h: 27495: unsigned BRP3 :1;
[; ;pic18f4480.h: 27496: unsigned BRP4 :1;
[; ;pic18f4480.h: 27497: unsigned BRP5 :1;
[; ;pic18f4480.h: 27498: unsigned SJW0 :1;
[; ;pic18f4480.h: 27499: unsigned SJW1 :1;
[; ;pic18f4480.h: 27500: };
[; ;pic18f4480.h: 27501: } BRGCON1bits_t;
[; ;pic18f4480.h: 27502: extern volatile BRGCON1bits_t BRGCON1bits @ 0xF70;
[; ;pic18f4480.h: 27546: extern volatile unsigned char BRGCON2 @ 0xF71;
"27548
[; ;pic18f4480.h: 27548: asm("BRGCON2 equ 0F71h");
[; <" BRGCON2 equ 0F71h ;# ">
[; ;pic18f4480.h: 27551: typedef union {
[; ;pic18f4480.h: 27552: struct {
[; ;pic18f4480.h: 27553: unsigned PRSEG0 :1;
[; ;pic18f4480.h: 27554: unsigned PRSEG1 :1;
[; ;pic18f4480.h: 27555: unsigned PRSEG2 :1;
[; ;pic18f4480.h: 27556: unsigned SEG1PH0 :1;
[; ;pic18f4480.h: 27557: unsigned SEG1PH1 :1;
[; ;pic18f4480.h: 27558: unsigned SEG1PH2 :1;
[; ;pic18f4480.h: 27559: unsigned SAM :1;
[; ;pic18f4480.h: 27560: unsigned SEG2PHT :1;
[; ;pic18f4480.h: 27561: };
[; ;pic18f4480.h: 27562: struct {
[; ;pic18f4480.h: 27563: unsigned :7;
[; ;pic18f4480.h: 27564: unsigned SEG2PHTS :1;
[; ;pic18f4480.h: 27565: };
[; ;pic18f4480.h: 27566: } BRGCON2bits_t;
[; ;pic18f4480.h: 27567: extern volatile BRGCON2bits_t BRGCON2bits @ 0xF71;
[; ;pic18f4480.h: 27616: extern volatile unsigned char BRGCON3 @ 0xF72;
"27618
[; ;pic18f4480.h: 27618: asm("BRGCON3 equ 0F72h");
[; <" BRGCON3 equ 0F72h ;# ">
[; ;pic18f4480.h: 27621: typedef union {
[; ;pic18f4480.h: 27622: struct {
[; ;pic18f4480.h: 27623: unsigned SEG2PH0 :1;
[; ;pic18f4480.h: 27624: unsigned SEG2PH1 :1;
[; ;pic18f4480.h: 27625: unsigned SEG2PH2 :1;
[; ;pic18f4480.h: 27626: unsigned :3;
[; ;pic18f4480.h: 27627: unsigned WAKFIL :1;
[; ;pic18f4480.h: 27628: unsigned WAKDIS :1;
[; ;pic18f4480.h: 27629: };
[; ;pic18f4480.h: 27630: } BRGCON3bits_t;
[; ;pic18f4480.h: 27631: extern volatile BRGCON3bits_t BRGCON3bits @ 0xF72;
[; ;pic18f4480.h: 27660: extern volatile unsigned char CIOCON @ 0xF73;
"27662
[; ;pic18f4480.h: 27662: asm("CIOCON equ 0F73h");
[; <" CIOCON equ 0F73h ;# ">
[; ;pic18f4480.h: 27665: typedef union {
[; ;pic18f4480.h: 27666: struct {
[; ;pic18f4480.h: 27667: unsigned :4;
[; ;pic18f4480.h: 27668: unsigned CANCAP :1;
[; ;pic18f4480.h: 27669: unsigned ENDRHI :1;
[; ;pic18f4480.h: 27670: };
[; ;pic18f4480.h: 27671: } CIOCONbits_t;
[; ;pic18f4480.h: 27672: extern volatile CIOCONbits_t CIOCONbits @ 0xF73;
[; ;pic18f4480.h: 27686: extern volatile unsigned char COMSTAT @ 0xF74;
"27688
[; ;pic18f4480.h: 27688: asm("COMSTAT equ 0F74h");
[; <" COMSTAT equ 0F74h ;# ">
[; ;pic18f4480.h: 27691: typedef union {
[; ;pic18f4480.h: 27692: struct {
[; ;pic18f4480.h: 27693: unsigned :7;
[; ;pic18f4480.h: 27694: unsigned RXB0OVFL_NOT_FIFOEMPTY :1;
[; ;pic18f4480.h: 27695: };
[; ;pic18f4480.h: 27696: struct {
[; ;pic18f4480.h: 27697: unsigned EWARN :1;
[; ;pic18f4480.h: 27698: unsigned RXWARN :1;
[; ;pic18f4480.h: 27699: unsigned TXWARN :1;
[; ;pic18f4480.h: 27700: unsigned RXBP :1;
[; ;pic18f4480.h: 27701: unsigned TXBP :1;
[; ;pic18f4480.h: 27702: unsigned TXBO :1;
[; ;pic18f4480.h: 27703: unsigned RXBnOVFL :1;
[; ;pic18f4480.h: 27704: unsigned RXB0OVFL_nFIFOEMPTY :1;
[; ;pic18f4480.h: 27705: };
[; ;pic18f4480.h: 27706: struct {
[; ;pic18f4480.h: 27707: unsigned :7;
[; ;pic18f4480.h: 27708: unsigned RXB0OVFL_NOT_FIFOEMPTY :1;
[; ;pic18f4480.h: 27709: };
[; ;pic18f4480.h: 27710: struct {
[; ;pic18f4480.h: 27711: unsigned :6;
[; ;pic18f4480.h: 27712: unsigned RXB1OVFL :1;
[; ;pic18f4480.h: 27713: unsigned RXB0OVFL :1;
[; ;pic18f4480.h: 27714: };
[; ;pic18f4480.h: 27715: struct {
[; ;pic18f4480.h: 27716: unsigned :7;
[; ;pic18f4480.h: 27717: unsigned FIFOEMPTY :1;
[; ;pic18f4480.h: 27718: };
[; ;pic18f4480.h: 27719: struct {
[; ;pic18f4480.h: 27720: unsigned :7;
[; ;pic18f4480.h: 27721: unsigned NOT_FIFOEMPTY :1;
[; ;pic18f4480.h: 27722: };
[; ;pic18f4480.h: 27723: struct {
[; ;pic18f4480.h: 27724: unsigned :7;
[; ;pic18f4480.h: 27725: unsigned nFIFOEMPTY :1;
[; ;pic18f4480.h: 27726: };
[; ;pic18f4480.h: 27727: struct {
[; ;pic18f4480.h: 27728: unsigned :6;
[; ;pic18f4480.h: 27729: unsigned RXBNOVFL :1;
[; ;pic18f4480.h: 27730: };
[; ;pic18f4480.h: 27731: } COMSTATbits_t;
[; ;pic18f4480.h: 27732: extern volatile COMSTATbits_t COMSTATbits @ 0xF74;
[; ;pic18f4480.h: 27811: extern volatile unsigned char RXERRCNT @ 0xF75;
"27813
[; ;pic18f4480.h: 27813: asm("RXERRCNT equ 0F75h");
[; <" RXERRCNT equ 0F75h ;# ">
[; ;pic18f4480.h: 27816: typedef union {
[; ;pic18f4480.h: 27817: struct {
[; ;pic18f4480.h: 27818: unsigned REC0 :1;
[; ;pic18f4480.h: 27819: unsigned REC1 :1;
[; ;pic18f4480.h: 27820: unsigned REC2 :1;
[; ;pic18f4480.h: 27821: unsigned REC3 :1;
[; ;pic18f4480.h: 27822: unsigned REC4 :1;
[; ;pic18f4480.h: 27823: unsigned REC5 :1;
[; ;pic18f4480.h: 27824: unsigned REC6 :1;
[; ;pic18f4480.h: 27825: unsigned REC7 :1;
[; ;pic18f4480.h: 27826: };
[; ;pic18f4480.h: 27827: } RXERRCNTbits_t;
[; ;pic18f4480.h: 27828: extern volatile RXERRCNTbits_t RXERRCNTbits @ 0xF75;
[; ;pic18f4480.h: 27872: extern volatile unsigned char TXERRCNT @ 0xF76;
"27874
[; ;pic18f4480.h: 27874: asm("TXERRCNT equ 0F76h");
[; <" TXERRCNT equ 0F76h ;# ">
[; ;pic18f4480.h: 27877: typedef union {
[; ;pic18f4480.h: 27878: struct {
[; ;pic18f4480.h: 27879: unsigned TEC0 :1;
[; ;pic18f4480.h: 27880: unsigned TEC1 :1;
[; ;pic18f4480.h: 27881: unsigned TEC2 :1;
[; ;pic18f4480.h: 27882: unsigned TEC3 :1;
[; ;pic18f4480.h: 27883: unsigned TEC4 :1;
[; ;pic18f4480.h: 27884: unsigned TEC5 :1;
[; ;pic18f4480.h: 27885: unsigned TEC6 :1;
[; ;pic18f4480.h: 27886: unsigned TEC7 :1;
[; ;pic18f4480.h: 27887: };
[; ;pic18f4480.h: 27888: } TXERRCNTbits_t;
[; ;pic18f4480.h: 27889: extern volatile TXERRCNTbits_t TXERRCNTbits @ 0xF76;
[; ;pic18f4480.h: 27933: extern volatile unsigned char ECANCON @ 0xF77;
"27935
[; ;pic18f4480.h: 27935: asm("ECANCON equ 0F77h");
[; <" ECANCON equ 0F77h ;# ">
[; ;pic18f4480.h: 27938: typedef union {
[; ;pic18f4480.h: 27939: struct {
[; ;pic18f4480.h: 27940: unsigned EWIN0 :1;
[; ;pic18f4480.h: 27941: unsigned EWIN1 :1;
[; ;pic18f4480.h: 27942: unsigned EWIN2 :1;
[; ;pic18f4480.h: 27943: unsigned EWIN3 :1;
[; ;pic18f4480.h: 27944: unsigned EWIN4 :1;
[; ;pic18f4480.h: 27945: unsigned FIFOWM :1;
[; ;pic18f4480.h: 27946: unsigned MDSEL0 :1;
[; ;pic18f4480.h: 27947: unsigned MDSEL1 :1;
[; ;pic18f4480.h: 27948: };
[; ;pic18f4480.h: 27949: struct {
[; ;pic18f4480.h: 27950: unsigned :5;
[; ;pic18f4480.h: 27951: unsigned F :1;
[; ;pic18f4480.h: 27952: };
[; ;pic18f4480.h: 27953: } ECANCONbits_t;
[; ;pic18f4480.h: 27954: extern volatile ECANCONbits_t ECANCONbits @ 0xF77;
[; ;pic18f4480.h: 28003: extern volatile unsigned char PORTA @ 0xF80;
"28005
[; ;pic18f4480.h: 28005: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4480.h: 28008: typedef union {
[; ;pic18f4480.h: 28009: struct {
[; ;pic18f4480.h: 28010: unsigned RA0 :1;
[; ;pic18f4480.h: 28011: unsigned RA1 :1;
[; ;pic18f4480.h: 28012: unsigned RA2 :1;
[; ;pic18f4480.h: 28013: unsigned RA3 :1;
[; ;pic18f4480.h: 28014: unsigned RA4 :1;
[; ;pic18f4480.h: 28015: unsigned RA5 :1;
[; ;pic18f4480.h: 28016: unsigned RA6 :1;
[; ;pic18f4480.h: 28017: unsigned RA7 :1;
[; ;pic18f4480.h: 28018: };
[; ;pic18f4480.h: 28019: struct {
[; ;pic18f4480.h: 28020: unsigned AN0 :1;
[; ;pic18f4480.h: 28021: unsigned AN1 :1;
[; ;pic18f4480.h: 28022: unsigned AN2 :1;
[; ;pic18f4480.h: 28023: unsigned AN3 :1;
[; ;pic18f4480.h: 28024: unsigned T0CKI :1;
[; ;pic18f4480.h: 28025: unsigned AN4 :1;
[; ;pic18f4480.h: 28026: unsigned OSC2 :1;
[; ;pic18f4480.h: 28027: unsigned OSC1 :1;
[; ;pic18f4480.h: 28028: };
[; ;pic18f4480.h: 28029: struct {
[; ;pic18f4480.h: 28030: unsigned CVREF :1;
[; ;pic18f4480.h: 28031: unsigned :1;
[; ;pic18f4480.h: 28032: unsigned VREFM :1;
[; ;pic18f4480.h: 28033: unsigned VREFP :1;
[; ;pic18f4480.h: 28034: unsigned :1;
[; ;pic18f4480.h: 28035: unsigned HLVDIN :1;
[; ;pic18f4480.h: 28036: unsigned CLKO :1;
[; ;pic18f4480.h: 28037: unsigned CLKI :1;
[; ;pic18f4480.h: 28038: };
[; ;pic18f4480.h: 28039: struct {
[; ;pic18f4480.h: 28040: unsigned CVREFA :1;
[; ;pic18f4480.h: 28041: unsigned :4;
[; ;pic18f4480.h: 28042: unsigned LVDIN :1;
[; ;pic18f4480.h: 28043: };
[; ;pic18f4480.h: 28044: struct {
[; ;pic18f4480.h: 28045: unsigned :5;
[; ;pic18f4480.h: 28046: unsigned SS :1;
[; ;pic18f4480.h: 28047: };
[; ;pic18f4480.h: 28048: struct {
[; ;pic18f4480.h: 28049: unsigned :5;
[; ;pic18f4480.h: 28050: unsigned NOT_SS :1;
[; ;pic18f4480.h: 28051: };
[; ;pic18f4480.h: 28052: struct {
[; ;pic18f4480.h: 28053: unsigned :5;
[; ;pic18f4480.h: 28054: unsigned nSS :1;
[; ;pic18f4480.h: 28055: };
[; ;pic18f4480.h: 28056: struct {
[; ;pic18f4480.h: 28057: unsigned :7;
[; ;pic18f4480.h: 28058: unsigned RJPU :1;
[; ;pic18f4480.h: 28059: };
[; ;pic18f4480.h: 28060: struct {
[; ;pic18f4480.h: 28061: unsigned ULPWUIN :1;
[; ;pic18f4480.h: 28062: };
[; ;pic18f4480.h: 28063: } PORTAbits_t;
[; ;pic18f4480.h: 28064: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f4480.h: 28213: extern volatile unsigned char PORTB @ 0xF81;
"28215
[; ;pic18f4480.h: 28215: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4480.h: 28218: typedef union {
[; ;pic18f4480.h: 28219: struct {
[; ;pic18f4480.h: 28220: unsigned RB0 :1;
[; ;pic18f4480.h: 28221: unsigned RB1 :1;
[; ;pic18f4480.h: 28222: unsigned RB2 :1;
[; ;pic18f4480.h: 28223: unsigned RB3 :1;
[; ;pic18f4480.h: 28224: unsigned RB4 :1;
[; ;pic18f4480.h: 28225: unsigned RB5 :1;
[; ;pic18f4480.h: 28226: unsigned RB6 :1;
[; ;pic18f4480.h: 28227: unsigned RB7 :1;
[; ;pic18f4480.h: 28228: };
[; ;pic18f4480.h: 28229: struct {
[; ;pic18f4480.h: 28230: unsigned INT0 :1;
[; ;pic18f4480.h: 28231: unsigned INT1 :1;
[; ;pic18f4480.h: 28232: unsigned INT2 :1;
[; ;pic18f4480.h: 28233: unsigned CANRX :1;
[; ;pic18f4480.h: 28234: unsigned KBI0 :1;
[; ;pic18f4480.h: 28235: unsigned KBI1 :1;
[; ;pic18f4480.h: 28236: unsigned KBI2 :1;
[; ;pic18f4480.h: 28237: unsigned KBI3 :1;
[; ;pic18f4480.h: 28238: };
[; ;pic18f4480.h: 28239: struct {
[; ;pic18f4480.h: 28240: unsigned AN10 :1;
[; ;pic18f4480.h: 28241: unsigned AN8 :1;
[; ;pic18f4480.h: 28242: unsigned CANTX :1;
[; ;pic18f4480.h: 28243: unsigned :1;
[; ;pic18f4480.h: 28244: unsigned AN9 :1;
[; ;pic18f4480.h: 28245: unsigned PGM :1;
[; ;pic18f4480.h: 28246: unsigned PGC :1;
[; ;pic18f4480.h: 28247: unsigned PGD :1;
[; ;pic18f4480.h: 28248: };
[; ;pic18f4480.h: 28249: struct {
[; ;pic18f4480.h: 28250: unsigned FLT0 :1;
[; ;pic18f4480.h: 28251: };
[; ;pic18f4480.h: 28252: struct {
[; ;pic18f4480.h: 28253: unsigned :3;
[; ;pic18f4480.h: 28254: unsigned CCP2_PA2 :1;
[; ;pic18f4480.h: 28255: };
[; ;pic18f4480.h: 28256: } PORTBbits_t;
[; ;pic18f4480.h: 28257: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f4480.h: 28386: extern volatile unsigned char PORTC @ 0xF82;
"28388
[; ;pic18f4480.h: 28388: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4480.h: 28391: typedef union {
[; ;pic18f4480.h: 28392: struct {
[; ;pic18f4480.h: 28393: unsigned RC0 :1;
[; ;pic18f4480.h: 28394: unsigned RC1 :1;
[; ;pic18f4480.h: 28395: unsigned RC2 :1;
[; ;pic18f4480.h: 28396: unsigned RC3 :1;
[; ;pic18f4480.h: 28397: unsigned RC4 :1;
[; ;pic18f4480.h: 28398: unsigned RC5 :1;
[; ;pic18f4480.h: 28399: unsigned RC6 :1;
[; ;pic18f4480.h: 28400: unsigned RC7 :1;
[; ;pic18f4480.h: 28401: };
[; ;pic18f4480.h: 28402: struct {
[; ;pic18f4480.h: 28403: unsigned T1OSO :1;
[; ;pic18f4480.h: 28404: unsigned T1OSI :1;
[; ;pic18f4480.h: 28405: unsigned CCP1 :1;
[; ;pic18f4480.h: 28406: unsigned SCK :1;
[; ;pic18f4480.h: 28407: unsigned SDI :1;
[; ;pic18f4480.h: 28408: unsigned SDO :1;
[; ;pic18f4480.h: 28409: unsigned TX :1;
[; ;pic18f4480.h: 28410: unsigned RX :1;
[; ;pic18f4480.h: 28411: };
[; ;pic18f4480.h: 28412: struct {
[; ;pic18f4480.h: 28413: unsigned T13CKI :1;
[; ;pic18f4480.h: 28414: unsigned :2;
[; ;pic18f4480.h: 28415: unsigned SCL :1;
[; ;pic18f4480.h: 28416: unsigned SDA :1;
[; ;pic18f4480.h: 28417: unsigned :1;
[; ;pic18f4480.h: 28418: unsigned CK :1;
[; ;pic18f4480.h: 28419: unsigned DT :1;
[; ;pic18f4480.h: 28420: };
[; ;pic18f4480.h: 28421: struct {
[; ;pic18f4480.h: 28422: unsigned :1;
[; ;pic18f4480.h: 28423: unsigned CCP2 :1;
[; ;pic18f4480.h: 28424: };
[; ;pic18f4480.h: 28425: struct {
[; ;pic18f4480.h: 28426: unsigned :2;
[; ;pic18f4480.h: 28427: unsigned PA1 :1;
[; ;pic18f4480.h: 28428: };
[; ;pic18f4480.h: 28429: struct {
[; ;pic18f4480.h: 28430: unsigned :1;
[; ;pic18f4480.h: 28431: unsigned PA2 :1;
[; ;pic18f4480.h: 28432: };
[; ;pic18f4480.h: 28433: } PORTCbits_t;
[; ;pic18f4480.h: 28434: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f4480.h: 28558: extern volatile unsigned char PORTD @ 0xF83;
"28560
[; ;pic18f4480.h: 28560: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4480.h: 28563: typedef union {
[; ;pic18f4480.h: 28564: struct {
[; ;pic18f4480.h: 28565: unsigned RD0 :1;
[; ;pic18f4480.h: 28566: unsigned RD1 :1;
[; ;pic18f4480.h: 28567: unsigned RD2 :1;
[; ;pic18f4480.h: 28568: unsigned RD3 :1;
[; ;pic18f4480.h: 28569: unsigned RD4 :1;
[; ;pic18f4480.h: 28570: unsigned RD5 :1;
[; ;pic18f4480.h: 28571: unsigned RD6 :1;
[; ;pic18f4480.h: 28572: unsigned RD7 :1;
[; ;pic18f4480.h: 28573: };
[; ;pic18f4480.h: 28574: struct {
[; ;pic18f4480.h: 28575: unsigned PSP0 :1;
[; ;pic18f4480.h: 28576: unsigned PSP1 :1;
[; ;pic18f4480.h: 28577: unsigned PSP2 :1;
[; ;pic18f4480.h: 28578: unsigned PSP3 :1;
[; ;pic18f4480.h: 28579: unsigned PSP4 :1;
[; ;pic18f4480.h: 28580: unsigned PSP5 :1;
[; ;pic18f4480.h: 28581: unsigned PSP6 :1;
[; ;pic18f4480.h: 28582: unsigned PSP7 :1;
[; ;pic18f4480.h: 28583: };
[; ;pic18f4480.h: 28584: struct {
[; ;pic18f4480.h: 28585: unsigned C1INB :1;
[; ;pic18f4480.h: 28586: unsigned C1INA :1;
[; ;pic18f4480.h: 28587: unsigned C2INB :1;
[; ;pic18f4480.h: 28588: unsigned C2INA :1;
[; ;pic18f4480.h: 28589: unsigned P1A :1;
[; ;pic18f4480.h: 28590: unsigned P1B :1;
[; ;pic18f4480.h: 28591: unsigned P1C :1;
[; ;pic18f4480.h: 28592: unsigned P1D :1;
[; ;pic18f4480.h: 28593: };
[; ;pic18f4480.h: 28594: struct {
[; ;pic18f4480.h: 28595: unsigned :4;
[; ;pic18f4480.h: 28596: unsigned ECCP1 :1;
[; ;pic18f4480.h: 28597: };
[; ;pic18f4480.h: 28598: struct {
[; ;pic18f4480.h: 28599: unsigned :7;
[; ;pic18f4480.h: 28600: unsigned SS2 :1;
[; ;pic18f4480.h: 28601: };
[; ;pic18f4480.h: 28602: } PORTDbits_t;
[; ;pic18f4480.h: 28603: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f4480.h: 28737: extern volatile unsigned char PORTE @ 0xF84;
"28739
[; ;pic18f4480.h: 28739: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4480.h: 28742: typedef union {
[; ;pic18f4480.h: 28743: struct {
[; ;pic18f4480.h: 28744: unsigned RE0 :1;
[; ;pic18f4480.h: 28745: unsigned RE1 :1;
[; ;pic18f4480.h: 28746: unsigned RE2 :1;
[; ;pic18f4480.h: 28747: unsigned RE3 :1;
[; ;pic18f4480.h: 28748: };
[; ;pic18f4480.h: 28749: struct {
[; ;pic18f4480.h: 28750: unsigned :2;
[; ;pic18f4480.h: 28751: unsigned CCP10 :1;
[; ;pic18f4480.h: 28752: };
[; ;pic18f4480.h: 28753: struct {
[; ;pic18f4480.h: 28754: unsigned :7;
[; ;pic18f4480.h: 28755: unsigned CCP2E :1;
[; ;pic18f4480.h: 28756: };
[; ;pic18f4480.h: 28757: struct {
[; ;pic18f4480.h: 28758: unsigned :6;
[; ;pic18f4480.h: 28759: unsigned CCP6E :1;
[; ;pic18f4480.h: 28760: };
[; ;pic18f4480.h: 28761: struct {
[; ;pic18f4480.h: 28762: unsigned :5;
[; ;pic18f4480.h: 28763: unsigned CCP7E :1;
[; ;pic18f4480.h: 28764: };
[; ;pic18f4480.h: 28765: struct {
[; ;pic18f4480.h: 28766: unsigned :4;
[; ;pic18f4480.h: 28767: unsigned CCP8E :1;
[; ;pic18f4480.h: 28768: };
[; ;pic18f4480.h: 28769: struct {
[; ;pic18f4480.h: 28770: unsigned :3;
[; ;pic18f4480.h: 28771: unsigned CCP9E :1;
[; ;pic18f4480.h: 28772: };
[; ;pic18f4480.h: 28773: struct {
[; ;pic18f4480.h: 28774: unsigned :2;
[; ;pic18f4480.h: 28775: unsigned CS :1;
[; ;pic18f4480.h: 28776: };
[; ;pic18f4480.h: 28777: struct {
[; ;pic18f4480.h: 28778: unsigned :7;
[; ;pic18f4480.h: 28779: unsigned PA2E :1;
[; ;pic18f4480.h: 28780: };
[; ;pic18f4480.h: 28781: struct {
[; ;pic18f4480.h: 28782: unsigned :6;
[; ;pic18f4480.h: 28783: unsigned PB1E :1;
[; ;pic18f4480.h: 28784: };
[; ;pic18f4480.h: 28785: struct {
[; ;pic18f4480.h: 28786: unsigned :2;
[; ;pic18f4480.h: 28787: unsigned PB2 :1;
[; ;pic18f4480.h: 28788: };
[; ;pic18f4480.h: 28789: struct {
[; ;pic18f4480.h: 28790: unsigned :4;
[; ;pic18f4480.h: 28791: unsigned PB3E :1;
[; ;pic18f4480.h: 28792: };
[; ;pic18f4480.h: 28793: struct {
[; ;pic18f4480.h: 28794: unsigned :5;
[; ;pic18f4480.h: 28795: unsigned PC1E :1;
[; ;pic18f4480.h: 28796: };
[; ;pic18f4480.h: 28797: struct {
[; ;pic18f4480.h: 28798: unsigned :1;
[; ;pic18f4480.h: 28799: unsigned PC2 :1;
[; ;pic18f4480.h: 28800: };
[; ;pic18f4480.h: 28801: struct {
[; ;pic18f4480.h: 28802: unsigned :3;
[; ;pic18f4480.h: 28803: unsigned PC3E :1;
[; ;pic18f4480.h: 28804: };
[; ;pic18f4480.h: 28805: struct {
[; ;pic18f4480.h: 28806: unsigned PD2 :1;
[; ;pic18f4480.h: 28807: };
[; ;pic18f4480.h: 28808: struct {
[; ;pic18f4480.h: 28809: unsigned RDE :1;
[; ;pic18f4480.h: 28810: };
[; ;pic18f4480.h: 28811: struct {
[; ;pic18f4480.h: 28812: unsigned :4;
[; ;pic18f4480.h: 28813: unsigned RE4 :1;
[; ;pic18f4480.h: 28814: };
[; ;pic18f4480.h: 28815: struct {
[; ;pic18f4480.h: 28816: unsigned :5;
[; ;pic18f4480.h: 28817: unsigned RE5 :1;
[; ;pic18f4480.h: 28818: };
[; ;pic18f4480.h: 28819: struct {
[; ;pic18f4480.h: 28820: unsigned :6;
[; ;pic18f4480.h: 28821: unsigned RE6 :1;
[; ;pic18f4480.h: 28822: };
[; ;pic18f4480.h: 28823: struct {
[; ;pic18f4480.h: 28824: unsigned :7;
[; ;pic18f4480.h: 28825: unsigned RE7 :1;
[; ;pic18f4480.h: 28826: };
[; ;pic18f4480.h: 28827: struct {
[; ;pic18f4480.h: 28828: unsigned :1;
[; ;pic18f4480.h: 28829: unsigned WRE :1;
[; ;pic18f4480.h: 28830: };
[; ;pic18f4480.h: 28831: } PORTEbits_t;
[; ;pic18f4480.h: 28832: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f4480.h: 28961: extern volatile unsigned char LATA @ 0xF89;
"28963
[; ;pic18f4480.h: 28963: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4480.h: 28966: typedef union {
[; ;pic18f4480.h: 28967: struct {
[; ;pic18f4480.h: 28968: unsigned LATA0 :1;
[; ;pic18f4480.h: 28969: unsigned LATA1 :1;
[; ;pic18f4480.h: 28970: unsigned LATA2 :1;
[; ;pic18f4480.h: 28971: unsigned LATA3 :1;
[; ;pic18f4480.h: 28972: unsigned LATA4 :1;
[; ;pic18f4480.h: 28973: unsigned LATA5 :1;
[; ;pic18f4480.h: 28974: unsigned LATA6 :1;
[; ;pic18f4480.h: 28975: unsigned LATA7 :1;
[; ;pic18f4480.h: 28976: };
[; ;pic18f4480.h: 28977: struct {
[; ;pic18f4480.h: 28978: unsigned LA0 :1;
[; ;pic18f4480.h: 28979: };
[; ;pic18f4480.h: 28980: struct {
[; ;pic18f4480.h: 28981: unsigned :1;
[; ;pic18f4480.h: 28982: unsigned LA1 :1;
[; ;pic18f4480.h: 28983: };
[; ;pic18f4480.h: 28984: struct {
[; ;pic18f4480.h: 28985: unsigned :2;
[; ;pic18f4480.h: 28986: unsigned LA2 :1;
[; ;pic18f4480.h: 28987: };
[; ;pic18f4480.h: 28988: struct {
[; ;pic18f4480.h: 28989: unsigned :3;
[; ;pic18f4480.h: 28990: unsigned LA3 :1;
[; ;pic18f4480.h: 28991: };
[; ;pic18f4480.h: 28992: struct {
[; ;pic18f4480.h: 28993: unsigned :4;
[; ;pic18f4480.h: 28994: unsigned LA4 :1;
[; ;pic18f4480.h: 28995: };
[; ;pic18f4480.h: 28996: struct {
[; ;pic18f4480.h: 28997: unsigned :5;
[; ;pic18f4480.h: 28998: unsigned LA5 :1;
[; ;pic18f4480.h: 28999: };
[; ;pic18f4480.h: 29000: struct {
[; ;pic18f4480.h: 29001: unsigned :6;
[; ;pic18f4480.h: 29002: unsigned LA6 :1;
[; ;pic18f4480.h: 29003: };
[; ;pic18f4480.h: 29004: struct {
[; ;pic18f4480.h: 29005: unsigned :7;
[; ;pic18f4480.h: 29006: unsigned LA7 :1;
[; ;pic18f4480.h: 29007: };
[; ;pic18f4480.h: 29008: } LATAbits_t;
[; ;pic18f4480.h: 29009: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f4480.h: 29093: extern volatile unsigned char LATB @ 0xF8A;
"29095
[; ;pic18f4480.h: 29095: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4480.h: 29098: typedef union {
[; ;pic18f4480.h: 29099: struct {
[; ;pic18f4480.h: 29100: unsigned LATB0 :1;
[; ;pic18f4480.h: 29101: unsigned LATB1 :1;
[; ;pic18f4480.h: 29102: unsigned LATB2 :1;
[; ;pic18f4480.h: 29103: unsigned LATB3 :1;
[; ;pic18f4480.h: 29104: unsigned LATB4 :1;
[; ;pic18f4480.h: 29105: unsigned LATB5 :1;
[; ;pic18f4480.h: 29106: unsigned LATB6 :1;
[; ;pic18f4480.h: 29107: unsigned LATB7 :1;
[; ;pic18f4480.h: 29108: };
[; ;pic18f4480.h: 29109: struct {
[; ;pic18f4480.h: 29110: unsigned LB0 :1;
[; ;pic18f4480.h: 29111: };
[; ;pic18f4480.h: 29112: struct {
[; ;pic18f4480.h: 29113: unsigned :1;
[; ;pic18f4480.h: 29114: unsigned LB1 :1;
[; ;pic18f4480.h: 29115: };
[; ;pic18f4480.h: 29116: struct {
[; ;pic18f4480.h: 29117: unsigned :2;
[; ;pic18f4480.h: 29118: unsigned LB2 :1;
[; ;pic18f4480.h: 29119: };
[; ;pic18f4480.h: 29120: struct {
[; ;pic18f4480.h: 29121: unsigned :3;
[; ;pic18f4480.h: 29122: unsigned LB3 :1;
[; ;pic18f4480.h: 29123: };
[; ;pic18f4480.h: 29124: struct {
[; ;pic18f4480.h: 29125: unsigned :4;
[; ;pic18f4480.h: 29126: unsigned LB4 :1;
[; ;pic18f4480.h: 29127: };
[; ;pic18f4480.h: 29128: struct {
[; ;pic18f4480.h: 29129: unsigned :5;
[; ;pic18f4480.h: 29130: unsigned LB5 :1;
[; ;pic18f4480.h: 29131: };
[; ;pic18f4480.h: 29132: struct {
[; ;pic18f4480.h: 29133: unsigned :6;
[; ;pic18f4480.h: 29134: unsigned LB6 :1;
[; ;pic18f4480.h: 29135: };
[; ;pic18f4480.h: 29136: struct {
[; ;pic18f4480.h: 29137: unsigned :7;
[; ;pic18f4480.h: 29138: unsigned LB7 :1;
[; ;pic18f4480.h: 29139: };
[; ;pic18f4480.h: 29140: } LATBbits_t;
[; ;pic18f4480.h: 29141: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f4480.h: 29225: extern volatile unsigned char LATC @ 0xF8B;
"29227
[; ;pic18f4480.h: 29227: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4480.h: 29230: typedef union {
[; ;pic18f4480.h: 29231: struct {
[; ;pic18f4480.h: 29232: unsigned LATC0 :1;
[; ;pic18f4480.h: 29233: unsigned LATC1 :1;
[; ;pic18f4480.h: 29234: unsigned LATC2 :1;
[; ;pic18f4480.h: 29235: unsigned LATC3 :1;
[; ;pic18f4480.h: 29236: unsigned LATC4 :1;
[; ;pic18f4480.h: 29237: unsigned LATC5 :1;
[; ;pic18f4480.h: 29238: unsigned LATC6 :1;
[; ;pic18f4480.h: 29239: unsigned LATC7 :1;
[; ;pic18f4480.h: 29240: };
[; ;pic18f4480.h: 29241: struct {
[; ;pic18f4480.h: 29242: unsigned LC0 :1;
[; ;pic18f4480.h: 29243: };
[; ;pic18f4480.h: 29244: struct {
[; ;pic18f4480.h: 29245: unsigned :1;
[; ;pic18f4480.h: 29246: unsigned LC1 :1;
[; ;pic18f4480.h: 29247: };
[; ;pic18f4480.h: 29248: struct {
[; ;pic18f4480.h: 29249: unsigned :2;
[; ;pic18f4480.h: 29250: unsigned LC2 :1;
[; ;pic18f4480.h: 29251: };
[; ;pic18f4480.h: 29252: struct {
[; ;pic18f4480.h: 29253: unsigned :3;
[; ;pic18f4480.h: 29254: unsigned LC3 :1;
[; ;pic18f4480.h: 29255: };
[; ;pic18f4480.h: 29256: struct {
[; ;pic18f4480.h: 29257: unsigned :4;
[; ;pic18f4480.h: 29258: unsigned LC4 :1;
[; ;pic18f4480.h: 29259: };
[; ;pic18f4480.h: 29260: struct {
[; ;pic18f4480.h: 29261: unsigned :5;
[; ;pic18f4480.h: 29262: unsigned LC5 :1;
[; ;pic18f4480.h: 29263: };
[; ;pic18f4480.h: 29264: struct {
[; ;pic18f4480.h: 29265: unsigned :6;
[; ;pic18f4480.h: 29266: unsigned LC6 :1;
[; ;pic18f4480.h: 29267: };
[; ;pic18f4480.h: 29268: struct {
[; ;pic18f4480.h: 29269: unsigned :7;
[; ;pic18f4480.h: 29270: unsigned LC7 :1;
[; ;pic18f4480.h: 29271: };
[; ;pic18f4480.h: 29272: } LATCbits_t;
[; ;pic18f4480.h: 29273: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f4480.h: 29357: extern volatile unsigned char LATD @ 0xF8C;
"29359
[; ;pic18f4480.h: 29359: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4480.h: 29362: typedef union {
[; ;pic18f4480.h: 29363: struct {
[; ;pic18f4480.h: 29364: unsigned LATD0 :1;
[; ;pic18f4480.h: 29365: unsigned LATD1 :1;
[; ;pic18f4480.h: 29366: unsigned LATD2 :1;
[; ;pic18f4480.h: 29367: unsigned LATD3 :1;
[; ;pic18f4480.h: 29368: unsigned LATD4 :1;
[; ;pic18f4480.h: 29369: unsigned LATD5 :1;
[; ;pic18f4480.h: 29370: unsigned LATD6 :1;
[; ;pic18f4480.h: 29371: unsigned LATD7 :1;
[; ;pic18f4480.h: 29372: };
[; ;pic18f4480.h: 29373: struct {
[; ;pic18f4480.h: 29374: unsigned LD0 :1;
[; ;pic18f4480.h: 29375: };
[; ;pic18f4480.h: 29376: struct {
[; ;pic18f4480.h: 29377: unsigned :1;
[; ;pic18f4480.h: 29378: unsigned LD1 :1;
[; ;pic18f4480.h: 29379: };
[; ;pic18f4480.h: 29380: struct {
[; ;pic18f4480.h: 29381: unsigned :2;
[; ;pic18f4480.h: 29382: unsigned LD2 :1;
[; ;pic18f4480.h: 29383: };
[; ;pic18f4480.h: 29384: struct {
[; ;pic18f4480.h: 29385: unsigned :3;
[; ;pic18f4480.h: 29386: unsigned LD3 :1;
[; ;pic18f4480.h: 29387: };
[; ;pic18f4480.h: 29388: struct {
[; ;pic18f4480.h: 29389: unsigned :4;
[; ;pic18f4480.h: 29390: unsigned LD4 :1;
[; ;pic18f4480.h: 29391: };
[; ;pic18f4480.h: 29392: struct {
[; ;pic18f4480.h: 29393: unsigned :5;
[; ;pic18f4480.h: 29394: unsigned LD5 :1;
[; ;pic18f4480.h: 29395: };
[; ;pic18f4480.h: 29396: struct {
[; ;pic18f4480.h: 29397: unsigned :6;
[; ;pic18f4480.h: 29398: unsigned LD6 :1;
[; ;pic18f4480.h: 29399: };
[; ;pic18f4480.h: 29400: struct {
[; ;pic18f4480.h: 29401: unsigned :7;
[; ;pic18f4480.h: 29402: unsigned LD7 :1;
[; ;pic18f4480.h: 29403: };
[; ;pic18f4480.h: 29404: } LATDbits_t;
[; ;pic18f4480.h: 29405: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f4480.h: 29489: extern volatile unsigned char LATE @ 0xF8D;
"29491
[; ;pic18f4480.h: 29491: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4480.h: 29494: typedef union {
[; ;pic18f4480.h: 29495: struct {
[; ;pic18f4480.h: 29496: unsigned LATE0 :1;
[; ;pic18f4480.h: 29497: unsigned LATE1 :1;
[; ;pic18f4480.h: 29498: unsigned LATE2 :1;
[; ;pic18f4480.h: 29499: };
[; ;pic18f4480.h: 29500: struct {
[; ;pic18f4480.h: 29501: unsigned LE0 :1;
[; ;pic18f4480.h: 29502: };
[; ;pic18f4480.h: 29503: struct {
[; ;pic18f4480.h: 29504: unsigned :1;
[; ;pic18f4480.h: 29505: unsigned LE1 :1;
[; ;pic18f4480.h: 29506: };
[; ;pic18f4480.h: 29507: struct {
[; ;pic18f4480.h: 29508: unsigned :2;
[; ;pic18f4480.h: 29509: unsigned LE2 :1;
[; ;pic18f4480.h: 29510: };
[; ;pic18f4480.h: 29511: struct {
[; ;pic18f4480.h: 29512: unsigned :3;
[; ;pic18f4480.h: 29513: unsigned LE3 :1;
[; ;pic18f4480.h: 29514: };
[; ;pic18f4480.h: 29515: struct {
[; ;pic18f4480.h: 29516: unsigned :4;
[; ;pic18f4480.h: 29517: unsigned LE4 :1;
[; ;pic18f4480.h: 29518: };
[; ;pic18f4480.h: 29519: struct {
[; ;pic18f4480.h: 29520: unsigned :5;
[; ;pic18f4480.h: 29521: unsigned LE5 :1;
[; ;pic18f4480.h: 29522: };
[; ;pic18f4480.h: 29523: struct {
[; ;pic18f4480.h: 29524: unsigned :6;
[; ;pic18f4480.h: 29525: unsigned LE6 :1;
[; ;pic18f4480.h: 29526: };
[; ;pic18f4480.h: 29527: struct {
[; ;pic18f4480.h: 29528: unsigned :7;
[; ;pic18f4480.h: 29529: unsigned LE7 :1;
[; ;pic18f4480.h: 29530: };
[; ;pic18f4480.h: 29531: } LATEbits_t;
[; ;pic18f4480.h: 29532: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f4480.h: 29591: extern volatile unsigned char TRISA @ 0xF92;
"29593
[; ;pic18f4480.h: 29593: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4480.h: 29596: extern volatile unsigned char DDRA @ 0xF92;
"29598
[; ;pic18f4480.h: 29598: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4480.h: 29601: typedef union {
[; ;pic18f4480.h: 29602: struct {
[; ;pic18f4480.h: 29603: unsigned TRISA0 :1;
[; ;pic18f4480.h: 29604: unsigned TRISA1 :1;
[; ;pic18f4480.h: 29605: unsigned TRISA2 :1;
[; ;pic18f4480.h: 29606: unsigned TRISA3 :1;
[; ;pic18f4480.h: 29607: unsigned TRISA4 :1;
[; ;pic18f4480.h: 29608: unsigned TRISA5 :1;
[; ;pic18f4480.h: 29609: unsigned TRISA6 :1;
[; ;pic18f4480.h: 29610: unsigned TRISA7 :1;
[; ;pic18f4480.h: 29611: };
[; ;pic18f4480.h: 29612: struct {
[; ;pic18f4480.h: 29613: unsigned RA0 :1;
[; ;pic18f4480.h: 29614: unsigned RA1 :1;
[; ;pic18f4480.h: 29615: unsigned RA2 :1;
[; ;pic18f4480.h: 29616: unsigned RA3 :1;
[; ;pic18f4480.h: 29617: unsigned RA4 :1;
[; ;pic18f4480.h: 29618: unsigned RA5 :1;
[; ;pic18f4480.h: 29619: unsigned RA6 :1;
[; ;pic18f4480.h: 29620: unsigned RA7 :1;
[; ;pic18f4480.h: 29621: };
[; ;pic18f4480.h: 29622: } TRISAbits_t;
[; ;pic18f4480.h: 29623: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f4480.h: 29706: typedef union {
[; ;pic18f4480.h: 29707: struct {
[; ;pic18f4480.h: 29708: unsigned TRISA0 :1;
[; ;pic18f4480.h: 29709: unsigned TRISA1 :1;
[; ;pic18f4480.h: 29710: unsigned TRISA2 :1;
[; ;pic18f4480.h: 29711: unsigned TRISA3 :1;
[; ;pic18f4480.h: 29712: unsigned TRISA4 :1;
[; ;pic18f4480.h: 29713: unsigned TRISA5 :1;
[; ;pic18f4480.h: 29714: unsigned TRISA6 :1;
[; ;pic18f4480.h: 29715: unsigned TRISA7 :1;
[; ;pic18f4480.h: 29716: };
[; ;pic18f4480.h: 29717: struct {
[; ;pic18f4480.h: 29718: unsigned RA0 :1;
[; ;pic18f4480.h: 29719: unsigned RA1 :1;
[; ;pic18f4480.h: 29720: unsigned RA2 :1;
[; ;pic18f4480.h: 29721: unsigned RA3 :1;
[; ;pic18f4480.h: 29722: unsigned RA4 :1;
[; ;pic18f4480.h: 29723: unsigned RA5 :1;
[; ;pic18f4480.h: 29724: unsigned RA6 :1;
[; ;pic18f4480.h: 29725: unsigned RA7 :1;
[; ;pic18f4480.h: 29726: };
[; ;pic18f4480.h: 29727: } DDRAbits_t;
[; ;pic18f4480.h: 29728: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f4480.h: 29812: extern volatile unsigned char TRISB @ 0xF93;
"29814
[; ;pic18f4480.h: 29814: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4480.h: 29817: extern volatile unsigned char DDRB @ 0xF93;
"29819
[; ;pic18f4480.h: 29819: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4480.h: 29822: typedef union {
[; ;pic18f4480.h: 29823: struct {
[; ;pic18f4480.h: 29824: unsigned TRISB0 :1;
[; ;pic18f4480.h: 29825: unsigned TRISB1 :1;
[; ;pic18f4480.h: 29826: unsigned TRISB2 :1;
[; ;pic18f4480.h: 29827: unsigned TRISB3 :1;
[; ;pic18f4480.h: 29828: unsigned TRISB4 :1;
[; ;pic18f4480.h: 29829: unsigned TRISB5 :1;
[; ;pic18f4480.h: 29830: unsigned TRISB6 :1;
[; ;pic18f4480.h: 29831: unsigned TRISB7 :1;
[; ;pic18f4480.h: 29832: };
[; ;pic18f4480.h: 29833: struct {
[; ;pic18f4480.h: 29834: unsigned RB0 :1;
[; ;pic18f4480.h: 29835: unsigned RB1 :1;
[; ;pic18f4480.h: 29836: unsigned RB2 :1;
[; ;pic18f4480.h: 29837: unsigned RB3 :1;
[; ;pic18f4480.h: 29838: unsigned RB4 :1;
[; ;pic18f4480.h: 29839: unsigned RB5 :1;
[; ;pic18f4480.h: 29840: unsigned RB6 :1;
[; ;pic18f4480.h: 29841: unsigned RB7 :1;
[; ;pic18f4480.h: 29842: };
[; ;pic18f4480.h: 29843: } TRISBbits_t;
[; ;pic18f4480.h: 29844: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f4480.h: 29927: typedef union {
[; ;pic18f4480.h: 29928: struct {
[; ;pic18f4480.h: 29929: unsigned TRISB0 :1;
[; ;pic18f4480.h: 29930: unsigned TRISB1 :1;
[; ;pic18f4480.h: 29931: unsigned TRISB2 :1;
[; ;pic18f4480.h: 29932: unsigned TRISB3 :1;
[; ;pic18f4480.h: 29933: unsigned TRISB4 :1;
[; ;pic18f4480.h: 29934: unsigned TRISB5 :1;
[; ;pic18f4480.h: 29935: unsigned TRISB6 :1;
[; ;pic18f4480.h: 29936: unsigned TRISB7 :1;
[; ;pic18f4480.h: 29937: };
[; ;pic18f4480.h: 29938: struct {
[; ;pic18f4480.h: 29939: unsigned RB0 :1;
[; ;pic18f4480.h: 29940: unsigned RB1 :1;
[; ;pic18f4480.h: 29941: unsigned RB2 :1;
[; ;pic18f4480.h: 29942: unsigned RB3 :1;
[; ;pic18f4480.h: 29943: unsigned RB4 :1;
[; ;pic18f4480.h: 29944: unsigned RB5 :1;
[; ;pic18f4480.h: 29945: unsigned RB6 :1;
[; ;pic18f4480.h: 29946: unsigned RB7 :1;
[; ;pic18f4480.h: 29947: };
[; ;pic18f4480.h: 29948: } DDRBbits_t;
[; ;pic18f4480.h: 29949: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f4480.h: 30033: extern volatile unsigned char TRISC @ 0xF94;
"30035
[; ;pic18f4480.h: 30035: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4480.h: 30038: extern volatile unsigned char DDRC @ 0xF94;
"30040
[; ;pic18f4480.h: 30040: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4480.h: 30043: typedef union {
[; ;pic18f4480.h: 30044: struct {
[; ;pic18f4480.h: 30045: unsigned TRISC0 :1;
[; ;pic18f4480.h: 30046: unsigned TRISC1 :1;
[; ;pic18f4480.h: 30047: unsigned TRISC2 :1;
[; ;pic18f4480.h: 30048: unsigned TRISC3 :1;
[; ;pic18f4480.h: 30049: unsigned TRISC4 :1;
[; ;pic18f4480.h: 30050: unsigned TRISC5 :1;
[; ;pic18f4480.h: 30051: unsigned TRISC6 :1;
[; ;pic18f4480.h: 30052: unsigned TRISC7 :1;
[; ;pic18f4480.h: 30053: };
[; ;pic18f4480.h: 30054: struct {
[; ;pic18f4480.h: 30055: unsigned RC0 :1;
[; ;pic18f4480.h: 30056: unsigned RC1 :1;
[; ;pic18f4480.h: 30057: unsigned RC2 :1;
[; ;pic18f4480.h: 30058: unsigned RC3 :1;
[; ;pic18f4480.h: 30059: unsigned RC4 :1;
[; ;pic18f4480.h: 30060: unsigned RC5 :1;
[; ;pic18f4480.h: 30061: unsigned RC6 :1;
[; ;pic18f4480.h: 30062: unsigned RC7 :1;
[; ;pic18f4480.h: 30063: };
[; ;pic18f4480.h: 30064: } TRISCbits_t;
[; ;pic18f4480.h: 30065: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f4480.h: 30148: typedef union {
[; ;pic18f4480.h: 30149: struct {
[; ;pic18f4480.h: 30150: unsigned TRISC0 :1;
[; ;pic18f4480.h: 30151: unsigned TRISC1 :1;
[; ;pic18f4480.h: 30152: unsigned TRISC2 :1;
[; ;pic18f4480.h: 30153: unsigned TRISC3 :1;
[; ;pic18f4480.h: 30154: unsigned TRISC4 :1;
[; ;pic18f4480.h: 30155: unsigned TRISC5 :1;
[; ;pic18f4480.h: 30156: unsigned TRISC6 :1;
[; ;pic18f4480.h: 30157: unsigned TRISC7 :1;
[; ;pic18f4480.h: 30158: };
[; ;pic18f4480.h: 30159: struct {
[; ;pic18f4480.h: 30160: unsigned RC0 :1;
[; ;pic18f4480.h: 30161: unsigned RC1 :1;
[; ;pic18f4480.h: 30162: unsigned RC2 :1;
[; ;pic18f4480.h: 30163: unsigned RC3 :1;
[; ;pic18f4480.h: 30164: unsigned RC4 :1;
[; ;pic18f4480.h: 30165: unsigned RC5 :1;
[; ;pic18f4480.h: 30166: unsigned RC6 :1;
[; ;pic18f4480.h: 30167: unsigned RC7 :1;
[; ;pic18f4480.h: 30168: };
[; ;pic18f4480.h: 30169: } DDRCbits_t;
[; ;pic18f4480.h: 30170: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f4480.h: 30254: extern volatile unsigned char TRISD @ 0xF95;
"30256
[; ;pic18f4480.h: 30256: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4480.h: 30259: extern volatile unsigned char DDRD @ 0xF95;
"30261
[; ;pic18f4480.h: 30261: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4480.h: 30264: typedef union {
[; ;pic18f4480.h: 30265: struct {
[; ;pic18f4480.h: 30266: unsigned TRISD0 :1;
[; ;pic18f4480.h: 30267: unsigned TRISD1 :1;
[; ;pic18f4480.h: 30268: unsigned TRISD2 :1;
[; ;pic18f4480.h: 30269: unsigned TRISD3 :1;
[; ;pic18f4480.h: 30270: unsigned TRISD4 :1;
[; ;pic18f4480.h: 30271: unsigned TRISD5 :1;
[; ;pic18f4480.h: 30272: unsigned TRISD6 :1;
[; ;pic18f4480.h: 30273: unsigned TRISD7 :1;
[; ;pic18f4480.h: 30274: };
[; ;pic18f4480.h: 30275: struct {
[; ;pic18f4480.h: 30276: unsigned RD0 :1;
[; ;pic18f4480.h: 30277: unsigned RD1 :1;
[; ;pic18f4480.h: 30278: unsigned RD2 :1;
[; ;pic18f4480.h: 30279: unsigned RD3 :1;
[; ;pic18f4480.h: 30280: unsigned RD4 :1;
[; ;pic18f4480.h: 30281: unsigned RD5 :1;
[; ;pic18f4480.h: 30282: unsigned RD6 :1;
[; ;pic18f4480.h: 30283: unsigned RD7 :1;
[; ;pic18f4480.h: 30284: };
[; ;pic18f4480.h: 30285: } TRISDbits_t;
[; ;pic18f4480.h: 30286: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f4480.h: 30369: typedef union {
[; ;pic18f4480.h: 30370: struct {
[; ;pic18f4480.h: 30371: unsigned TRISD0 :1;
[; ;pic18f4480.h: 30372: unsigned TRISD1 :1;
[; ;pic18f4480.h: 30373: unsigned TRISD2 :1;
[; ;pic18f4480.h: 30374: unsigned TRISD3 :1;
[; ;pic18f4480.h: 30375: unsigned TRISD4 :1;
[; ;pic18f4480.h: 30376: unsigned TRISD5 :1;
[; ;pic18f4480.h: 30377: unsigned TRISD6 :1;
[; ;pic18f4480.h: 30378: unsigned TRISD7 :1;
[; ;pic18f4480.h: 30379: };
[; ;pic18f4480.h: 30380: struct {
[; ;pic18f4480.h: 30381: unsigned RD0 :1;
[; ;pic18f4480.h: 30382: unsigned RD1 :1;
[; ;pic18f4480.h: 30383: unsigned RD2 :1;
[; ;pic18f4480.h: 30384: unsigned RD3 :1;
[; ;pic18f4480.h: 30385: unsigned RD4 :1;
[; ;pic18f4480.h: 30386: unsigned RD5 :1;
[; ;pic18f4480.h: 30387: unsigned RD6 :1;
[; ;pic18f4480.h: 30388: unsigned RD7 :1;
[; ;pic18f4480.h: 30389: };
[; ;pic18f4480.h: 30390: } DDRDbits_t;
[; ;pic18f4480.h: 30391: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f4480.h: 30475: extern volatile unsigned char TRISE @ 0xF96;
"30477
[; ;pic18f4480.h: 30477: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4480.h: 30480: extern volatile unsigned char DDRE @ 0xF96;
"30482
[; ;pic18f4480.h: 30482: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4480.h: 30485: typedef union {
[; ;pic18f4480.h: 30486: struct {
[; ;pic18f4480.h: 30487: unsigned TRISE0 :1;
[; ;pic18f4480.h: 30488: unsigned TRISE1 :1;
[; ;pic18f4480.h: 30489: unsigned TRISE2 :1;
[; ;pic18f4480.h: 30490: unsigned :1;
[; ;pic18f4480.h: 30491: unsigned PSPMODE :1;
[; ;pic18f4480.h: 30492: unsigned IBOV :1;
[; ;pic18f4480.h: 30493: unsigned OBF :1;
[; ;pic18f4480.h: 30494: unsigned IBF :1;
[; ;pic18f4480.h: 30495: };
[; ;pic18f4480.h: 30496: struct {
[; ;pic18f4480.h: 30497: unsigned RE0 :1;
[; ;pic18f4480.h: 30498: unsigned RE1 :1;
[; ;pic18f4480.h: 30499: unsigned RE2 :1;
[; ;pic18f4480.h: 30500: };
[; ;pic18f4480.h: 30501: } TRISEbits_t;
[; ;pic18f4480.h: 30502: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f4480.h: 30555: typedef union {
[; ;pic18f4480.h: 30556: struct {
[; ;pic18f4480.h: 30557: unsigned TRISE0 :1;
[; ;pic18f4480.h: 30558: unsigned TRISE1 :1;
[; ;pic18f4480.h: 30559: unsigned TRISE2 :1;
[; ;pic18f4480.h: 30560: unsigned :1;
[; ;pic18f4480.h: 30561: unsigned PSPMODE :1;
[; ;pic18f4480.h: 30562: unsigned IBOV :1;
[; ;pic18f4480.h: 30563: unsigned OBF :1;
[; ;pic18f4480.h: 30564: unsigned IBF :1;
[; ;pic18f4480.h: 30565: };
[; ;pic18f4480.h: 30566: struct {
[; ;pic18f4480.h: 30567: unsigned RE0 :1;
[; ;pic18f4480.h: 30568: unsigned RE1 :1;
[; ;pic18f4480.h: 30569: unsigned RE2 :1;
[; ;pic18f4480.h: 30570: };
[; ;pic18f4480.h: 30571: } DDREbits_t;
[; ;pic18f4480.h: 30572: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f4480.h: 30626: extern volatile unsigned char OSCTUNE @ 0xF9B;
"30628
[; ;pic18f4480.h: 30628: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4480.h: 30631: typedef union {
[; ;pic18f4480.h: 30632: struct {
[; ;pic18f4480.h: 30633: unsigned TUN :5;
[; ;pic18f4480.h: 30634: unsigned :1;
[; ;pic18f4480.h: 30635: unsigned PLLEN :1;
[; ;pic18f4480.h: 30636: unsigned INTSRC :1;
[; ;pic18f4480.h: 30637: };
[; ;pic18f4480.h: 30638: struct {
[; ;pic18f4480.h: 30639: unsigned TUN0 :1;
[; ;pic18f4480.h: 30640: unsigned TUN1 :1;
[; ;pic18f4480.h: 30641: unsigned TUN2 :1;
[; ;pic18f4480.h: 30642: unsigned TUN3 :1;
[; ;pic18f4480.h: 30643: unsigned TUN4 :1;
[; ;pic18f4480.h: 30644: unsigned :2;
[; ;pic18f4480.h: 30645: unsigned INTSCR :1;
[; ;pic18f4480.h: 30646: };
[; ;pic18f4480.h: 30647: } OSCTUNEbits_t;
[; ;pic18f4480.h: 30648: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f4480.h: 30697: extern volatile unsigned char PIE1 @ 0xF9D;
"30699
[; ;pic18f4480.h: 30699: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4480.h: 30702: typedef union {
[; ;pic18f4480.h: 30703: struct {
[; ;pic18f4480.h: 30704: unsigned TMR1IE :1;
[; ;pic18f4480.h: 30705: unsigned TMR2IE :1;
[; ;pic18f4480.h: 30706: unsigned CCP1IE :1;
[; ;pic18f4480.h: 30707: unsigned SSPIE :1;
[; ;pic18f4480.h: 30708: unsigned TXIE :1;
[; ;pic18f4480.h: 30709: unsigned RCIE :1;
[; ;pic18f4480.h: 30710: unsigned ADIE :1;
[; ;pic18f4480.h: 30711: unsigned PSPIE :1;
[; ;pic18f4480.h: 30712: };
[; ;pic18f4480.h: 30713: struct {
[; ;pic18f4480.h: 30714: unsigned :5;
[; ;pic18f4480.h: 30715: unsigned RC1IE :1;
[; ;pic18f4480.h: 30716: };
[; ;pic18f4480.h: 30717: struct {
[; ;pic18f4480.h: 30718: unsigned :4;
[; ;pic18f4480.h: 30719: unsigned TX1IE :1;
[; ;pic18f4480.h: 30720: };
[; ;pic18f4480.h: 30721: } PIE1bits_t;
[; ;pic18f4480.h: 30722: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f4480.h: 30776: extern volatile unsigned char PIR1 @ 0xF9E;
"30778
[; ;pic18f4480.h: 30778: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4480.h: 30781: typedef union {
[; ;pic18f4480.h: 30782: struct {
[; ;pic18f4480.h: 30783: unsigned TMR1IF :1;
[; ;pic18f4480.h: 30784: unsigned TMR2IF :1;
[; ;pic18f4480.h: 30785: unsigned CCP1IF :1;
[; ;pic18f4480.h: 30786: unsigned SSPIF :1;
[; ;pic18f4480.h: 30787: unsigned TXIF :1;
[; ;pic18f4480.h: 30788: unsigned RCIF :1;
[; ;pic18f4480.h: 30789: unsigned ADIF :1;
[; ;pic18f4480.h: 30790: unsigned PSPIF :1;
[; ;pic18f4480.h: 30791: };
[; ;pic18f4480.h: 30792: struct {
[; ;pic18f4480.h: 30793: unsigned :5;
[; ;pic18f4480.h: 30794: unsigned RC1IF :1;
[; ;pic18f4480.h: 30795: };
[; ;pic18f4480.h: 30796: struct {
[; ;pic18f4480.h: 30797: unsigned :4;
[; ;pic18f4480.h: 30798: unsigned TX1IF :1;
[; ;pic18f4480.h: 30799: };
[; ;pic18f4480.h: 30800: } PIR1bits_t;
[; ;pic18f4480.h: 30801: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f4480.h: 30855: extern volatile unsigned char IPR1 @ 0xF9F;
"30857
[; ;pic18f4480.h: 30857: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4480.h: 30860: typedef union {
[; ;pic18f4480.h: 30861: struct {
[; ;pic18f4480.h: 30862: unsigned TMR1IP :1;
[; ;pic18f4480.h: 30863: unsigned TMR2IP :1;
[; ;pic18f4480.h: 30864: unsigned CCP1IP :1;
[; ;pic18f4480.h: 30865: unsigned SSPIP :1;
[; ;pic18f4480.h: 30866: unsigned TXIP :1;
[; ;pic18f4480.h: 30867: unsigned RCIP :1;
[; ;pic18f4480.h: 30868: unsigned ADIP :1;
[; ;pic18f4480.h: 30869: unsigned PSPIP :1;
[; ;pic18f4480.h: 30870: };
[; ;pic18f4480.h: 30871: struct {
[; ;pic18f4480.h: 30872: unsigned :4;
[; ;pic18f4480.h: 30873: unsigned TXBIP :1;
[; ;pic18f4480.h: 30874: };
[; ;pic18f4480.h: 30875: struct {
[; ;pic18f4480.h: 30876: unsigned :5;
[; ;pic18f4480.h: 30877: unsigned RC1IP :1;
[; ;pic18f4480.h: 30878: };
[; ;pic18f4480.h: 30879: struct {
[; ;pic18f4480.h: 30880: unsigned :4;
[; ;pic18f4480.h: 30881: unsigned TX1IP :1;
[; ;pic18f4480.h: 30882: };
[; ;pic18f4480.h: 30883: } IPR1bits_t;
[; ;pic18f4480.h: 30884: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f4480.h: 30943: extern volatile unsigned char PIE2 @ 0xFA0;
"30945
[; ;pic18f4480.h: 30945: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4480.h: 30948: typedef union {
[; ;pic18f4480.h: 30949: struct {
[; ;pic18f4480.h: 30950: unsigned ECCP1IE :1;
[; ;pic18f4480.h: 30951: unsigned TMR3IE :1;
[; ;pic18f4480.h: 30952: unsigned HLVDIE :1;
[; ;pic18f4480.h: 30953: unsigned BCLIE :1;
[; ;pic18f4480.h: 30954: unsigned EEIE :1;
[; ;pic18f4480.h: 30955: unsigned :1;
[; ;pic18f4480.h: 30956: unsigned CMIE :1;
[; ;pic18f4480.h: 30957: unsigned OSCFIE :1;
[; ;pic18f4480.h: 30958: };
[; ;pic18f4480.h: 30959: struct {
[; ;pic18f4480.h: 30960: unsigned :2;
[; ;pic18f4480.h: 30961: unsigned LVDIE :1;
[; ;pic18f4480.h: 30962: };
[; ;pic18f4480.h: 30963: } PIE2bits_t;
[; ;pic18f4480.h: 30964: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f4480.h: 31008: extern volatile unsigned char PIR2 @ 0xFA1;
"31010
[; ;pic18f4480.h: 31010: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4480.h: 31013: typedef union {
[; ;pic18f4480.h: 31014: struct {
[; ;pic18f4480.h: 31015: unsigned ECCP1IF :1;
[; ;pic18f4480.h: 31016: unsigned TMR3IF :1;
[; ;pic18f4480.h: 31017: unsigned HLVDIF :1;
[; ;pic18f4480.h: 31018: unsigned BCLIF :1;
[; ;pic18f4480.h: 31019: unsigned EEIF :1;
[; ;pic18f4480.h: 31020: unsigned :1;
[; ;pic18f4480.h: 31021: unsigned CMIF :1;
[; ;pic18f4480.h: 31022: unsigned OSCFIF :1;
[; ;pic18f4480.h: 31023: };
[; ;pic18f4480.h: 31024: struct {
[; ;pic18f4480.h: 31025: unsigned :2;
[; ;pic18f4480.h: 31026: unsigned LVDIF :1;
[; ;pic18f4480.h: 31027: };
[; ;pic18f4480.h: 31028: } PIR2bits_t;
[; ;pic18f4480.h: 31029: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f4480.h: 31073: extern volatile unsigned char IPR2 @ 0xFA2;
"31075
[; ;pic18f4480.h: 31075: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4480.h: 31078: typedef union {
[; ;pic18f4480.h: 31079: struct {
[; ;pic18f4480.h: 31080: unsigned ECCP1IP :1;
[; ;pic18f4480.h: 31081: unsigned TMR3IP :1;
[; ;pic18f4480.h: 31082: unsigned HLVDIP :1;
[; ;pic18f4480.h: 31083: unsigned BCLIP :1;
[; ;pic18f4480.h: 31084: unsigned EEIP :1;
[; ;pic18f4480.h: 31085: unsigned :1;
[; ;pic18f4480.h: 31086: unsigned CMIP :1;
[; ;pic18f4480.h: 31087: unsigned OSCFIP :1;
[; ;pic18f4480.h: 31088: };
[; ;pic18f4480.h: 31089: struct {
[; ;pic18f4480.h: 31090: unsigned :2;
[; ;pic18f4480.h: 31091: unsigned LVDIP :1;
[; ;pic18f4480.h: 31092: };
[; ;pic18f4480.h: 31093: } IPR2bits_t;
[; ;pic18f4480.h: 31094: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f4480.h: 31138: extern volatile unsigned char PIE3 @ 0xFA3;
"31140
[; ;pic18f4480.h: 31140: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f4480.h: 31143: typedef union {
[; ;pic18f4480.h: 31144: struct {
[; ;pic18f4480.h: 31145: unsigned RXB0IE :1;
[; ;pic18f4480.h: 31146: unsigned RXB1IE :1;
[; ;pic18f4480.h: 31147: unsigned TXB0IE :1;
[; ;pic18f4480.h: 31148: unsigned TXB1IE :1;
[; ;pic18f4480.h: 31149: unsigned TXB2IE :1;
[; ;pic18f4480.h: 31150: unsigned ERRIE :1;
[; ;pic18f4480.h: 31151: unsigned WAKIE :1;
[; ;pic18f4480.h: 31152: unsigned IRXIE :1;
[; ;pic18f4480.h: 31153: };
[; ;pic18f4480.h: 31154: struct {
[; ;pic18f4480.h: 31155: unsigned FIFOWMIE :1;
[; ;pic18f4480.h: 31156: unsigned RXBnIE :1;
[; ;pic18f4480.h: 31157: unsigned :2;
[; ;pic18f4480.h: 31158: unsigned TXBnIE :1;
[; ;pic18f4480.h: 31159: };
[; ;pic18f4480.h: 31160: struct {
[; ;pic18f4480.h: 31161: unsigned FIFOMWIE :1;
[; ;pic18f4480.h: 31162: };
[; ;pic18f4480.h: 31163: struct {
[; ;pic18f4480.h: 31164: unsigned :1;
[; ;pic18f4480.h: 31165: unsigned RXBNIE :1;
[; ;pic18f4480.h: 31166: };
[; ;pic18f4480.h: 31167: struct {
[; ;pic18f4480.h: 31168: unsigned :4;
[; ;pic18f4480.h: 31169: unsigned TXBNIE :1;
[; ;pic18f4480.h: 31170: };
[; ;pic18f4480.h: 31171: } PIE3bits_t;
[; ;pic18f4480.h: 31172: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f4480.h: 31246: extern volatile unsigned char PIR3 @ 0xFA4;
"31248
[; ;pic18f4480.h: 31248: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f4480.h: 31251: typedef union {
[; ;pic18f4480.h: 31252: struct {
[; ;pic18f4480.h: 31253: unsigned RXB0IF :1;
[; ;pic18f4480.h: 31254: unsigned RXB1IF :1;
[; ;pic18f4480.h: 31255: unsigned TXB0IF :1;
[; ;pic18f4480.h: 31256: unsigned TXB1IF :1;
[; ;pic18f4480.h: 31257: unsigned TXB2IF :1;
[; ;pic18f4480.h: 31258: unsigned ERRIF :1;
[; ;pic18f4480.h: 31259: unsigned WAKIF :1;
[; ;pic18f4480.h: 31260: unsigned IRXIF :1;
[; ;pic18f4480.h: 31261: };
[; ;pic18f4480.h: 31262: struct {
[; ;pic18f4480.h: 31263: unsigned FIFOWMIF :1;
[; ;pic18f4480.h: 31264: unsigned RXBnIF :1;
[; ;pic18f4480.h: 31265: unsigned :2;
[; ;pic18f4480.h: 31266: unsigned TXBnIF :1;
[; ;pic18f4480.h: 31267: };
[; ;pic18f4480.h: 31268: struct {
[; ;pic18f4480.h: 31269: unsigned :1;
[; ;pic18f4480.h: 31270: unsigned RXBNIF :1;
[; ;pic18f4480.h: 31271: };
[; ;pic18f4480.h: 31272: struct {
[; ;pic18f4480.h: 31273: unsigned :4;
[; ;pic18f4480.h: 31274: unsigned TXBNIF :1;
[; ;pic18f4480.h: 31275: };
[; ;pic18f4480.h: 31276: } PIR3bits_t;
[; ;pic18f4480.h: 31277: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f4480.h: 31346: extern volatile unsigned char IPR3 @ 0xFA5;
"31348
[; ;pic18f4480.h: 31348: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f4480.h: 31351: typedef union {
[; ;pic18f4480.h: 31352: struct {
[; ;pic18f4480.h: 31353: unsigned RXB0IP :1;
[; ;pic18f4480.h: 31354: unsigned RXB1IP :1;
[; ;pic18f4480.h: 31355: unsigned TXB0IP :1;
[; ;pic18f4480.h: 31356: unsigned TXB1IP :1;
[; ;pic18f4480.h: 31357: unsigned TXB2IP :1;
[; ;pic18f4480.h: 31358: unsigned ERRIP :1;
[; ;pic18f4480.h: 31359: unsigned WAKIP :1;
[; ;pic18f4480.h: 31360: unsigned IRXIP :1;
[; ;pic18f4480.h: 31361: };
[; ;pic18f4480.h: 31362: struct {
[; ;pic18f4480.h: 31363: unsigned FIFOWMIP :1;
[; ;pic18f4480.h: 31364: unsigned RXBnIP :1;
[; ;pic18f4480.h: 31365: unsigned :2;
[; ;pic18f4480.h: 31366: unsigned TXBnIP :1;
[; ;pic18f4480.h: 31367: };
[; ;pic18f4480.h: 31368: struct {
[; ;pic18f4480.h: 31369: unsigned :1;
[; ;pic18f4480.h: 31370: unsigned RXBNIP :1;
[; ;pic18f4480.h: 31371: };
[; ;pic18f4480.h: 31372: struct {
[; ;pic18f4480.h: 31373: unsigned :4;
[; ;pic18f4480.h: 31374: unsigned TXBNIP :1;
[; ;pic18f4480.h: 31375: };
[; ;pic18f4480.h: 31376: } IPR3bits_t;
[; ;pic18f4480.h: 31377: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f4480.h: 31446: extern volatile unsigned char EECON1 @ 0xFA6;
"31448
[; ;pic18f4480.h: 31448: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4480.h: 31451: typedef union {
[; ;pic18f4480.h: 31452: struct {
[; ;pic18f4480.h: 31453: unsigned RD :1;
[; ;pic18f4480.h: 31454: unsigned WR :1;
[; ;pic18f4480.h: 31455: unsigned WREN :1;
[; ;pic18f4480.h: 31456: unsigned WRERR :1;
[; ;pic18f4480.h: 31457: unsigned FREE :1;
[; ;pic18f4480.h: 31458: unsigned :1;
[; ;pic18f4480.h: 31459: unsigned CFGS :1;
[; ;pic18f4480.h: 31460: unsigned EEPGD :1;
[; ;pic18f4480.h: 31461: };
[; ;pic18f4480.h: 31462: struct {
[; ;pic18f4480.h: 31463: unsigned :6;
[; ;pic18f4480.h: 31464: unsigned EEFS :1;
[; ;pic18f4480.h: 31465: };
[; ;pic18f4480.h: 31466: } EECON1bits_t;
[; ;pic18f4480.h: 31467: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f4480.h: 31511: extern volatile unsigned char EECON2 @ 0xFA7;
"31513
[; ;pic18f4480.h: 31513: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4480.h: 31517: extern volatile unsigned char EEDATA @ 0xFA8;
"31519
[; ;pic18f4480.h: 31519: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4480.h: 31523: extern volatile unsigned char EEADR @ 0xFA9;
"31525
[; ;pic18f4480.h: 31525: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4480.h: 31529: extern volatile unsigned char RCSTA @ 0xFAB;
"31531
[; ;pic18f4480.h: 31531: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4480.h: 31534: extern volatile unsigned char RCSTA1 @ 0xFAB;
"31536
[; ;pic18f4480.h: 31536: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4480.h: 31539: typedef union {
[; ;pic18f4480.h: 31540: struct {
[; ;pic18f4480.h: 31541: unsigned RX9D :1;
[; ;pic18f4480.h: 31542: unsigned OERR :1;
[; ;pic18f4480.h: 31543: unsigned FERR :1;
[; ;pic18f4480.h: 31544: unsigned ADDEN :1;
[; ;pic18f4480.h: 31545: unsigned CREN :1;
[; ;pic18f4480.h: 31546: unsigned SREN :1;
[; ;pic18f4480.h: 31547: unsigned RX9 :1;
[; ;pic18f4480.h: 31548: unsigned SPEN :1;
[; ;pic18f4480.h: 31549: };
[; ;pic18f4480.h: 31550: struct {
[; ;pic18f4480.h: 31551: unsigned :3;
[; ;pic18f4480.h: 31552: unsigned ADEN :1;
[; ;pic18f4480.h: 31553: };
[; ;pic18f4480.h: 31554: struct {
[; ;pic18f4480.h: 31555: unsigned :5;
[; ;pic18f4480.h: 31556: unsigned SRENA :1;
[; ;pic18f4480.h: 31557: };
[; ;pic18f4480.h: 31558: struct {
[; ;pic18f4480.h: 31559: unsigned :6;
[; ;pic18f4480.h: 31560: unsigned RC8_9 :1;
[; ;pic18f4480.h: 31561: };
[; ;pic18f4480.h: 31562: struct {
[; ;pic18f4480.h: 31563: unsigned :6;
[; ;pic18f4480.h: 31564: unsigned RC9 :1;
[; ;pic18f4480.h: 31565: };
[; ;pic18f4480.h: 31566: struct {
[; ;pic18f4480.h: 31567: unsigned RCD8 :1;
[; ;pic18f4480.h: 31568: };
[; ;pic18f4480.h: 31569: } RCSTAbits_t;
[; ;pic18f4480.h: 31570: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f4480.h: 31638: typedef union {
[; ;pic18f4480.h: 31639: struct {
[; ;pic18f4480.h: 31640: unsigned RX9D :1;
[; ;pic18f4480.h: 31641: unsigned OERR :1;
[; ;pic18f4480.h: 31642: unsigned FERR :1;
[; ;pic18f4480.h: 31643: unsigned ADDEN :1;
[; ;pic18f4480.h: 31644: unsigned CREN :1;
[; ;pic18f4480.h: 31645: unsigned SREN :1;
[; ;pic18f4480.h: 31646: unsigned RX9 :1;
[; ;pic18f4480.h: 31647: unsigned SPEN :1;
[; ;pic18f4480.h: 31648: };
[; ;pic18f4480.h: 31649: struct {
[; ;pic18f4480.h: 31650: unsigned :3;
[; ;pic18f4480.h: 31651: unsigned ADEN :1;
[; ;pic18f4480.h: 31652: };
[; ;pic18f4480.h: 31653: struct {
[; ;pic18f4480.h: 31654: unsigned :5;
[; ;pic18f4480.h: 31655: unsigned SRENA :1;
[; ;pic18f4480.h: 31656: };
[; ;pic18f4480.h: 31657: struct {
[; ;pic18f4480.h: 31658: unsigned :6;
[; ;pic18f4480.h: 31659: unsigned RC8_9 :1;
[; ;pic18f4480.h: 31660: };
[; ;pic18f4480.h: 31661: struct {
[; ;pic18f4480.h: 31662: unsigned :6;
[; ;pic18f4480.h: 31663: unsigned RC9 :1;
[; ;pic18f4480.h: 31664: };
[; ;pic18f4480.h: 31665: struct {
[; ;pic18f4480.h: 31666: unsigned RCD8 :1;
[; ;pic18f4480.h: 31667: };
[; ;pic18f4480.h: 31668: } RCSTA1bits_t;
[; ;pic18f4480.h: 31669: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f4480.h: 31738: extern volatile unsigned char TXSTA @ 0xFAC;
"31740
[; ;pic18f4480.h: 31740: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4480.h: 31743: extern volatile unsigned char TXSTA1 @ 0xFAC;
"31745
[; ;pic18f4480.h: 31745: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4480.h: 31748: typedef union {
[; ;pic18f4480.h: 31749: struct {
[; ;pic18f4480.h: 31750: unsigned TX9D :1;
[; ;pic18f4480.h: 31751: unsigned TRMT :1;
[; ;pic18f4480.h: 31752: unsigned BRGH :1;
[; ;pic18f4480.h: 31753: unsigned SENDB :1;
[; ;pic18f4480.h: 31754: unsigned SYNC :1;
[; ;pic18f4480.h: 31755: unsigned TXEN :1;
[; ;pic18f4480.h: 31756: unsigned TX9 :1;
[; ;pic18f4480.h: 31757: unsigned CSRC :1;
[; ;pic18f4480.h: 31758: };
[; ;pic18f4480.h: 31759: struct {
[; ;pic18f4480.h: 31760: unsigned :2;
[; ;pic18f4480.h: 31761: unsigned BRGH1 :1;
[; ;pic18f4480.h: 31762: };
[; ;pic18f4480.h: 31763: struct {
[; ;pic18f4480.h: 31764: unsigned :7;
[; ;pic18f4480.h: 31765: unsigned CSRC1 :1;
[; ;pic18f4480.h: 31766: };
[; ;pic18f4480.h: 31767: struct {
[; ;pic18f4480.h: 31768: unsigned :3;
[; ;pic18f4480.h: 31769: unsigned SENDB1 :1;
[; ;pic18f4480.h: 31770: };
[; ;pic18f4480.h: 31771: struct {
[; ;pic18f4480.h: 31772: unsigned :4;
[; ;pic18f4480.h: 31773: unsigned SYNC1 :1;
[; ;pic18f4480.h: 31774: };
[; ;pic18f4480.h: 31775: struct {
[; ;pic18f4480.h: 31776: unsigned :1;
[; ;pic18f4480.h: 31777: unsigned TRMT1 :1;
[; ;pic18f4480.h: 31778: };
[; ;pic18f4480.h: 31779: struct {
[; ;pic18f4480.h: 31780: unsigned :6;
[; ;pic18f4480.h: 31781: unsigned TX91 :1;
[; ;pic18f4480.h: 31782: };
[; ;pic18f4480.h: 31783: struct {
[; ;pic18f4480.h: 31784: unsigned TX9D1 :1;
[; ;pic18f4480.h: 31785: };
[; ;pic18f4480.h: 31786: struct {
[; ;pic18f4480.h: 31787: unsigned :5;
[; ;pic18f4480.h: 31788: unsigned TXEN1 :1;
[; ;pic18f4480.h: 31789: };
[; ;pic18f4480.h: 31790: struct {
[; ;pic18f4480.h: 31791: unsigned :6;
[; ;pic18f4480.h: 31792: unsigned TX8_9 :1;
[; ;pic18f4480.h: 31793: };
[; ;pic18f4480.h: 31794: struct {
[; ;pic18f4480.h: 31795: unsigned TXD8 :1;
[; ;pic18f4480.h: 31796: };
[; ;pic18f4480.h: 31797: } TXSTAbits_t;
[; ;pic18f4480.h: 31798: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f4480.h: 31891: typedef union {
[; ;pic18f4480.h: 31892: struct {
[; ;pic18f4480.h: 31893: unsigned TX9D :1;
[; ;pic18f4480.h: 31894: unsigned TRMT :1;
[; ;pic18f4480.h: 31895: unsigned BRGH :1;
[; ;pic18f4480.h: 31896: unsigned SENDB :1;
[; ;pic18f4480.h: 31897: unsigned SYNC :1;
[; ;pic18f4480.h: 31898: unsigned TXEN :1;
[; ;pic18f4480.h: 31899: unsigned TX9 :1;
[; ;pic18f4480.h: 31900: unsigned CSRC :1;
[; ;pic18f4480.h: 31901: };
[; ;pic18f4480.h: 31902: struct {
[; ;pic18f4480.h: 31903: unsigned :2;
[; ;pic18f4480.h: 31904: unsigned BRGH1 :1;
[; ;pic18f4480.h: 31905: };
[; ;pic18f4480.h: 31906: struct {
[; ;pic18f4480.h: 31907: unsigned :7;
[; ;pic18f4480.h: 31908: unsigned CSRC1 :1;
[; ;pic18f4480.h: 31909: };
[; ;pic18f4480.h: 31910: struct {
[; ;pic18f4480.h: 31911: unsigned :3;
[; ;pic18f4480.h: 31912: unsigned SENDB1 :1;
[; ;pic18f4480.h: 31913: };
[; ;pic18f4480.h: 31914: struct {
[; ;pic18f4480.h: 31915: unsigned :4;
[; ;pic18f4480.h: 31916: unsigned SYNC1 :1;
[; ;pic18f4480.h: 31917: };
[; ;pic18f4480.h: 31918: struct {
[; ;pic18f4480.h: 31919: unsigned :1;
[; ;pic18f4480.h: 31920: unsigned TRMT1 :1;
[; ;pic18f4480.h: 31921: };
[; ;pic18f4480.h: 31922: struct {
[; ;pic18f4480.h: 31923: unsigned :6;
[; ;pic18f4480.h: 31924: unsigned TX91 :1;
[; ;pic18f4480.h: 31925: };
[; ;pic18f4480.h: 31926: struct {
[; ;pic18f4480.h: 31927: unsigned TX9D1 :1;
[; ;pic18f4480.h: 31928: };
[; ;pic18f4480.h: 31929: struct {
[; ;pic18f4480.h: 31930: unsigned :5;
[; ;pic18f4480.h: 31931: unsigned TXEN1 :1;
[; ;pic18f4480.h: 31932: };
[; ;pic18f4480.h: 31933: struct {
[; ;pic18f4480.h: 31934: unsigned :6;
[; ;pic18f4480.h: 31935: unsigned TX8_9 :1;
[; ;pic18f4480.h: 31936: };
[; ;pic18f4480.h: 31937: struct {
[; ;pic18f4480.h: 31938: unsigned TXD8 :1;
[; ;pic18f4480.h: 31939: };
[; ;pic18f4480.h: 31940: } TXSTA1bits_t;
[; ;pic18f4480.h: 31941: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f4480.h: 32035: extern volatile unsigned char TXREG @ 0xFAD;
"32037
[; ;pic18f4480.h: 32037: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4480.h: 32040: extern volatile unsigned char TXREG1 @ 0xFAD;
"32042
[; ;pic18f4480.h: 32042: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4480.h: 32046: extern volatile unsigned char RCREG @ 0xFAE;
"32048
[; ;pic18f4480.h: 32048: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4480.h: 32051: extern volatile unsigned char RCREG1 @ 0xFAE;
"32053
[; ;pic18f4480.h: 32053: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4480.h: 32057: extern volatile unsigned char SPBRG @ 0xFAF;
"32059
[; ;pic18f4480.h: 32059: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4480.h: 32062: extern volatile unsigned char SPBRG1 @ 0xFAF;
"32064
[; ;pic18f4480.h: 32064: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4480.h: 32068: extern volatile unsigned char SPBRGH @ 0xFB0;
"32070
[; ;pic18f4480.h: 32070: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4480.h: 32074: extern volatile unsigned char T3CON @ 0xFB1;
"32076
[; ;pic18f4480.h: 32076: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4480.h: 32079: typedef union {
[; ;pic18f4480.h: 32080: struct {
[; ;pic18f4480.h: 32081: unsigned :2;
[; ;pic18f4480.h: 32082: unsigned NOT_T3SYNC :1;
[; ;pic18f4480.h: 32083: };
[; ;pic18f4480.h: 32084: struct {
[; ;pic18f4480.h: 32085: unsigned TMR3ON :1;
[; ;pic18f4480.h: 32086: unsigned TMR3CS :1;
[; ;pic18f4480.h: 32087: unsigned nT3SYNC :1;
[; ;pic18f4480.h: 32088: unsigned T3CCP1 :1;
[; ;pic18f4480.h: 32089: unsigned T3CKPS :2;
[; ;pic18f4480.h: 32090: unsigned T3ECCP1 :1;
[; ;pic18f4480.h: 32091: unsigned RD16 :1;
[; ;pic18f4480.h: 32092: };
[; ;pic18f4480.h: 32093: struct {
[; ;pic18f4480.h: 32094: unsigned :2;
[; ;pic18f4480.h: 32095: unsigned T3SYNC :1;
[; ;pic18f4480.h: 32096: unsigned :1;
[; ;pic18f4480.h: 32097: unsigned T3CKPS0 :1;
[; ;pic18f4480.h: 32098: unsigned T3CKPS1 :1;
[; ;pic18f4480.h: 32099: unsigned T3CCP2 :1;
[; ;pic18f4480.h: 32100: };
[; ;pic18f4480.h: 32101: struct {
[; ;pic18f4480.h: 32102: unsigned :2;
[; ;pic18f4480.h: 32103: unsigned T3NSYNC :1;
[; ;pic18f4480.h: 32104: };
[; ;pic18f4480.h: 32105: struct {
[; ;pic18f4480.h: 32106: unsigned :7;
[; ;pic18f4480.h: 32107: unsigned RD163 :1;
[; ;pic18f4480.h: 32108: };
[; ;pic18f4480.h: 32109: struct {
[; ;pic18f4480.h: 32110: unsigned :3;
[; ;pic18f4480.h: 32111: unsigned SOSCEN3 :1;
[; ;pic18f4480.h: 32112: };
[; ;pic18f4480.h: 32113: struct {
[; ;pic18f4480.h: 32114: unsigned :7;
[; ;pic18f4480.h: 32115: unsigned T3RD16 :1;
[; ;pic18f4480.h: 32116: };
[; ;pic18f4480.h: 32117: } T3CONbits_t;
[; ;pic18f4480.h: 32118: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f4480.h: 32202: extern volatile unsigned short TMR3 @ 0xFB2;
"32204
[; ;pic18f4480.h: 32204: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4480.h: 32208: extern volatile unsigned char TMR3L @ 0xFB2;
"32210
[; ;pic18f4480.h: 32210: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4480.h: 32214: extern volatile unsigned char TMR3H @ 0xFB3;
"32216
[; ;pic18f4480.h: 32216: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4480.h: 32220: extern volatile unsigned char CMCON @ 0xFB4;
"32222
[; ;pic18f4480.h: 32222: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4480.h: 32225: typedef union {
[; ;pic18f4480.h: 32226: struct {
[; ;pic18f4480.h: 32227: unsigned CM :3;
[; ;pic18f4480.h: 32228: unsigned CIS :1;
[; ;pic18f4480.h: 32229: unsigned C1INV :1;
[; ;pic18f4480.h: 32230: unsigned C2INV :1;
[; ;pic18f4480.h: 32231: unsigned C1OUT :1;
[; ;pic18f4480.h: 32232: unsigned C2OUT :1;
[; ;pic18f4480.h: 32233: };
[; ;pic18f4480.h: 32234: struct {
[; ;pic18f4480.h: 32235: unsigned CM0 :1;
[; ;pic18f4480.h: 32236: unsigned CM1 :1;
[; ;pic18f4480.h: 32237: unsigned CM2 :1;
[; ;pic18f4480.h: 32238: };
[; ;pic18f4480.h: 32239: struct {
[; ;pic18f4480.h: 32240: unsigned CMEN0 :1;
[; ;pic18f4480.h: 32241: };
[; ;pic18f4480.h: 32242: struct {
[; ;pic18f4480.h: 32243: unsigned :1;
[; ;pic18f4480.h: 32244: unsigned CMEN1 :1;
[; ;pic18f4480.h: 32245: };
[; ;pic18f4480.h: 32246: struct {
[; ;pic18f4480.h: 32247: unsigned :2;
[; ;pic18f4480.h: 32248: unsigned CMEN2 :1;
[; ;pic18f4480.h: 32249: };
[; ;pic18f4480.h: 32250: } CMCONbits_t;
[; ;pic18f4480.h: 32251: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f4480.h: 32315: extern volatile unsigned char CVRCON @ 0xFB5;
"32317
[; ;pic18f4480.h: 32317: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4480.h: 32320: typedef union {
[; ;pic18f4480.h: 32321: struct {
[; ;pic18f4480.h: 32322: unsigned CVR :4;
[; ;pic18f4480.h: 32323: unsigned CVRSS :1;
[; ;pic18f4480.h: 32324: unsigned CVRR :1;
[; ;pic18f4480.h: 32325: unsigned CVROE :1;
[; ;pic18f4480.h: 32326: unsigned CVREN :1;
[; ;pic18f4480.h: 32327: };
[; ;pic18f4480.h: 32328: struct {
[; ;pic18f4480.h: 32329: unsigned CVR0 :1;
[; ;pic18f4480.h: 32330: unsigned CVR1 :1;
[; ;pic18f4480.h: 32331: unsigned CVR2 :1;
[; ;pic18f4480.h: 32332: unsigned CVR3 :1;
[; ;pic18f4480.h: 32333: unsigned CVREF :1;
[; ;pic18f4480.h: 32334: };
[; ;pic18f4480.h: 32335: struct {
[; ;pic18f4480.h: 32336: unsigned :6;
[; ;pic18f4480.h: 32337: unsigned CVROEN :1;
[; ;pic18f4480.h: 32338: };
[; ;pic18f4480.h: 32339: } CVRCONbits_t;
[; ;pic18f4480.h: 32340: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f4480.h: 32399: extern volatile unsigned char ECCP1AS @ 0xFB6;
"32401
[; ;pic18f4480.h: 32401: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4480.h: 32404: typedef union {
[; ;pic18f4480.h: 32405: struct {
[; ;pic18f4480.h: 32406: unsigned PSSBD :2;
[; ;pic18f4480.h: 32407: unsigned PSSAC :2;
[; ;pic18f4480.h: 32408: unsigned ECCPAS :3;
[; ;pic18f4480.h: 32409: unsigned ECCPASE :1;
[; ;pic18f4480.h: 32410: };
[; ;pic18f4480.h: 32411: struct {
[; ;pic18f4480.h: 32412: unsigned PSSBD0 :1;
[; ;pic18f4480.h: 32413: unsigned PSSBD1 :1;
[; ;pic18f4480.h: 32414: unsigned PSSAC0 :1;
[; ;pic18f4480.h: 32415: unsigned PSSAC1 :1;
[; ;pic18f4480.h: 32416: unsigned ECCPAS0 :1;
[; ;pic18f4480.h: 32417: unsigned ECCPAS1 :1;
[; ;pic18f4480.h: 32418: unsigned ECCPAS2 :1;
[; ;pic18f4480.h: 32419: };
[; ;pic18f4480.h: 32420: } ECCP1ASbits_t;
[; ;pic18f4480.h: 32421: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f4480.h: 32480: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"32482
[; ;pic18f4480.h: 32482: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f4480.h: 32485: typedef union {
[; ;pic18f4480.h: 32486: struct {
[; ;pic18f4480.h: 32487: unsigned PDC :7;
[; ;pic18f4480.h: 32488: unsigned PRSEN :1;
[; ;pic18f4480.h: 32489: };
[; ;pic18f4480.h: 32490: struct {
[; ;pic18f4480.h: 32491: unsigned PDC0 :1;
[; ;pic18f4480.h: 32492: unsigned PDC1 :1;
[; ;pic18f4480.h: 32493: unsigned PDC2 :1;
[; ;pic18f4480.h: 32494: unsigned PDC3 :1;
[; ;pic18f4480.h: 32495: unsigned PDC4 :1;
[; ;pic18f4480.h: 32496: unsigned PDC5 :1;
[; ;pic18f4480.h: 32497: unsigned PDC6 :1;
[; ;pic18f4480.h: 32498: };
[; ;pic18f4480.h: 32499: } ECCP1DELbits_t;
[; ;pic18f4480.h: 32500: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f4480.h: 32549: extern volatile unsigned char BAUDCON @ 0xFB8;
"32551
[; ;pic18f4480.h: 32551: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4480.h: 32554: extern volatile unsigned char BAUDCTL @ 0xFB8;
"32556
[; ;pic18f4480.h: 32556: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4480.h: 32559: typedef union {
[; ;pic18f4480.h: 32560: struct {
[; ;pic18f4480.h: 32561: unsigned ABDEN :1;
[; ;pic18f4480.h: 32562: unsigned WUE :1;
[; ;pic18f4480.h: 32563: unsigned :1;
[; ;pic18f4480.h: 32564: unsigned BRG16 :1;
[; ;pic18f4480.h: 32565: unsigned TXCKP :1;
[; ;pic18f4480.h: 32566: unsigned RXDTP :1;
[; ;pic18f4480.h: 32567: unsigned RCIDL :1;
[; ;pic18f4480.h: 32568: unsigned ABDOVF :1;
[; ;pic18f4480.h: 32569: };
[; ;pic18f4480.h: 32570: struct {
[; ;pic18f4480.h: 32571: unsigned :4;
[; ;pic18f4480.h: 32572: unsigned SCKP :1;
[; ;pic18f4480.h: 32573: };
[; ;pic18f4480.h: 32574: struct {
[; ;pic18f4480.h: 32575: unsigned :5;
[; ;pic18f4480.h: 32576: unsigned RXCKP :1;
[; ;pic18f4480.h: 32577: };
[; ;pic18f4480.h: 32578: struct {
[; ;pic18f4480.h: 32579: unsigned :1;
[; ;pic18f4480.h: 32580: unsigned W4E :1;
[; ;pic18f4480.h: 32581: };
[; ;pic18f4480.h: 32582: } BAUDCONbits_t;
[; ;pic18f4480.h: 32583: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f4480.h: 32636: typedef union {
[; ;pic18f4480.h: 32637: struct {
[; ;pic18f4480.h: 32638: unsigned ABDEN :1;
[; ;pic18f4480.h: 32639: unsigned WUE :1;
[; ;pic18f4480.h: 32640: unsigned :1;
[; ;pic18f4480.h: 32641: unsigned BRG16 :1;
[; ;pic18f4480.h: 32642: unsigned TXCKP :1;
[; ;pic18f4480.h: 32643: unsigned RXDTP :1;
[; ;pic18f4480.h: 32644: unsigned RCIDL :1;
[; ;pic18f4480.h: 32645: unsigned ABDOVF :1;
[; ;pic18f4480.h: 32646: };
[; ;pic18f4480.h: 32647: struct {
[; ;pic18f4480.h: 32648: unsigned :4;
[; ;pic18f4480.h: 32649: unsigned SCKP :1;
[; ;pic18f4480.h: 32650: };
[; ;pic18f4480.h: 32651: struct {
[; ;pic18f4480.h: 32652: unsigned :5;
[; ;pic18f4480.h: 32653: unsigned RXCKP :1;
[; ;pic18f4480.h: 32654: };
[; ;pic18f4480.h: 32655: struct {
[; ;pic18f4480.h: 32656: unsigned :1;
[; ;pic18f4480.h: 32657: unsigned W4E :1;
[; ;pic18f4480.h: 32658: };
[; ;pic18f4480.h: 32659: } BAUDCTLbits_t;
[; ;pic18f4480.h: 32660: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f4480.h: 32714: extern volatile unsigned char ECCP1CON @ 0xFBA;
"32716
[; ;pic18f4480.h: 32716: asm("ECCP1CON equ 0FBAh");
[; <" ECCP1CON equ 0FBAh ;# ">
[; ;pic18f4480.h: 32719: typedef union {
[; ;pic18f4480.h: 32720: struct {
[; ;pic18f4480.h: 32721: unsigned ECCP1M :4;
[; ;pic18f4480.h: 32722: unsigned EDC1B :2;
[; ;pic18f4480.h: 32723: unsigned EPWM1M :2;
[; ;pic18f4480.h: 32724: };
[; ;pic18f4480.h: 32725: struct {
[; ;pic18f4480.h: 32726: unsigned ECCP1M0 :1;
[; ;pic18f4480.h: 32727: unsigned ECCP1M1 :1;
[; ;pic18f4480.h: 32728: unsigned ECCP1M2 :1;
[; ;pic18f4480.h: 32729: unsigned ECCP1M3 :1;
[; ;pic18f4480.h: 32730: unsigned EDC1B0 :1;
[; ;pic18f4480.h: 32731: unsigned EDC1B1 :1;
[; ;pic18f4480.h: 32732: unsigned EPWM1M0 :1;
[; ;pic18f4480.h: 32733: unsigned EPWM1M1 :1;
[; ;pic18f4480.h: 32734: };
[; ;pic18f4480.h: 32735: } ECCP1CONbits_t;
[; ;pic18f4480.h: 32736: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBA;
[; ;pic18f4480.h: 32795: extern volatile unsigned short ECCPR1 @ 0xFBB;
"32797
[; ;pic18f4480.h: 32797: asm("ECCPR1 equ 0FBBh");
[; <" ECCPR1 equ 0FBBh ;# ">
[; ;pic18f4480.h: 32801: extern volatile unsigned char ECCPR1L @ 0xFBB;
"32803
[; ;pic18f4480.h: 32803: asm("ECCPR1L equ 0FBBh");
[; <" ECCPR1L equ 0FBBh ;# ">
[; ;pic18f4480.h: 32807: extern volatile unsigned char ECCPR1H @ 0xFBC;
"32809
[; ;pic18f4480.h: 32809: asm("ECCPR1H equ 0FBCh");
[; <" ECCPR1H equ 0FBCh ;# ">
[; ;pic18f4480.h: 32813: extern volatile unsigned char CCP1CON @ 0xFBD;
"32815
[; ;pic18f4480.h: 32815: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4480.h: 32818: typedef union {
[; ;pic18f4480.h: 32819: struct {
[; ;pic18f4480.h: 32820: unsigned CCP1M :4;
[; ;pic18f4480.h: 32821: unsigned DC1B :2;
[; ;pic18f4480.h: 32822: };
[; ;pic18f4480.h: 32823: struct {
[; ;pic18f4480.h: 32824: unsigned CCP1M0 :1;
[; ;pic18f4480.h: 32825: unsigned CCP1M1 :1;
[; ;pic18f4480.h: 32826: unsigned CCP1M2 :1;
[; ;pic18f4480.h: 32827: unsigned CCP1M3 :1;
[; ;pic18f4480.h: 32828: unsigned DC1B0 :1;
[; ;pic18f4480.h: 32829: unsigned DC1B1 :1;
[; ;pic18f4480.h: 32830: };
[; ;pic18f4480.h: 32831: } CCP1CONbits_t;
[; ;pic18f4480.h: 32832: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f4480.h: 32876: extern volatile unsigned short CCPR1 @ 0xFBE;
"32878
[; ;pic18f4480.h: 32878: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4480.h: 32882: extern volatile unsigned char CCPR1L @ 0xFBE;
"32884
[; ;pic18f4480.h: 32884: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4480.h: 32888: extern volatile unsigned char CCPR1H @ 0xFBF;
"32890
[; ;pic18f4480.h: 32890: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4480.h: 32894: extern volatile unsigned char ADCON2 @ 0xFC0;
"32896
[; ;pic18f4480.h: 32896: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4480.h: 32899: typedef union {
[; ;pic18f4480.h: 32900: struct {
[; ;pic18f4480.h: 32901: unsigned ADCS :3;
[; ;pic18f4480.h: 32902: unsigned ACQT :3;
[; ;pic18f4480.h: 32903: unsigned :1;
[; ;pic18f4480.h: 32904: unsigned ADFM :1;
[; ;pic18f4480.h: 32905: };
[; ;pic18f4480.h: 32906: struct {
[; ;pic18f4480.h: 32907: unsigned ADCS0 :1;
[; ;pic18f4480.h: 32908: unsigned ADCS1 :1;
[; ;pic18f4480.h: 32909: unsigned ADCS2 :1;
[; ;pic18f4480.h: 32910: unsigned ACQT0 :1;
[; ;pic18f4480.h: 32911: unsigned ACQT1 :1;
[; ;pic18f4480.h: 32912: unsigned ACQT2 :1;
[; ;pic18f4480.h: 32913: };
[; ;pic18f4480.h: 32914: } ADCON2bits_t;
[; ;pic18f4480.h: 32915: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f4480.h: 32964: extern volatile unsigned char ADCON1 @ 0xFC1;
"32966
[; ;pic18f4480.h: 32966: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4480.h: 32969: typedef union {
[; ;pic18f4480.h: 32970: struct {
[; ;pic18f4480.h: 32971: unsigned PCFG :4;
[; ;pic18f4480.h: 32972: unsigned VCFG :2;
[; ;pic18f4480.h: 32973: };
[; ;pic18f4480.h: 32974: struct {
[; ;pic18f4480.h: 32975: unsigned PCFG0 :1;
[; ;pic18f4480.h: 32976: unsigned PCFG1 :1;
[; ;pic18f4480.h: 32977: unsigned PCFG2 :1;
[; ;pic18f4480.h: 32978: unsigned PCFG3 :1;
[; ;pic18f4480.h: 32979: unsigned VCFG0 :1;
[; ;pic18f4480.h: 32980: unsigned VCFG1 :1;
[; ;pic18f4480.h: 32981: };
[; ;pic18f4480.h: 32982: struct {
[; ;pic18f4480.h: 32983: unsigned :3;
[; ;pic18f4480.h: 32984: unsigned CHSN3 :1;
[; ;pic18f4480.h: 32985: };
[; ;pic18f4480.h: 32986: struct {
[; ;pic18f4480.h: 32987: unsigned :4;
[; ;pic18f4480.h: 32988: unsigned VCFG01 :1;
[; ;pic18f4480.h: 32989: };
[; ;pic18f4480.h: 32990: struct {
[; ;pic18f4480.h: 32991: unsigned :5;
[; ;pic18f4480.h: 32992: unsigned VCFG11 :1;
[; ;pic18f4480.h: 32993: };
[; ;pic18f4480.h: 32994: } ADCON1bits_t;
[; ;pic18f4480.h: 32995: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f4480.h: 33054: extern volatile unsigned char ADCON0 @ 0xFC2;
"33056
[; ;pic18f4480.h: 33056: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4480.h: 33059: typedef union {
[; ;pic18f4480.h: 33060: struct {
[; ;pic18f4480.h: 33061: unsigned :1;
[; ;pic18f4480.h: 33062: unsigned GO_NOT_DONE :1;
[; ;pic18f4480.h: 33063: };
[; ;pic18f4480.h: 33064: struct {
[; ;pic18f4480.h: 33065: unsigned ADON :1;
[; ;pic18f4480.h: 33066: unsigned GO_nDONE :1;
[; ;pic18f4480.h: 33067: unsigned CHS :4;
[; ;pic18f4480.h: 33068: };
[; ;pic18f4480.h: 33069: struct {
[; ;pic18f4480.h: 33070: unsigned :1;
[; ;pic18f4480.h: 33071: unsigned GO_NOT_DONE :1;
[; ;pic18f4480.h: 33072: };
[; ;pic18f4480.h: 33073: struct {
[; ;pic18f4480.h: 33074: unsigned :1;
[; ;pic18f4480.h: 33075: unsigned GO_DONE :1;
[; ;pic18f4480.h: 33076: unsigned CHS0 :1;
[; ;pic18f4480.h: 33077: unsigned CHS1 :1;
[; ;pic18f4480.h: 33078: unsigned CHS2 :1;
[; ;pic18f4480.h: 33079: unsigned CHS3 :1;
[; ;pic18f4480.h: 33080: };
[; ;pic18f4480.h: 33081: struct {
[; ;pic18f4480.h: 33082: unsigned :1;
[; ;pic18f4480.h: 33083: unsigned DONE :1;
[; ;pic18f4480.h: 33084: };
[; ;pic18f4480.h: 33085: struct {
[; ;pic18f4480.h: 33086: unsigned :1;
[; ;pic18f4480.h: 33087: unsigned GO :1;
[; ;pic18f4480.h: 33088: };
[; ;pic18f4480.h: 33089: struct {
[; ;pic18f4480.h: 33090: unsigned :1;
[; ;pic18f4480.h: 33091: unsigned NOT_DONE :1;
[; ;pic18f4480.h: 33092: };
[; ;pic18f4480.h: 33093: struct {
[; ;pic18f4480.h: 33094: unsigned :1;
[; ;pic18f4480.h: 33095: unsigned nDONE :1;
[; ;pic18f4480.h: 33096: };
[; ;pic18f4480.h: 33097: struct {
[; ;pic18f4480.h: 33098: unsigned :1;
[; ;pic18f4480.h: 33099: unsigned GODONE :1;
[; ;pic18f4480.h: 33100: };
[; ;pic18f4480.h: 33101: } ADCON0bits_t;
[; ;pic18f4480.h: 33102: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f4480.h: 33176: extern volatile unsigned short ADRES @ 0xFC3;
"33178
[; ;pic18f4480.h: 33178: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4480.h: 33182: extern volatile unsigned char ADRESL @ 0xFC3;
"33184
[; ;pic18f4480.h: 33184: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4480.h: 33188: extern volatile unsigned char ADRESH @ 0xFC4;
"33190
[; ;pic18f4480.h: 33190: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4480.h: 33194: extern volatile unsigned char SSPCON2 @ 0xFC5;
"33196
[; ;pic18f4480.h: 33196: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4480.h: 33199: typedef union {
[; ;pic18f4480.h: 33200: struct {
[; ;pic18f4480.h: 33201: unsigned SEN :1;
[; ;pic18f4480.h: 33202: unsigned RSEN :1;
[; ;pic18f4480.h: 33203: unsigned PEN :1;
[; ;pic18f4480.h: 33204: unsigned RCEN :1;
[; ;pic18f4480.h: 33205: unsigned ACKEN :1;
[; ;pic18f4480.h: 33206: unsigned ACKDT :1;
[; ;pic18f4480.h: 33207: unsigned ACKSTAT :1;
[; ;pic18f4480.h: 33208: unsigned GCEN :1;
[; ;pic18f4480.h: 33209: };
[; ;pic18f4480.h: 33210: } SSPCON2bits_t;
[; ;pic18f4480.h: 33211: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f4480.h: 33255: extern volatile unsigned char SSPCON1 @ 0xFC6;
"33257
[; ;pic18f4480.h: 33257: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4480.h: 33260: typedef union {
[; ;pic18f4480.h: 33261: struct {
[; ;pic18f4480.h: 33262: unsigned SSPM :4;
[; ;pic18f4480.h: 33263: unsigned CKP :1;
[; ;pic18f4480.h: 33264: unsigned SSPEN :1;
[; ;pic18f4480.h: 33265: unsigned SSPOV :1;
[; ;pic18f4480.h: 33266: unsigned WCOL :1;
[; ;pic18f4480.h: 33267: };
[; ;pic18f4480.h: 33268: struct {
[; ;pic18f4480.h: 33269: unsigned SSPM0 :1;
[; ;pic18f4480.h: 33270: unsigned SSPM1 :1;
[; ;pic18f4480.h: 33271: unsigned SSPM2 :1;
[; ;pic18f4480.h: 33272: unsigned SSPM3 :1;
[; ;pic18f4480.h: 33273: };
[; ;pic18f4480.h: 33274: } SSPCON1bits_t;
[; ;pic18f4480.h: 33275: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f4480.h: 33324: extern volatile unsigned char SSPSTAT @ 0xFC7;
"33326
[; ;pic18f4480.h: 33326: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4480.h: 33329: typedef union {
[; ;pic18f4480.h: 33330: struct {
[; ;pic18f4480.h: 33331: unsigned :2;
[; ;pic18f4480.h: 33332: unsigned R_NOT_W :1;
[; ;pic18f4480.h: 33333: };
[; ;pic18f4480.h: 33334: struct {
[; ;pic18f4480.h: 33335: unsigned :5;
[; ;pic18f4480.h: 33336: unsigned D_NOT_A :1;
[; ;pic18f4480.h: 33337: };
[; ;pic18f4480.h: 33338: struct {
[; ;pic18f4480.h: 33339: unsigned BF :1;
[; ;pic18f4480.h: 33340: unsigned UA :1;
[; ;pic18f4480.h: 33341: unsigned R_nW :1;
[; ;pic18f4480.h: 33342: unsigned S :1;
[; ;pic18f4480.h: 33343: unsigned P :1;
[; ;pic18f4480.h: 33344: unsigned D_nA :1;
[; ;pic18f4480.h: 33345: unsigned CKE :1;
[; ;pic18f4480.h: 33346: unsigned SMP :1;
[; ;pic18f4480.h: 33347: };
[; ;pic18f4480.h: 33348: struct {
[; ;pic18f4480.h: 33349: unsigned :2;
[; ;pic18f4480.h: 33350: unsigned R_NOT_W :1;
[; ;pic18f4480.h: 33351: };
[; ;pic18f4480.h: 33352: struct {
[; ;pic18f4480.h: 33353: unsigned :5;
[; ;pic18f4480.h: 33354: unsigned D_NOT_A :1;
[; ;pic18f4480.h: 33355: };
[; ;pic18f4480.h: 33356: struct {
[; ;pic18f4480.h: 33357: unsigned :2;
[; ;pic18f4480.h: 33358: unsigned R_W :1;
[; ;pic18f4480.h: 33359: unsigned :2;
[; ;pic18f4480.h: 33360: unsigned D_A :1;
[; ;pic18f4480.h: 33361: };
[; ;pic18f4480.h: 33362: struct {
[; ;pic18f4480.h: 33363: unsigned :2;
[; ;pic18f4480.h: 33364: unsigned I2C_READ :1;
[; ;pic18f4480.h: 33365: unsigned I2C_START :1;
[; ;pic18f4480.h: 33366: unsigned I2C_STOP :1;
[; ;pic18f4480.h: 33367: unsigned I2C_DAT :1;
[; ;pic18f4480.h: 33368: };
[; ;pic18f4480.h: 33369: struct {
[; ;pic18f4480.h: 33370: unsigned :2;
[; ;pic18f4480.h: 33371: unsigned nW :1;
[; ;pic18f4480.h: 33372: unsigned :2;
[; ;pic18f4480.h: 33373: unsigned nA :1;
[; ;pic18f4480.h: 33374: };
[; ;pic18f4480.h: 33375: struct {
[; ;pic18f4480.h: 33376: unsigned :2;
[; ;pic18f4480.h: 33377: unsigned NOT_WRITE :1;
[; ;pic18f4480.h: 33378: };
[; ;pic18f4480.h: 33379: struct {
[; ;pic18f4480.h: 33380: unsigned :5;
[; ;pic18f4480.h: 33381: unsigned NOT_ADDRESS :1;
[; ;pic18f4480.h: 33382: };
[; ;pic18f4480.h: 33383: struct {
[; ;pic18f4480.h: 33384: unsigned :2;
[; ;pic18f4480.h: 33385: unsigned nWRITE :1;
[; ;pic18f4480.h: 33386: unsigned :2;
[; ;pic18f4480.h: 33387: unsigned nADDRESS :1;
[; ;pic18f4480.h: 33388: };
[; ;pic18f4480.h: 33389: struct {
[; ;pic18f4480.h: 33390: unsigned :2;
[; ;pic18f4480.h: 33391: unsigned READ_WRITE :1;
[; ;pic18f4480.h: 33392: unsigned :2;
[; ;pic18f4480.h: 33393: unsigned DATA_ADDRESS :1;
[; ;pic18f4480.h: 33394: };
[; ;pic18f4480.h: 33395: struct {
[; ;pic18f4480.h: 33396: unsigned :2;
[; ;pic18f4480.h: 33397: unsigned R :1;
[; ;pic18f4480.h: 33398: unsigned :2;
[; ;pic18f4480.h: 33399: unsigned D :1;
[; ;pic18f4480.h: 33400: };
[; ;pic18f4480.h: 33401: struct {
[; ;pic18f4480.h: 33402: unsigned :5;
[; ;pic18f4480.h: 33403: unsigned DA :1;
[; ;pic18f4480.h: 33404: };
[; ;pic18f4480.h: 33405: struct {
[; ;pic18f4480.h: 33406: unsigned :2;
[; ;pic18f4480.h: 33407: unsigned RW :1;
[; ;pic18f4480.h: 33408: };
[; ;pic18f4480.h: 33409: struct {
[; ;pic18f4480.h: 33410: unsigned :3;
[; ;pic18f4480.h: 33411: unsigned START :1;
[; ;pic18f4480.h: 33412: };
[; ;pic18f4480.h: 33413: struct {
[; ;pic18f4480.h: 33414: unsigned :4;
[; ;pic18f4480.h: 33415: unsigned STOP :1;
[; ;pic18f4480.h: 33416: };
[; ;pic18f4480.h: 33417: struct {
[; ;pic18f4480.h: 33418: unsigned :2;
[; ;pic18f4480.h: 33419: unsigned NOT_W :1;
[; ;pic18f4480.h: 33420: };
[; ;pic18f4480.h: 33421: struct {
[; ;pic18f4480.h: 33422: unsigned :5;
[; ;pic18f4480.h: 33423: unsigned NOT_A :1;
[; ;pic18f4480.h: 33424: };
[; ;pic18f4480.h: 33425: } SSPSTATbits_t;
[; ;pic18f4480.h: 33426: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f4480.h: 33590: extern volatile unsigned char SSPADD @ 0xFC8;
"33592
[; ;pic18f4480.h: 33592: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4480.h: 33596: extern volatile unsigned char SSPBUF @ 0xFC9;
"33598
[; ;pic18f4480.h: 33598: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4480.h: 33602: extern volatile unsigned char T2CON @ 0xFCA;
"33604
[; ;pic18f4480.h: 33604: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4480.h: 33607: typedef union {
[; ;pic18f4480.h: 33608: struct {
[; ;pic18f4480.h: 33609: unsigned T2CKPS :2;
[; ;pic18f4480.h: 33610: unsigned TMR2ON :1;
[; ;pic18f4480.h: 33611: unsigned TOUTPS :4;
[; ;pic18f4480.h: 33612: };
[; ;pic18f4480.h: 33613: struct {
[; ;pic18f4480.h: 33614: unsigned T2CKPS0 :1;
[; ;pic18f4480.h: 33615: unsigned T2CKPS1 :1;
[; ;pic18f4480.h: 33616: unsigned :1;
[; ;pic18f4480.h: 33617: unsigned T2OUTPS0 :1;
[; ;pic18f4480.h: 33618: unsigned T2OUTPS1 :1;
[; ;pic18f4480.h: 33619: unsigned T2OUTPS2 :1;
[; ;pic18f4480.h: 33620: unsigned T2OUTPS3 :1;
[; ;pic18f4480.h: 33621: };
[; ;pic18f4480.h: 33622: } T2CONbits_t;
[; ;pic18f4480.h: 33623: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f4480.h: 33672: extern volatile unsigned char PR2 @ 0xFCB;
"33674
[; ;pic18f4480.h: 33674: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4480.h: 33677: extern volatile unsigned char MEMCON @ 0xFCB;
"33679
[; ;pic18f4480.h: 33679: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4480.h: 33682: typedef union {
[; ;pic18f4480.h: 33683: struct {
[; ;pic18f4480.h: 33684: unsigned :7;
[; ;pic18f4480.h: 33685: unsigned EBDIS :1;
[; ;pic18f4480.h: 33686: };
[; ;pic18f4480.h: 33687: struct {
[; ;pic18f4480.h: 33688: unsigned :4;
[; ;pic18f4480.h: 33689: unsigned WAIT0 :1;
[; ;pic18f4480.h: 33690: };
[; ;pic18f4480.h: 33691: struct {
[; ;pic18f4480.h: 33692: unsigned :5;
[; ;pic18f4480.h: 33693: unsigned WAIT1 :1;
[; ;pic18f4480.h: 33694: };
[; ;pic18f4480.h: 33695: struct {
[; ;pic18f4480.h: 33696: unsigned WM0 :1;
[; ;pic18f4480.h: 33697: };
[; ;pic18f4480.h: 33698: struct {
[; ;pic18f4480.h: 33699: unsigned :1;
[; ;pic18f4480.h: 33700: unsigned WM1 :1;
[; ;pic18f4480.h: 33701: };
[; ;pic18f4480.h: 33702: } PR2bits_t;
[; ;pic18f4480.h: 33703: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f4480.h: 33731: typedef union {
[; ;pic18f4480.h: 33732: struct {
[; ;pic18f4480.h: 33733: unsigned :7;
[; ;pic18f4480.h: 33734: unsigned EBDIS :1;
[; ;pic18f4480.h: 33735: };
[; ;pic18f4480.h: 33736: struct {
[; ;pic18f4480.h: 33737: unsigned :4;
[; ;pic18f4480.h: 33738: unsigned WAIT0 :1;
[; ;pic18f4480.h: 33739: };
[; ;pic18f4480.h: 33740: struct {
[; ;pic18f4480.h: 33741: unsigned :5;
[; ;pic18f4480.h: 33742: unsigned WAIT1 :1;
[; ;pic18f4480.h: 33743: };
[; ;pic18f4480.h: 33744: struct {
[; ;pic18f4480.h: 33745: unsigned WM0 :1;
[; ;pic18f4480.h: 33746: };
[; ;pic18f4480.h: 33747: struct {
[; ;pic18f4480.h: 33748: unsigned :1;
[; ;pic18f4480.h: 33749: unsigned WM1 :1;
[; ;pic18f4480.h: 33750: };
[; ;pic18f4480.h: 33751: } MEMCONbits_t;
[; ;pic18f4480.h: 33752: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f4480.h: 33781: extern volatile unsigned char TMR2 @ 0xFCC;
"33783
[; ;pic18f4480.h: 33783: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4480.h: 33787: extern volatile unsigned char T1CON @ 0xFCD;
"33789
[; ;pic18f4480.h: 33789: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4480.h: 33792: typedef union {
[; ;pic18f4480.h: 33793: struct {
[; ;pic18f4480.h: 33794: unsigned :2;
[; ;pic18f4480.h: 33795: unsigned NOT_T1SYNC :1;
[; ;pic18f4480.h: 33796: };
[; ;pic18f4480.h: 33797: struct {
[; ;pic18f4480.h: 33798: unsigned TMR1ON :1;
[; ;pic18f4480.h: 33799: unsigned TMR1CS :1;
[; ;pic18f4480.h: 33800: unsigned nT1SYNC :1;
[; ;pic18f4480.h: 33801: unsigned T1OSCEN :1;
[; ;pic18f4480.h: 33802: unsigned T1CKPS :2;
[; ;pic18f4480.h: 33803: unsigned T1RUN :1;
[; ;pic18f4480.h: 33804: unsigned RD16 :1;
[; ;pic18f4480.h: 33805: };
[; ;pic18f4480.h: 33806: struct {
[; ;pic18f4480.h: 33807: unsigned :2;
[; ;pic18f4480.h: 33808: unsigned T1SYNC :1;
[; ;pic18f4480.h: 33809: unsigned :1;
[; ;pic18f4480.h: 33810: unsigned T1CKPS0 :1;
[; ;pic18f4480.h: 33811: unsigned T1CKPS1 :1;
[; ;pic18f4480.h: 33812: };
[; ;pic18f4480.h: 33813: struct {
[; ;pic18f4480.h: 33814: unsigned :2;
[; ;pic18f4480.h: 33815: unsigned T1INSYNC :1;
[; ;pic18f4480.h: 33816: };
[; ;pic18f4480.h: 33817: struct {
[; ;pic18f4480.h: 33818: unsigned :3;
[; ;pic18f4480.h: 33819: unsigned SOSCEN :1;
[; ;pic18f4480.h: 33820: };
[; ;pic18f4480.h: 33821: struct {
[; ;pic18f4480.h: 33822: unsigned :7;
[; ;pic18f4480.h: 33823: unsigned T1RD16 :1;
[; ;pic18f4480.h: 33824: };
[; ;pic18f4480.h: 33825: } T1CONbits_t;
[; ;pic18f4480.h: 33826: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f4480.h: 33900: extern volatile unsigned short TMR1 @ 0xFCE;
"33902
[; ;pic18f4480.h: 33902: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4480.h: 33906: extern volatile unsigned char TMR1L @ 0xFCE;
"33908
[; ;pic18f4480.h: 33908: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4480.h: 33912: extern volatile unsigned char TMR1H @ 0xFCF;
"33914
[; ;pic18f4480.h: 33914: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4480.h: 33918: extern volatile unsigned char RCON @ 0xFD0;
"33920
[; ;pic18f4480.h: 33920: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4480.h: 33923: typedef union {
[; ;pic18f4480.h: 33924: struct {
[; ;pic18f4480.h: 33925: unsigned NOT_BOR :1;
[; ;pic18f4480.h: 33926: };
[; ;pic18f4480.h: 33927: struct {
[; ;pic18f4480.h: 33928: unsigned :1;
[; ;pic18f4480.h: 33929: unsigned NOT_POR :1;
[; ;pic18f4480.h: 33930: };
[; ;pic18f4480.h: 33931: struct {
[; ;pic18f4480.h: 33932: unsigned :2;
[; ;pic18f4480.h: 33933: unsigned NOT_PD :1;
[; ;pic18f4480.h: 33934: };
[; ;pic18f4480.h: 33935: struct {
[; ;pic18f4480.h: 33936: unsigned :3;
[; ;pic18f4480.h: 33937: unsigned NOT_TO :1;
[; ;pic18f4480.h: 33938: };
[; ;pic18f4480.h: 33939: struct {
[; ;pic18f4480.h: 33940: unsigned :4;
[; ;pic18f4480.h: 33941: unsigned NOT_RI :1;
[; ;pic18f4480.h: 33942: };
[; ;pic18f4480.h: 33943: struct {
[; ;pic18f4480.h: 33944: unsigned nBOR :1;
[; ;pic18f4480.h: 33945: unsigned nPOR :1;
[; ;pic18f4480.h: 33946: unsigned nPD :1;
[; ;pic18f4480.h: 33947: unsigned nTO :1;
[; ;pic18f4480.h: 33948: unsigned nRI :1;
[; ;pic18f4480.h: 33949: unsigned :1;
[; ;pic18f4480.h: 33950: unsigned SBOREN :1;
[; ;pic18f4480.h: 33951: unsigned IPEN :1;
[; ;pic18f4480.h: 33952: };
[; ;pic18f4480.h: 33953: struct {
[; ;pic18f4480.h: 33954: unsigned BOR :1;
[; ;pic18f4480.h: 33955: unsigned POR :1;
[; ;pic18f4480.h: 33956: unsigned PD :1;
[; ;pic18f4480.h: 33957: unsigned TO :1;
[; ;pic18f4480.h: 33958: unsigned RI :1;
[; ;pic18f4480.h: 33959: };
[; ;pic18f4480.h: 33960: } RCONbits_t;
[; ;pic18f4480.h: 33961: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f4480.h: 34050: extern volatile unsigned char WDTCON @ 0xFD1;
"34052
[; ;pic18f4480.h: 34052: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4480.h: 34055: typedef union {
[; ;pic18f4480.h: 34056: struct {
[; ;pic18f4480.h: 34057: unsigned SWDTEN :1;
[; ;pic18f4480.h: 34058: };
[; ;pic18f4480.h: 34059: struct {
[; ;pic18f4480.h: 34060: unsigned SWDTE :1;
[; ;pic18f4480.h: 34061: };
[; ;pic18f4480.h: 34062: } WDTCONbits_t;
[; ;pic18f4480.h: 34063: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f4480.h: 34077: extern volatile unsigned char HLVDCON @ 0xFD2;
"34079
[; ;pic18f4480.h: 34079: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4480.h: 34082: extern volatile unsigned char LVDCON @ 0xFD2;
"34084
[; ;pic18f4480.h: 34084: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4480.h: 34087: typedef union {
[; ;pic18f4480.h: 34088: struct {
[; ;pic18f4480.h: 34089: unsigned HLVDL :4;
[; ;pic18f4480.h: 34090: unsigned HLVDEN :1;
[; ;pic18f4480.h: 34091: unsigned IRVST :1;
[; ;pic18f4480.h: 34092: unsigned :1;
[; ;pic18f4480.h: 34093: unsigned VDIRMAG :1;
[; ;pic18f4480.h: 34094: };
[; ;pic18f4480.h: 34095: struct {
[; ;pic18f4480.h: 34096: unsigned HLVDL0 :1;
[; ;pic18f4480.h: 34097: unsigned HLVDL1 :1;
[; ;pic18f4480.h: 34098: unsigned HLVDL2 :1;
[; ;pic18f4480.h: 34099: unsigned HLVDL3 :1;
[; ;pic18f4480.h: 34100: };
[; ;pic18f4480.h: 34101: struct {
[; ;pic18f4480.h: 34102: unsigned LVDL0 :1;
[; ;pic18f4480.h: 34103: unsigned LVDL1 :1;
[; ;pic18f4480.h: 34104: unsigned LVDL2 :1;
[; ;pic18f4480.h: 34105: unsigned LVDL3 :1;
[; ;pic18f4480.h: 34106: unsigned LVDEN :1;
[; ;pic18f4480.h: 34107: unsigned IVRST :1;
[; ;pic18f4480.h: 34108: };
[; ;pic18f4480.h: 34109: struct {
[; ;pic18f4480.h: 34110: unsigned LVV0 :1;
[; ;pic18f4480.h: 34111: unsigned LVV1 :1;
[; ;pic18f4480.h: 34112: unsigned LVV2 :1;
[; ;pic18f4480.h: 34113: unsigned LVV3 :1;
[; ;pic18f4480.h: 34114: unsigned :1;
[; ;pic18f4480.h: 34115: unsigned BGST :1;
[; ;pic18f4480.h: 34116: };
[; ;pic18f4480.h: 34117: } HLVDCONbits_t;
[; ;pic18f4480.h: 34118: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f4480.h: 34216: typedef union {
[; ;pic18f4480.h: 34217: struct {
[; ;pic18f4480.h: 34218: unsigned HLVDL :4;
[; ;pic18f4480.h: 34219: unsigned HLVDEN :1;
[; ;pic18f4480.h: 34220: unsigned IRVST :1;
[; ;pic18f4480.h: 34221: unsigned :1;
[; ;pic18f4480.h: 34222: unsigned VDIRMAG :1;
[; ;pic18f4480.h: 34223: };
[; ;pic18f4480.h: 34224: struct {
[; ;pic18f4480.h: 34225: unsigned HLVDL0 :1;
[; ;pic18f4480.h: 34226: unsigned HLVDL1 :1;
[; ;pic18f4480.h: 34227: unsigned HLVDL2 :1;
[; ;pic18f4480.h: 34228: unsigned HLVDL3 :1;
[; ;pic18f4480.h: 34229: };
[; ;pic18f4480.h: 34230: struct {
[; ;pic18f4480.h: 34231: unsigned LVDL0 :1;
[; ;pic18f4480.h: 34232: unsigned LVDL1 :1;
[; ;pic18f4480.h: 34233: unsigned LVDL2 :1;
[; ;pic18f4480.h: 34234: unsigned LVDL3 :1;
[; ;pic18f4480.h: 34235: unsigned LVDEN :1;
[; ;pic18f4480.h: 34236: unsigned IVRST :1;
[; ;pic18f4480.h: 34237: };
[; ;pic18f4480.h: 34238: struct {
[; ;pic18f4480.h: 34239: unsigned LVV0 :1;
[; ;pic18f4480.h: 34240: unsigned LVV1 :1;
[; ;pic18f4480.h: 34241: unsigned LVV2 :1;
[; ;pic18f4480.h: 34242: unsigned LVV3 :1;
[; ;pic18f4480.h: 34243: unsigned :1;
[; ;pic18f4480.h: 34244: unsigned BGST :1;
[; ;pic18f4480.h: 34245: };
[; ;pic18f4480.h: 34246: } LVDCONbits_t;
[; ;pic18f4480.h: 34247: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f4480.h: 34346: extern volatile unsigned char OSCCON @ 0xFD3;
"34348
[; ;pic18f4480.h: 34348: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4480.h: 34351: typedef union {
[; ;pic18f4480.h: 34352: struct {
[; ;pic18f4480.h: 34353: unsigned SCS :2;
[; ;pic18f4480.h: 34354: unsigned IOFS :1;
[; ;pic18f4480.h: 34355: unsigned OSTS :1;
[; ;pic18f4480.h: 34356: unsigned IRCF :3;
[; ;pic18f4480.h: 34357: unsigned IDLEN :1;
[; ;pic18f4480.h: 34358: };
[; ;pic18f4480.h: 34359: struct {
[; ;pic18f4480.h: 34360: unsigned SCS0 :1;
[; ;pic18f4480.h: 34361: unsigned SCS1 :1;
[; ;pic18f4480.h: 34362: unsigned :2;
[; ;pic18f4480.h: 34363: unsigned IRCF0 :1;
[; ;pic18f4480.h: 34364: unsigned IRCF1 :1;
[; ;pic18f4480.h: 34365: unsigned IRCF2 :1;
[; ;pic18f4480.h: 34366: };
[; ;pic18f4480.h: 34367: } OSCCONbits_t;
[; ;pic18f4480.h: 34368: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f4480.h: 34422: extern volatile unsigned char T0CON @ 0xFD5;
"34424
[; ;pic18f4480.h: 34424: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4480.h: 34427: typedef union {
[; ;pic18f4480.h: 34428: struct {
[; ;pic18f4480.h: 34429: unsigned T0PS :3;
[; ;pic18f4480.h: 34430: unsigned PSA :1;
[; ;pic18f4480.h: 34431: unsigned T0SE :1;
[; ;pic18f4480.h: 34432: unsigned T0CS :1;
[; ;pic18f4480.h: 34433: unsigned T08BIT :1;
[; ;pic18f4480.h: 34434: unsigned TMR0ON :1;
[; ;pic18f4480.h: 34435: };
[; ;pic18f4480.h: 34436: struct {
[; ;pic18f4480.h: 34437: unsigned T0PS0 :1;
[; ;pic18f4480.h: 34438: unsigned T0PS1 :1;
[; ;pic18f4480.h: 34439: unsigned T0PS2 :1;
[; ;pic18f4480.h: 34440: unsigned T0PS3 :1;
[; ;pic18f4480.h: 34441: };
[; ;pic18f4480.h: 34442: } T0CONbits_t;
[; ;pic18f4480.h: 34443: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f4480.h: 34497: extern volatile unsigned short TMR0 @ 0xFD6;
"34499
[; ;pic18f4480.h: 34499: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4480.h: 34503: extern volatile unsigned char TMR0L @ 0xFD6;
"34505
[; ;pic18f4480.h: 34505: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4480.h: 34509: extern volatile unsigned char TMR0H @ 0xFD7;
"34511
[; ;pic18f4480.h: 34511: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4480.h: 34515: extern volatile unsigned char STATUS @ 0xFD8;
"34517
[; ;pic18f4480.h: 34517: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4480.h: 34520: typedef union {
[; ;pic18f4480.h: 34521: struct {
[; ;pic18f4480.h: 34522: unsigned C :1;
[; ;pic18f4480.h: 34523: unsigned DC :1;
[; ;pic18f4480.h: 34524: unsigned Z :1;
[; ;pic18f4480.h: 34525: unsigned OV :1;
[; ;pic18f4480.h: 34526: unsigned N :1;
[; ;pic18f4480.h: 34527: };
[; ;pic18f4480.h: 34528: struct {
[; ;pic18f4480.h: 34529: unsigned CARRY :1;
[; ;pic18f4480.h: 34530: };
[; ;pic18f4480.h: 34531: struct {
[; ;pic18f4480.h: 34532: unsigned :4;
[; ;pic18f4480.h: 34533: unsigned NEGATIVE :1;
[; ;pic18f4480.h: 34534: };
[; ;pic18f4480.h: 34535: struct {
[; ;pic18f4480.h: 34536: unsigned :3;
[; ;pic18f4480.h: 34537: unsigned OVERFLOW :1;
[; ;pic18f4480.h: 34538: };
[; ;pic18f4480.h: 34539: struct {
[; ;pic18f4480.h: 34540: unsigned :2;
[; ;pic18f4480.h: 34541: unsigned ZERO :1;
[; ;pic18f4480.h: 34542: };
[; ;pic18f4480.h: 34543: } STATUSbits_t;
[; ;pic18f4480.h: 34544: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f4480.h: 34593: extern volatile unsigned short FSR2 @ 0xFD9;
"34595
[; ;pic18f4480.h: 34595: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4480.h: 34599: extern volatile unsigned char FSR2L @ 0xFD9;
"34601
[; ;pic18f4480.h: 34601: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4480.h: 34605: extern volatile unsigned char FSR2H @ 0xFDA;
"34607
[; ;pic18f4480.h: 34607: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4480.h: 34611: extern volatile unsigned char PLUSW2 @ 0xFDB;
"34613
[; ;pic18f4480.h: 34613: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4480.h: 34617: extern volatile unsigned char PREINC2 @ 0xFDC;
"34619
[; ;pic18f4480.h: 34619: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4480.h: 34623: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"34625
[; ;pic18f4480.h: 34625: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4480.h: 34629: extern volatile unsigned char POSTINC2 @ 0xFDE;
"34631
[; ;pic18f4480.h: 34631: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4480.h: 34635: extern volatile unsigned char INDF2 @ 0xFDF;
"34637
[; ;pic18f4480.h: 34637: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4480.h: 34641: extern volatile unsigned char BSR @ 0xFE0;
"34643
[; ;pic18f4480.h: 34643: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4480.h: 34647: extern volatile unsigned short FSR1 @ 0xFE1;
"34649
[; ;pic18f4480.h: 34649: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4480.h: 34653: extern volatile unsigned char FSR1L @ 0xFE1;
"34655
[; ;pic18f4480.h: 34655: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4480.h: 34659: extern volatile unsigned char FSR1H @ 0xFE2;
"34661
[; ;pic18f4480.h: 34661: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4480.h: 34665: extern volatile unsigned char PLUSW1 @ 0xFE3;
"34667
[; ;pic18f4480.h: 34667: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4480.h: 34671: extern volatile unsigned char PREINC1 @ 0xFE4;
"34673
[; ;pic18f4480.h: 34673: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4480.h: 34677: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"34679
[; ;pic18f4480.h: 34679: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4480.h: 34683: extern volatile unsigned char POSTINC1 @ 0xFE6;
"34685
[; ;pic18f4480.h: 34685: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4480.h: 34689: extern volatile unsigned char INDF1 @ 0xFE7;
"34691
[; ;pic18f4480.h: 34691: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4480.h: 34695: extern volatile unsigned char WREG @ 0xFE8;
"34697
[; ;pic18f4480.h: 34697: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4480.h: 34701: extern volatile unsigned short FSR0 @ 0xFE9;
"34703
[; ;pic18f4480.h: 34703: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4480.h: 34707: extern volatile unsigned char FSR0L @ 0xFE9;
"34709
[; ;pic18f4480.h: 34709: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4480.h: 34713: extern volatile unsigned char FSR0H @ 0xFEA;
"34715
[; ;pic18f4480.h: 34715: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4480.h: 34719: extern volatile unsigned char PLUSW0 @ 0xFEB;
"34721
[; ;pic18f4480.h: 34721: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4480.h: 34725: extern volatile unsigned char PREINC0 @ 0xFEC;
"34727
[; ;pic18f4480.h: 34727: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4480.h: 34731: extern volatile unsigned char POSTDEC0 @ 0xFED;
"34733
[; ;pic18f4480.h: 34733: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4480.h: 34737: extern volatile unsigned char POSTINC0 @ 0xFEE;
"34739
[; ;pic18f4480.h: 34739: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4480.h: 34743: extern volatile unsigned char INDF0 @ 0xFEF;
"34745
[; ;pic18f4480.h: 34745: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4480.h: 34749: extern volatile unsigned char INTCON3 @ 0xFF0;
"34751
[; ;pic18f4480.h: 34751: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4480.h: 34754: typedef union {
[; ;pic18f4480.h: 34755: struct {
[; ;pic18f4480.h: 34756: unsigned INT1IF :1;
[; ;pic18f4480.h: 34757: unsigned INT2IF :1;
[; ;pic18f4480.h: 34758: unsigned :1;
[; ;pic18f4480.h: 34759: unsigned INT1IE :1;
[; ;pic18f4480.h: 34760: unsigned INT2IE :1;
[; ;pic18f4480.h: 34761: unsigned :1;
[; ;pic18f4480.h: 34762: unsigned INT1IP :1;
[; ;pic18f4480.h: 34763: unsigned INT2IP :1;
[; ;pic18f4480.h: 34764: };
[; ;pic18f4480.h: 34765: struct {
[; ;pic18f4480.h: 34766: unsigned INT1F :1;
[; ;pic18f4480.h: 34767: unsigned INT2F :1;
[; ;pic18f4480.h: 34768: unsigned :1;
[; ;pic18f4480.h: 34769: unsigned INT1E :1;
[; ;pic18f4480.h: 34770: unsigned INT2E :1;
[; ;pic18f4480.h: 34771: unsigned :1;
[; ;pic18f4480.h: 34772: unsigned INT1P :1;
[; ;pic18f4480.h: 34773: unsigned INT2P :1;
[; ;pic18f4480.h: 34774: };
[; ;pic18f4480.h: 34775: } INTCON3bits_t;
[; ;pic18f4480.h: 34776: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f4480.h: 34840: extern volatile unsigned char INTCON2 @ 0xFF1;
"34842
[; ;pic18f4480.h: 34842: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4480.h: 34845: typedef union {
[; ;pic18f4480.h: 34846: struct {
[; ;pic18f4480.h: 34847: unsigned :7;
[; ;pic18f4480.h: 34848: unsigned NOT_RBPU :1;
[; ;pic18f4480.h: 34849: };
[; ;pic18f4480.h: 34850: struct {
[; ;pic18f4480.h: 34851: unsigned RBIP :1;
[; ;pic18f4480.h: 34852: unsigned :1;
[; ;pic18f4480.h: 34853: unsigned TMR0IP :1;
[; ;pic18f4480.h: 34854: unsigned :1;
[; ;pic18f4480.h: 34855: unsigned INTEDG2 :1;
[; ;pic18f4480.h: 34856: unsigned INTEDG1 :1;
[; ;pic18f4480.h: 34857: unsigned INTEDG0 :1;
[; ;pic18f4480.h: 34858: unsigned nRBPU :1;
[; ;pic18f4480.h: 34859: };
[; ;pic18f4480.h: 34860: struct {
[; ;pic18f4480.h: 34861: unsigned :2;
[; ;pic18f4480.h: 34862: unsigned T0IP :1;
[; ;pic18f4480.h: 34863: unsigned :4;
[; ;pic18f4480.h: 34864: unsigned RBPU :1;
[; ;pic18f4480.h: 34865: };
[; ;pic18f4480.h: 34866: } INTCON2bits_t;
[; ;pic18f4480.h: 34867: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f4480.h: 34916: extern volatile unsigned char INTCON @ 0xFF2;
"34918
[; ;pic18f4480.h: 34918: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4480.h: 34921: typedef union {
[; ;pic18f4480.h: 34922: struct {
[; ;pic18f4480.h: 34923: unsigned RBIF :1;
[; ;pic18f4480.h: 34924: unsigned INT0IF :1;
[; ;pic18f4480.h: 34925: unsigned TMR0IF :1;
[; ;pic18f4480.h: 34926: unsigned RBIE :1;
[; ;pic18f4480.h: 34927: unsigned INT0IE :1;
[; ;pic18f4480.h: 34928: unsigned TMR0IE :1;
[; ;pic18f4480.h: 34929: unsigned PEIE_GIEL :1;
[; ;pic18f4480.h: 34930: unsigned GIE_GIEH :1;
[; ;pic18f4480.h: 34931: };
[; ;pic18f4480.h: 34932: struct {
[; ;pic18f4480.h: 34933: unsigned RBIF :1;
[; ;pic18f4480.h: 34934: unsigned INT0IF :1;
[; ;pic18f4480.h: 34935: unsigned TMR0IF :1;
[; ;pic18f4480.h: 34936: unsigned RBIE :1;
[; ;pic18f4480.h: 34937: unsigned INT0IE :1;
[; ;pic18f4480.h: 34938: unsigned TMR0IE :1;
[; ;pic18f4480.h: 34939: unsigned PEIE :1;
[; ;pic18f4480.h: 34940: unsigned GIE :1;
[; ;pic18f4480.h: 34941: };
[; ;pic18f4480.h: 34942: struct {
[; ;pic18f4480.h: 34943: unsigned RBIF :1;
[; ;pic18f4480.h: 34944: unsigned INT0IF :1;
[; ;pic18f4480.h: 34945: unsigned TMR0IF :1;
[; ;pic18f4480.h: 34946: unsigned RBIE :1;
[; ;pic18f4480.h: 34947: unsigned INT0IE :1;
[; ;pic18f4480.h: 34948: unsigned TMR0IE :1;
[; ;pic18f4480.h: 34949: unsigned GIEL :1;
[; ;pic18f4480.h: 34950: unsigned GIEH :1;
[; ;pic18f4480.h: 34951: };
[; ;pic18f4480.h: 34952: struct {
[; ;pic18f4480.h: 34953: unsigned :1;
[; ;pic18f4480.h: 34954: unsigned INT0F :1;
[; ;pic18f4480.h: 34955: unsigned T0IF :1;
[; ;pic18f4480.h: 34956: unsigned :1;
[; ;pic18f4480.h: 34957: unsigned INT0E :1;
[; ;pic18f4480.h: 34958: unsigned T0IE :1;
[; ;pic18f4480.h: 34959: unsigned PEIE :1;
[; ;pic18f4480.h: 34960: unsigned GIE :1;
[; ;pic18f4480.h: 34961: };
[; ;pic18f4480.h: 34962: struct {
[; ;pic18f4480.h: 34963: unsigned :6;
[; ;pic18f4480.h: 34964: unsigned GIEL :1;
[; ;pic18f4480.h: 34965: unsigned GIEH :1;
[; ;pic18f4480.h: 34966: };
[; ;pic18f4480.h: 34967: } INTCONbits_t;
[; ;pic18f4480.h: 34968: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f4480.h: 35052: extern volatile unsigned short PROD @ 0xFF3;
"35054
[; ;pic18f4480.h: 35054: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4480.h: 35058: extern volatile unsigned char PRODL @ 0xFF3;
"35060
[; ;pic18f4480.h: 35060: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4480.h: 35064: extern volatile unsigned char PRODH @ 0xFF4;
"35066
[; ;pic18f4480.h: 35066: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4480.h: 35070: extern volatile unsigned char TABLAT @ 0xFF5;
"35072
[; ;pic18f4480.h: 35072: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
"35080
[; ;pic18f4480.h: 35080: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4480.h: 35084: extern volatile unsigned char TBLPTRL @ 0xFF6;
"35086
[; ;pic18f4480.h: 35086: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4480.h: 35090: extern volatile unsigned char TBLPTRH @ 0xFF7;
"35092
[; ;pic18f4480.h: 35092: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4480.h: 35096: extern volatile unsigned char TBLPTRU @ 0xFF8;
"35098
[; ;pic18f4480.h: 35098: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
"35106
[; ;pic18f4480.h: 35106: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
"35113
[; ;pic18f4480.h: 35113: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4480.h: 35117: extern volatile unsigned char PCL @ 0xFF9;
"35119
[; ;pic18f4480.h: 35119: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4480.h: 35123: extern volatile unsigned char PCLATH @ 0xFFA;
"35125
[; ;pic18f4480.h: 35125: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4480.h: 35129: extern volatile unsigned char PCLATU @ 0xFFB;
"35131
[; ;pic18f4480.h: 35131: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4480.h: 35135: extern volatile unsigned char STKPTR @ 0xFFC;
"35137
[; ;pic18f4480.h: 35137: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4480.h: 35140: typedef union {
[; ;pic18f4480.h: 35141: struct {
[; ;pic18f4480.h: 35142: unsigned STKPTR :5;
[; ;pic18f4480.h: 35143: unsigned :1;
[; ;pic18f4480.h: 35144: unsigned STKUNF :1;
[; ;pic18f4480.h: 35145: unsigned STKFUL :1;
[; ;pic18f4480.h: 35146: };
[; ;pic18f4480.h: 35147: struct {
[; ;pic18f4480.h: 35148: unsigned STKPTR0 :1;
[; ;pic18f4480.h: 35149: unsigned STKPTR1 :1;
[; ;pic18f4480.h: 35150: unsigned STKPTR2 :1;
[; ;pic18f4480.h: 35151: unsigned STKPTR3 :1;
[; ;pic18f4480.h: 35152: unsigned STKPTR4 :1;
[; ;pic18f4480.h: 35153: unsigned :2;
[; ;pic18f4480.h: 35154: unsigned STKOVF :1;
[; ;pic18f4480.h: 35155: };
[; ;pic18f4480.h: 35156: } STKPTRbits_t;
[; ;pic18f4480.h: 35157: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
"35210
[; ;pic18f4480.h: 35210: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4480.h: 35214: extern volatile unsigned char TOSL @ 0xFFD;
"35216
[; ;pic18f4480.h: 35216: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4480.h: 35220: extern volatile unsigned char TOSH @ 0xFFE;
"35222
[; ;pic18f4480.h: 35222: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4480.h: 35226: extern volatile unsigned char TOSU @ 0xFFF;
"35228
[; ;pic18f4480.h: 35228: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4480.h: 35238: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4480.h: 35240: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4480.h: 35242: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4480.h: 35244: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4480.h: 35246: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f4480.h: 35248: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4480.h: 35250: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4480.h: 35252: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4480.h: 35254: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4480.h: 35256: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4480.h: 35258: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4480.h: 35260: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4480.h: 35262: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4480.h: 35264: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4480.h: 35266: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4480.h: 35268: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4480.h: 35270: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4480.h: 35272: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4480.h: 35274: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4480.h: 35276: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4480.h: 35278: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4480.h: 35280: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4480.h: 35282: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4480.h: 35284: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4480.h: 35286: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4480.h: 35288: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4480.h: 35290: extern volatile __bit B0D00 @ (((unsigned) &B0D0)*8) + 0;
[; ;pic18f4480.h: 35292: extern volatile __bit B0D01 @ (((unsigned) &B0D0)*8) + 1;
[; ;pic18f4480.h: 35294: extern volatile __bit B0D02 @ (((unsigned) &B0D0)*8) + 2;
[; ;pic18f4480.h: 35296: extern volatile __bit B0D03 @ (((unsigned) &B0D0)*8) + 3;
[; ;pic18f4480.h: 35298: extern volatile __bit B0D04 @ (((unsigned) &B0D0)*8) + 4;
[; ;pic18f4480.h: 35300: extern volatile __bit B0D05 @ (((unsigned) &B0D0)*8) + 5;
[; ;pic18f4480.h: 35302: extern volatile __bit B0D06 @ (((unsigned) &B0D0)*8) + 6;
[; ;pic18f4480.h: 35304: extern volatile __bit B0D07 @ (((unsigned) &B0D0)*8) + 7;
[; ;pic18f4480.h: 35306: extern volatile __bit B0D10 @ (((unsigned) &B0D1)*8) + 0;
[; ;pic18f4480.h: 35308: extern volatile __bit B0D11 @ (((unsigned) &B0D1)*8) + 1;
[; ;pic18f4480.h: 35310: extern volatile __bit B0D12 @ (((unsigned) &B0D1)*8) + 2;
[; ;pic18f4480.h: 35312: extern volatile __bit B0D13 @ (((unsigned) &B0D1)*8) + 3;
[; ;pic18f4480.h: 35314: extern volatile __bit B0D14 @ (((unsigned) &B0D1)*8) + 4;
[; ;pic18f4480.h: 35316: extern volatile __bit B0D15 @ (((unsigned) &B0D1)*8) + 5;
[; ;pic18f4480.h: 35318: extern volatile __bit B0D16 @ (((unsigned) &B0D1)*8) + 6;
[; ;pic18f4480.h: 35320: extern volatile __bit B0D17 @ (((unsigned) &B0D1)*8) + 7;
[; ;pic18f4480.h: 35322: extern volatile __bit B0D20 @ (((unsigned) &B0D2)*8) + 0;
[; ;pic18f4480.h: 35324: extern volatile __bit B0D21 @ (((unsigned) &B0D2)*8) + 1;
[; ;pic18f4480.h: 35326: extern volatile __bit B0D22 @ (((unsigned) &B0D2)*8) + 2;
[; ;pic18f4480.h: 35328: extern volatile __bit B0D23 @ (((unsigned) &B0D2)*8) + 3;
[; ;pic18f4480.h: 35330: extern volatile __bit B0D24 @ (((unsigned) &B0D2)*8) + 4;
[; ;pic18f4480.h: 35332: extern volatile __bit B0D25 @ (((unsigned) &B0D2)*8) + 5;
[; ;pic18f4480.h: 35334: extern volatile __bit B0D26 @ (((unsigned) &B0D2)*8) + 6;
[; ;pic18f4480.h: 35336: extern volatile __bit B0D27 @ (((unsigned) &B0D2)*8) + 7;
[; ;pic18f4480.h: 35338: extern volatile __bit B0D30 @ (((unsigned) &B0D3)*8) + 0;
[; ;pic18f4480.h: 35340: extern volatile __bit B0D31 @ (((unsigned) &B0D3)*8) + 1;
[; ;pic18f4480.h: 35342: extern volatile __bit B0D32 @ (((unsigned) &B0D3)*8) + 2;
[; ;pic18f4480.h: 35344: extern volatile __bit B0D33 @ (((unsigned) &B0D3)*8) + 3;
[; ;pic18f4480.h: 35346: extern volatile __bit B0D34 @ (((unsigned) &B0D3)*8) + 4;
[; ;pic18f4480.h: 35348: extern volatile __bit B0D35 @ (((unsigned) &B0D3)*8) + 5;
[; ;pic18f4480.h: 35350: extern volatile __bit B0D36 @ (((unsigned) &B0D3)*8) + 6;
[; ;pic18f4480.h: 35352: extern volatile __bit B0D37 @ (((unsigned) &B0D3)*8) + 7;
[; ;pic18f4480.h: 35354: extern volatile __bit B0D40 @ (((unsigned) &B0D4)*8) + 0;
[; ;pic18f4480.h: 35356: extern volatile __bit B0D41 @ (((unsigned) &B0D4)*8) + 1;
[; ;pic18f4480.h: 35358: extern volatile __bit B0D42 @ (((unsigned) &B0D4)*8) + 2;
[; ;pic18f4480.h: 35360: extern volatile __bit B0D43 @ (((unsigned) &B0D4)*8) + 3;
[; ;pic18f4480.h: 35362: extern volatile __bit B0D44 @ (((unsigned) &B0D4)*8) + 4;
[; ;pic18f4480.h: 35364: extern volatile __bit B0D45 @ (((unsigned) &B0D4)*8) + 5;
[; ;pic18f4480.h: 35366: extern volatile __bit B0D46 @ (((unsigned) &B0D4)*8) + 6;
[; ;pic18f4480.h: 35368: extern volatile __bit B0D47 @ (((unsigned) &B0D4)*8) + 7;
[; ;pic18f4480.h: 35370: extern volatile __bit B0D50 @ (((unsigned) &B0D5)*8) + 0;
[; ;pic18f4480.h: 35372: extern volatile __bit B0D51 @ (((unsigned) &B0D5)*8) + 1;
[; ;pic18f4480.h: 35374: extern volatile __bit B0D52 @ (((unsigned) &B0D5)*8) + 2;
[; ;pic18f4480.h: 35376: extern volatile __bit B0D53 @ (((unsigned) &B0D5)*8) + 3;
[; ;pic18f4480.h: 35378: extern volatile __bit B0D54 @ (((unsigned) &B0D5)*8) + 4;
[; ;pic18f4480.h: 35380: extern volatile __bit B0D55 @ (((unsigned) &B0D5)*8) + 5;
[; ;pic18f4480.h: 35382: extern volatile __bit B0D56 @ (((unsigned) &B0D5)*8) + 6;
[; ;pic18f4480.h: 35384: extern volatile __bit B0D57 @ (((unsigned) &B0D5)*8) + 7;
[; ;pic18f4480.h: 35386: extern volatile __bit B0D60 @ (((unsigned) &B0D6)*8) + 0;
[; ;pic18f4480.h: 35388: extern volatile __bit B0D61 @ (((unsigned) &B0D6)*8) + 1;
[; ;pic18f4480.h: 35390: extern volatile __bit B0D62 @ (((unsigned) &B0D6)*8) + 2;
[; ;pic18f4480.h: 35392: extern volatile __bit B0D63 @ (((unsigned) &B0D6)*8) + 3;
[; ;pic18f4480.h: 35394: extern volatile __bit B0D64 @ (((unsigned) &B0D6)*8) + 4;
[; ;pic18f4480.h: 35396: extern volatile __bit B0D65 @ (((unsigned) &B0D6)*8) + 5;
[; ;pic18f4480.h: 35398: extern volatile __bit B0D66 @ (((unsigned) &B0D6)*8) + 6;
[; ;pic18f4480.h: 35400: extern volatile __bit B0D67 @ (((unsigned) &B0D6)*8) + 7;
[; ;pic18f4480.h: 35402: extern volatile __bit B0D70 @ (((unsigned) &B0D7)*8) + 0;
[; ;pic18f4480.h: 35404: extern volatile __bit B0D71 @ (((unsigned) &B0D7)*8) + 1;
[; ;pic18f4480.h: 35406: extern volatile __bit B0D72 @ (((unsigned) &B0D7)*8) + 2;
[; ;pic18f4480.h: 35408: extern volatile __bit B0D73 @ (((unsigned) &B0D7)*8) + 3;
[; ;pic18f4480.h: 35410: extern volatile __bit B0D74 @ (((unsigned) &B0D7)*8) + 4;
[; ;pic18f4480.h: 35412: extern volatile __bit B0D75 @ (((unsigned) &B0D7)*8) + 5;
[; ;pic18f4480.h: 35414: extern volatile __bit B0D76 @ (((unsigned) &B0D7)*8) + 6;
[; ;pic18f4480.h: 35416: extern volatile __bit B0D77 @ (((unsigned) &B0D7)*8) + 7;
[; ;pic18f4480.h: 35418: extern volatile __bit B0DLC0 @ (((unsigned) &B0DLC)*8) + 0;
[; ;pic18f4480.h: 35420: extern volatile __bit B0DLC1 @ (((unsigned) &B0DLC)*8) + 1;
[; ;pic18f4480.h: 35422: extern volatile __bit B0DLC2 @ (((unsigned) &B0DLC)*8) + 2;
[; ;pic18f4480.h: 35424: extern volatile __bit B0DLC3 @ (((unsigned) &B0DLC)*8) + 3;
[; ;pic18f4480.h: 35426: extern volatile __bit B0EID0 @ (((unsigned) &B0EIDL)*8) + 0;
[; ;pic18f4480.h: 35428: extern volatile __bit B0EID1 @ (((unsigned) &B0EIDL)*8) + 1;
[; ;pic18f4480.h: 35430: extern volatile __bit B0EID10 @ (((unsigned) &B0EIDH)*8) + 2;
[; ;pic18f4480.h: 35432: extern volatile __bit B0EID11 @ (((unsigned) &B0EIDH)*8) + 3;
[; ;pic18f4480.h: 35434: extern volatile __bit B0EID12 @ (((unsigned) &B0EIDH)*8) + 4;
[; ;pic18f4480.h: 35436: extern volatile __bit B0EID13 @ (((unsigned) &B0EIDH)*8) + 5;
[; ;pic18f4480.h: 35438: extern volatile __bit B0EID14 @ (((unsigned) &B0EIDH)*8) + 6;
[; ;pic18f4480.h: 35440: extern volatile __bit B0EID15 @ (((unsigned) &B0EIDH)*8) + 7;
[; ;pic18f4480.h: 35442: extern volatile __bit B0EID16 @ (((unsigned) &B0SIDL)*8) + 0;
[; ;pic18f4480.h: 35444: extern volatile __bit B0EID17 @ (((unsigned) &B0SIDL)*8) + 1;
[; ;pic18f4480.h: 35446: extern volatile __bit B0EID2 @ (((unsigned) &B0EIDL)*8) + 2;
[; ;pic18f4480.h: 35448: extern volatile __bit B0EID3 @ (((unsigned) &B0EIDL)*8) + 3;
[; ;pic18f4480.h: 35450: extern volatile __bit B0EID4 @ (((unsigned) &B0EIDL)*8) + 4;
[; ;pic18f4480.h: 35452: extern volatile __bit B0EID5 @ (((unsigned) &B0EIDL)*8) + 5;
[; ;pic18f4480.h: 35454: extern volatile __bit B0EID6 @ (((unsigned) &B0EIDL)*8) + 6;
[; ;pic18f4480.h: 35456: extern volatile __bit B0EID7 @ (((unsigned) &B0EIDL)*8) + 7;
[; ;pic18f4480.h: 35458: extern volatile __bit B0EID8 @ (((unsigned) &B0EIDH)*8) + 0;
[; ;pic18f4480.h: 35460: extern volatile __bit B0EID9 @ (((unsigned) &B0EIDH)*8) + 1;
[; ;pic18f4480.h: 35462: extern volatile __bit B0EXID @ (((unsigned) &B0SIDL)*8) + 3;
[; ;pic18f4480.h: 35464: extern volatile __bit B0FILHIT0 @ (((unsigned) &B0CON)*8) + 0;
[; ;pic18f4480.h: 35466: extern volatile __bit B0FILHIT1 @ (((unsigned) &B0CON)*8) + 1;
[; ;pic18f4480.h: 35468: extern volatile __bit B0FILHIT2 @ (((unsigned) &B0CON)*8) + 2;
[; ;pic18f4480.h: 35470: extern volatile __bit B0FILHIT3 @ (((unsigned) &B0CON)*8) + 3;
[; ;pic18f4480.h: 35472: extern volatile __bit B0FILHIT4 @ (((unsigned) &B0CON)*8) + 4;
[; ;pic18f4480.h: 35474: extern volatile __bit B0IE @ (((unsigned) &BIE0)*8) + 2;
[; ;pic18f4480.h: 35476: extern volatile __bit B0RB0 @ (((unsigned) &B0DLC)*8) + 4;
[; ;pic18f4480.h: 35478: extern volatile __bit B0RB1 @ (((unsigned) &B0DLC)*8) + 5;
[; ;pic18f4480.h: 35480: extern volatile __bit B0RTREN @ (((unsigned) &B0CON)*8) + 2;
[; ;pic18f4480.h: 35482: extern volatile __bit B0RTRRO @ (((unsigned) &B0CON)*8) + 5;
[; ;pic18f4480.h: 35484: extern volatile __bit B0RXFUL @ (((unsigned) &B0CON)*8) + 7;
[; ;pic18f4480.h: 35486: extern volatile __bit B0RXM1 @ (((unsigned) &B0CON)*8) + 6;
[; ;pic18f4480.h: 35488: extern volatile __bit B0RXRTR @ (((unsigned) &B0DLC)*8) + 6;
[; ;pic18f4480.h: 35490: extern volatile __bit B0SID0 @ (((unsigned) &B0SIDL)*8) + 5;
[; ;pic18f4480.h: 35492: extern volatile __bit B0SID1 @ (((unsigned) &B0SIDL)*8) + 6;
[; ;pic18f4480.h: 35494: extern volatile __bit B0SID10 @ (((unsigned) &B0SIDH)*8) + 7;
[; ;pic18f4480.h: 35496: extern volatile __bit B0SID2 @ (((unsigned) &B0SIDL)*8) + 7;
[; ;pic18f4480.h: 35498: extern volatile __bit B0SID3 @ (((unsigned) &B0SIDH)*8) + 0;
[; ;pic18f4480.h: 35500: extern volatile __bit B0SID4 @ (((unsigned) &B0SIDH)*8) + 1;
[; ;pic18f4480.h: 35502: extern volatile __bit B0SID5 @ (((unsigned) &B0SIDH)*8) + 2;
[; ;pic18f4480.h: 35504: extern volatile __bit B0SID6 @ (((unsigned) &B0SIDH)*8) + 3;
[; ;pic18f4480.h: 35506: extern volatile __bit B0SID7 @ (((unsigned) &B0SIDH)*8) + 4;
[; ;pic18f4480.h: 35508: extern volatile __bit B0SID8 @ (((unsigned) &B0SIDH)*8) + 5;
[; ;pic18f4480.h: 35510: extern volatile __bit B0SID9 @ (((unsigned) &B0SIDH)*8) + 6;
[; ;pic18f4480.h: 35512: extern volatile __bit B0SRR @ (((unsigned) &B0SIDL)*8) + 4;
[; ;pic18f4480.h: 35514: extern volatile __bit B0TXABT @ (((unsigned) &B0CON)*8) + 6;
[; ;pic18f4480.h: 35516: extern volatile __bit B0TXB3IF @ (((unsigned) &B0CON)*8) + 7;
[; ;pic18f4480.h: 35518: extern volatile __bit B0TXEN @ (((unsigned) &BSEL0)*8) + 2;
[; ;pic18f4480.h: 35520: extern volatile __bit B0TXERR @ (((unsigned) &B0CON)*8) + 4;
[; ;pic18f4480.h: 35522: extern volatile __bit B0TXLARB @ (((unsigned) &B0CON)*8) + 5;
[; ;pic18f4480.h: 35524: extern volatile __bit B0TXPRI0 @ (((unsigned) &B0CON)*8) + 0;
[; ;pic18f4480.h: 35526: extern volatile __bit B0TXPRI1 @ (((unsigned) &B0CON)*8) + 1;
[; ;pic18f4480.h: 35528: extern volatile __bit B0TXREQ @ (((unsigned) &B0CON)*8) + 3;
[; ;pic18f4480.h: 35530: extern volatile __bit B1D00 @ (((unsigned) &B1D0)*8) + 0;
[; ;pic18f4480.h: 35532: extern volatile __bit B1D01 @ (((unsigned) &B1D0)*8) + 1;
[; ;pic18f4480.h: 35534: extern volatile __bit B1D02 @ (((unsigned) &B1D0)*8) + 2;
[; ;pic18f4480.h: 35536: extern volatile __bit B1D03 @ (((unsigned) &B1D0)*8) + 3;
[; ;pic18f4480.h: 35538: extern volatile __bit B1D04 @ (((unsigned) &B1D0)*8) + 4;
[; ;pic18f4480.h: 35540: extern volatile __bit B1D05 @ (((unsigned) &B1D0)*8) + 5;
[; ;pic18f4480.h: 35542: extern volatile __bit B1D06 @ (((unsigned) &B1D0)*8) + 6;
[; ;pic18f4480.h: 35544: extern volatile __bit B1D07 @ (((unsigned) &B1D0)*8) + 7;
[; ;pic18f4480.h: 35546: extern volatile __bit B1D10 @ (((unsigned) &B1D1)*8) + 0;
[; ;pic18f4480.h: 35548: extern volatile __bit B1D11 @ (((unsigned) &B1D1)*8) + 1;
[; ;pic18f4480.h: 35550: extern volatile __bit B1D12 @ (((unsigned) &B1D1)*8) + 2;
[; ;pic18f4480.h: 35552: extern volatile __bit B1D13 @ (((unsigned) &B1D1)*8) + 3;
[; ;pic18f4480.h: 35554: extern volatile __bit B1D14 @ (((unsigned) &B1D1)*8) + 4;
[; ;pic18f4480.h: 35556: extern volatile __bit B1D15 @ (((unsigned) &B1D1)*8) + 5;
[; ;pic18f4480.h: 35558: extern volatile __bit B1D16 @ (((unsigned) &B1D1)*8) + 6;
[; ;pic18f4480.h: 35560: extern volatile __bit B1D17 @ (((unsigned) &B1D1)*8) + 7;
[; ;pic18f4480.h: 35562: extern volatile __bit B1D20 @ (((unsigned) &B1D2)*8) + 0;
[; ;pic18f4480.h: 35564: extern volatile __bit B1D21 @ (((unsigned) &B1D2)*8) + 1;
[; ;pic18f4480.h: 35566: extern volatile __bit B1D22 @ (((unsigned) &B1D2)*8) + 2;
[; ;pic18f4480.h: 35568: extern volatile __bit B1D23 @ (((unsigned) &B1D2)*8) + 3;
[; ;pic18f4480.h: 35570: extern volatile __bit B1D24 @ (((unsigned) &B1D2)*8) + 4;
[; ;pic18f4480.h: 35572: extern volatile __bit B1D25 @ (((unsigned) &B1D2)*8) + 5;
[; ;pic18f4480.h: 35574: extern volatile __bit B1D26 @ (((unsigned) &B1D2)*8) + 6;
[; ;pic18f4480.h: 35576: extern volatile __bit B1D27 @ (((unsigned) &B1D2)*8) + 7;
[; ;pic18f4480.h: 35578: extern volatile __bit B1D30 @ (((unsigned) &B1D3)*8) + 0;
[; ;pic18f4480.h: 35580: extern volatile __bit B1D31 @ (((unsigned) &B1D3)*8) + 1;
[; ;pic18f4480.h: 35582: extern volatile __bit B1D32 @ (((unsigned) &B1D3)*8) + 2;
[; ;pic18f4480.h: 35584: extern volatile __bit B1D33 @ (((unsigned) &B1D3)*8) + 3;
[; ;pic18f4480.h: 35586: extern volatile __bit B1D34 @ (((unsigned) &B1D3)*8) + 4;
[; ;pic18f4480.h: 35588: extern volatile __bit B1D35 @ (((unsigned) &B1D3)*8) + 5;
[; ;pic18f4480.h: 35590: extern volatile __bit B1D36 @ (((unsigned) &B1D3)*8) + 6;
[; ;pic18f4480.h: 35592: extern volatile __bit B1D37 @ (((unsigned) &B1D3)*8) + 7;
[; ;pic18f4480.h: 35594: extern volatile __bit B1D40 @ (((unsigned) &B1D4)*8) + 0;
[; ;pic18f4480.h: 35596: extern volatile __bit B1D41 @ (((unsigned) &B1D4)*8) + 1;
[; ;pic18f4480.h: 35598: extern volatile __bit B1D42 @ (((unsigned) &B1D4)*8) + 2;
[; ;pic18f4480.h: 35600: extern volatile __bit B1D43 @ (((unsigned) &B1D4)*8) + 3;
[; ;pic18f4480.h: 35602: extern volatile __bit B1D44 @ (((unsigned) &B1D4)*8) + 4;
[; ;pic18f4480.h: 35604: extern volatile __bit B1D45 @ (((unsigned) &B1D4)*8) + 5;
[; ;pic18f4480.h: 35606: extern volatile __bit B1D46 @ (((unsigned) &B1D4)*8) + 6;
[; ;pic18f4480.h: 35608: extern volatile __bit B1D47 @ (((unsigned) &B1D4)*8) + 7;
[; ;pic18f4480.h: 35610: extern volatile __bit B1D50 @ (((unsigned) &B1D5)*8) + 0;
[; ;pic18f4480.h: 35612: extern volatile __bit B1D51 @ (((unsigned) &B1D5)*8) + 1;
[; ;pic18f4480.h: 35614: extern volatile __bit B1D52 @ (((unsigned) &B1D5)*8) + 2;
[; ;pic18f4480.h: 35616: extern volatile __bit B1D53 @ (((unsigned) &B1D5)*8) + 3;
[; ;pic18f4480.h: 35618: extern volatile __bit B1D54 @ (((unsigned) &B1D5)*8) + 4;
[; ;pic18f4480.h: 35620: extern volatile __bit B1D55 @ (((unsigned) &B1D5)*8) + 5;
[; ;pic18f4480.h: 35622: extern volatile __bit B1D56 @ (((unsigned) &B1D5)*8) + 6;
[; ;pic18f4480.h: 35624: extern volatile __bit B1D57 @ (((unsigned) &B1D5)*8) + 7;
[; ;pic18f4480.h: 35626: extern volatile __bit B1D60 @ (((unsigned) &B1D6)*8) + 0;
[; ;pic18f4480.h: 35628: extern volatile __bit B1D61 @ (((unsigned) &B1D6)*8) + 1;
[; ;pic18f4480.h: 35630: extern volatile __bit B1D62 @ (((unsigned) &B1D6)*8) + 2;
[; ;pic18f4480.h: 35632: extern volatile __bit B1D63 @ (((unsigned) &B1D6)*8) + 3;
[; ;pic18f4480.h: 35634: extern volatile __bit B1D64 @ (((unsigned) &B1D6)*8) + 4;
[; ;pic18f4480.h: 35636: extern volatile __bit B1D65 @ (((unsigned) &B1D6)*8) + 5;
[; ;pic18f4480.h: 35638: extern volatile __bit B1D66 @ (((unsigned) &B1D6)*8) + 6;
[; ;pic18f4480.h: 35640: extern volatile __bit B1D67 @ (((unsigned) &B1D6)*8) + 7;
[; ;pic18f4480.h: 35642: extern volatile __bit B1D70 @ (((unsigned) &B1D7)*8) + 0;
[; ;pic18f4480.h: 35644: extern volatile __bit B1D71 @ (((unsigned) &B1D7)*8) + 1;
[; ;pic18f4480.h: 35646: extern volatile __bit B1D72 @ (((unsigned) &B1D7)*8) + 2;
[; ;pic18f4480.h: 35648: extern volatile __bit B1D73 @ (((unsigned) &B1D7)*8) + 3;
[; ;pic18f4480.h: 35650: extern volatile __bit B1D74 @ (((unsigned) &B1D7)*8) + 4;
[; ;pic18f4480.h: 35652: extern volatile __bit B1D75 @ (((unsigned) &B1D7)*8) + 5;
[; ;pic18f4480.h: 35654: extern volatile __bit B1D76 @ (((unsigned) &B1D7)*8) + 6;
[; ;pic18f4480.h: 35656: extern volatile __bit B1D77 @ (((unsigned) &B1D7)*8) + 7;
[; ;pic18f4480.h: 35658: extern volatile __bit B1DLC0 @ (((unsigned) &B1DLC)*8) + 0;
[; ;pic18f4480.h: 35660: extern volatile __bit B1DLC1 @ (((unsigned) &B1DLC)*8) + 1;
[; ;pic18f4480.h: 35662: extern volatile __bit B1DLC2 @ (((unsigned) &B1DLC)*8) + 2;
[; ;pic18f4480.h: 35664: extern volatile __bit B1DLC3 @ (((unsigned) &B1DLC)*8) + 3;
[; ;pic18f4480.h: 35666: extern volatile __bit B1EID0 @ (((unsigned) &B1EIDL)*8) + 0;
[; ;pic18f4480.h: 35668: extern volatile __bit B1EID1 @ (((unsigned) &B1EIDL)*8) + 1;
[; ;pic18f4480.h: 35670: extern volatile __bit B1EID10 @ (((unsigned) &B1EIDH)*8) + 2;
[; ;pic18f4480.h: 35672: extern volatile __bit B1EID11 @ (((unsigned) &B1EIDH)*8) + 3;
[; ;pic18f4480.h: 35674: extern volatile __bit B1EID12 @ (((unsigned) &B1EIDH)*8) + 4;
[; ;pic18f4480.h: 35676: extern volatile __bit B1EID13 @ (((unsigned) &B1EIDH)*8) + 5;
[; ;pic18f4480.h: 35678: extern volatile __bit B1EID14 @ (((unsigned) &B1EIDH)*8) + 6;
[; ;pic18f4480.h: 35680: extern volatile __bit B1EID15 @ (((unsigned) &B1EIDH)*8) + 7;
[; ;pic18f4480.h: 35682: extern volatile __bit B1EID16 @ (((unsigned) &B1SIDL)*8) + 0;
[; ;pic18f4480.h: 35684: extern volatile __bit B1EID17 @ (((unsigned) &B1SIDL)*8) + 1;
[; ;pic18f4480.h: 35686: extern volatile __bit B1EID2 @ (((unsigned) &B1EIDL)*8) + 2;
[; ;pic18f4480.h: 35688: extern volatile __bit B1EID3 @ (((unsigned) &B1EIDL)*8) + 3;
[; ;pic18f4480.h: 35690: extern volatile __bit B1EID4 @ (((unsigned) &B1EIDL)*8) + 4;
[; ;pic18f4480.h: 35692: extern volatile __bit B1EID5 @ (((unsigned) &B1EIDL)*8) + 5;
[; ;pic18f4480.h: 35694: extern volatile __bit B1EID6 @ (((unsigned) &B1EIDL)*8) + 6;
[; ;pic18f4480.h: 35696: extern volatile __bit B1EID7 @ (((unsigned) &B1EIDL)*8) + 7;
[; ;pic18f4480.h: 35698: extern volatile __bit B1EID8 @ (((unsigned) &B1EIDH)*8) + 0;
[; ;pic18f4480.h: 35700: extern volatile __bit B1EID9 @ (((unsigned) &B1EIDH)*8) + 1;
[; ;pic18f4480.h: 35702: extern volatile __bit B1EXID @ (((unsigned) &B1SIDL)*8) + 3;
[; ;pic18f4480.h: 35704: extern volatile __bit B1FILHIT0 @ (((unsigned) &B1CON)*8) + 0;
[; ;pic18f4480.h: 35706: extern volatile __bit B1FILHIT1 @ (((unsigned) &B1CON)*8) + 1;
[; ;pic18f4480.h: 35708: extern volatile __bit B1FILHIT2 @ (((unsigned) &B1CON)*8) + 2;
[; ;pic18f4480.h: 35710: extern volatile __bit B1FILHIT3 @ (((unsigned) &B1CON)*8) + 3;
[; ;pic18f4480.h: 35712: extern volatile __bit B1FILHIT4 @ (((unsigned) &B1CON)*8) + 4;
[; ;pic18f4480.h: 35714: extern volatile __bit B1IE @ (((unsigned) &BIE0)*8) + 3;
[; ;pic18f4480.h: 35716: extern volatile __bit B1RB0 @ (((unsigned) &B1DLC)*8) + 4;
[; ;pic18f4480.h: 35718: extern volatile __bit B1RB1 @ (((unsigned) &B1DLC)*8) + 5;
[; ;pic18f4480.h: 35720: extern volatile __bit B1RTREN @ (((unsigned) &B1CON)*8) + 2;
[; ;pic18f4480.h: 35722: extern volatile __bit B1RTRRO @ (((unsigned) &B1CON)*8) + 5;
[; ;pic18f4480.h: 35724: extern volatile __bit B1RXFUL @ (((unsigned) &B1CON)*8) + 7;
[; ;pic18f4480.h: 35726: extern volatile __bit B1RXM1 @ (((unsigned) &B1CON)*8) + 6;
[; ;pic18f4480.h: 35728: extern volatile __bit B1RXRTR @ (((unsigned) &B1DLC)*8) + 6;
[; ;pic18f4480.h: 35730: extern volatile __bit B1SID0 @ (((unsigned) &B1SIDL)*8) + 5;
[; ;pic18f4480.h: 35732: extern volatile __bit B1SID1 @ (((unsigned) &B1SIDL)*8) + 6;
[; ;pic18f4480.h: 35734: extern volatile __bit B1SID10 @ (((unsigned) &B1SIDH)*8) + 7;
[; ;pic18f4480.h: 35736: extern volatile __bit B1SID2 @ (((unsigned) &B1SIDL)*8) + 7;
[; ;pic18f4480.h: 35738: extern volatile __bit B1SID3 @ (((unsigned) &B1SIDH)*8) + 0;
[; ;pic18f4480.h: 35740: extern volatile __bit B1SID4 @ (((unsigned) &B1SIDH)*8) + 1;
[; ;pic18f4480.h: 35742: extern volatile __bit B1SID5 @ (((unsigned) &B1SIDH)*8) + 2;
[; ;pic18f4480.h: 35744: extern volatile __bit B1SID6 @ (((unsigned) &B1SIDH)*8) + 3;
[; ;pic18f4480.h: 35746: extern volatile __bit B1SID7 @ (((unsigned) &B1SIDH)*8) + 4;
[; ;pic18f4480.h: 35748: extern volatile __bit B1SID8 @ (((unsigned) &B1SIDH)*8) + 5;
[; ;pic18f4480.h: 35750: extern volatile __bit B1SID9 @ (((unsigned) &B1SIDH)*8) + 6;
[; ;pic18f4480.h: 35752: extern volatile __bit B1SRR @ (((unsigned) &B1SIDL)*8) + 4;
[; ;pic18f4480.h: 35754: extern volatile __bit B1TXABT @ (((unsigned) &B1CON)*8) + 6;
[; ;pic18f4480.h: 35756: extern volatile __bit B1TXB3IF @ (((unsigned) &B1CON)*8) + 7;
[; ;pic18f4480.h: 35758: extern volatile __bit B1TXEN @ (((unsigned) &BSEL0)*8) + 3;
[; ;pic18f4480.h: 35760: extern volatile __bit B1TXERR @ (((unsigned) &B1CON)*8) + 4;
[; ;pic18f4480.h: 35762: extern volatile __bit B1TXLARB @ (((unsigned) &B1CON)*8) + 5;
[; ;pic18f4480.h: 35764: extern volatile __bit B1TXPRI0 @ (((unsigned) &B1CON)*8) + 0;
[; ;pic18f4480.h: 35766: extern volatile __bit B1TXPRI1 @ (((unsigned) &B1CON)*8) + 1;
[; ;pic18f4480.h: 35768: extern volatile __bit B1TXREQ @ (((unsigned) &B1CON)*8) + 3;
[; ;pic18f4480.h: 35770: extern volatile __bit B2D00 @ (((unsigned) &B2D0)*8) + 0;
[; ;pic18f4480.h: 35772: extern volatile __bit B2D01 @ (((unsigned) &B2D0)*8) + 1;
[; ;pic18f4480.h: 35774: extern volatile __bit B2D02 @ (((unsigned) &B2D0)*8) + 2;
[; ;pic18f4480.h: 35776: extern volatile __bit B2D03 @ (((unsigned) &B2D0)*8) + 3;
[; ;pic18f4480.h: 35778: extern volatile __bit B2D04 @ (((unsigned) &B2D0)*8) + 4;
[; ;pic18f4480.h: 35780: extern volatile __bit B2D05 @ (((unsigned) &B2D0)*8) + 5;
[; ;pic18f4480.h: 35782: extern volatile __bit B2D06 @ (((unsigned) &B2D0)*8) + 6;
[; ;pic18f4480.h: 35784: extern volatile __bit B2D07 @ (((unsigned) &B2D0)*8) + 7;
[; ;pic18f4480.h: 35786: extern volatile __bit B2D10 @ (((unsigned) &B2D1)*8) + 0;
[; ;pic18f4480.h: 35788: extern volatile __bit B2D11 @ (((unsigned) &B2D1)*8) + 1;
[; ;pic18f4480.h: 35790: extern volatile __bit B2D12 @ (((unsigned) &B2D1)*8) + 2;
[; ;pic18f4480.h: 35792: extern volatile __bit B2D13 @ (((unsigned) &B2D1)*8) + 3;
[; ;pic18f4480.h: 35794: extern volatile __bit B2D14 @ (((unsigned) &B2D1)*8) + 4;
[; ;pic18f4480.h: 35796: extern volatile __bit B2D15 @ (((unsigned) &B2D1)*8) + 5;
[; ;pic18f4480.h: 35798: extern volatile __bit B2D16 @ (((unsigned) &B2D1)*8) + 6;
[; ;pic18f4480.h: 35800: extern volatile __bit B2D17 @ (((unsigned) &B2D1)*8) + 7;
[; ;pic18f4480.h: 35802: extern volatile __bit B2D20 @ (((unsigned) &B2D2)*8) + 0;
[; ;pic18f4480.h: 35804: extern volatile __bit B2D21 @ (((unsigned) &B2D2)*8) + 1;
[; ;pic18f4480.h: 35806: extern volatile __bit B2D22 @ (((unsigned) &B2D2)*8) + 2;
[; ;pic18f4480.h: 35808: extern volatile __bit B2D23 @ (((unsigned) &B2D2)*8) + 3;
[; ;pic18f4480.h: 35810: extern volatile __bit B2D24 @ (((unsigned) &B2D2)*8) + 4;
[; ;pic18f4480.h: 35812: extern volatile __bit B2D25 @ (((unsigned) &B2D2)*8) + 5;
[; ;pic18f4480.h: 35814: extern volatile __bit B2D26 @ (((unsigned) &B2D2)*8) + 6;
[; ;pic18f4480.h: 35816: extern volatile __bit B2D27 @ (((unsigned) &B2D2)*8) + 7;
[; ;pic18f4480.h: 35818: extern volatile __bit B2D30 @ (((unsigned) &B2D3)*8) + 0;
[; ;pic18f4480.h: 35820: extern volatile __bit B2D31 @ (((unsigned) &B2D3)*8) + 1;
[; ;pic18f4480.h: 35822: extern volatile __bit B2D32 @ (((unsigned) &B2D3)*8) + 2;
[; ;pic18f4480.h: 35824: extern volatile __bit B2D33 @ (((unsigned) &B2D3)*8) + 3;
[; ;pic18f4480.h: 35826: extern volatile __bit B2D34 @ (((unsigned) &B2D3)*8) + 4;
[; ;pic18f4480.h: 35828: extern volatile __bit B2D35 @ (((unsigned) &B2D3)*8) + 5;
[; ;pic18f4480.h: 35830: extern volatile __bit B2D36 @ (((unsigned) &B2D3)*8) + 6;
[; ;pic18f4480.h: 35832: extern volatile __bit B2D37 @ (((unsigned) &B2D3)*8) + 7;
[; ;pic18f4480.h: 35834: extern volatile __bit B2D40 @ (((unsigned) &B2D4)*8) + 0;
[; ;pic18f4480.h: 35836: extern volatile __bit B2D41 @ (((unsigned) &B2D4)*8) + 1;
[; ;pic18f4480.h: 35838: extern volatile __bit B2D42 @ (((unsigned) &B2D4)*8) + 2;
[; ;pic18f4480.h: 35840: extern volatile __bit B2D43 @ (((unsigned) &B2D4)*8) + 3;
[; ;pic18f4480.h: 35842: extern volatile __bit B2D44 @ (((unsigned) &B2D4)*8) + 4;
[; ;pic18f4480.h: 35844: extern volatile __bit B2D45 @ (((unsigned) &B2D4)*8) + 5;
[; ;pic18f4480.h: 35846: extern volatile __bit B2D46 @ (((unsigned) &B2D4)*8) + 6;
[; ;pic18f4480.h: 35848: extern volatile __bit B2D47 @ (((unsigned) &B2D4)*8) + 7;
[; ;pic18f4480.h: 35850: extern volatile __bit B2D50 @ (((unsigned) &B2D5)*8) + 0;
[; ;pic18f4480.h: 35852: extern volatile __bit B2D51 @ (((unsigned) &B2D5)*8) + 1;
[; ;pic18f4480.h: 35854: extern volatile __bit B2D52 @ (((unsigned) &B2D5)*8) + 2;
[; ;pic18f4480.h: 35856: extern volatile __bit B2D53 @ (((unsigned) &B2D5)*8) + 3;
[; ;pic18f4480.h: 35858: extern volatile __bit B2D54 @ (((unsigned) &B2D5)*8) + 4;
[; ;pic18f4480.h: 35860: extern volatile __bit B2D55 @ (((unsigned) &B2D5)*8) + 5;
[; ;pic18f4480.h: 35862: extern volatile __bit B2D56 @ (((unsigned) &B2D5)*8) + 6;
[; ;pic18f4480.h: 35864: extern volatile __bit B2D57 @ (((unsigned) &B2D5)*8) + 7;
[; ;pic18f4480.h: 35866: extern volatile __bit B2D60 @ (((unsigned) &B2D6)*8) + 0;
[; ;pic18f4480.h: 35868: extern volatile __bit B2D61 @ (((unsigned) &B2D6)*8) + 1;
[; ;pic18f4480.h: 35870: extern volatile __bit B2D62 @ (((unsigned) &B2D6)*8) + 2;
[; ;pic18f4480.h: 35872: extern volatile __bit B2D63 @ (((unsigned) &B2D6)*8) + 3;
[; ;pic18f4480.h: 35874: extern volatile __bit B2D64 @ (((unsigned) &B2D6)*8) + 4;
[; ;pic18f4480.h: 35876: extern volatile __bit B2D65 @ (((unsigned) &B2D6)*8) + 5;
[; ;pic18f4480.h: 35878: extern volatile __bit B2D66 @ (((unsigned) &B2D6)*8) + 6;
[; ;pic18f4480.h: 35880: extern volatile __bit B2D67 @ (((unsigned) &B2D6)*8) + 7;
[; ;pic18f4480.h: 35882: extern volatile __bit B2D70 @ (((unsigned) &B2D7)*8) + 0;
[; ;pic18f4480.h: 35884: extern volatile __bit B2D71 @ (((unsigned) &B2D7)*8) + 1;
[; ;pic18f4480.h: 35886: extern volatile __bit B2D72 @ (((unsigned) &B2D7)*8) + 2;
[; ;pic18f4480.h: 35888: extern volatile __bit B2D73 @ (((unsigned) &B2D7)*8) + 3;
[; ;pic18f4480.h: 35890: extern volatile __bit B2D74 @ (((unsigned) &B2D7)*8) + 4;
[; ;pic18f4480.h: 35892: extern volatile __bit B2D75 @ (((unsigned) &B2D7)*8) + 5;
[; ;pic18f4480.h: 35894: extern volatile __bit B2D76 @ (((unsigned) &B2D7)*8) + 6;
[; ;pic18f4480.h: 35896: extern volatile __bit B2D77 @ (((unsigned) &B2D7)*8) + 7;
[; ;pic18f4480.h: 35898: extern volatile __bit B2DLC0 @ (((unsigned) &B2DLC)*8) + 0;
[; ;pic18f4480.h: 35900: extern volatile __bit B2DLC1 @ (((unsigned) &B2DLC)*8) + 1;
[; ;pic18f4480.h: 35902: extern volatile __bit B2DLC2 @ (((unsigned) &B2DLC)*8) + 2;
[; ;pic18f4480.h: 35904: extern volatile __bit B2DLC3 @ (((unsigned) &B2DLC)*8) + 3;
[; ;pic18f4480.h: 35906: extern volatile __bit B2EID0 @ (((unsigned) &B2EIDL)*8) + 0;
[; ;pic18f4480.h: 35908: extern volatile __bit B2EID1 @ (((unsigned) &B2EIDL)*8) + 1;
[; ;pic18f4480.h: 35910: extern volatile __bit B2EID10 @ (((unsigned) &B2EIDH)*8) + 2;
[; ;pic18f4480.h: 35912: extern volatile __bit B2EID11 @ (((unsigned) &B2EIDH)*8) + 3;
[; ;pic18f4480.h: 35914: extern volatile __bit B2EID12 @ (((unsigned) &B2EIDH)*8) + 4;
[; ;pic18f4480.h: 35916: extern volatile __bit B2EID13 @ (((unsigned) &B2EIDH)*8) + 5;
[; ;pic18f4480.h: 35918: extern volatile __bit B2EID14 @ (((unsigned) &B2EIDH)*8) + 6;
[; ;pic18f4480.h: 35920: extern volatile __bit B2EID15 @ (((unsigned) &B2EIDH)*8) + 7;
[; ;pic18f4480.h: 35922: extern volatile __bit B2EID16 @ (((unsigned) &B2SIDL)*8) + 0;
[; ;pic18f4480.h: 35924: extern volatile __bit B2EID17 @ (((unsigned) &B2SIDL)*8) + 1;
[; ;pic18f4480.h: 35926: extern volatile __bit B2EID2 @ (((unsigned) &B2EIDL)*8) + 2;
[; ;pic18f4480.h: 35928: extern volatile __bit B2EID3 @ (((unsigned) &B2EIDL)*8) + 3;
[; ;pic18f4480.h: 35930: extern volatile __bit B2EID4 @ (((unsigned) &B2EIDL)*8) + 4;
[; ;pic18f4480.h: 35932: extern volatile __bit B2EID5 @ (((unsigned) &B2EIDL)*8) + 5;
[; ;pic18f4480.h: 35934: extern volatile __bit B2EID6 @ (((unsigned) &B2EIDL)*8) + 6;
[; ;pic18f4480.h: 35936: extern volatile __bit B2EID7 @ (((unsigned) &B2EIDL)*8) + 7;
[; ;pic18f4480.h: 35938: extern volatile __bit B2EID8 @ (((unsigned) &B2EIDH)*8) + 0;
[; ;pic18f4480.h: 35940: extern volatile __bit B2EID9 @ (((unsigned) &B2EIDH)*8) + 1;
[; ;pic18f4480.h: 35942: extern volatile __bit B2EXID @ (((unsigned) &B2SIDL)*8) + 3;
[; ;pic18f4480.h: 35944: extern volatile __bit B2EXIDE @ (((unsigned) &B2SIDL)*8) + 3;
[; ;pic18f4480.h: 35946: extern volatile __bit B2FILHIT0 @ (((unsigned) &B2CON)*8) + 0;
[; ;pic18f4480.h: 35948: extern volatile __bit B2FILHIT1 @ (((unsigned) &B2CON)*8) + 1;
[; ;pic18f4480.h: 35950: extern volatile __bit B2FILHIT2 @ (((unsigned) &B2CON)*8) + 2;
[; ;pic18f4480.h: 35952: extern volatile __bit B2FILHIT3 @ (((unsigned) &B2CON)*8) + 3;
[; ;pic18f4480.h: 35954: extern volatile __bit B2FILHIT4 @ (((unsigned) &B2CON)*8) + 4;
[; ;pic18f4480.h: 35956: extern volatile __bit B2IE @ (((unsigned) &BIE0)*8) + 4;
[; ;pic18f4480.h: 35958: extern volatile __bit B2RB0 @ (((unsigned) &B2DLC)*8) + 4;
[; ;pic18f4480.h: 35960: extern volatile __bit B2RB1 @ (((unsigned) &B2DLC)*8) + 5;
[; ;pic18f4480.h: 35962: extern volatile __bit B2RTREN @ (((unsigned) &B2CON)*8) + 2;
[; ;pic18f4480.h: 35964: extern volatile __bit B2RTRRO @ (((unsigned) &B2CON)*8) + 5;
[; ;pic18f4480.h: 35966: extern volatile __bit B2RXFUL @ (((unsigned) &B2CON)*8) + 7;
[; ;pic18f4480.h: 35968: extern volatile __bit B2RXM1 @ (((unsigned) &B2CON)*8) + 6;
[; ;pic18f4480.h: 35970: extern volatile __bit B2RXRTR @ (((unsigned) &B2DLC)*8) + 6;
[; ;pic18f4480.h: 35972: extern volatile __bit B2SID0 @ (((unsigned) &B2SIDL)*8) + 5;
[; ;pic18f4480.h: 35974: extern volatile __bit B2SID1 @ (((unsigned) &B2SIDL)*8) + 6;
[; ;pic18f4480.h: 35976: extern volatile __bit B2SID10 @ (((unsigned) &B2SIDH)*8) + 7;
[; ;pic18f4480.h: 35978: extern volatile __bit B2SID2 @ (((unsigned) &B2SIDL)*8) + 7;
[; ;pic18f4480.h: 35980: extern volatile __bit B2SID3 @ (((unsigned) &B2SIDH)*8) + 0;
[; ;pic18f4480.h: 35982: extern volatile __bit B2SID4 @ (((unsigned) &B2SIDH)*8) + 1;
[; ;pic18f4480.h: 35984: extern volatile __bit B2SID5 @ (((unsigned) &B2SIDH)*8) + 2;
[; ;pic18f4480.h: 35986: extern volatile __bit B2SID6 @ (((unsigned) &B2SIDH)*8) + 3;
[; ;pic18f4480.h: 35988: extern volatile __bit B2SID7 @ (((unsigned) &B2SIDH)*8) + 4;
[; ;pic18f4480.h: 35990: extern volatile __bit B2SID8 @ (((unsigned) &B2SIDH)*8) + 5;
[; ;pic18f4480.h: 35992: extern volatile __bit B2SID9 @ (((unsigned) &B2SIDH)*8) + 6;
[; ;pic18f4480.h: 35994: extern volatile __bit B2SRR @ (((unsigned) &B2SIDL)*8) + 4;
[; ;pic18f4480.h: 35996: extern volatile __bit B2TXABT @ (((unsigned) &B2CON)*8) + 6;
[; ;pic18f4480.h: 35998: extern volatile __bit B2TXB3IF @ (((unsigned) &B2CON)*8) + 7;
[; ;pic18f4480.h: 36000: extern volatile __bit B2TXEN @ (((unsigned) &BSEL0)*8) + 4;
[; ;pic18f4480.h: 36002: extern volatile __bit B2TXERR @ (((unsigned) &B2CON)*8) + 4;
[; ;pic18f4480.h: 36004: extern volatile __bit B2TXLARB @ (((unsigned) &B2CON)*8) + 5;
[; ;pic18f4480.h: 36006: extern volatile __bit B2TXPRI0 @ (((unsigned) &B2CON)*8) + 0;
[; ;pic18f4480.h: 36008: extern volatile __bit B2TXPRI1 @ (((unsigned) &B2CON)*8) + 1;
[; ;pic18f4480.h: 36010: extern volatile __bit B2TXREQ @ (((unsigned) &B2CON)*8) + 3;
[; ;pic18f4480.h: 36012: extern volatile __bit B3D00 @ (((unsigned) &B3D0)*8) + 0;
[; ;pic18f4480.h: 36014: extern volatile __bit B3D01 @ (((unsigned) &B3D0)*8) + 1;
[; ;pic18f4480.h: 36016: extern volatile __bit B3D02 @ (((unsigned) &B3D0)*8) + 2;
[; ;pic18f4480.h: 36018: extern volatile __bit B3D03 @ (((unsigned) &B3D0)*8) + 3;
[; ;pic18f4480.h: 36020: extern volatile __bit B3D04 @ (((unsigned) &B3D0)*8) + 4;
[; ;pic18f4480.h: 36022: extern volatile __bit B3D05 @ (((unsigned) &B3D0)*8) + 5;
[; ;pic18f4480.h: 36024: extern volatile __bit B3D06 @ (((unsigned) &B3D0)*8) + 6;
[; ;pic18f4480.h: 36026: extern volatile __bit B3D07 @ (((unsigned) &B3D0)*8) + 7;
[; ;pic18f4480.h: 36028: extern volatile __bit B3D10 @ (((unsigned) &B3D1)*8) + 0;
[; ;pic18f4480.h: 36030: extern volatile __bit B3D11 @ (((unsigned) &B3D1)*8) + 1;
[; ;pic18f4480.h: 36032: extern volatile __bit B3D12 @ (((unsigned) &B3D1)*8) + 2;
[; ;pic18f4480.h: 36034: extern volatile __bit B3D13 @ (((unsigned) &B3D1)*8) + 3;
[; ;pic18f4480.h: 36036: extern volatile __bit B3D14 @ (((unsigned) &B3D1)*8) + 4;
[; ;pic18f4480.h: 36038: extern volatile __bit B3D15 @ (((unsigned) &B3D1)*8) + 5;
[; ;pic18f4480.h: 36040: extern volatile __bit B3D16 @ (((unsigned) &B3D1)*8) + 6;
[; ;pic18f4480.h: 36042: extern volatile __bit B3D17 @ (((unsigned) &B3D1)*8) + 7;
[; ;pic18f4480.h: 36044: extern volatile __bit B3D20 @ (((unsigned) &B3D2)*8) + 0;
[; ;pic18f4480.h: 36046: extern volatile __bit B3D21 @ (((unsigned) &B3D2)*8) + 1;
[; ;pic18f4480.h: 36048: extern volatile __bit B3D22 @ (((unsigned) &B3D2)*8) + 2;
[; ;pic18f4480.h: 36050: extern volatile __bit B3D23 @ (((unsigned) &B3D2)*8) + 3;
[; ;pic18f4480.h: 36052: extern volatile __bit B3D24 @ (((unsigned) &B3D2)*8) + 4;
[; ;pic18f4480.h: 36054: extern volatile __bit B3D25 @ (((unsigned) &B3D2)*8) + 5;
[; ;pic18f4480.h: 36056: extern volatile __bit B3D26 @ (((unsigned) &B3D2)*8) + 6;
[; ;pic18f4480.h: 36058: extern volatile __bit B3D27 @ (((unsigned) &B3D2)*8) + 7;
[; ;pic18f4480.h: 36060: extern volatile __bit B3D30 @ (((unsigned) &B3D3)*8) + 0;
[; ;pic18f4480.h: 36062: extern volatile __bit B3D31 @ (((unsigned) &B3D3)*8) + 1;
[; ;pic18f4480.h: 36064: extern volatile __bit B3D32 @ (((unsigned) &B3D3)*8) + 2;
[; ;pic18f4480.h: 36066: extern volatile __bit B3D33 @ (((unsigned) &B3D3)*8) + 3;
[; ;pic18f4480.h: 36068: extern volatile __bit B3D34 @ (((unsigned) &B3D3)*8) + 4;
[; ;pic18f4480.h: 36070: extern volatile __bit B3D35 @ (((unsigned) &B3D3)*8) + 5;
[; ;pic18f4480.h: 36072: extern volatile __bit B3D36 @ (((unsigned) &B3D3)*8) + 6;
[; ;pic18f4480.h: 36074: extern volatile __bit B3D37 @ (((unsigned) &B3D3)*8) + 7;
[; ;pic18f4480.h: 36076: extern volatile __bit B3D40 @ (((unsigned) &B3D4)*8) + 0;
[; ;pic18f4480.h: 36078: extern volatile __bit B3D41 @ (((unsigned) &B3D4)*8) + 1;
[; ;pic18f4480.h: 36080: extern volatile __bit B3D42 @ (((unsigned) &B3D4)*8) + 2;
[; ;pic18f4480.h: 36082: extern volatile __bit B3D43 @ (((unsigned) &B3D4)*8) + 3;
[; ;pic18f4480.h: 36084: extern volatile __bit B3D44 @ (((unsigned) &B3D4)*8) + 4;
[; ;pic18f4480.h: 36086: extern volatile __bit B3D45 @ (((unsigned) &B3D4)*8) + 5;
[; ;pic18f4480.h: 36088: extern volatile __bit B3D46 @ (((unsigned) &B3D4)*8) + 6;
[; ;pic18f4480.h: 36090: extern volatile __bit B3D47 @ (((unsigned) &B3D4)*8) + 7;
[; ;pic18f4480.h: 36092: extern volatile __bit B3D50 @ (((unsigned) &B3D5)*8) + 0;
[; ;pic18f4480.h: 36094: extern volatile __bit B3D51 @ (((unsigned) &B3D5)*8) + 1;
[; ;pic18f4480.h: 36096: extern volatile __bit B3D52 @ (((unsigned) &B3D5)*8) + 2;
[; ;pic18f4480.h: 36098: extern volatile __bit B3D53 @ (((unsigned) &B3D5)*8) + 3;
[; ;pic18f4480.h: 36100: extern volatile __bit B3D54 @ (((unsigned) &B3D5)*8) + 4;
[; ;pic18f4480.h: 36102: extern volatile __bit B3D55 @ (((unsigned) &B3D5)*8) + 5;
[; ;pic18f4480.h: 36104: extern volatile __bit B3D56 @ (((unsigned) &B3D5)*8) + 6;
[; ;pic18f4480.h: 36106: extern volatile __bit B3D57 @ (((unsigned) &B3D5)*8) + 7;
[; ;pic18f4480.h: 36108: extern volatile __bit B3D60 @ (((unsigned) &B3D6)*8) + 0;
[; ;pic18f4480.h: 36110: extern volatile __bit B3D61 @ (((unsigned) &B3D6)*8) + 1;
[; ;pic18f4480.h: 36112: extern volatile __bit B3D62 @ (((unsigned) &B3D6)*8) + 2;
[; ;pic18f4480.h: 36114: extern volatile __bit B3D63 @ (((unsigned) &B3D6)*8) + 3;
[; ;pic18f4480.h: 36116: extern volatile __bit B3D64 @ (((unsigned) &B3D6)*8) + 4;
[; ;pic18f4480.h: 36118: extern volatile __bit B3D65 @ (((unsigned) &B3D6)*8) + 5;
[; ;pic18f4480.h: 36120: extern volatile __bit B3D66 @ (((unsigned) &B3D6)*8) + 6;
[; ;pic18f4480.h: 36122: extern volatile __bit B3D67 @ (((unsigned) &B3D6)*8) + 7;
[; ;pic18f4480.h: 36124: extern volatile __bit B3D70 @ (((unsigned) &B3D7)*8) + 0;
[; ;pic18f4480.h: 36126: extern volatile __bit B3D71 @ (((unsigned) &B3D7)*8) + 1;
[; ;pic18f4480.h: 36128: extern volatile __bit B3D72 @ (((unsigned) &B3D7)*8) + 2;
[; ;pic18f4480.h: 36130: extern volatile __bit B3D73 @ (((unsigned) &B3D7)*8) + 3;
[; ;pic18f4480.h: 36132: extern volatile __bit B3D74 @ (((unsigned) &B3D7)*8) + 4;
[; ;pic18f4480.h: 36134: extern volatile __bit B3D75 @ (((unsigned) &B3D7)*8) + 5;
[; ;pic18f4480.h: 36136: extern volatile __bit B3D76 @ (((unsigned) &B3D7)*8) + 6;
[; ;pic18f4480.h: 36138: extern volatile __bit B3D77 @ (((unsigned) &B3D7)*8) + 7;
[; ;pic18f4480.h: 36140: extern volatile __bit B3DLC0 @ (((unsigned) &B3DLC)*8) + 0;
[; ;pic18f4480.h: 36142: extern volatile __bit B3DLC1 @ (((unsigned) &B3DLC)*8) + 1;
[; ;pic18f4480.h: 36144: extern volatile __bit B3DLC2 @ (((unsigned) &B3DLC)*8) + 2;
[; ;pic18f4480.h: 36146: extern volatile __bit B3DLC3 @ (((unsigned) &B3DLC)*8) + 3;
[; ;pic18f4480.h: 36148: extern volatile __bit B3EID0 @ (((unsigned) &B3EIDL)*8) + 0;
[; ;pic18f4480.h: 36150: extern volatile __bit B3EID1 @ (((unsigned) &B3EIDL)*8) + 1;
[; ;pic18f4480.h: 36152: extern volatile __bit B3EID10 @ (((unsigned) &B3EIDH)*8) + 2;
[; ;pic18f4480.h: 36154: extern volatile __bit B3EID11 @ (((unsigned) &B3EIDH)*8) + 3;
[; ;pic18f4480.h: 36156: extern volatile __bit B3EID12 @ (((unsigned) &B3EIDH)*8) + 4;
[; ;pic18f4480.h: 36158: extern volatile __bit B3EID13 @ (((unsigned) &B3EIDH)*8) + 5;
[; ;pic18f4480.h: 36160: extern volatile __bit B3EID14 @ (((unsigned) &B3EIDH)*8) + 6;
[; ;pic18f4480.h: 36162: extern volatile __bit B3EID15 @ (((unsigned) &B3EIDH)*8) + 7;
[; ;pic18f4480.h: 36164: extern volatile __bit B3EID16 @ (((unsigned) &B3SIDL)*8) + 0;
[; ;pic18f4480.h: 36166: extern volatile __bit B3EID17 @ (((unsigned) &B3SIDL)*8) + 1;
[; ;pic18f4480.h: 36168: extern volatile __bit B3EID2 @ (((unsigned) &B3EIDL)*8) + 2;
[; ;pic18f4480.h: 36170: extern volatile __bit B3EID3 @ (((unsigned) &B3EIDL)*8) + 3;
[; ;pic18f4480.h: 36172: extern volatile __bit B3EID4 @ (((unsigned) &B3EIDL)*8) + 4;
[; ;pic18f4480.h: 36174: extern volatile __bit B3EID5 @ (((unsigned) &B3EIDL)*8) + 5;
[; ;pic18f4480.h: 36176: extern volatile __bit B3EID6 @ (((unsigned) &B3EIDL)*8) + 6;
[; ;pic18f4480.h: 36178: extern volatile __bit B3EID7 @ (((unsigned) &B3EIDL)*8) + 7;
[; ;pic18f4480.h: 36180: extern volatile __bit B3EID8 @ (((unsigned) &B3EIDH)*8) + 0;
[; ;pic18f4480.h: 36182: extern volatile __bit B3EID9 @ (((unsigned) &B3EIDH)*8) + 1;
[; ;pic18f4480.h: 36184: extern volatile __bit B3EXID @ (((unsigned) &B3SIDL)*8) + 3;
[; ;pic18f4480.h: 36186: extern volatile __bit B3EXIDE @ (((unsigned) &B3SIDL)*8) + 3;
[; ;pic18f4480.h: 36188: extern volatile __bit B3FILHIT0 @ (((unsigned) &B3CON)*8) + 0;
[; ;pic18f4480.h: 36190: extern volatile __bit B3FILHIT1 @ (((unsigned) &B3CON)*8) + 1;
[; ;pic18f4480.h: 36192: extern volatile __bit B3FILHIT2 @ (((unsigned) &B3CON)*8) + 2;
[; ;pic18f4480.h: 36194: extern volatile __bit B3FILHIT3 @ (((unsigned) &B3CON)*8) + 3;
[; ;pic18f4480.h: 36196: extern volatile __bit B3FILHIT4 @ (((unsigned) &B3CON)*8) + 4;
[; ;pic18f4480.h: 36198: extern volatile __bit B3IE @ (((unsigned) &BIE0)*8) + 5;
[; ;pic18f4480.h: 36200: extern volatile __bit B3RB0 @ (((unsigned) &B3DLC)*8) + 4;
[; ;pic18f4480.h: 36202: extern volatile __bit B3RB1 @ (((unsigned) &B3DLC)*8) + 5;
[; ;pic18f4480.h: 36204: extern volatile __bit B3RTREN @ (((unsigned) &B3CON)*8) + 2;
[; ;pic18f4480.h: 36206: extern volatile __bit B3RTRRO @ (((unsigned) &B3CON)*8) + 5;
[; ;pic18f4480.h: 36208: extern volatile __bit B3RXFUL @ (((unsigned) &B3CON)*8) + 7;
[; ;pic18f4480.h: 36210: extern volatile __bit B3RXM1 @ (((unsigned) &B3CON)*8) + 6;
[; ;pic18f4480.h: 36212: extern volatile __bit B3RXRTR @ (((unsigned) &B3DLC)*8) + 6;
[; ;pic18f4480.h: 36214: extern volatile __bit B3SID0 @ (((unsigned) &B3SIDL)*8) + 5;
[; ;pic18f4480.h: 36216: extern volatile __bit B3SID1 @ (((unsigned) &B3SIDL)*8) + 6;
[; ;pic18f4480.h: 36218: extern volatile __bit B3SID10 @ (((unsigned) &B3SIDH)*8) + 7;
[; ;pic18f4480.h: 36220: extern volatile __bit B3SID2 @ (((unsigned) &B3SIDL)*8) + 7;
[; ;pic18f4480.h: 36222: extern volatile __bit B3SID3 @ (((unsigned) &B3SIDH)*8) + 0;
[; ;pic18f4480.h: 36224: extern volatile __bit B3SID4 @ (((unsigned) &B3SIDH)*8) + 1;
[; ;pic18f4480.h: 36226: extern volatile __bit B3SID5 @ (((unsigned) &B3SIDH)*8) + 2;
[; ;pic18f4480.h: 36228: extern volatile __bit B3SID6 @ (((unsigned) &B3SIDH)*8) + 3;
[; ;pic18f4480.h: 36230: extern volatile __bit B3SID7 @ (((unsigned) &B3SIDH)*8) + 4;
[; ;pic18f4480.h: 36232: extern volatile __bit B3SID8 @ (((unsigned) &B3SIDH)*8) + 5;
[; ;pic18f4480.h: 36234: extern volatile __bit B3SID9 @ (((unsigned) &B3SIDH)*8) + 6;
[; ;pic18f4480.h: 36236: extern volatile __bit B3SRR @ (((unsigned) &B3SIDL)*8) + 4;
[; ;pic18f4480.h: 36238: extern volatile __bit B3TXABT @ (((unsigned) &B3CON)*8) + 6;
[; ;pic18f4480.h: 36240: extern volatile __bit B3TXB3IF @ (((unsigned) &B3CON)*8) + 7;
[; ;pic18f4480.h: 36242: extern volatile __bit B3TXEN @ (((unsigned) &BSEL0)*8) + 5;
[; ;pic18f4480.h: 36244: extern volatile __bit B3TXERR @ (((unsigned) &B3CON)*8) + 4;
[; ;pic18f4480.h: 36246: extern volatile __bit B3TXLARB @ (((unsigned) &B3CON)*8) + 5;
[; ;pic18f4480.h: 36248: extern volatile __bit B3TXPRI0 @ (((unsigned) &B3CON)*8) + 0;
[; ;pic18f4480.h: 36250: extern volatile __bit B3TXPRI1 @ (((unsigned) &B3CON)*8) + 1;
[; ;pic18f4480.h: 36252: extern volatile __bit B3TXREQ @ (((unsigned) &B3CON)*8) + 3;
[; ;pic18f4480.h: 36254: extern volatile __bit B46D77 @ (((unsigned) &B4D7)*8) + 7;
[; ;pic18f4480.h: 36256: extern volatile __bit B4D00 @ (((unsigned) &B4D0)*8) + 0;
[; ;pic18f4480.h: 36258: extern volatile __bit B4D01 @ (((unsigned) &B4D0)*8) + 1;
[; ;pic18f4480.h: 36260: extern volatile __bit B4D02 @ (((unsigned) &B4D0)*8) + 2;
[; ;pic18f4480.h: 36262: extern volatile __bit B4D03 @ (((unsigned) &B4D0)*8) + 3;
[; ;pic18f4480.h: 36264: extern volatile __bit B4D04 @ (((unsigned) &B4D0)*8) + 4;
[; ;pic18f4480.h: 36266: extern volatile __bit B4D05 @ (((unsigned) &B4D0)*8) + 5;
[; ;pic18f4480.h: 36268: extern volatile __bit B4D06 @ (((unsigned) &B4D0)*8) + 6;
[; ;pic18f4480.h: 36270: extern volatile __bit B4D07 @ (((unsigned) &B4D0)*8) + 7;
[; ;pic18f4480.h: 36272: extern volatile __bit B4D10 @ (((unsigned) &B4D1)*8) + 0;
[; ;pic18f4480.h: 36274: extern volatile __bit B4D11 @ (((unsigned) &B4D1)*8) + 1;
[; ;pic18f4480.h: 36276: extern volatile __bit B4D12 @ (((unsigned) &B4D1)*8) + 2;
[; ;pic18f4480.h: 36278: extern volatile __bit B4D13 @ (((unsigned) &B4D1)*8) + 3;
[; ;pic18f4480.h: 36280: extern volatile __bit B4D14 @ (((unsigned) &B4D1)*8) + 4;
[; ;pic18f4480.h: 36282: extern volatile __bit B4D15 @ (((unsigned) &B4D1)*8) + 5;
[; ;pic18f4480.h: 36284: extern volatile __bit B4D16 @ (((unsigned) &B4D1)*8) + 6;
[; ;pic18f4480.h: 36286: extern volatile __bit B4D17 @ (((unsigned) &B4D1)*8) + 7;
[; ;pic18f4480.h: 36288: extern volatile __bit B4D20 @ (((unsigned) &B4D2)*8) + 0;
[; ;pic18f4480.h: 36290: extern volatile __bit B4D21 @ (((unsigned) &B4D2)*8) + 1;
[; ;pic18f4480.h: 36292: extern volatile __bit B4D22 @ (((unsigned) &B4D2)*8) + 2;
[; ;pic18f4480.h: 36294: extern volatile __bit B4D23 @ (((unsigned) &B4D2)*8) + 3;
[; ;pic18f4480.h: 36296: extern volatile __bit B4D24 @ (((unsigned) &B4D2)*8) + 4;
[; ;pic18f4480.h: 36298: extern volatile __bit B4D25 @ (((unsigned) &B4D2)*8) + 5;
[; ;pic18f4480.h: 36300: extern volatile __bit B4D26 @ (((unsigned) &B4D2)*8) + 6;
[; ;pic18f4480.h: 36302: extern volatile __bit B4D27 @ (((unsigned) &B4D2)*8) + 7;
[; ;pic18f4480.h: 36304: extern volatile __bit B4D30 @ (((unsigned) &B4D3)*8) + 0;
[; ;pic18f4480.h: 36306: extern volatile __bit B4D31 @ (((unsigned) &B4D3)*8) + 1;
[; ;pic18f4480.h: 36308: extern volatile __bit B4D32 @ (((unsigned) &B4D3)*8) + 2;
[; ;pic18f4480.h: 36310: extern volatile __bit B4D33 @ (((unsigned) &B4D3)*8) + 3;
[; ;pic18f4480.h: 36312: extern volatile __bit B4D34 @ (((unsigned) &B4D3)*8) + 4;
[; ;pic18f4480.h: 36314: extern volatile __bit B4D35 @ (((unsigned) &B4D3)*8) + 5;
[; ;pic18f4480.h: 36316: extern volatile __bit B4D36 @ (((unsigned) &B4D3)*8) + 6;
[; ;pic18f4480.h: 36318: extern volatile __bit B4D37 @ (((unsigned) &B4D3)*8) + 7;
[; ;pic18f4480.h: 36320: extern volatile __bit B4D40 @ (((unsigned) &B4D4)*8) + 0;
[; ;pic18f4480.h: 36322: extern volatile __bit B4D41 @ (((unsigned) &B4D4)*8) + 1;
[; ;pic18f4480.h: 36324: extern volatile __bit B4D42 @ (((unsigned) &B4D4)*8) + 2;
[; ;pic18f4480.h: 36326: extern volatile __bit B4D43 @ (((unsigned) &B4D4)*8) + 3;
[; ;pic18f4480.h: 36328: extern volatile __bit B4D44 @ (((unsigned) &B4D4)*8) + 4;
[; ;pic18f4480.h: 36330: extern volatile __bit B4D45 @ (((unsigned) &B4D4)*8) + 5;
[; ;pic18f4480.h: 36332: extern volatile __bit B4D46 @ (((unsigned) &B4D4)*8) + 6;
[; ;pic18f4480.h: 36334: extern volatile __bit B4D47 @ (((unsigned) &B4D4)*8) + 7;
[; ;pic18f4480.h: 36336: extern volatile __bit B4D50 @ (((unsigned) &B4D5)*8) + 0;
[; ;pic18f4480.h: 36338: extern volatile __bit B4D51 @ (((unsigned) &B4D5)*8) + 1;
[; ;pic18f4480.h: 36340: extern volatile __bit B4D52 @ (((unsigned) &B4D5)*8) + 2;
[; ;pic18f4480.h: 36342: extern volatile __bit B4D53 @ (((unsigned) &B4D5)*8) + 3;
[; ;pic18f4480.h: 36344: extern volatile __bit B4D54 @ (((unsigned) &B4D5)*8) + 4;
[; ;pic18f4480.h: 36346: extern volatile __bit B4D55 @ (((unsigned) &B4D5)*8) + 5;
[; ;pic18f4480.h: 36348: extern volatile __bit B4D56 @ (((unsigned) &B4D5)*8) + 6;
[; ;pic18f4480.h: 36350: extern volatile __bit B4D57 @ (((unsigned) &B4D5)*8) + 7;
[; ;pic18f4480.h: 36352: extern volatile __bit B4D60 @ (((unsigned) &B4D6)*8) + 0;
[; ;pic18f4480.h: 36354: extern volatile __bit B4D61 @ (((unsigned) &B4D6)*8) + 1;
[; ;pic18f4480.h: 36356: extern volatile __bit B4D62 @ (((unsigned) &B4D6)*8) + 2;
[; ;pic18f4480.h: 36358: extern volatile __bit B4D63 @ (((unsigned) &B4D6)*8) + 3;
[; ;pic18f4480.h: 36360: extern volatile __bit B4D64 @ (((unsigned) &B4D6)*8) + 4;
[; ;pic18f4480.h: 36362: extern volatile __bit B4D65 @ (((unsigned) &B4D6)*8) + 5;
[; ;pic18f4480.h: 36364: extern volatile __bit B4D66 @ (((unsigned) &B4D6)*8) + 6;
[; ;pic18f4480.h: 36366: extern volatile __bit B4D67 @ (((unsigned) &B4D6)*8) + 7;
[; ;pic18f4480.h: 36368: extern volatile __bit B4D70 @ (((unsigned) &B4D7)*8) + 0;
[; ;pic18f4480.h: 36370: extern volatile __bit B4D71 @ (((unsigned) &B4D7)*8) + 1;
[; ;pic18f4480.h: 36372: extern volatile __bit B4D72 @ (((unsigned) &B4D7)*8) + 2;
[; ;pic18f4480.h: 36374: extern volatile __bit B4D73 @ (((unsigned) &B4D7)*8) + 3;
[; ;pic18f4480.h: 36376: extern volatile __bit B4D74 @ (((unsigned) &B4D7)*8) + 4;
[; ;pic18f4480.h: 36378: extern volatile __bit B4D75 @ (((unsigned) &B4D7)*8) + 5;
[; ;pic18f4480.h: 36380: extern volatile __bit B4D76 @ (((unsigned) &B4D7)*8) + 6;
[; ;pic18f4480.h: 36382: extern volatile __bit B4D77 @ (((unsigned) &B4D7)*8) + 7;
[; ;pic18f4480.h: 36384: extern volatile __bit B4DLC0 @ (((unsigned) &B4DLC)*8) + 0;
[; ;pic18f4480.h: 36386: extern volatile __bit B4DLC1 @ (((unsigned) &B4DLC)*8) + 1;
[; ;pic18f4480.h: 36388: extern volatile __bit B4DLC2 @ (((unsigned) &B4DLC)*8) + 2;
[; ;pic18f4480.h: 36390: extern volatile __bit B4DLC3 @ (((unsigned) &B4DLC)*8) + 3;
[; ;pic18f4480.h: 36392: extern volatile __bit B4EID0 @ (((unsigned) &B4EIDL)*8) + 0;
[; ;pic18f4480.h: 36394: extern volatile __bit B4EID1 @ (((unsigned) &B4EIDL)*8) + 1;
[; ;pic18f4480.h: 36396: extern volatile __bit B4EID10 @ (((unsigned) &B4EIDH)*8) + 2;
[; ;pic18f4480.h: 36398: extern volatile __bit B4EID11 @ (((unsigned) &B4EIDH)*8) + 3;
[; ;pic18f4480.h: 36400: extern volatile __bit B4EID12 @ (((unsigned) &B4EIDH)*8) + 4;
[; ;pic18f4480.h: 36402: extern volatile __bit B4EID13 @ (((unsigned) &B4EIDH)*8) + 5;
[; ;pic18f4480.h: 36404: extern volatile __bit B4EID14 @ (((unsigned) &B4EIDH)*8) + 6;
[; ;pic18f4480.h: 36406: extern volatile __bit B4EID15 @ (((unsigned) &B4EIDH)*8) + 7;
[; ;pic18f4480.h: 36408: extern volatile __bit B4EID16 @ (((unsigned) &B4SIDL)*8) + 0;
[; ;pic18f4480.h: 36410: extern volatile __bit B4EID17 @ (((unsigned) &B4SIDL)*8) + 1;
[; ;pic18f4480.h: 36412: extern volatile __bit B4EID2 @ (((unsigned) &B4EIDL)*8) + 2;
[; ;pic18f4480.h: 36414: extern volatile __bit B4EID3 @ (((unsigned) &B4EIDL)*8) + 3;
[; ;pic18f4480.h: 36416: extern volatile __bit B4EID4 @ (((unsigned) &B4EIDL)*8) + 4;
[; ;pic18f4480.h: 36418: extern volatile __bit B4EID5 @ (((unsigned) &B4EIDL)*8) + 5;
[; ;pic18f4480.h: 36420: extern volatile __bit B4EID6 @ (((unsigned) &B4EIDL)*8) + 6;
[; ;pic18f4480.h: 36422: extern volatile __bit B4EID7 @ (((unsigned) &B4EIDL)*8) + 7;
[; ;pic18f4480.h: 36424: extern volatile __bit B4EID8 @ (((unsigned) &B4EIDH)*8) + 0;
[; ;pic18f4480.h: 36426: extern volatile __bit B4EID9 @ (((unsigned) &B4EIDH)*8) + 1;
[; ;pic18f4480.h: 36428: extern volatile __bit B4EXID @ (((unsigned) &B4SIDL)*8) + 3;
[; ;pic18f4480.h: 36430: extern volatile __bit B4EXIDE @ (((unsigned) &B4SIDL)*8) + 3;
[; ;pic18f4480.h: 36432: extern volatile __bit B4FILHIT0 @ (((unsigned) &B4CON)*8) + 0;
[; ;pic18f4480.h: 36434: extern volatile __bit B4FILHIT1 @ (((unsigned) &B4CON)*8) + 1;
[; ;pic18f4480.h: 36436: extern volatile __bit B4FILHIT2 @ (((unsigned) &B4CON)*8) + 2;
[; ;pic18f4480.h: 36438: extern volatile __bit B4FILHIT3 @ (((unsigned) &B4CON)*8) + 3;
[; ;pic18f4480.h: 36440: extern volatile __bit B4FILHIT4 @ (((unsigned) &B4CON)*8) + 4;
[; ;pic18f4480.h: 36442: extern volatile __bit B4IE @ (((unsigned) &BIE0)*8) + 6;
[; ;pic18f4480.h: 36444: extern volatile __bit B4RB0 @ (((unsigned) &B4DLC)*8) + 4;
[; ;pic18f4480.h: 36446: extern volatile __bit B4RB1 @ (((unsigned) &B4DLC)*8) + 5;
[; ;pic18f4480.h: 36448: extern volatile __bit B4RTREN @ (((unsigned) &B4CON)*8) + 2;
[; ;pic18f4480.h: 36450: extern volatile __bit B4RTRRO @ (((unsigned) &B4CON)*8) + 5;
[; ;pic18f4480.h: 36452: extern volatile __bit B4RXFUL @ (((unsigned) &B4CON)*8) + 7;
[; ;pic18f4480.h: 36454: extern volatile __bit B4RXM1 @ (((unsigned) &B4CON)*8) + 6;
[; ;pic18f4480.h: 36456: extern volatile __bit B4RXRTR @ (((unsigned) &B4DLC)*8) + 6;
[; ;pic18f4480.h: 36458: extern volatile __bit B4SID0 @ (((unsigned) &B4SIDL)*8) + 5;
[; ;pic18f4480.h: 36460: extern volatile __bit B4SID1 @ (((unsigned) &B4SIDL)*8) + 6;
[; ;pic18f4480.h: 36462: extern volatile __bit B4SID10 @ (((unsigned) &B4SIDH)*8) + 7;
[; ;pic18f4480.h: 36464: extern volatile __bit B4SID2 @ (((unsigned) &B4SIDL)*8) + 7;
[; ;pic18f4480.h: 36466: extern volatile __bit B4SID3 @ (((unsigned) &B4SIDH)*8) + 0;
[; ;pic18f4480.h: 36468: extern volatile __bit B4SID4 @ (((unsigned) &B4SIDH)*8) + 1;
[; ;pic18f4480.h: 36470: extern volatile __bit B4SID5 @ (((unsigned) &B4SIDH)*8) + 2;
[; ;pic18f4480.h: 36472: extern volatile __bit B4SID6 @ (((unsigned) &B4SIDH)*8) + 3;
[; ;pic18f4480.h: 36474: extern volatile __bit B4SID7 @ (((unsigned) &B4SIDH)*8) + 4;
[; ;pic18f4480.h: 36476: extern volatile __bit B4SID8 @ (((unsigned) &B4SIDH)*8) + 5;
[; ;pic18f4480.h: 36478: extern volatile __bit B4SID9 @ (((unsigned) &B4SIDH)*8) + 6;
[; ;pic18f4480.h: 36480: extern volatile __bit B4SRR @ (((unsigned) &B4SIDL)*8) + 4;
[; ;pic18f4480.h: 36482: extern volatile __bit B4TXABT @ (((unsigned) &B4CON)*8) + 6;
[; ;pic18f4480.h: 36484: extern volatile __bit B4TXB3IF @ (((unsigned) &B4CON)*8) + 7;
[; ;pic18f4480.h: 36486: extern volatile __bit B4TXEN @ (((unsigned) &BSEL0)*8) + 6;
[; ;pic18f4480.h: 36488: extern volatile __bit B4TXERR @ (((unsigned) &B4CON)*8) + 4;
[; ;pic18f4480.h: 36490: extern volatile __bit B4TXLARB @ (((unsigned) &B4CON)*8) + 5;
[; ;pic18f4480.h: 36492: extern volatile __bit B4TXPRI0 @ (((unsigned) &B4CON)*8) + 0;
[; ;pic18f4480.h: 36494: extern volatile __bit B4TXPRI1 @ (((unsigned) &B4CON)*8) + 1;
[; ;pic18f4480.h: 36496: extern volatile __bit B4TXREQ @ (((unsigned) &B4CON)*8) + 3;
[; ;pic18f4480.h: 36498: extern volatile __bit B57D07 @ (((unsigned) &B5D0)*8) + 7;
[; ;pic18f4480.h: 36500: extern volatile __bit B57D23 @ (((unsigned) &B5D2)*8) + 3;
[; ;pic18f4480.h: 36502: extern volatile __bit B5D00 @ (((unsigned) &B5D0)*8) + 0;
[; ;pic18f4480.h: 36504: extern volatile __bit B5D01 @ (((unsigned) &B5D0)*8) + 1;
[; ;pic18f4480.h: 36506: extern volatile __bit B5D02 @ (((unsigned) &B5D0)*8) + 2;
[; ;pic18f4480.h: 36508: extern volatile __bit B5D03 @ (((unsigned) &B5D0)*8) + 3;
[; ;pic18f4480.h: 36510: extern volatile __bit B5D04 @ (((unsigned) &B5D0)*8) + 4;
[; ;pic18f4480.h: 36512: extern volatile __bit B5D05 @ (((unsigned) &B5D0)*8) + 5;
[; ;pic18f4480.h: 36514: extern volatile __bit B5D06 @ (((unsigned) &B5D0)*8) + 6;
[; ;pic18f4480.h: 36516: extern volatile __bit B5D07 @ (((unsigned) &B5D0)*8) + 7;
[; ;pic18f4480.h: 36518: extern volatile __bit B5D10 @ (((unsigned) &B5D1)*8) + 0;
[; ;pic18f4480.h: 36520: extern volatile __bit B5D11 @ (((unsigned) &B5D1)*8) + 1;
[; ;pic18f4480.h: 36522: extern volatile __bit B5D12 @ (((unsigned) &B5D1)*8) + 2;
[; ;pic18f4480.h: 36524: extern volatile __bit B5D13 @ (((unsigned) &B5D1)*8) + 3;
[; ;pic18f4480.h: 36526: extern volatile __bit B5D14 @ (((unsigned) &B5D1)*8) + 4;
[; ;pic18f4480.h: 36528: extern volatile __bit B5D15 @ (((unsigned) &B5D1)*8) + 5;
[; ;pic18f4480.h: 36530: extern volatile __bit B5D16 @ (((unsigned) &B5D1)*8) + 6;
[; ;pic18f4480.h: 36532: extern volatile __bit B5D17 @ (((unsigned) &B5D1)*8) + 7;
[; ;pic18f4480.h: 36534: extern volatile __bit B5D20 @ (((unsigned) &B5D2)*8) + 0;
[; ;pic18f4480.h: 36536: extern volatile __bit B5D21 @ (((unsigned) &B5D2)*8) + 1;
[; ;pic18f4480.h: 36538: extern volatile __bit B5D22 @ (((unsigned) &B5D2)*8) + 2;
[; ;pic18f4480.h: 36540: extern volatile __bit B5D23 @ (((unsigned) &B5D2)*8) + 3;
[; ;pic18f4480.h: 36542: extern volatile __bit B5D24 @ (((unsigned) &B5D2)*8) + 4;
[; ;pic18f4480.h: 36544: extern volatile __bit B5D25 @ (((unsigned) &B5D2)*8) + 5;
[; ;pic18f4480.h: 36546: extern volatile __bit B5D26 @ (((unsigned) &B5D2)*8) + 6;
[; ;pic18f4480.h: 36548: extern volatile __bit B5D27 @ (((unsigned) &B5D2)*8) + 7;
[; ;pic18f4480.h: 36550: extern volatile __bit B5D30 @ (((unsigned) &B5D3)*8) + 0;
[; ;pic18f4480.h: 36552: extern volatile __bit B5D31 @ (((unsigned) &B5D3)*8) + 1;
[; ;pic18f4480.h: 36554: extern volatile __bit B5D32 @ (((unsigned) &B5D3)*8) + 2;
[; ;pic18f4480.h: 36556: extern volatile __bit B5D33 @ (((unsigned) &B5D3)*8) + 3;
[; ;pic18f4480.h: 36558: extern volatile __bit B5D34 @ (((unsigned) &B5D3)*8) + 4;
[; ;pic18f4480.h: 36560: extern volatile __bit B5D35 @ (((unsigned) &B5D3)*8) + 5;
[; ;pic18f4480.h: 36562: extern volatile __bit B5D36 @ (((unsigned) &B5D3)*8) + 6;
[; ;pic18f4480.h: 36564: extern volatile __bit B5D37 @ (((unsigned) &B5D3)*8) + 7;
[; ;pic18f4480.h: 36566: extern volatile __bit B5D40 @ (((unsigned) &B5D4)*8) + 0;
[; ;pic18f4480.h: 36568: extern volatile __bit B5D41 @ (((unsigned) &B5D4)*8) + 1;
[; ;pic18f4480.h: 36570: extern volatile __bit B5D42 @ (((unsigned) &B5D4)*8) + 2;
[; ;pic18f4480.h: 36572: extern volatile __bit B5D43 @ (((unsigned) &B5D4)*8) + 3;
[; ;pic18f4480.h: 36574: extern volatile __bit B5D44 @ (((unsigned) &B5D4)*8) + 4;
[; ;pic18f4480.h: 36576: extern volatile __bit B5D45 @ (((unsigned) &B5D4)*8) + 5;
[; ;pic18f4480.h: 36578: extern volatile __bit B5D46 @ (((unsigned) &B5D4)*8) + 6;
[; ;pic18f4480.h: 36580: extern volatile __bit B5D47 @ (((unsigned) &B5D4)*8) + 7;
[; ;pic18f4480.h: 36582: extern volatile __bit B5D50 @ (((unsigned) &B5D5)*8) + 0;
[; ;pic18f4480.h: 36584: extern volatile __bit B5D51 @ (((unsigned) &B5D5)*8) + 1;
[; ;pic18f4480.h: 36586: extern volatile __bit B5D52 @ (((unsigned) &B5D5)*8) + 2;
[; ;pic18f4480.h: 36588: extern volatile __bit B5D53 @ (((unsigned) &B5D5)*8) + 3;
[; ;pic18f4480.h: 36590: extern volatile __bit B5D54 @ (((unsigned) &B5D5)*8) + 4;
[; ;pic18f4480.h: 36592: extern volatile __bit B5D55 @ (((unsigned) &B5D5)*8) + 5;
[; ;pic18f4480.h: 36594: extern volatile __bit B5D56 @ (((unsigned) &B5D5)*8) + 6;
[; ;pic18f4480.h: 36596: extern volatile __bit B5D57 @ (((unsigned) &B5D5)*8) + 7;
[; ;pic18f4480.h: 36598: extern volatile __bit B5D60 @ (((unsigned) &B5D6)*8) + 0;
[; ;pic18f4480.h: 36600: extern volatile __bit B5D61 @ (((unsigned) &B5D6)*8) + 1;
[; ;pic18f4480.h: 36602: extern volatile __bit B5D62 @ (((unsigned) &B5D6)*8) + 2;
[; ;pic18f4480.h: 36604: extern volatile __bit B5D63 @ (((unsigned) &B5D6)*8) + 3;
[; ;pic18f4480.h: 36606: extern volatile __bit B5D64 @ (((unsigned) &B5D6)*8) + 4;
[; ;pic18f4480.h: 36608: extern volatile __bit B5D65 @ (((unsigned) &B5D6)*8) + 5;
[; ;pic18f4480.h: 36610: extern volatile __bit B5D66 @ (((unsigned) &B5D6)*8) + 6;
[; ;pic18f4480.h: 36612: extern volatile __bit B5D67 @ (((unsigned) &B5D6)*8) + 7;
[; ;pic18f4480.h: 36614: extern volatile __bit B5D70 @ (((unsigned) &B5D7)*8) + 0;
[; ;pic18f4480.h: 36616: extern volatile __bit B5D71 @ (((unsigned) &B5D7)*8) + 1;
[; ;pic18f4480.h: 36618: extern volatile __bit B5D72 @ (((unsigned) &B5D7)*8) + 2;
[; ;pic18f4480.h: 36620: extern volatile __bit B5D73 @ (((unsigned) &B5D7)*8) + 3;
[; ;pic18f4480.h: 36622: extern volatile __bit B5D74 @ (((unsigned) &B5D7)*8) + 4;
[; ;pic18f4480.h: 36624: extern volatile __bit B5D75 @ (((unsigned) &B5D7)*8) + 5;
[; ;pic18f4480.h: 36626: extern volatile __bit B5D76 @ (((unsigned) &B5D7)*8) + 6;
[; ;pic18f4480.h: 36628: extern volatile __bit B5D77 @ (((unsigned) &B5D7)*8) + 7;
[; ;pic18f4480.h: 36630: extern volatile __bit B5DLC0 @ (((unsigned) &B5DLC)*8) + 0;
[; ;pic18f4480.h: 36632: extern volatile __bit B5DLC1 @ (((unsigned) &B5DLC)*8) + 1;
[; ;pic18f4480.h: 36634: extern volatile __bit B5DLC2 @ (((unsigned) &B5DLC)*8) + 2;
[; ;pic18f4480.h: 36636: extern volatile __bit B5DLC3 @ (((unsigned) &B5DLC)*8) + 3;
[; ;pic18f4480.h: 36638: extern volatile __bit B5EID0 @ (((unsigned) &B5EIDL)*8) + 0;
[; ;pic18f4480.h: 36640: extern volatile __bit B5EID1 @ (((unsigned) &B5EIDL)*8) + 1;
[; ;pic18f4480.h: 36642: extern volatile __bit B5EID10 @ (((unsigned) &B5EIDH)*8) + 2;
[; ;pic18f4480.h: 36644: extern volatile __bit B5EID11 @ (((unsigned) &B5EIDH)*8) + 3;
[; ;pic18f4480.h: 36646: extern volatile __bit B5EID12 @ (((unsigned) &B5EIDH)*8) + 4;
[; ;pic18f4480.h: 36648: extern volatile __bit B5EID13 @ (((unsigned) &B5EIDH)*8) + 5;
[; ;pic18f4480.h: 36650: extern volatile __bit B5EID14 @ (((unsigned) &B5EIDH)*8) + 6;
[; ;pic18f4480.h: 36652: extern volatile __bit B5EID15 @ (((unsigned) &B5EIDH)*8) + 7;
[; ;pic18f4480.h: 36654: extern volatile __bit B5EID16 @ (((unsigned) &B5SIDL)*8) + 0;
[; ;pic18f4480.h: 36656: extern volatile __bit B5EID17 @ (((unsigned) &B5SIDL)*8) + 1;
[; ;pic18f4480.h: 36658: extern volatile __bit B5EID2 @ (((unsigned) &B5EIDL)*8) + 2;
[; ;pic18f4480.h: 36660: extern volatile __bit B5EID3 @ (((unsigned) &B5EIDL)*8) + 3;
[; ;pic18f4480.h: 36662: extern volatile __bit B5EID4 @ (((unsigned) &B5EIDL)*8) + 4;
[; ;pic18f4480.h: 36664: extern volatile __bit B5EID5 @ (((unsigned) &B5EIDL)*8) + 5;
[; ;pic18f4480.h: 36666: extern volatile __bit B5EID6 @ (((unsigned) &B5EIDL)*8) + 6;
[; ;pic18f4480.h: 36668: extern volatile __bit B5EID7 @ (((unsigned) &B5EIDL)*8) + 7;
[; ;pic18f4480.h: 36670: extern volatile __bit B5EID8 @ (((unsigned) &B5EIDH)*8) + 0;
[; ;pic18f4480.h: 36672: extern volatile __bit B5EID9 @ (((unsigned) &B5EIDH)*8) + 1;
[; ;pic18f4480.h: 36674: extern volatile __bit B5EXID @ (((unsigned) &B5SIDL)*8) + 3;
[; ;pic18f4480.h: 36676: extern volatile __bit B5EXIDE @ (((unsigned) &B5SIDL)*8) + 3;
[; ;pic18f4480.h: 36678: extern volatile __bit B5FILHIT0 @ (((unsigned) &B5CON)*8) + 0;
[; ;pic18f4480.h: 36680: extern volatile __bit B5FILHIT1 @ (((unsigned) &B5CON)*8) + 1;
[; ;pic18f4480.h: 36682: extern volatile __bit B5FILHIT2 @ (((unsigned) &B5CON)*8) + 2;
[; ;pic18f4480.h: 36684: extern volatile __bit B5FILHIT3 @ (((unsigned) &B5CON)*8) + 3;
[; ;pic18f4480.h: 36686: extern volatile __bit B5FILHIT4 @ (((unsigned) &B5CON)*8) + 4;
[; ;pic18f4480.h: 36688: extern volatile __bit B5IE @ (((unsigned) &BIE0)*8) + 7;
[; ;pic18f4480.h: 36690: extern volatile __bit B5RB0 @ (((unsigned) &B5DLC)*8) + 4;
[; ;pic18f4480.h: 36692: extern volatile __bit B5RB1 @ (((unsigned) &B5DLC)*8) + 5;
[; ;pic18f4480.h: 36694: extern volatile __bit B5RTREN @ (((unsigned) &B5CON)*8) + 2;
[; ;pic18f4480.h: 36696: extern volatile __bit B5RTRRO @ (((unsigned) &B5CON)*8) + 5;
[; ;pic18f4480.h: 36698: extern volatile __bit B5RXFUL @ (((unsigned) &B5CON)*8) + 7;
[; ;pic18f4480.h: 36700: extern volatile __bit B5RXM1 @ (((unsigned) &B5CON)*8) + 6;
[; ;pic18f4480.h: 36702: extern volatile __bit B5RXRTR @ (((unsigned) &B5DLC)*8) + 6;
[; ;pic18f4480.h: 36704: extern volatile __bit B5SID0 @ (((unsigned) &B5SIDL)*8) + 5;
[; ;pic18f4480.h: 36706: extern volatile __bit B5SID1 @ (((unsigned) &B5SIDL)*8) + 6;
[; ;pic18f4480.h: 36708: extern volatile __bit B5SID10 @ (((unsigned) &B5SIDH)*8) + 7;
[; ;pic18f4480.h: 36710: extern volatile __bit B5SID2 @ (((unsigned) &B5SIDL)*8) + 7;
[; ;pic18f4480.h: 36712: extern volatile __bit B5SID3 @ (((unsigned) &B5SIDH)*8) + 0;
[; ;pic18f4480.h: 36714: extern volatile __bit B5SID4 @ (((unsigned) &B5SIDH)*8) + 1;
[; ;pic18f4480.h: 36716: extern volatile __bit B5SID5 @ (((unsigned) &B5SIDH)*8) + 2;
[; ;pic18f4480.h: 36718: extern volatile __bit B5SID6 @ (((unsigned) &B5SIDH)*8) + 3;
[; ;pic18f4480.h: 36720: extern volatile __bit B5SID7 @ (((unsigned) &B5SIDH)*8) + 4;
[; ;pic18f4480.h: 36722: extern volatile __bit B5SID8 @ (((unsigned) &B5SIDH)*8) + 5;
[; ;pic18f4480.h: 36724: extern volatile __bit B5SID9 @ (((unsigned) &B5SIDH)*8) + 6;
[; ;pic18f4480.h: 36726: extern volatile __bit B5SRR @ (((unsigned) &B5SIDL)*8) + 4;
[; ;pic18f4480.h: 36728: extern volatile __bit B5TXABT @ (((unsigned) &B5CON)*8) + 6;
[; ;pic18f4480.h: 36730: extern volatile __bit B5TXBIF @ (((unsigned) &B5CON)*8) + 7;
[; ;pic18f4480.h: 36732: extern volatile __bit B5TXEN @ (((unsigned) &BSEL0)*8) + 7;
[; ;pic18f4480.h: 36734: extern volatile __bit B5TXERR @ (((unsigned) &B5CON)*8) + 4;
[; ;pic18f4480.h: 36736: extern volatile __bit B5TXLARB @ (((unsigned) &B5CON)*8) + 5;
[; ;pic18f4480.h: 36738: extern volatile __bit B5TXPRI0 @ (((unsigned) &B5CON)*8) + 0;
[; ;pic18f4480.h: 36740: extern volatile __bit B5TXPRI1 @ (((unsigned) &B5CON)*8) + 1;
[; ;pic18f4480.h: 36742: extern volatile __bit B5TXREQ @ (((unsigned) &B5CON)*8) + 3;
[; ;pic18f4480.h: 36744: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f4480.h: 36746: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f4480.h: 36748: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f4480.h: 36750: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4480.h: 36752: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4480.h: 36754: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4480.h: 36756: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4480.h: 36758: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4480.h: 36760: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4480.h: 36762: extern volatile __bit BRP0 @ (((unsigned) &BRGCON1)*8) + 0;
[; ;pic18f4480.h: 36764: extern volatile __bit BRP1 @ (((unsigned) &BRGCON1)*8) + 1;
[; ;pic18f4480.h: 36766: extern volatile __bit BRP2 @ (((unsigned) &BRGCON1)*8) + 2;
[; ;pic18f4480.h: 36768: extern volatile __bit BRP3 @ (((unsigned) &BRGCON1)*8) + 3;
[; ;pic18f4480.h: 36770: extern volatile __bit BRP4 @ (((unsigned) &BRGCON1)*8) + 4;
[; ;pic18f4480.h: 36772: extern volatile __bit BRP5 @ (((unsigned) &BRGCON1)*8) + 5;
[; ;pic18f4480.h: 36774: extern volatile __bit C1INA @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4480.h: 36776: extern volatile __bit C1INB @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4480.h: 36778: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f4480.h: 36780: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f4480.h: 36782: extern volatile __bit C2INA @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4480.h: 36784: extern volatile __bit C2INB @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4480.h: 36786: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f4480.h: 36788: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f4480.h: 36790: extern volatile __bit CANCAP @ (((unsigned) &CIOCON)*8) + 4;
[; ;pic18f4480.h: 36792: extern volatile __bit CANRX @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4480.h: 36794: extern volatile __bit CANTX @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4480.h: 36796: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4480.h: 36798: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4480.h: 36800: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4480.h: 36802: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4480.h: 36804: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4480.h: 36806: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4480.h: 36808: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4480.h: 36810: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4480.h: 36812: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4480.h: 36814: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4480.h: 36816: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4480.h: 36818: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4480.h: 36820: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4480.h: 36822: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f4480.h: 36824: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f4480.h: 36826: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f4480.h: 36828: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4480.h: 36830: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4480.h: 36832: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4480.h: 36834: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4480.h: 36836: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4480.h: 36838: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4480.h: 36840: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4480.h: 36842: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f4480.h: 36844: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4480.h: 36846: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4480.h: 36848: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f4480.h: 36850: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4480.h: 36852: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4480.h: 36854: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4480.h: 36856: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4480.h: 36858: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4480.h: 36860: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4480.h: 36862: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4480.h: 36864: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4480.h: 36866: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f4480.h: 36868: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f4480.h: 36870: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f4480.h: 36872: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4480.h: 36874: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4480.h: 36876: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4480.h: 36878: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4480.h: 36880: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f4480.h: 36882: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f4480.h: 36884: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f4480.h: 36886: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f4480.h: 36888: extern volatile __bit CVREFA @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4480.h: 36890: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f4480.h: 36892: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4480.h: 36894: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4480.h: 36896: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f4480.h: 36898: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4480.h: 36900: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4480.h: 36902: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4480.h: 36904: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4480.h: 36906: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4480.h: 36908: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4480.h: 36910: extern volatile __bit DFLC0 @ (((unsigned) &SDFLC)*8) + 0;
[; ;pic18f4480.h: 36912: extern volatile __bit DFLC1 @ (((unsigned) &SDFLC)*8) + 1;
[; ;pic18f4480.h: 36914: extern volatile __bit DFLC2 @ (((unsigned) &SDFLC)*8) + 2;
[; ;pic18f4480.h: 36916: extern volatile __bit DFLC3 @ (((unsigned) &SDFLC)*8) + 3;
[; ;pic18f4480.h: 36918: extern volatile __bit DFLC4 @ (((unsigned) &SDFLC)*8) + 4;
[; ;pic18f4480.h: 36920: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4480.h: 36922: extern volatile __bit DRXB0IE @ (((unsigned) &BIE0)*8) + 0;
[; ;pic18f4480.h: 36924: extern volatile __bit DRXB1IE @ (((unsigned) &BIE0)*8) + 1;
[; ;pic18f4480.h: 36926: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4480.h: 36928: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4480.h: 36930: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4480.h: 36932: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4480.h: 36934: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f4480.h: 36936: extern volatile __bit ECCP1 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4480.h: 36938: extern volatile __bit ECCP1IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4480.h: 36940: extern volatile __bit ECCP1IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4480.h: 36942: extern volatile __bit ECCP1IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4480.h: 36944: extern volatile __bit ECCP1M0 @ (((unsigned) &ECCP1CON)*8) + 0;
[; ;pic18f4480.h: 36946: extern volatile __bit ECCP1M1 @ (((unsigned) &ECCP1CON)*8) + 1;
[; ;pic18f4480.h: 36948: extern volatile __bit ECCP1M2 @ (((unsigned) &ECCP1CON)*8) + 2;
[; ;pic18f4480.h: 36950: extern volatile __bit ECCP1M3 @ (((unsigned) &ECCP1CON)*8) + 3;
[; ;pic18f4480.h: 36952: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f4480.h: 36954: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f4480.h: 36956: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f4480.h: 36958: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f4480.h: 36960: extern volatile __bit EDC1B0 @ (((unsigned) &ECCP1CON)*8) + 4;
[; ;pic18f4480.h: 36962: extern volatile __bit EDC1B1 @ (((unsigned) &ECCP1CON)*8) + 5;
[; ;pic18f4480.h: 36964: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4480.h: 36966: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4480.h: 36968: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4480.h: 36970: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4480.h: 36972: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4480.h: 36974: extern volatile __bit __attribute__((__deprecated__)) EICODE0 @ (((unsigned) &CANSTAT)*8) + 0;
[; ;pic18f4480.h: 36976: extern volatile __bit EICODE1 @ (((unsigned) &CANSTAT)*8) + 1;
[; ;pic18f4480.h: 36978: extern volatile __bit EICODE2 @ (((unsigned) &CANSTAT)*8) + 2;
[; ;pic18f4480.h: 36980: extern volatile __bit EICODE3 @ (((unsigned) &CANSTAT)*8) + 3;
[; ;pic18f4480.h: 36982: extern volatile __bit __attribute__((__deprecated__)) EICODE4 @ (((unsigned) &CANSTAT)*8) + 4;
[; ;pic18f4480.h: 36984: extern volatile __bit ENDRHI @ (((unsigned) &CIOCON)*8) + 5;
[; ;pic18f4480.h: 36986: extern volatile __bit EPWM1M0 @ (((unsigned) &ECCP1CON)*8) + 6;
[; ;pic18f4480.h: 36988: extern volatile __bit EPWM1M1 @ (((unsigned) &ECCP1CON)*8) + 7;
[; ;pic18f4480.h: 36990: extern volatile __bit ERRIE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f4480.h: 36992: extern volatile __bit ERRIF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f4480.h: 36994: extern volatile __bit ERRIP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f4480.h: 36996: extern volatile __bit EWARN @ (((unsigned) &COMSTAT)*8) + 0;
[; ;pic18f4480.h: 36998: extern volatile __bit EWIN0 @ (((unsigned) &ECANCON)*8) + 0;
[; ;pic18f4480.h: 37000: extern volatile __bit EWIN1 @ (((unsigned) &ECANCON)*8) + 1;
[; ;pic18f4480.h: 37002: extern volatile __bit EWIN2 @ (((unsigned) &ECANCON)*8) + 2;
[; ;pic18f4480.h: 37004: extern volatile __bit EWIN3 @ (((unsigned) &ECANCON)*8) + 3;
[; ;pic18f4480.h: 37006: extern volatile __bit EWIN4 @ (((unsigned) &ECANCON)*8) + 4;
[; ;pic18f4480.h: 37008: extern volatile __bit F0BP_0 @ (((unsigned) &RXFBCON0)*8) + 0;
[; ;pic18f4480.h: 37010: extern volatile __bit F0BP_01 @ (((unsigned) &RXFBCON0)*8) + 0;
[; ;pic18f4480.h: 37012: extern volatile __bit F0BP_1 @ (((unsigned) &RXFBCON0)*8) + 1;
[; ;pic18f4480.h: 37014: extern volatile __bit F0BP_2 @ (((unsigned) &RXFBCON0)*8) + 2;
[; ;pic18f4480.h: 37016: extern volatile __bit F0BP_3 @ (((unsigned) &RXFBCON0)*8) + 3;
[; ;pic18f4480.h: 37018: extern volatile __bit F10BP_0 @ (((unsigned) &RXFBCON5)*8) + 0;
[; ;pic18f4480.h: 37020: extern volatile __bit F10BP_01 @ (((unsigned) &RXFBCON5)*8) + 0;
[; ;pic18f4480.h: 37022: extern volatile __bit F10BP_1 @ (((unsigned) &RXFBCON5)*8) + 1;
[; ;pic18f4480.h: 37024: extern volatile __bit F10BP_2 @ (((unsigned) &RXFBCON5)*8) + 2;
[; ;pic18f4480.h: 37026: extern volatile __bit F10BP_3 @ (((unsigned) &RXFBCON5)*8) + 3;
[; ;pic18f4480.h: 37028: extern volatile __bit F11BP_0 @ (((unsigned) &RXFBCON5)*8) + 4;
[; ;pic18f4480.h: 37030: extern volatile __bit F11BP_1 @ (((unsigned) &RXFBCON5)*8) + 5;
[; ;pic18f4480.h: 37032: extern volatile __bit F11BP_2 @ (((unsigned) &RXFBCON5)*8) + 6;
[; ;pic18f4480.h: 37034: extern volatile __bit F11BP_3 @ (((unsigned) &RXFBCON5)*8) + 7;
[; ;pic18f4480.h: 37036: extern volatile __bit F12BP_0 @ (((unsigned) &RXFBCON6)*8) + 0;
[; ;pic18f4480.h: 37038: extern volatile __bit F12BP_01 @ (((unsigned) &RXFBCON6)*8) + 0;
[; ;pic18f4480.h: 37040: extern volatile __bit F12BP_1 @ (((unsigned) &RXFBCON6)*8) + 1;
[; ;pic18f4480.h: 37042: extern volatile __bit F12BP_2 @ (((unsigned) &RXFBCON6)*8) + 2;
[; ;pic18f4480.h: 37044: extern volatile __bit F12BP_3 @ (((unsigned) &RXFBCON6)*8) + 3;
[; ;pic18f4480.h: 37046: extern volatile __bit F13BP_0 @ (((unsigned) &RXFBCON6)*8) + 4;
[; ;pic18f4480.h: 37048: extern volatile __bit F13BP_1 @ (((unsigned) &RXFBCON6)*8) + 5;
[; ;pic18f4480.h: 37050: extern volatile __bit F13BP_2 @ (((unsigned) &RXFBCON6)*8) + 6;
[; ;pic18f4480.h: 37052: extern volatile __bit F13BP_3 @ (((unsigned) &RXFBCON6)*8) + 7;
[; ;pic18f4480.h: 37054: extern volatile __bit F14BP_0 @ (((unsigned) &RXFBCON7)*8) + 0;
[; ;pic18f4480.h: 37056: extern volatile __bit F14BP_01 @ (((unsigned) &RXFBCON7)*8) + 0;
[; ;pic18f4480.h: 37058: extern volatile __bit F14BP_1 @ (((unsigned) &RXFBCON7)*8) + 1;
[; ;pic18f4480.h: 37060: extern volatile __bit F14BP_2 @ (((unsigned) &RXFBCON7)*8) + 2;
[; ;pic18f4480.h: 37062: extern volatile __bit F14BP_3 @ (((unsigned) &RXFBCON7)*8) + 3;
[; ;pic18f4480.h: 37064: extern volatile __bit F15BP_0 @ (((unsigned) &RXFBCON7)*8) + 4;
[; ;pic18f4480.h: 37066: extern volatile __bit F15BP_1 @ (((unsigned) &RXFBCON7)*8) + 5;
[; ;pic18f4480.h: 37068: extern volatile __bit F15BP_2 @ (((unsigned) &RXFBCON7)*8) + 6;
[; ;pic18f4480.h: 37070: extern volatile __bit F15BP_3 @ (((unsigned) &RXFBCON7)*8) + 7;
[; ;pic18f4480.h: 37072: extern volatile __bit F1BP_0 @ (((unsigned) &RXFBCON0)*8) + 4;
[; ;pic18f4480.h: 37074: extern volatile __bit F1BP_1 @ (((unsigned) &RXFBCON0)*8) + 5;
[; ;pic18f4480.h: 37076: extern volatile __bit F1BP_2 @ (((unsigned) &RXFBCON0)*8) + 6;
[; ;pic18f4480.h: 37078: extern volatile __bit F1BP_3 @ (((unsigned) &RXFBCON0)*8) + 7;
[; ;pic18f4480.h: 37080: extern volatile __bit F2BP_0 @ (((unsigned) &RXFBCON1)*8) + 0;
[; ;pic18f4480.h: 37082: extern volatile __bit F2BP_01 @ (((unsigned) &RXFBCON1)*8) + 0;
[; ;pic18f4480.h: 37084: extern volatile __bit F2BP_1 @ (((unsigned) &RXFBCON1)*8) + 1;
[; ;pic18f4480.h: 37086: extern volatile __bit F2BP_2 @ (((unsigned) &RXFBCON1)*8) + 2;
[; ;pic18f4480.h: 37088: extern volatile __bit F2BP_3 @ (((unsigned) &RXFBCON1)*8) + 3;
[; ;pic18f4480.h: 37090: extern volatile __bit F3BP_0 @ (((unsigned) &RXFBCON1)*8) + 4;
[; ;pic18f4480.h: 37092: extern volatile __bit F3BP_1 @ (((unsigned) &RXFBCON1)*8) + 5;
[; ;pic18f4480.h: 37094: extern volatile __bit F3BP_2 @ (((unsigned) &RXFBCON1)*8) + 6;
[; ;pic18f4480.h: 37096: extern volatile __bit F3BP_3 @ (((unsigned) &RXFBCON1)*8) + 7;
[; ;pic18f4480.h: 37098: extern volatile __bit F4BP_0 @ (((unsigned) &RXFBCON2)*8) + 0;
[; ;pic18f4480.h: 37100: extern volatile __bit F4BP_01 @ (((unsigned) &RXFBCON2)*8) + 0;
[; ;pic18f4480.h: 37102: extern volatile __bit F4BP_1 @ (((unsigned) &RXFBCON2)*8) + 1;
[; ;pic18f4480.h: 37104: extern volatile __bit F4BP_2 @ (((unsigned) &RXFBCON2)*8) + 2;
[; ;pic18f4480.h: 37106: extern volatile __bit F4BP_3 @ (((unsigned) &RXFBCON2)*8) + 3;
[; ;pic18f4480.h: 37108: extern volatile __bit F5BP_0 @ (((unsigned) &RXFBCON2)*8) + 4;
[; ;pic18f4480.h: 37110: extern volatile __bit F5BP_1 @ (((unsigned) &RXFBCON2)*8) + 5;
[; ;pic18f4480.h: 37112: extern volatile __bit F5BP_2 @ (((unsigned) &RXFBCON2)*8) + 6;
[; ;pic18f4480.h: 37114: extern volatile __bit F5BP_3 @ (((unsigned) &RXFBCON2)*8) + 7;
[; ;pic18f4480.h: 37116: extern volatile __bit F6BP_0 @ (((unsigned) &RXFBCON3)*8) + 0;
[; ;pic18f4480.h: 37118: extern volatile __bit F6BP_01 @ (((unsigned) &RXFBCON3)*8) + 0;
[; ;pic18f4480.h: 37120: extern volatile __bit F6BP_1 @ (((unsigned) &RXFBCON3)*8) + 1;
[; ;pic18f4480.h: 37122: extern volatile __bit F6BP_2 @ (((unsigned) &RXFBCON3)*8) + 2;
[; ;pic18f4480.h: 37124: extern volatile __bit F6BP_3 @ (((unsigned) &RXFBCON3)*8) + 3;
[; ;pic18f4480.h: 37126: extern volatile __bit F7BP_0 @ (((unsigned) &RXFBCON3)*8) + 4;
[; ;pic18f4480.h: 37128: extern volatile __bit F7BP_1 @ (((unsigned) &RXFBCON3)*8) + 5;
[; ;pic18f4480.h: 37130: extern volatile __bit F7BP_2 @ (((unsigned) &RXFBCON3)*8) + 6;
[; ;pic18f4480.h: 37132: extern volatile __bit F7BP_3 @ (((unsigned) &RXFBCON3)*8) + 7;
[; ;pic18f4480.h: 37134: extern volatile __bit F8BP_0 @ (((unsigned) &RXFBCON4)*8) + 0;
[; ;pic18f4480.h: 37136: extern volatile __bit F8BP_01 @ (((unsigned) &RXFBCON4)*8) + 0;
[; ;pic18f4480.h: 37138: extern volatile __bit F8BP_1 @ (((unsigned) &RXFBCON4)*8) + 1;
[; ;pic18f4480.h: 37140: extern volatile __bit F8BP_2 @ (((unsigned) &RXFBCON4)*8) + 2;
[; ;pic18f4480.h: 37142: extern volatile __bit F8BP_3 @ (((unsigned) &RXFBCON4)*8) + 3;
[; ;pic18f4480.h: 37144: extern volatile __bit F9BP_0 @ (((unsigned) &RXFBCON4)*8) + 4;
[; ;pic18f4480.h: 37146: extern volatile __bit F9BP_1 @ (((unsigned) &RXFBCON4)*8) + 5;
[; ;pic18f4480.h: 37148: extern volatile __bit F9BP_2 @ (((unsigned) &RXFBCON4)*8) + 6;
[; ;pic18f4480.h: 37150: extern volatile __bit F9BP_3 @ (((unsigned) &RXFBCON4)*8) + 7;
[; ;pic18f4480.h: 37152: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4480.h: 37154: extern volatile __bit FIFOEMPTY @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f4480.h: 37156: extern volatile __bit FIFOMWIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f4480.h: 37158: extern volatile __bit FIFOWM @ (((unsigned) &ECANCON)*8) + 5;
[; ;pic18f4480.h: 37160: extern volatile __bit FIFOWMIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f4480.h: 37162: extern volatile __bit FIFOWMIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f4480.h: 37164: extern volatile __bit FIFOWMIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f4480.h: 37166: extern volatile __bit FIL0_0 @ (((unsigned) &MSEL0)*8) + 0;
[; ;pic18f4480.h: 37168: extern volatile __bit FIL0_1 @ (((unsigned) &MSEL0)*8) + 1;
[; ;pic18f4480.h: 37170: extern volatile __bit FIL10_0 @ (((unsigned) &MSEL2)*8) + 4;
[; ;pic18f4480.h: 37172: extern volatile __bit FIL10_1 @ (((unsigned) &MSEL2)*8) + 5;
[; ;pic18f4480.h: 37174: extern volatile __bit FIL11_0 @ (((unsigned) &MSEL2)*8) + 6;
[; ;pic18f4480.h: 37176: extern volatile __bit FIL11_1 @ (((unsigned) &MSEL2)*8) + 7;
[; ;pic18f4480.h: 37178: extern volatile __bit FIL12_0 @ (((unsigned) &MSEL3)*8) + 0;
[; ;pic18f4480.h: 37180: extern volatile __bit FIL12_1 @ (((unsigned) &MSEL3)*8) + 1;
[; ;pic18f4480.h: 37182: extern volatile __bit FIL13_0 @ (((unsigned) &MSEL3)*8) + 2;
[; ;pic18f4480.h: 37184: extern volatile __bit FIL13_1 @ (((unsigned) &MSEL3)*8) + 3;
[; ;pic18f4480.h: 37186: extern volatile __bit FIL14_0 @ (((unsigned) &MSEL3)*8) + 4;
[; ;pic18f4480.h: 37188: extern volatile __bit FIL14_1 @ (((unsigned) &MSEL3)*8) + 5;
[; ;pic18f4480.h: 37190: extern volatile __bit FIL15_0 @ (((unsigned) &MSEL3)*8) + 6;
[; ;pic18f4480.h: 37192: extern volatile __bit FIL15_1 @ (((unsigned) &MSEL3)*8) + 7;
[; ;pic18f4480.h: 37194: extern volatile __bit FIL1_0 @ (((unsigned) &MSEL0)*8) + 2;
[; ;pic18f4480.h: 37196: extern volatile __bit FIL1_1 @ (((unsigned) &MSEL0)*8) + 3;
[; ;pic18f4480.h: 37198: extern volatile __bit FIL2_0 @ (((unsigned) &MSEL0)*8) + 4;
[; ;pic18f4480.h: 37200: extern volatile __bit FIL2_1 @ (((unsigned) &MSEL0)*8) + 5;
[; ;pic18f4480.h: 37202: extern volatile __bit FIL3_0 @ (((unsigned) &MSEL0)*8) + 6;
[; ;pic18f4480.h: 37204: extern volatile __bit FIL3_1 @ (((unsigned) &MSEL0)*8) + 7;
[; ;pic18f4480.h: 37206: extern volatile __bit FIL4_0 @ (((unsigned) &MSEL1)*8) + 0;
[; ;pic18f4480.h: 37208: extern volatile __bit FIL4_1 @ (((unsigned) &MSEL1)*8) + 1;
[; ;pic18f4480.h: 37210: extern volatile __bit FIL5_0 @ (((unsigned) &MSEL1)*8) + 2;
[; ;pic18f4480.h: 37212: extern volatile __bit FIL5_1 @ (((unsigned) &MSEL1)*8) + 3;
[; ;pic18f4480.h: 37214: extern volatile __bit FIL6_0 @ (((unsigned) &MSEL1)*8) + 4;
[; ;pic18f4480.h: 37216: extern volatile __bit FIL6_1 @ (((unsigned) &MSEL1)*8) + 5;
[; ;pic18f4480.h: 37218: extern volatile __bit FIL7_0 @ (((unsigned) &MSEL1)*8) + 6;
[; ;pic18f4480.h: 37220: extern volatile __bit FIL7_1 @ (((unsigned) &MSEL1)*8) + 7;
[; ;pic18f4480.h: 37222: extern volatile __bit FIL8_0 @ (((unsigned) &MSEL2)*8) + 0;
[; ;pic18f4480.h: 37224: extern volatile __bit FIL8_1 @ (((unsigned) &MSEL2)*8) + 1;
[; ;pic18f4480.h: 37226: extern volatile __bit FIL9_0 @ (((unsigned) &MSEL2)*8) + 2;
[; ;pic18f4480.h: 37228: extern volatile __bit FIL9_1 @ (((unsigned) &MSEL2)*8) + 3;
[; ;pic18f4480.h: 37230: extern volatile __bit FLC0 @ (((unsigned) &SDFLC)*8) + 0;
[; ;pic18f4480.h: 37232: extern volatile __bit FLC1 @ (((unsigned) &SDFLC)*8) + 1;
[; ;pic18f4480.h: 37234: extern volatile __bit FLC2 @ (((unsigned) &SDFLC)*8) + 2;
[; ;pic18f4480.h: 37236: extern volatile __bit FLC3 @ (((unsigned) &SDFLC)*8) + 3;
[; ;pic18f4480.h: 37238: extern volatile __bit FLC4 @ (((unsigned) &SDFLC)*8) + 4;
[; ;pic18f4480.h: 37240: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4480.h: 37242: extern volatile __bit __attribute__((__deprecated__)) FP0 @ (((unsigned) &CANCON)*8) + 0;
[; ;pic18f4480.h: 37244: extern volatile __bit FP1 @ (((unsigned) &CANCON)*8) + 1;
[; ;pic18f4480.h: 37246: extern volatile __bit FP2 @ (((unsigned) &CANCON)*8) + 2;
[; ;pic18f4480.h: 37248: extern volatile __bit FP3 @ (((unsigned) &CANCON)*8) + 3;
[; ;pic18f4480.h: 37250: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4480.h: 37252: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f4480.h: 37254: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4480.h: 37256: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4480.h: 37258: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4480.h: 37260: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4480.h: 37262: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4480.h: 37264: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4480.h: 37266: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4480.h: 37268: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4480.h: 37270: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4480.h: 37272: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4480.h: 37274: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4480.h: 37276: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4480.h: 37278: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4480.h: 37280: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4480.h: 37282: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4480.h: 37284: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4480.h: 37286: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4480.h: 37288: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4480.h: 37290: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4480.h: 37292: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4480.h: 37294: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4480.h: 37296: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4480.h: 37298: extern volatile __bit IBF @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f4480.h: 37300: extern volatile __bit IBOV @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f4480.h: 37302: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4480.h: 37304: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4480.h: 37306: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4480.h: 37308: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4480.h: 37310: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4480.h: 37312: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4480.h: 37314: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4480.h: 37316: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4480.h: 37318: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4480.h: 37320: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4480.h: 37322: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4480.h: 37324: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4480.h: 37326: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4480.h: 37328: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4480.h: 37330: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4480.h: 37332: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4480.h: 37334: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4480.h: 37336: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4480.h: 37338: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4480.h: 37340: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4480.h: 37342: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4480.h: 37344: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4480.h: 37346: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4480.h: 37348: extern volatile __bit INTSCR @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4480.h: 37350: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4480.h: 37352: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4480.h: 37354: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4480.h: 37356: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4480.h: 37358: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4480.h: 37360: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4480.h: 37362: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4480.h: 37364: extern volatile __bit IRXIE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f4480.h: 37366: extern volatile __bit IRXIF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f4480.h: 37368: extern volatile __bit IRXIP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f4480.h: 37370: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4480.h: 37372: extern volatile __bit JTOFF @ (((unsigned) &RXB0CON)*8) + 1;
[; ;pic18f4480.h: 37374: extern volatile __bit JTOFF_FILHIT1 @ (((unsigned) &RXB0CON)*8) + 1;
[; ;pic18f4480.h: 37376: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4480.h: 37378: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4480.h: 37380: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4480.h: 37382: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4480.h: 37384: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4480.h: 37386: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4480.h: 37388: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4480.h: 37390: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4480.h: 37392: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4480.h: 37394: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4480.h: 37396: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4480.h: 37398: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4480.h: 37400: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4480.h: 37402: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4480.h: 37404: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4480.h: 37406: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4480.h: 37408: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4480.h: 37410: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4480.h: 37412: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4480.h: 37414: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4480.h: 37416: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4480.h: 37418: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4480.h: 37420: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4480.h: 37422: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4480.h: 37424: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4480.h: 37426: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4480.h: 37428: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4480.h: 37430: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4480.h: 37432: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4480.h: 37434: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4480.h: 37436: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4480.h: 37438: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4480.h: 37440: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4480.h: 37442: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4480.h: 37444: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4480.h: 37446: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4480.h: 37448: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4480.h: 37450: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4480.h: 37452: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4480.h: 37454: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4480.h: 37456: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4480.h: 37458: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4480.h: 37460: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4480.h: 37462: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4480.h: 37464: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4480.h: 37466: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4480.h: 37468: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4480.h: 37470: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4480.h: 37472: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4480.h: 37474: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4480.h: 37476: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4480.h: 37478: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4480.h: 37480: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4480.h: 37482: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4480.h: 37484: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4480.h: 37486: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4480.h: 37488: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4480.h: 37490: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4480.h: 37492: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4480.h: 37494: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4480.h: 37496: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4480.h: 37498: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4480.h: 37500: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4480.h: 37502: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4480.h: 37504: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4480.h: 37506: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4480.h: 37508: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4480.h: 37510: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4480.h: 37512: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4480.h: 37514: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4480.h: 37516: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4480.h: 37518: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4480.h: 37520: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4480.h: 37522: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4480.h: 37524: extern volatile __bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f4480.h: 37526: extern volatile __bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f4480.h: 37528: extern volatile __bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f4480.h: 37530: extern volatile __bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f4480.h: 37532: extern volatile __bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f4480.h: 37534: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4480.h: 37536: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4480.h: 37538: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4480.h: 37540: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4480.h: 37542: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4480.h: 37544: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4480.h: 37546: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4480.h: 37548: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4480.h: 37550: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4480.h: 37552: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4480.h: 37554: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4480.h: 37556: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4480.h: 37558: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4480.h: 37560: extern volatile __bit MDSEL0 @ (((unsigned) &ECANCON)*8) + 6;
[; ;pic18f4480.h: 37562: extern volatile __bit MDSEL1 @ (((unsigned) &ECANCON)*8) + 7;
[; ;pic18f4480.h: 37564: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4480.h: 37566: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4480.h: 37568: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4480.h: 37570: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4480.h: 37572: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4480.h: 37574: extern volatile __bit NOT_FIFOEMPTY @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f4480.h: 37576: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4480.h: 37578: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4480.h: 37580: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4480.h: 37582: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4480.h: 37584: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4480.h: 37586: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4480.h: 37588: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4480.h: 37590: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4480.h: 37592: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4480.h: 37594: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4480.h: 37596: extern volatile __bit OBF @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f4480.h: 37598: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4480.h: 37600: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4480.h: 37602: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4480.h: 37604: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4480.h: 37606: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4480.h: 37608: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4480.h: 37610: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4480.h: 37612: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4480.h: 37614: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4480.h: 37616: extern volatile __bit P1A @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4480.h: 37618: extern volatile __bit P1B @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4480.h: 37620: extern volatile __bit P1C @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4480.h: 37622: extern volatile __bit P1D @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4480.h: 37624: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4480.h: 37626: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4480.h: 37628: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4480.h: 37630: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f4480.h: 37632: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4480.h: 37634: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f4480.h: 37636: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f4480.h: 37638: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4480.h: 37640: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4480.h: 37642: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4480.h: 37644: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4480.h: 37646: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4480.h: 37648: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4480.h: 37650: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4480.h: 37652: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4480.h: 37654: extern volatile __bit PDC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f4480.h: 37656: extern volatile __bit PDC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f4480.h: 37658: extern volatile __bit PDC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f4480.h: 37660: extern volatile __bit PDC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f4480.h: 37662: extern volatile __bit PDC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f4480.h: 37664: extern volatile __bit PDC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f4480.h: 37666: extern volatile __bit PDC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f4480.h: 37668: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4480.h: 37670: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4480.h: 37672: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4480.h: 37674: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4480.h: 37676: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4480.h: 37678: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4480.h: 37680: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f4480.h: 37682: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4480.h: 37684: extern volatile __bit PRSEG0 @ (((unsigned) &BRGCON2)*8) + 0;
[; ;pic18f4480.h: 37686: extern volatile __bit PRSEG1 @ (((unsigned) &BRGCON2)*8) + 1;
[; ;pic18f4480.h: 37688: extern volatile __bit PRSEG2 @ (((unsigned) &BRGCON2)*8) + 2;
[; ;pic18f4480.h: 37690: extern volatile __bit PRSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f4480.h: 37692: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4480.h: 37694: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4480.h: 37696: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4480.h: 37698: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4480.h: 37700: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4480.h: 37702: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4480.h: 37704: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4480.h: 37706: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4480.h: 37708: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4480.h: 37710: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4480.h: 37712: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4480.h: 37714: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4480.h: 37716: extern volatile __bit PSPMODE @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f4480.h: 37718: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f4480.h: 37720: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f4480.h: 37722: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f4480.h: 37724: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f4480.h: 37726: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4480.h: 37728: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4480.h: 37730: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4480.h: 37732: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4480.h: 37734: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4480.h: 37736: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4480.h: 37738: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4480.h: 37740: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4480.h: 37742: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4480.h: 37744: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4480.h: 37746: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4480.h: 37748: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4480.h: 37750: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4480.h: 37752: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4480.h: 37754: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4480.h: 37756: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4480.h: 37758: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4480.h: 37760: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4480.h: 37762: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4480.h: 37764: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4480.h: 37766: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4480.h: 37768: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4480.h: 37770: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4480.h: 37772: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4480.h: 37774: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4480.h: 37776: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4480.h: 37778: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4480.h: 37780: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4480.h: 37782: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4480.h: 37784: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4480.h: 37786: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4480.h: 37788: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4480.h: 37790: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4480.h: 37792: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4480.h: 37794: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4480.h: 37796: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4480.h: 37798: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4480.h: 37800: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4480.h: 37802: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4480.h: 37804: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4480.h: 37806: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4480.h: 37808: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4480.h: 37810: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4480.h: 37812: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4480.h: 37814: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4480.h: 37816: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4480.h: 37818: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4480.h: 37820: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4480.h: 37822: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4480.h: 37824: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4480.h: 37826: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4480.h: 37828: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4480.h: 37830: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4480.h: 37832: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4480.h: 37834: extern volatile __bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f4480.h: 37836: extern volatile __bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f4480.h: 37838: extern volatile __bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f4480.h: 37840: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4480.h: 37842: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4480.h: 37844: extern volatile __bit REC0 @ (((unsigned) &RXERRCNT)*8) + 0;
[; ;pic18f4480.h: 37846: extern volatile __bit REC1 @ (((unsigned) &RXERRCNT)*8) + 1;
[; ;pic18f4480.h: 37848: extern volatile __bit REC2 @ (((unsigned) &RXERRCNT)*8) + 2;
[; ;pic18f4480.h: 37850: extern volatile __bit REC3 @ (((unsigned) &RXERRCNT)*8) + 3;
[; ;pic18f4480.h: 37852: extern volatile __bit REC4 @ (((unsigned) &RXERRCNT)*8) + 4;
[; ;pic18f4480.h: 37854: extern volatile __bit REC5 @ (((unsigned) &RXERRCNT)*8) + 5;
[; ;pic18f4480.h: 37856: extern volatile __bit REC6 @ (((unsigned) &RXERRCNT)*8) + 6;
[; ;pic18f4480.h: 37858: extern volatile __bit REC7 @ (((unsigned) &RXERRCNT)*8) + 7;
[; ;pic18f4480.h: 37860: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4480.h: 37862: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4480.h: 37864: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4480.h: 37866: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4480.h: 37868: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4480.h: 37870: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4480.h: 37872: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4480.h: 37874: extern volatile __bit RXB0D00 @ (((unsigned) &RXB0D0)*8) + 0;
[; ;pic18f4480.h: 37876: extern volatile __bit RXB0D01 @ (((unsigned) &RXB0D0)*8) + 1;
[; ;pic18f4480.h: 37878: extern volatile __bit RXB0D02 @ (((unsigned) &RXB0D0)*8) + 2;
[; ;pic18f4480.h: 37880: extern volatile __bit RXB0D03 @ (((unsigned) &RXB0D0)*8) + 3;
[; ;pic18f4480.h: 37882: extern volatile __bit RXB0D04 @ (((unsigned) &RXB0D0)*8) + 4;
[; ;pic18f4480.h: 37884: extern volatile __bit RXB0D05 @ (((unsigned) &RXB0D0)*8) + 5;
[; ;pic18f4480.h: 37886: extern volatile __bit RXB0D06 @ (((unsigned) &RXB0D0)*8) + 6;
[; ;pic18f4480.h: 37888: extern volatile __bit RXB0D07 @ (((unsigned) &RXB0D0)*8) + 7;
[; ;pic18f4480.h: 37890: extern volatile __bit RXB0D10 @ (((unsigned) &RXB0D1)*8) + 0;
[; ;pic18f4480.h: 37892: extern volatile __bit RXB0D11 @ (((unsigned) &RXB0D1)*8) + 1;
[; ;pic18f4480.h: 37894: extern volatile __bit RXB0D12 @ (((unsigned) &RXB0D1)*8) + 2;
[; ;pic18f4480.h: 37896: extern volatile __bit RXB0D13 @ (((unsigned) &RXB0D1)*8) + 3;
[; ;pic18f4480.h: 37898: extern volatile __bit RXB0D14 @ (((unsigned) &RXB0D1)*8) + 4;
[; ;pic18f4480.h: 37900: extern volatile __bit RXB0D15 @ (((unsigned) &RXB0D1)*8) + 5;
[; ;pic18f4480.h: 37902: extern volatile __bit RXB0D16 @ (((unsigned) &RXB0D1)*8) + 6;
[; ;pic18f4480.h: 37904: extern volatile __bit RXB0D17 @ (((unsigned) &RXB0D1)*8) + 7;
[; ;pic18f4480.h: 37906: extern volatile __bit RXB0D20 @ (((unsigned) &RXB0D2)*8) + 0;
[; ;pic18f4480.h: 37908: extern volatile __bit RXB0D21 @ (((unsigned) &RXB0D2)*8) + 1;
[; ;pic18f4480.h: 37910: extern volatile __bit RXB0D22 @ (((unsigned) &RXB0D2)*8) + 2;
[; ;pic18f4480.h: 37912: extern volatile __bit RXB0D23 @ (((unsigned) &RXB0D2)*8) + 3;
[; ;pic18f4480.h: 37914: extern volatile __bit RXB0D24 @ (((unsigned) &RXB0D2)*8) + 4;
[; ;pic18f4480.h: 37916: extern volatile __bit RXB0D25 @ (((unsigned) &RXB0D2)*8) + 5;
[; ;pic18f4480.h: 37918: extern volatile __bit RXB0D26 @ (((unsigned) &RXB0D2)*8) + 6;
[; ;pic18f4480.h: 37920: extern volatile __bit RXB0D27 @ (((unsigned) &RXB0D2)*8) + 7;
[; ;pic18f4480.h: 37922: extern volatile __bit RXB0D30 @ (((unsigned) &RXB0D3)*8) + 0;
[; ;pic18f4480.h: 37924: extern volatile __bit RXB0D31 @ (((unsigned) &RXB0D3)*8) + 1;
[; ;pic18f4480.h: 37926: extern volatile __bit RXB0D32 @ (((unsigned) &RXB0D3)*8) + 2;
[; ;pic18f4480.h: 37928: extern volatile __bit RXB0D33 @ (((unsigned) &RXB0D3)*8) + 3;
[; ;pic18f4480.h: 37930: extern volatile __bit RXB0D34 @ (((unsigned) &RXB0D3)*8) + 4;
[; ;pic18f4480.h: 37932: extern volatile __bit RXB0D35 @ (((unsigned) &RXB0D3)*8) + 5;
[; ;pic18f4480.h: 37934: extern volatile __bit RXB0D36 @ (((unsigned) &RXB0D3)*8) + 6;
[; ;pic18f4480.h: 37936: extern volatile __bit RXB0D37 @ (((unsigned) &RXB0D3)*8) + 7;
[; ;pic18f4480.h: 37938: extern volatile __bit RXB0D40 @ (((unsigned) &RXB0D4)*8) + 0;
[; ;pic18f4480.h: 37940: extern volatile __bit RXB0D41 @ (((unsigned) &RXB0D4)*8) + 1;
[; ;pic18f4480.h: 37942: extern volatile __bit RXB0D42 @ (((unsigned) &RXB0D4)*8) + 2;
[; ;pic18f4480.h: 37944: extern volatile __bit RXB0D43 @ (((unsigned) &RXB0D4)*8) + 3;
[; ;pic18f4480.h: 37946: extern volatile __bit RXB0D44 @ (((unsigned) &RXB0D4)*8) + 4;
[; ;pic18f4480.h: 37948: extern volatile __bit RXB0D45 @ (((unsigned) &RXB0D4)*8) + 5;
[; ;pic18f4480.h: 37950: extern volatile __bit RXB0D46 @ (((unsigned) &RXB0D4)*8) + 6;
[; ;pic18f4480.h: 37952: extern volatile __bit RXB0D47 @ (((unsigned) &RXB0D4)*8) + 7;
[; ;pic18f4480.h: 37954: extern volatile __bit RXB0D50 @ (((unsigned) &RXB0D5)*8) + 0;
[; ;pic18f4480.h: 37956: extern volatile __bit RXB0D51 @ (((unsigned) &RXB0D5)*8) + 1;
[; ;pic18f4480.h: 37958: extern volatile __bit RXB0D52 @ (((unsigned) &RXB0D5)*8) + 2;
[; ;pic18f4480.h: 37960: extern volatile __bit RXB0D53 @ (((unsigned) &RXB0D5)*8) + 3;
[; ;pic18f4480.h: 37962: extern volatile __bit RXB0D54 @ (((unsigned) &RXB0D5)*8) + 4;
[; ;pic18f4480.h: 37964: extern volatile __bit RXB0D55 @ (((unsigned) &RXB0D5)*8) + 5;
[; ;pic18f4480.h: 37966: extern volatile __bit RXB0D56 @ (((unsigned) &RXB0D5)*8) + 6;
[; ;pic18f4480.h: 37968: extern volatile __bit RXB0D57 @ (((unsigned) &RXB0D5)*8) + 7;
[; ;pic18f4480.h: 37970: extern volatile __bit RXB0D60 @ (((unsigned) &RXB0D6)*8) + 0;
[; ;pic18f4480.h: 37972: extern volatile __bit RXB0D61 @ (((unsigned) &RXB0D6)*8) + 1;
[; ;pic18f4480.h: 37974: extern volatile __bit RXB0D62 @ (((unsigned) &RXB0D6)*8) + 2;
[; ;pic18f4480.h: 37976: extern volatile __bit RXB0D63 @ (((unsigned) &RXB0D6)*8) + 3;
[; ;pic18f4480.h: 37978: extern volatile __bit RXB0D64 @ (((unsigned) &RXB0D6)*8) + 4;
[; ;pic18f4480.h: 37980: extern volatile __bit RXB0D65 @ (((unsigned) &RXB0D6)*8) + 5;
[; ;pic18f4480.h: 37982: extern volatile __bit RXB0D66 @ (((unsigned) &RXB0D6)*8) + 6;
[; ;pic18f4480.h: 37984: extern volatile __bit RXB0D67 @ (((unsigned) &RXB0D6)*8) + 7;
[; ;pic18f4480.h: 37986: extern volatile __bit RXB0D70 @ (((unsigned) &RXB0D7)*8) + 0;
[; ;pic18f4480.h: 37988: extern volatile __bit RXB0D71 @ (((unsigned) &RXB0D7)*8) + 1;
[; ;pic18f4480.h: 37990: extern volatile __bit RXB0D72 @ (((unsigned) &RXB0D7)*8) + 2;
[; ;pic18f4480.h: 37992: extern volatile __bit RXB0D73 @ (((unsigned) &RXB0D7)*8) + 3;
[; ;pic18f4480.h: 37994: extern volatile __bit RXB0D74 @ (((unsigned) &RXB0D7)*8) + 4;
[; ;pic18f4480.h: 37996: extern volatile __bit RXB0D75 @ (((unsigned) &RXB0D7)*8) + 5;
[; ;pic18f4480.h: 37998: extern volatile __bit RXB0D76 @ (((unsigned) &RXB0D7)*8) + 6;
[; ;pic18f4480.h: 38000: extern volatile __bit RXB0D77 @ (((unsigned) &RXB0D7)*8) + 7;
[; ;pic18f4480.h: 38002: extern volatile __bit RXB0DBEN @ (((unsigned) &RXB0CON)*8) + 2;
[; ;pic18f4480.h: 38004: extern volatile __bit RXB0DBEN_FILHIT2 @ (((unsigned) &RXB0CON)*8) + 2;
[; ;pic18f4480.h: 38006: extern volatile __bit RXB0DLC0 @ (((unsigned) &RXB0DLC)*8) + 0;
[; ;pic18f4480.h: 38008: extern volatile __bit RXB0DLC1 @ (((unsigned) &RXB0DLC)*8) + 1;
[; ;pic18f4480.h: 38010: extern volatile __bit RXB0DLC2 @ (((unsigned) &RXB0DLC)*8) + 2;
[; ;pic18f4480.h: 38012: extern volatile __bit RXB0DLC3 @ (((unsigned) &RXB0DLC)*8) + 3;
[; ;pic18f4480.h: 38014: extern volatile __bit RXB0EID0 @ (((unsigned) &RXB0EIDL)*8) + 0;
[; ;pic18f4480.h: 38016: extern volatile __bit RXB0EID1 @ (((unsigned) &RXB0EIDL)*8) + 1;
[; ;pic18f4480.h: 38018: extern volatile __bit RXB0EID10 @ (((unsigned) &RXB0EIDH)*8) + 2;
[; ;pic18f4480.h: 38020: extern volatile __bit RXB0EID11 @ (((unsigned) &RXB0EIDH)*8) + 3;
[; ;pic18f4480.h: 38022: extern volatile __bit RXB0EID12 @ (((unsigned) &RXB0EIDH)*8) + 4;
[; ;pic18f4480.h: 38024: extern volatile __bit RXB0EID13 @ (((unsigned) &RXB0EIDH)*8) + 5;
[; ;pic18f4480.h: 38026: extern volatile __bit RXB0EID14 @ (((unsigned) &RXB0EIDH)*8) + 6;
[; ;pic18f4480.h: 38028: extern volatile __bit RXB0EID15 @ (((unsigned) &RXB0EIDH)*8) + 7;
[; ;pic18f4480.h: 38030: extern volatile __bit RXB0EID16 @ (((unsigned) &RXB0SIDL)*8) + 0;
[; ;pic18f4480.h: 38032: extern volatile __bit RXB0EID17 @ (((unsigned) &RXB0SIDL)*8) + 1;
[; ;pic18f4480.h: 38034: extern volatile __bit RXB0EID2 @ (((unsigned) &RXB0EIDL)*8) + 2;
[; ;pic18f4480.h: 38036: extern volatile __bit RXB0EID3 @ (((unsigned) &RXB0EIDL)*8) + 3;
[; ;pic18f4480.h: 38038: extern volatile __bit RXB0EID4 @ (((unsigned) &RXB0EIDL)*8) + 4;
[; ;pic18f4480.h: 38040: extern volatile __bit RXB0EID5 @ (((unsigned) &RXB0EIDL)*8) + 5;
[; ;pic18f4480.h: 38042: extern volatile __bit RXB0EID6 @ (((unsigned) &RXB0EIDL)*8) + 6;
[; ;pic18f4480.h: 38044: extern volatile __bit RXB0EID7 @ (((unsigned) &RXB0EIDL)*8) + 7;
[; ;pic18f4480.h: 38046: extern volatile __bit RXB0EID8 @ (((unsigned) &RXB0EIDH)*8) + 0;
[; ;pic18f4480.h: 38048: extern volatile __bit RXB0EID9 @ (((unsigned) &RXB0EIDH)*8) + 1;
[; ;pic18f4480.h: 38050: extern volatile __bit RXB0EXID @ (((unsigned) &RXB0SIDL)*8) + 3;
[; ;pic18f4480.h: 38052: extern volatile __bit RXB0FILHIT0 @ (((unsigned) &RXB0CON)*8) + 0;
[; ;pic18f4480.h: 38054: extern volatile __bit RXB0FILHIT1 @ (((unsigned) &RXB0CON)*8) + 1;
[; ;pic18f4480.h: 38056: extern volatile __bit RXB0FILHIT2 @ (((unsigned) &RXB0CON)*8) + 2;
[; ;pic18f4480.h: 38058: extern volatile __bit RXB0FILHIT3 @ (((unsigned) &RXB0CON)*8) + 3;
[; ;pic18f4480.h: 38060: extern volatile __bit RXB0FILHIT4 @ (((unsigned) &RXB0CON)*8) + 4;
[; ;pic18f4480.h: 38062: extern volatile __bit RXB0FUL @ (((unsigned) &RXB0CON)*8) + 7;
[; ;pic18f4480.h: 38064: extern volatile __bit __attribute__((__deprecated__)) RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f4480.h: 38066: extern volatile __bit RXB0IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f4480.h: 38068: extern volatile __bit RXB0IP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f4480.h: 38070: extern volatile __bit RXB0M0 @ (((unsigned) &RXB0CON)*8) + 5;
[; ;pic18f4480.h: 38072: extern volatile __bit RXB0M1 @ (((unsigned) &RXB0CON)*8) + 6;
[; ;pic18f4480.h: 38074: extern volatile __bit RXB0OVFL @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f4480.h: 38076: extern volatile __bit RXB0OVFL_NOT_FIFOEMPTY @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f4480.h: 38078: extern volatile __bit RXB0OVFL_nFIFOEMPTY @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f4480.h: 38080: extern volatile __bit RXB0RB0 @ (((unsigned) &RXB0DLC)*8) + 4;
[; ;pic18f4480.h: 38082: extern volatile __bit RXB0RB1 @ (((unsigned) &RXB0DLC)*8) + 5;
[; ;pic18f4480.h: 38084: extern volatile __bit RXB0RTR @ (((unsigned) &RXB0DLC)*8) + 6;
[; ;pic18f4480.h: 38086: extern volatile __bit RXB0RTRR0 @ (((unsigned) &RXB0CON)*8) + 3;
[; ;pic18f4480.h: 38088: extern volatile __bit RXB0RTRRO @ (((unsigned) &RXB0CON)*8) + 5;
[; ;pic18f4480.h: 38090: extern volatile __bit RXB0SID0 @ (((unsigned) &RXB0SIDL)*8) + 5;
[; ;pic18f4480.h: 38092: extern volatile __bit RXB0SID1 @ (((unsigned) &RXB0SIDL)*8) + 6;
[; ;pic18f4480.h: 38094: extern volatile __bit RXB0SID10 @ (((unsigned) &RXB0SIDH)*8) + 7;
[; ;pic18f4480.h: 38096: extern volatile __bit RXB0SID2 @ (((unsigned) &RXB0SIDL)*8) + 7;
[; ;pic18f4480.h: 38098: extern volatile __bit RXB0SID3 @ (((unsigned) &RXB0SIDH)*8) + 0;
[; ;pic18f4480.h: 38100: extern volatile __bit RXB0SID4 @ (((unsigned) &RXB0SIDH)*8) + 1;
[; ;pic18f4480.h: 38102: extern volatile __bit RXB0SID5 @ (((unsigned) &RXB0SIDH)*8) + 2;
[; ;pic18f4480.h: 38104: extern volatile __bit RXB0SID6 @ (((unsigned) &RXB0SIDH)*8) + 3;
[; ;pic18f4480.h: 38106: extern volatile __bit RXB0SID7 @ (((unsigned) &RXB0SIDH)*8) + 4;
[; ;pic18f4480.h: 38108: extern volatile __bit RXB0SID8 @ (((unsigned) &RXB0SIDH)*8) + 5;
[; ;pic18f4480.h: 38110: extern volatile __bit RXB0SID9 @ (((unsigned) &RXB0SIDH)*8) + 6;
[; ;pic18f4480.h: 38112: extern volatile __bit RXB0SRR @ (((unsigned) &RXB0SIDL)*8) + 4;
[; ;pic18f4480.h: 38114: extern volatile __bit RXB1D00 @ (((unsigned) &RXB1D0)*8) + 0;
[; ;pic18f4480.h: 38116: extern volatile __bit RXB1D01 @ (((unsigned) &RXB1D0)*8) + 1;
[; ;pic18f4480.h: 38118: extern volatile __bit RXB1D02 @ (((unsigned) &RXB1D0)*8) + 2;
[; ;pic18f4480.h: 38120: extern volatile __bit RXB1D03 @ (((unsigned) &RXB1D0)*8) + 3;
[; ;pic18f4480.h: 38122: extern volatile __bit RXB1D04 @ (((unsigned) &RXB1D0)*8) + 4;
[; ;pic18f4480.h: 38124: extern volatile __bit RXB1D05 @ (((unsigned) &RXB1D0)*8) + 5;
[; ;pic18f4480.h: 38126: extern volatile __bit RXB1D06 @ (((unsigned) &RXB1D0)*8) + 6;
[; ;pic18f4480.h: 38128: extern volatile __bit RXB1D07 @ (((unsigned) &RXB1D0)*8) + 7;
[; ;pic18f4480.h: 38130: extern volatile __bit RXB1D10 @ (((unsigned) &RXB1D1)*8) + 0;
[; ;pic18f4480.h: 38132: extern volatile __bit RXB1D11 @ (((unsigned) &RXB1D1)*8) + 1;
[; ;pic18f4480.h: 38134: extern volatile __bit RXB1D12 @ (((unsigned) &RXB1D1)*8) + 2;
[; ;pic18f4480.h: 38136: extern volatile __bit RXB1D13 @ (((unsigned) &RXB1D1)*8) + 3;
[; ;pic18f4480.h: 38138: extern volatile __bit RXB1D14 @ (((unsigned) &RXB1D1)*8) + 4;
[; ;pic18f4480.h: 38140: extern volatile __bit RXB1D15 @ (((unsigned) &RXB1D1)*8) + 5;
[; ;pic18f4480.h: 38142: extern volatile __bit RXB1D16 @ (((unsigned) &RXB1D1)*8) + 6;
[; ;pic18f4480.h: 38144: extern volatile __bit RXB1D17 @ (((unsigned) &RXB1D1)*8) + 7;
[; ;pic18f4480.h: 38146: extern volatile __bit RXB1D20 @ (((unsigned) &RXB1D2)*8) + 0;
[; ;pic18f4480.h: 38148: extern volatile __bit RXB1D21 @ (((unsigned) &RXB1D2)*8) + 1;
[; ;pic18f4480.h: 38150: extern volatile __bit RXB1D22 @ (((unsigned) &RXB1D2)*8) + 2;
[; ;pic18f4480.h: 38152: extern volatile __bit RXB1D23 @ (((unsigned) &RXB1D2)*8) + 3;
[; ;pic18f4480.h: 38154: extern volatile __bit RXB1D24 @ (((unsigned) &RXB1D2)*8) + 4;
[; ;pic18f4480.h: 38156: extern volatile __bit RXB1D25 @ (((unsigned) &RXB1D2)*8) + 5;
[; ;pic18f4480.h: 38158: extern volatile __bit RXB1D26 @ (((unsigned) &RXB1D2)*8) + 6;
[; ;pic18f4480.h: 38160: extern volatile __bit RXB1D27 @ (((unsigned) &RXB1D2)*8) + 7;
[; ;pic18f4480.h: 38162: extern volatile __bit RXB1D30 @ (((unsigned) &RXB1D3)*8) + 0;
[; ;pic18f4480.h: 38164: extern volatile __bit RXB1D31 @ (((unsigned) &RXB1D3)*8) + 1;
[; ;pic18f4480.h: 38166: extern volatile __bit RXB1D32 @ (((unsigned) &RXB1D3)*8) + 2;
[; ;pic18f4480.h: 38168: extern volatile __bit RXB1D33 @ (((unsigned) &RXB1D3)*8) + 3;
[; ;pic18f4480.h: 38170: extern volatile __bit RXB1D34 @ (((unsigned) &RXB1D3)*8) + 4;
[; ;pic18f4480.h: 38172: extern volatile __bit RXB1D35 @ (((unsigned) &RXB1D3)*8) + 5;
[; ;pic18f4480.h: 38174: extern volatile __bit RXB1D36 @ (((unsigned) &RXB1D3)*8) + 6;
[; ;pic18f4480.h: 38176: extern volatile __bit RXB1D37 @ (((unsigned) &RXB1D3)*8) + 7;
[; ;pic18f4480.h: 38178: extern volatile __bit RXB1D40 @ (((unsigned) &RXB1D4)*8) + 0;
[; ;pic18f4480.h: 38180: extern volatile __bit RXB1D41 @ (((unsigned) &RXB1D4)*8) + 1;
[; ;pic18f4480.h: 38182: extern volatile __bit RXB1D42 @ (((unsigned) &RXB1D4)*8) + 2;
[; ;pic18f4480.h: 38184: extern volatile __bit RXB1D43 @ (((unsigned) &RXB1D4)*8) + 3;
[; ;pic18f4480.h: 38186: extern volatile __bit RXB1D44 @ (((unsigned) &RXB1D4)*8) + 4;
[; ;pic18f4480.h: 38188: extern volatile __bit RXB1D45 @ (((unsigned) &RXB1D4)*8) + 5;
[; ;pic18f4480.h: 38190: extern volatile __bit RXB1D46 @ (((unsigned) &RXB1D4)*8) + 6;
[; ;pic18f4480.h: 38192: extern volatile __bit RXB1D47 @ (((unsigned) &RXB1D4)*8) + 7;
[; ;pic18f4480.h: 38194: extern volatile __bit RXB1D50 @ (((unsigned) &RXB1D5)*8) + 0;
[; ;pic18f4480.h: 38196: extern volatile __bit RXB1D51 @ (((unsigned) &RXB1D5)*8) + 1;
[; ;pic18f4480.h: 38198: extern volatile __bit RXB1D52 @ (((unsigned) &RXB1D5)*8) + 2;
[; ;pic18f4480.h: 38200: extern volatile __bit RXB1D53 @ (((unsigned) &RXB1D5)*8) + 3;
[; ;pic18f4480.h: 38202: extern volatile __bit RXB1D54 @ (((unsigned) &RXB1D5)*8) + 4;
[; ;pic18f4480.h: 38204: extern volatile __bit RXB1D55 @ (((unsigned) &RXB1D5)*8) + 5;
[; ;pic18f4480.h: 38206: extern volatile __bit RXB1D56 @ (((unsigned) &RXB1D5)*8) + 6;
[; ;pic18f4480.h: 38208: extern volatile __bit RXB1D57 @ (((unsigned) &RXB1D5)*8) + 7;
[; ;pic18f4480.h: 38210: extern volatile __bit RXB1D60 @ (((unsigned) &RXB1D6)*8) + 0;
[; ;pic18f4480.h: 38212: extern volatile __bit RXB1D61 @ (((unsigned) &RXB1D6)*8) + 1;
[; ;pic18f4480.h: 38214: extern volatile __bit RXB1D62 @ (((unsigned) &RXB1D6)*8) + 2;
[; ;pic18f4480.h: 38216: extern volatile __bit RXB1D63 @ (((unsigned) &RXB1D6)*8) + 3;
[; ;pic18f4480.h: 38218: extern volatile __bit RXB1D64 @ (((unsigned) &RXB1D6)*8) + 4;
[; ;pic18f4480.h: 38220: extern volatile __bit RXB1D65 @ (((unsigned) &RXB1D6)*8) + 5;
[; ;pic18f4480.h: 38222: extern volatile __bit RXB1D66 @ (((unsigned) &RXB1D6)*8) + 6;
[; ;pic18f4480.h: 38224: extern volatile __bit RXB1D67 @ (((unsigned) &RXB1D6)*8) + 7;
[; ;pic18f4480.h: 38226: extern volatile __bit RXB1D70 @ (((unsigned) &RXB1D7)*8) + 0;
[; ;pic18f4480.h: 38228: extern volatile __bit RXB1D71 @ (((unsigned) &RXB1D7)*8) + 1;
[; ;pic18f4480.h: 38230: extern volatile __bit RXB1D72 @ (((unsigned) &RXB1D7)*8) + 2;
[; ;pic18f4480.h: 38232: extern volatile __bit RXB1D73 @ (((unsigned) &RXB1D7)*8) + 3;
[; ;pic18f4480.h: 38234: extern volatile __bit RXB1D74 @ (((unsigned) &RXB1D7)*8) + 4;
[; ;pic18f4480.h: 38236: extern volatile __bit RXB1D75 @ (((unsigned) &RXB1D7)*8) + 5;
[; ;pic18f4480.h: 38238: extern volatile __bit RXB1D76 @ (((unsigned) &RXB1D7)*8) + 6;
[; ;pic18f4480.h: 38240: extern volatile __bit RXB1D77 @ (((unsigned) &RXB1D7)*8) + 7;
[; ;pic18f4480.h: 38242: extern volatile __bit RXB1DLC0 @ (((unsigned) &RXB1DLC)*8) + 0;
[; ;pic18f4480.h: 38244: extern volatile __bit RXB1DLC1 @ (((unsigned) &RXB1DLC)*8) + 1;
[; ;pic18f4480.h: 38246: extern volatile __bit RXB1DLC2 @ (((unsigned) &RXB1DLC)*8) + 2;
[; ;pic18f4480.h: 38248: extern volatile __bit RXB1DLC3 @ (((unsigned) &RXB1DLC)*8) + 3;
[; ;pic18f4480.h: 38250: extern volatile __bit RXB1EID0 @ (((unsigned) &RXB1EIDL)*8) + 0;
[; ;pic18f4480.h: 38252: extern volatile __bit RXB1EID1 @ (((unsigned) &RXB1EIDL)*8) + 1;
[; ;pic18f4480.h: 38254: extern volatile __bit RXB1EID10 @ (((unsigned) &RXB1EIDH)*8) + 2;
[; ;pic18f4480.h: 38256: extern volatile __bit RXB1EID11 @ (((unsigned) &RXB1EIDH)*8) + 3;
[; ;pic18f4480.h: 38258: extern volatile __bit RXB1EID12 @ (((unsigned) &RXB1EIDH)*8) + 4;
[; ;pic18f4480.h: 38260: extern volatile __bit RXB1EID13 @ (((unsigned) &RXB1EIDH)*8) + 5;
[; ;pic18f4480.h: 38262: extern volatile __bit RXB1EID14 @ (((unsigned) &RXB1EIDH)*8) + 6;
[; ;pic18f4480.h: 38264: extern volatile __bit RXB1EID15 @ (((unsigned) &RXB1EIDH)*8) + 7;
[; ;pic18f4480.h: 38266: extern volatile __bit RXB1EID16 @ (((unsigned) &RXB1SIDL)*8) + 0;
[; ;pic18f4480.h: 38268: extern volatile __bit RXB1EID17 @ (((unsigned) &RXB1SIDL)*8) + 1;
[; ;pic18f4480.h: 38270: extern volatile __bit RXB1EID2 @ (((unsigned) &RXB1EIDL)*8) + 2;
[; ;pic18f4480.h: 38272: extern volatile __bit RXB1EID3 @ (((unsigned) &RXB1EIDL)*8) + 3;
[; ;pic18f4480.h: 38274: extern volatile __bit RXB1EID4 @ (((unsigned) &RXB1EIDL)*8) + 4;
[; ;pic18f4480.h: 38276: extern volatile __bit RXB1EID5 @ (((unsigned) &RXB1EIDL)*8) + 5;
[; ;pic18f4480.h: 38278: extern volatile __bit RXB1EID6 @ (((unsigned) &RXB1EIDL)*8) + 6;
[; ;pic18f4480.h: 38280: extern volatile __bit RXB1EID7 @ (((unsigned) &RXB1EIDL)*8) + 7;
[; ;pic18f4480.h: 38282: extern volatile __bit RXB1EID8 @ (((unsigned) &RXB1EIDH)*8) + 0;
[; ;pic18f4480.h: 38284: extern volatile __bit RXB1EID9 @ (((unsigned) &RXB1EIDH)*8) + 1;
[; ;pic18f4480.h: 38286: extern volatile __bit RXB1EXID @ (((unsigned) &RXB1SIDL)*8) + 3;
[; ;pic18f4480.h: 38288: extern volatile __bit RXB1FILHIT0 @ (((unsigned) &RXB1CON)*8) + 0;
[; ;pic18f4480.h: 38290: extern volatile __bit RXB1FILHIT1 @ (((unsigned) &RXB1CON)*8) + 1;
[; ;pic18f4480.h: 38292: extern volatile __bit RXB1FILHIT2 @ (((unsigned) &RXB1CON)*8) + 2;
[; ;pic18f4480.h: 38294: extern volatile __bit RXB1FILHIT3 @ (((unsigned) &RXB1CON)*8) + 3;
[; ;pic18f4480.h: 38296: extern volatile __bit RXB1FILHIT4 @ (((unsigned) &RXB1CON)*8) + 4;
[; ;pic18f4480.h: 38298: extern volatile __bit RXB1FUL @ (((unsigned) &RXB1CON)*8) + 7;
[; ;pic18f4480.h: 38300: extern volatile __bit __attribute__((__deprecated__)) RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f4480.h: 38302: extern volatile __bit RXB1IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f4480.h: 38304: extern volatile __bit RXB1IP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f4480.h: 38306: extern volatile __bit RXB1M0 @ (((unsigned) &RXB1CON)*8) + 5;
[; ;pic18f4480.h: 38308: extern volatile __bit RXB1M1 @ (((unsigned) &RXB1CON)*8) + 6;
[; ;pic18f4480.h: 38310: extern volatile __bit RXB1OVFL @ (((unsigned) &COMSTAT)*8) + 6;
[; ;pic18f4480.h: 38312: extern volatile __bit RXB1RB0 @ (((unsigned) &RXB1DLC)*8) + 4;
[; ;pic18f4480.h: 38314: extern volatile __bit RXB1RB1 @ (((unsigned) &RXB1DLC)*8) + 5;
[; ;pic18f4480.h: 38316: extern volatile __bit RXB1RTR @ (((unsigned) &RXB1DLC)*8) + 6;
[; ;pic18f4480.h: 38318: extern volatile __bit RXB1RTRR0 @ (((unsigned) &RXB1CON)*8) + 3;
[; ;pic18f4480.h: 38320: extern volatile __bit RXB1RTRRO @ (((unsigned) &RXB1CON)*8) + 5;
[; ;pic18f4480.h: 38322: extern volatile __bit RXB1SID0 @ (((unsigned) &RXB1SIDL)*8) + 5;
[; ;pic18f4480.h: 38324: extern volatile __bit RXB1SID1 @ (((unsigned) &RXB1SIDL)*8) + 6;
[; ;pic18f4480.h: 38326: extern volatile __bit RXB1SID10 @ (((unsigned) &RXB1SIDH)*8) + 7;
[; ;pic18f4480.h: 38328: extern volatile __bit RXB1SID2 @ (((unsigned) &RXB1SIDL)*8) + 7;
[; ;pic18f4480.h: 38330: extern volatile __bit RXB1SID3 @ (((unsigned) &RXB1SIDH)*8) + 0;
[; ;pic18f4480.h: 38332: extern volatile __bit RXB1SID4 @ (((unsigned) &RXB1SIDH)*8) + 1;
[; ;pic18f4480.h: 38334: extern volatile __bit RXB1SID5 @ (((unsigned) &RXB1SIDH)*8) + 2;
[; ;pic18f4480.h: 38336: extern volatile __bit RXB1SID6 @ (((unsigned) &RXB1SIDH)*8) + 3;
[; ;pic18f4480.h: 38338: extern volatile __bit RXB1SID7 @ (((unsigned) &RXB1SIDH)*8) + 4;
[; ;pic18f4480.h: 38340: extern volatile __bit RXB1SID8 @ (((unsigned) &RXB1SIDH)*8) + 5;
[; ;pic18f4480.h: 38342: extern volatile __bit RXB1SID9 @ (((unsigned) &RXB1SIDH)*8) + 6;
[; ;pic18f4480.h: 38344: extern volatile __bit RXB1SRR @ (((unsigned) &RXB1SIDL)*8) + 4;
[; ;pic18f4480.h: 38346: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f4480.h: 38348: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f4480.h: 38350: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f4480.h: 38352: extern volatile __bit RXBNOVFL @ (((unsigned) &COMSTAT)*8) + 6;
[; ;pic18f4480.h: 38354: extern volatile __bit RXBODBEN @ (((unsigned) &RXB0CON)*8) + 2;
[; ;pic18f4480.h: 38356: extern volatile __bit RXBP @ (((unsigned) &COMSTAT)*8) + 3;
[; ;pic18f4480.h: 38358: extern volatile __bit RXBnIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f4480.h: 38360: extern volatile __bit RXBnIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f4480.h: 38362: extern volatile __bit RXBnIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f4480.h: 38364: extern volatile __bit RXBnOVFL @ (((unsigned) &COMSTAT)*8) + 6;
[; ;pic18f4480.h: 38366: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4480.h: 38368: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4480.h: 38370: extern volatile __bit RXF0EID0 @ (((unsigned) &RXF0EIDL)*8) + 0;
[; ;pic18f4480.h: 38372: extern volatile __bit RXF0EID1 @ (((unsigned) &RXF0EIDL)*8) + 1;
[; ;pic18f4480.h: 38374: extern volatile __bit RXF0EID10 @ (((unsigned) &RXF0EIDH)*8) + 2;
[; ;pic18f4480.h: 38376: extern volatile __bit RXF0EID11 @ (((unsigned) &RXF0EIDH)*8) + 3;
[; ;pic18f4480.h: 38378: extern volatile __bit RXF0EID12 @ (((unsigned) &RXF0EIDH)*8) + 4;
[; ;pic18f4480.h: 38380: extern volatile __bit RXF0EID13 @ (((unsigned) &RXF0EIDH)*8) + 5;
[; ;pic18f4480.h: 38382: extern volatile __bit RXF0EID14 @ (((unsigned) &RXF0EIDH)*8) + 6;
[; ;pic18f4480.h: 38384: extern volatile __bit RXF0EID15 @ (((unsigned) &RXF0EIDH)*8) + 7;
[; ;pic18f4480.h: 38386: extern volatile __bit RXF0EID16 @ (((unsigned) &RXF0SIDL)*8) + 0;
[; ;pic18f4480.h: 38388: extern volatile __bit RXF0EID17 @ (((unsigned) &RXF0SIDL)*8) + 1;
[; ;pic18f4480.h: 38390: extern volatile __bit RXF0EID2 @ (((unsigned) &RXF0EIDL)*8) + 2;
[; ;pic18f4480.h: 38392: extern volatile __bit RXF0EID3 @ (((unsigned) &RXF0EIDL)*8) + 3;
[; ;pic18f4480.h: 38394: extern volatile __bit RXF0EID4 @ (((unsigned) &RXF0EIDL)*8) + 4;
[; ;pic18f4480.h: 38396: extern volatile __bit RXF0EID5 @ (((unsigned) &RXF0EIDL)*8) + 5;
[; ;pic18f4480.h: 38398: extern volatile __bit RXF0EID6 @ (((unsigned) &RXF0EIDL)*8) + 6;
[; ;pic18f4480.h: 38400: extern volatile __bit RXF0EID7 @ (((unsigned) &RXF0EIDL)*8) + 7;
[; ;pic18f4480.h: 38402: extern volatile __bit RXF0EID8 @ (((unsigned) &RXF0EIDH)*8) + 0;
[; ;pic18f4480.h: 38404: extern volatile __bit RXF0EID9 @ (((unsigned) &RXF0EIDH)*8) + 1;
[; ;pic18f4480.h: 38406: extern volatile __bit RXF0EN @ (((unsigned) &RXFCON0)*8) + 0;
[; ;pic18f4480.h: 38408: extern volatile __bit RXF0EXIDEN @ (((unsigned) &RXF0SIDL)*8) + 3;
[; ;pic18f4480.h: 38410: extern volatile __bit RXF0SID0 @ (((unsigned) &RXF0SIDL)*8) + 5;
[; ;pic18f4480.h: 38412: extern volatile __bit RXF0SID1 @ (((unsigned) &RXF0SIDL)*8) + 6;
[; ;pic18f4480.h: 38414: extern volatile __bit RXF0SID10 @ (((unsigned) &RXF0SIDH)*8) + 7;
[; ;pic18f4480.h: 38416: extern volatile __bit RXF0SID2 @ (((unsigned) &RXF0SIDL)*8) + 7;
[; ;pic18f4480.h: 38418: extern volatile __bit RXF0SID3 @ (((unsigned) &RXF0SIDH)*8) + 0;
[; ;pic18f4480.h: 38420: extern volatile __bit RXF0SID4 @ (((unsigned) &RXF0SIDH)*8) + 1;
[; ;pic18f4480.h: 38422: extern volatile __bit RXF0SID5 @ (((unsigned) &RXF0SIDH)*8) + 2;
[; ;pic18f4480.h: 38424: extern volatile __bit RXF0SID6 @ (((unsigned) &RXF0SIDH)*8) + 3;
[; ;pic18f4480.h: 38426: extern volatile __bit RXF0SID7 @ (((unsigned) &RXF0SIDH)*8) + 4;
[; ;pic18f4480.h: 38428: extern volatile __bit RXF0SID8 @ (((unsigned) &RXF0SIDH)*8) + 5;
[; ;pic18f4480.h: 38430: extern volatile __bit RXF0SID9 @ (((unsigned) &RXF0SIDH)*8) + 6;
[; ;pic18f4480.h: 38432: extern volatile __bit RXF10EID0 @ (((unsigned) &RXF10EIDL)*8) + 0;
[; ;pic18f4480.h: 38434: extern volatile __bit RXF10EID1 @ (((unsigned) &RXF10EIDL)*8) + 1;
[; ;pic18f4480.h: 38436: extern volatile __bit RXF10EID10 @ (((unsigned) &RXF10EIDH)*8) + 2;
[; ;pic18f4480.h: 38438: extern volatile __bit RXF10EID11 @ (((unsigned) &RXF10EIDH)*8) + 3;
[; ;pic18f4480.h: 38440: extern volatile __bit RXF10EID12 @ (((unsigned) &RXF10EIDH)*8) + 4;
[; ;pic18f4480.h: 38442: extern volatile __bit RXF10EID13 @ (((unsigned) &RXF10EIDH)*8) + 5;
[; ;pic18f4480.h: 38444: extern volatile __bit RXF10EID14 @ (((unsigned) &RXF10EIDH)*8) + 6;
[; ;pic18f4480.h: 38446: extern volatile __bit RXF10EID15 @ (((unsigned) &RXF10EIDH)*8) + 7;
[; ;pic18f4480.h: 38448: extern volatile __bit RXF10EID16 @ (((unsigned) &RXF10SIDL)*8) + 0;
[; ;pic18f4480.h: 38450: extern volatile __bit RXF10EID17 @ (((unsigned) &RXF10SIDL)*8) + 1;
[; ;pic18f4480.h: 38452: extern volatile __bit RXF10EID2 @ (((unsigned) &RXF10EIDL)*8) + 2;
[; ;pic18f4480.h: 38454: extern volatile __bit RXF10EID3 @ (((unsigned) &RXF10EIDL)*8) + 3;
[; ;pic18f4480.h: 38456: extern volatile __bit RXF10EID4 @ (((unsigned) &RXF10EIDL)*8) + 4;
[; ;pic18f4480.h: 38458: extern volatile __bit RXF10EID5 @ (((unsigned) &RXF10EIDL)*8) + 5;
[; ;pic18f4480.h: 38460: extern volatile __bit RXF10EID6 @ (((unsigned) &RXF10EIDL)*8) + 6;
[; ;pic18f4480.h: 38462: extern volatile __bit RXF10EID7 @ (((unsigned) &RXF10EIDL)*8) + 7;
[; ;pic18f4480.h: 38464: extern volatile __bit RXF10EID8 @ (((unsigned) &RXF10EIDH)*8) + 0;
[; ;pic18f4480.h: 38466: extern volatile __bit RXF10EID9 @ (((unsigned) &RXF10EIDH)*8) + 1;
[; ;pic18f4480.h: 38468: extern volatile __bit RXF10EN @ (((unsigned) &RXFCON1)*8) + 2;
[; ;pic18f4480.h: 38470: extern volatile __bit RXF10EXIDEN @ (((unsigned) &RXF10SIDL)*8) + 3;
[; ;pic18f4480.h: 38472: extern volatile __bit RXF10SID0 @ (((unsigned) &RXF10SIDL)*8) + 5;
[; ;pic18f4480.h: 38474: extern volatile __bit RXF10SID1 @ (((unsigned) &RXF10SIDL)*8) + 6;
[; ;pic18f4480.h: 38476: extern volatile __bit RXF10SID10 @ (((unsigned) &RXF10SIDH)*8) + 7;
[; ;pic18f4480.h: 38478: extern volatile __bit RXF10SID2 @ (((unsigned) &RXF10SIDL)*8) + 7;
[; ;pic18f4480.h: 38480: extern volatile __bit RXF10SID3 @ (((unsigned) &RXF10SIDH)*8) + 0;
[; ;pic18f4480.h: 38482: extern volatile __bit RXF10SID4 @ (((unsigned) &RXF10SIDH)*8) + 1;
[; ;pic18f4480.h: 38484: extern volatile __bit RXF10SID5 @ (((unsigned) &RXF10SIDH)*8) + 2;
[; ;pic18f4480.h: 38486: extern volatile __bit RXF10SID6 @ (((unsigned) &RXF10SIDH)*8) + 3;
[; ;pic18f4480.h: 38488: extern volatile __bit RXF10SID7 @ (((unsigned) &RXF10SIDH)*8) + 4;
[; ;pic18f4480.h: 38490: extern volatile __bit RXF10SID8 @ (((unsigned) &RXF10SIDH)*8) + 5;
[; ;pic18f4480.h: 38492: extern volatile __bit RXF10SID9 @ (((unsigned) &RXF10SIDH)*8) + 6;
[; ;pic18f4480.h: 38494: extern volatile __bit RXF11EID0 @ (((unsigned) &RXF11EIDL)*8) + 0;
[; ;pic18f4480.h: 38496: extern volatile __bit RXF11EID1 @ (((unsigned) &RXF11EIDL)*8) + 1;
[; ;pic18f4480.h: 38498: extern volatile __bit RXF11EID10 @ (((unsigned) &RXF11EIDH)*8) + 2;
[; ;pic18f4480.h: 38500: extern volatile __bit RXF11EID11 @ (((unsigned) &RXF11EIDH)*8) + 3;
[; ;pic18f4480.h: 38502: extern volatile __bit RXF11EID12 @ (((unsigned) &RXF11EIDH)*8) + 4;
[; ;pic18f4480.h: 38504: extern volatile __bit RXF11EID13 @ (((unsigned) &RXF11EIDH)*8) + 5;
[; ;pic18f4480.h: 38506: extern volatile __bit RXF11EID14 @ (((unsigned) &RXF11EIDH)*8) + 6;
[; ;pic18f4480.h: 38508: extern volatile __bit RXF11EID15 @ (((unsigned) &RXF11EIDH)*8) + 7;
[; ;pic18f4480.h: 38510: extern volatile __bit RXF11EID16 @ (((unsigned) &RXF11SIDL)*8) + 0;
[; ;pic18f4480.h: 38512: extern volatile __bit RXF11EID17 @ (((unsigned) &RXF11SIDL)*8) + 1;
[; ;pic18f4480.h: 38514: extern volatile __bit RXF11EID2 @ (((unsigned) &RXF11EIDL)*8) + 2;
[; ;pic18f4480.h: 38516: extern volatile __bit RXF11EID3 @ (((unsigned) &RXF11EIDL)*8) + 3;
[; ;pic18f4480.h: 38518: extern volatile __bit RXF11EID4 @ (((unsigned) &RXF11EIDL)*8) + 4;
[; ;pic18f4480.h: 38520: extern volatile __bit RXF11EID5 @ (((unsigned) &RXF11EIDL)*8) + 5;
[; ;pic18f4480.h: 38522: extern volatile __bit RXF11EID6 @ (((unsigned) &RXF11EIDL)*8) + 6;
[; ;pic18f4480.h: 38524: extern volatile __bit RXF11EID7 @ (((unsigned) &RXF11EIDL)*8) + 7;
[; ;pic18f4480.h: 38526: extern volatile __bit RXF11EID8 @ (((unsigned) &RXF11EIDH)*8) + 0;
[; ;pic18f4480.h: 38528: extern volatile __bit RXF11EID9 @ (((unsigned) &RXF11EIDH)*8) + 1;
[; ;pic18f4480.h: 38530: extern volatile __bit RXF11EN @ (((unsigned) &RXFCON1)*8) + 3;
[; ;pic18f4480.h: 38532: extern volatile __bit RXF11EXIDEN @ (((unsigned) &RXF11SIDL)*8) + 3;
[; ;pic18f4480.h: 38534: extern volatile __bit RXF11SID0 @ (((unsigned) &RXF11SIDL)*8) + 5;
[; ;pic18f4480.h: 38536: extern volatile __bit RXF11SID1 @ (((unsigned) &RXF11SIDL)*8) + 6;
[; ;pic18f4480.h: 38538: extern volatile __bit RXF11SID10 @ (((unsigned) &RXF11SIDH)*8) + 7;
[; ;pic18f4480.h: 38540: extern volatile __bit RXF11SID2 @ (((unsigned) &RXF11SIDL)*8) + 7;
[; ;pic18f4480.h: 38542: extern volatile __bit RXF11SID3 @ (((unsigned) &RXF11SIDH)*8) + 0;
[; ;pic18f4480.h: 38544: extern volatile __bit RXF11SID4 @ (((unsigned) &RXF11SIDH)*8) + 1;
[; ;pic18f4480.h: 38546: extern volatile __bit RXF11SID5 @ (((unsigned) &RXF11SIDH)*8) + 2;
[; ;pic18f4480.h: 38548: extern volatile __bit RXF11SID6 @ (((unsigned) &RXF11SIDH)*8) + 3;
[; ;pic18f4480.h: 38550: extern volatile __bit RXF11SID7 @ (((unsigned) &RXF11SIDH)*8) + 4;
[; ;pic18f4480.h: 38552: extern volatile __bit RXF11SID8 @ (((unsigned) &RXF11SIDH)*8) + 5;
[; ;pic18f4480.h: 38554: extern volatile __bit RXF11SID9 @ (((unsigned) &RXF11SIDH)*8) + 6;
[; ;pic18f4480.h: 38556: extern volatile __bit RXF12EID0 @ (((unsigned) &RXF12EIDL)*8) + 0;
[; ;pic18f4480.h: 38558: extern volatile __bit RXF12EID1 @ (((unsigned) &RXF12EIDL)*8) + 1;
[; ;pic18f4480.h: 38560: extern volatile __bit RXF12EID10 @ (((unsigned) &RXF12EIDH)*8) + 2;
[; ;pic18f4480.h: 38562: extern volatile __bit RXF12EID11 @ (((unsigned) &RXF12EIDH)*8) + 3;
[; ;pic18f4480.h: 38564: extern volatile __bit RXF12EID12 @ (((unsigned) &RXF12EIDH)*8) + 4;
[; ;pic18f4480.h: 38566: extern volatile __bit RXF12EID13 @ (((unsigned) &RXF12EIDH)*8) + 5;
[; ;pic18f4480.h: 38568: extern volatile __bit RXF12EID14 @ (((unsigned) &RXF12EIDH)*8) + 6;
[; ;pic18f4480.h: 38570: extern volatile __bit RXF12EID15 @ (((unsigned) &RXF12EIDH)*8) + 7;
[; ;pic18f4480.h: 38572: extern volatile __bit RXF12EID16 @ (((unsigned) &RXF12SIDL)*8) + 0;
[; ;pic18f4480.h: 38574: extern volatile __bit RXF12EID17 @ (((unsigned) &RXF12SIDL)*8) + 1;
[; ;pic18f4480.h: 38576: extern volatile __bit RXF12EID2 @ (((unsigned) &RXF12EIDL)*8) + 2;
[; ;pic18f4480.h: 38578: extern volatile __bit RXF12EID3 @ (((unsigned) &RXF12EIDL)*8) + 3;
[; ;pic18f4480.h: 38580: extern volatile __bit RXF12EID4 @ (((unsigned) &RXF12EIDL)*8) + 4;
[; ;pic18f4480.h: 38582: extern volatile __bit RXF12EID5 @ (((unsigned) &RXF12EIDL)*8) + 5;
[; ;pic18f4480.h: 38584: extern volatile __bit RXF12EID6 @ (((unsigned) &RXF12EIDL)*8) + 6;
[; ;pic18f4480.h: 38586: extern volatile __bit RXF12EID7 @ (((unsigned) &RXF12EIDL)*8) + 7;
[; ;pic18f4480.h: 38588: extern volatile __bit RXF12EID8 @ (((unsigned) &RXF12EIDH)*8) + 0;
[; ;pic18f4480.h: 38590: extern volatile __bit RXF12EID9 @ (((unsigned) &RXF12EIDH)*8) + 1;
[; ;pic18f4480.h: 38592: extern volatile __bit RXF12EN @ (((unsigned) &RXFCON1)*8) + 4;
[; ;pic18f4480.h: 38594: extern volatile __bit RXF12EXIDEN @ (((unsigned) &RXF12SIDL)*8) + 3;
[; ;pic18f4480.h: 38596: extern volatile __bit RXF12SID0 @ (((unsigned) &RXF12SIDL)*8) + 5;
[; ;pic18f4480.h: 38598: extern volatile __bit RXF12SID1 @ (((unsigned) &RXF12SIDL)*8) + 6;
[; ;pic18f4480.h: 38600: extern volatile __bit RXF12SID10 @ (((unsigned) &RXF12SIDH)*8) + 7;
[; ;pic18f4480.h: 38602: extern volatile __bit RXF12SID2 @ (((unsigned) &RXF12SIDL)*8) + 7;
[; ;pic18f4480.h: 38604: extern volatile __bit RXF12SID3 @ (((unsigned) &RXF12SIDH)*8) + 0;
[; ;pic18f4480.h: 38606: extern volatile __bit RXF12SID4 @ (((unsigned) &RXF12SIDH)*8) + 1;
[; ;pic18f4480.h: 38608: extern volatile __bit RXF12SID5 @ (((unsigned) &RXF12SIDH)*8) + 2;
[; ;pic18f4480.h: 38610: extern volatile __bit RXF12SID6 @ (((unsigned) &RXF12SIDH)*8) + 3;
[; ;pic18f4480.h: 38612: extern volatile __bit RXF12SID7 @ (((unsigned) &RXF12SIDH)*8) + 4;
[; ;pic18f4480.h: 38614: extern volatile __bit RXF12SID8 @ (((unsigned) &RXF12SIDH)*8) + 5;
[; ;pic18f4480.h: 38616: extern volatile __bit RXF12SID9 @ (((unsigned) &RXF12SIDH)*8) + 6;
[; ;pic18f4480.h: 38618: extern volatile __bit RXF13EID0 @ (((unsigned) &RXF13EIDL)*8) + 0;
[; ;pic18f4480.h: 38620: extern volatile __bit RXF13EID1 @ (((unsigned) &RXF13EIDL)*8) + 1;
[; ;pic18f4480.h: 38622: extern volatile __bit RXF13EID10 @ (((unsigned) &RXF13EIDH)*8) + 2;
[; ;pic18f4480.h: 38624: extern volatile __bit RXF13EID11 @ (((unsigned) &RXF13EIDH)*8) + 3;
[; ;pic18f4480.h: 38626: extern volatile __bit RXF13EID12 @ (((unsigned) &RXF13EIDH)*8) + 4;
[; ;pic18f4480.h: 38628: extern volatile __bit RXF13EID13 @ (((unsigned) &RXF13EIDH)*8) + 5;
[; ;pic18f4480.h: 38630: extern volatile __bit RXF13EID14 @ (((unsigned) &RXF13EIDH)*8) + 6;
[; ;pic18f4480.h: 38632: extern volatile __bit RXF13EID15 @ (((unsigned) &RXF13EIDH)*8) + 7;
[; ;pic18f4480.h: 38634: extern volatile __bit RXF13EID16 @ (((unsigned) &RXF13SIDL)*8) + 0;
[; ;pic18f4480.h: 38636: extern volatile __bit RXF13EID17 @ (((unsigned) &RXF13SIDL)*8) + 1;
[; ;pic18f4480.h: 38638: extern volatile __bit RXF13EID2 @ (((unsigned) &RXF13EIDL)*8) + 2;
[; ;pic18f4480.h: 38640: extern volatile __bit RXF13EID3 @ (((unsigned) &RXF13EIDL)*8) + 3;
[; ;pic18f4480.h: 38642: extern volatile __bit RXF13EID4 @ (((unsigned) &RXF13EIDL)*8) + 4;
[; ;pic18f4480.h: 38644: extern volatile __bit RXF13EID5 @ (((unsigned) &RXF13EIDL)*8) + 5;
[; ;pic18f4480.h: 38646: extern volatile __bit RXF13EID6 @ (((unsigned) &RXF13EIDL)*8) + 6;
[; ;pic18f4480.h: 38648: extern volatile __bit RXF13EID7 @ (((unsigned) &RXF13EIDL)*8) + 7;
[; ;pic18f4480.h: 38650: extern volatile __bit RXF13EID8 @ (((unsigned) &RXF13EIDH)*8) + 0;
[; ;pic18f4480.h: 38652: extern volatile __bit RXF13EID9 @ (((unsigned) &RXF13EIDH)*8) + 1;
[; ;pic18f4480.h: 38654: extern volatile __bit RXF13EN @ (((unsigned) &RXFCON1)*8) + 5;
[; ;pic18f4480.h: 38656: extern volatile __bit RXF13EXIDEN @ (((unsigned) &RXF13SIDL)*8) + 3;
[; ;pic18f4480.h: 38658: extern volatile __bit RXF13SID0 @ (((unsigned) &RXF13SIDL)*8) + 5;
[; ;pic18f4480.h: 38660: extern volatile __bit RXF13SID1 @ (((unsigned) &RXF13SIDL)*8) + 6;
[; ;pic18f4480.h: 38662: extern volatile __bit RXF13SID10 @ (((unsigned) &RXF13SIDH)*8) + 7;
[; ;pic18f4480.h: 38664: extern volatile __bit RXF13SID2 @ (((unsigned) &RXF13SIDL)*8) + 7;
[; ;pic18f4480.h: 38666: extern volatile __bit RXF13SID3 @ (((unsigned) &RXF13SIDH)*8) + 0;
[; ;pic18f4480.h: 38668: extern volatile __bit RXF13SID4 @ (((unsigned) &RXF13SIDH)*8) + 1;
[; ;pic18f4480.h: 38670: extern volatile __bit RXF13SID5 @ (((unsigned) &RXF13SIDH)*8) + 2;
[; ;pic18f4480.h: 38672: extern volatile __bit RXF13SID6 @ (((unsigned) &RXF13SIDH)*8) + 3;
[; ;pic18f4480.h: 38674: extern volatile __bit RXF13SID7 @ (((unsigned) &RXF13SIDH)*8) + 4;
[; ;pic18f4480.h: 38676: extern volatile __bit RXF13SID8 @ (((unsigned) &RXF13SIDH)*8) + 5;
[; ;pic18f4480.h: 38678: extern volatile __bit RXF13SID9 @ (((unsigned) &RXF13SIDH)*8) + 6;
[; ;pic18f4480.h: 38680: extern volatile __bit RXF14EID0 @ (((unsigned) &RXF14EIDL)*8) + 0;
[; ;pic18f4480.h: 38682: extern volatile __bit RXF14EID1 @ (((unsigned) &RXF14EIDL)*8) + 1;
[; ;pic18f4480.h: 38684: extern volatile __bit RXF14EID10 @ (((unsigned) &RXF14EIDH)*8) + 2;
[; ;pic18f4480.h: 38686: extern volatile __bit RXF14EID11 @ (((unsigned) &RXF14EIDH)*8) + 3;
[; ;pic18f4480.h: 38688: extern volatile __bit RXF14EID12 @ (((unsigned) &RXF14EIDH)*8) + 4;
[; ;pic18f4480.h: 38690: extern volatile __bit RXF14EID13 @ (((unsigned) &RXF14EIDH)*8) + 5;
[; ;pic18f4480.h: 38692: extern volatile __bit RXF14EID14 @ (((unsigned) &RXF14EIDH)*8) + 6;
[; ;pic18f4480.h: 38694: extern volatile __bit RXF14EID15 @ (((unsigned) &RXF14EIDH)*8) + 7;
[; ;pic18f4480.h: 38696: extern volatile __bit RXF14EID16 @ (((unsigned) &RXF14SIDL)*8) + 0;
[; ;pic18f4480.h: 38698: extern volatile __bit RXF14EID17 @ (((unsigned) &RXF14SIDL)*8) + 1;
[; ;pic18f4480.h: 38700: extern volatile __bit RXF14EID2 @ (((unsigned) &RXF14EIDL)*8) + 2;
[; ;pic18f4480.h: 38702: extern volatile __bit RXF14EID3 @ (((unsigned) &RXF14EIDL)*8) + 3;
[; ;pic18f4480.h: 38704: extern volatile __bit RXF14EID4 @ (((unsigned) &RXF14EIDL)*8) + 4;
[; ;pic18f4480.h: 38706: extern volatile __bit RXF14EID5 @ (((unsigned) &RXF14EIDL)*8) + 5;
[; ;pic18f4480.h: 38708: extern volatile __bit RXF14EID6 @ (((unsigned) &RXF14EIDL)*8) + 6;
[; ;pic18f4480.h: 38710: extern volatile __bit RXF14EID7 @ (((unsigned) &RXF14EIDL)*8) + 7;
[; ;pic18f4480.h: 38712: extern volatile __bit RXF14EID8 @ (((unsigned) &RXF14EIDH)*8) + 0;
[; ;pic18f4480.h: 38714: extern volatile __bit RXF14EID9 @ (((unsigned) &RXF14EIDH)*8) + 1;
[; ;pic18f4480.h: 38716: extern volatile __bit RXF14EN @ (((unsigned) &RXFCON1)*8) + 6;
[; ;pic18f4480.h: 38718: extern volatile __bit RXF14EXIDEN @ (((unsigned) &RXF14SIDL)*8) + 3;
[; ;pic18f4480.h: 38720: extern volatile __bit RXF14SID0 @ (((unsigned) &RXF14SIDL)*8) + 5;
[; ;pic18f4480.h: 38722: extern volatile __bit RXF14SID1 @ (((unsigned) &RXF14SIDL)*8) + 6;
[; ;pic18f4480.h: 38724: extern volatile __bit RXF14SID10 @ (((unsigned) &RXF14SIDH)*8) + 7;
[; ;pic18f4480.h: 38726: extern volatile __bit RXF14SID2 @ (((unsigned) &RXF14SIDL)*8) + 7;
[; ;pic18f4480.h: 38728: extern volatile __bit RXF14SID3 @ (((unsigned) &RXF14SIDH)*8) + 0;
[; ;pic18f4480.h: 38730: extern volatile __bit RXF14SID4 @ (((unsigned) &RXF14SIDH)*8) + 1;
[; ;pic18f4480.h: 38732: extern volatile __bit RXF14SID5 @ (((unsigned) &RXF14SIDH)*8) + 2;
[; ;pic18f4480.h: 38734: extern volatile __bit RXF14SID6 @ (((unsigned) &RXF14SIDH)*8) + 3;
[; ;pic18f4480.h: 38736: extern volatile __bit RXF14SID7 @ (((unsigned) &RXF14SIDH)*8) + 4;
[; ;pic18f4480.h: 38738: extern volatile __bit RXF14SID8 @ (((unsigned) &RXF14SIDH)*8) + 5;
[; ;pic18f4480.h: 38740: extern volatile __bit RXF14SID9 @ (((unsigned) &RXF14SIDH)*8) + 6;
[; ;pic18f4480.h: 38742: extern volatile __bit RXF15EID0 @ (((unsigned) &RXF15EIDL)*8) + 0;
[; ;pic18f4480.h: 38744: extern volatile __bit RXF15EID1 @ (((unsigned) &RXF15EIDL)*8) + 1;
[; ;pic18f4480.h: 38746: extern volatile __bit RXF15EID10 @ (((unsigned) &RXF15EIDH)*8) + 2;
[; ;pic18f4480.h: 38748: extern volatile __bit RXF15EID11 @ (((unsigned) &RXF15EIDH)*8) + 3;
[; ;pic18f4480.h: 38750: extern volatile __bit RXF15EID12 @ (((unsigned) &RXF15EIDH)*8) + 4;
[; ;pic18f4480.h: 38752: extern volatile __bit RXF15EID13 @ (((unsigned) &RXF15EIDH)*8) + 5;
[; ;pic18f4480.h: 38754: extern volatile __bit RXF15EID14 @ (((unsigned) &RXF15EIDH)*8) + 6;
[; ;pic18f4480.h: 38756: extern volatile __bit RXF15EID15 @ (((unsigned) &RXF15EIDH)*8) + 7;
[; ;pic18f4480.h: 38758: extern volatile __bit RXF15EID16 @ (((unsigned) &RXF15SIDL)*8) + 0;
[; ;pic18f4480.h: 38760: extern volatile __bit RXF15EID17 @ (((unsigned) &RXF15SIDL)*8) + 1;
[; ;pic18f4480.h: 38762: extern volatile __bit RXF15EID2 @ (((unsigned) &RXF15EIDL)*8) + 2;
[; ;pic18f4480.h: 38764: extern volatile __bit RXF15EID3 @ (((unsigned) &RXF15EIDL)*8) + 3;
[; ;pic18f4480.h: 38766: extern volatile __bit RXF15EID4 @ (((unsigned) &RXF15EIDL)*8) + 4;
[; ;pic18f4480.h: 38768: extern volatile __bit RXF15EID5 @ (((unsigned) &RXF15EIDL)*8) + 5;
[; ;pic18f4480.h: 38770: extern volatile __bit RXF15EID6 @ (((unsigned) &RXF15EIDL)*8) + 6;
[; ;pic18f4480.h: 38772: extern volatile __bit RXF15EID7 @ (((unsigned) &RXF15EIDL)*8) + 7;
[; ;pic18f4480.h: 38774: extern volatile __bit RXF15EID8 @ (((unsigned) &RXF15EIDH)*8) + 0;
[; ;pic18f4480.h: 38776: extern volatile __bit RXF15EID9 @ (((unsigned) &RXF15EIDH)*8) + 1;
[; ;pic18f4480.h: 38778: extern volatile __bit RXF15EN @ (((unsigned) &RXFCON1)*8) + 7;
[; ;pic18f4480.h: 38780: extern volatile __bit RXF15EXIDEN @ (((unsigned) &RXF15SIDL)*8) + 3;
[; ;pic18f4480.h: 38782: extern volatile __bit RXF15SID0 @ (((unsigned) &RXF15SIDL)*8) + 5;
[; ;pic18f4480.h: 38784: extern volatile __bit RXF15SID1 @ (((unsigned) &RXF15SIDL)*8) + 6;
[; ;pic18f4480.h: 38786: extern volatile __bit RXF15SID10 @ (((unsigned) &RXF15SIDH)*8) + 7;
[; ;pic18f4480.h: 38788: extern volatile __bit RXF15SID2 @ (((unsigned) &RXF15SIDL)*8) + 7;
[; ;pic18f4480.h: 38790: extern volatile __bit RXF15SID3 @ (((unsigned) &RXF15SIDH)*8) + 0;
[; ;pic18f4480.h: 38792: extern volatile __bit RXF15SID4 @ (((unsigned) &RXF15SIDH)*8) + 1;
[; ;pic18f4480.h: 38794: extern volatile __bit RXF15SID5 @ (((unsigned) &RXF15SIDH)*8) + 2;
[; ;pic18f4480.h: 38796: extern volatile __bit RXF15SID6 @ (((unsigned) &RXF15SIDH)*8) + 3;
[; ;pic18f4480.h: 38798: extern volatile __bit RXF15SID7 @ (((unsigned) &RXF15SIDH)*8) + 4;
[; ;pic18f4480.h: 38800: extern volatile __bit RXF15SID8 @ (((unsigned) &RXF15SIDH)*8) + 5;
[; ;pic18f4480.h: 38802: extern volatile __bit RXF15SID9 @ (((unsigned) &RXF15SIDH)*8) + 6;
[; ;pic18f4480.h: 38804: extern volatile __bit RXF1EID0 @ (((unsigned) &RXF1EIDL)*8) + 0;
[; ;pic18f4480.h: 38806: extern volatile __bit RXF1EID1 @ (((unsigned) &RXF1EIDL)*8) + 1;
[; ;pic18f4480.h: 38808: extern volatile __bit RXF1EID10 @ (((unsigned) &RXF1EIDH)*8) + 2;
[; ;pic18f4480.h: 38810: extern volatile __bit RXF1EID11 @ (((unsigned) &RXF1EIDH)*8) + 3;
[; ;pic18f4480.h: 38812: extern volatile __bit RXF1EID12 @ (((unsigned) &RXF1EIDH)*8) + 4;
[; ;pic18f4480.h: 38814: extern volatile __bit RXF1EID13 @ (((unsigned) &RXF1EIDH)*8) + 5;
[; ;pic18f4480.h: 38816: extern volatile __bit RXF1EID14 @ (((unsigned) &RXF1EIDH)*8) + 6;
[; ;pic18f4480.h: 38818: extern volatile __bit RXF1EID15 @ (((unsigned) &RXF1EIDH)*8) + 7;
[; ;pic18f4480.h: 38820: extern volatile __bit RXF1EID16 @ (((unsigned) &RXF1SIDL)*8) + 0;
[; ;pic18f4480.h: 38822: extern volatile __bit RXF1EID17 @ (((unsigned) &RXF1SIDL)*8) + 1;
[; ;pic18f4480.h: 38824: extern volatile __bit RXF1EID2 @ (((unsigned) &RXF1EIDL)*8) + 2;
[; ;pic18f4480.h: 38826: extern volatile __bit RXF1EID3 @ (((unsigned) &RXF1EIDL)*8) + 3;
[; ;pic18f4480.h: 38828: extern volatile __bit RXF1EID4 @ (((unsigned) &RXF1EIDL)*8) + 4;
[; ;pic18f4480.h: 38830: extern volatile __bit RXF1EID5 @ (((unsigned) &RXF1EIDL)*8) + 5;
[; ;pic18f4480.h: 38832: extern volatile __bit RXF1EID6 @ (((unsigned) &RXF1EIDL)*8) + 6;
[; ;pic18f4480.h: 38834: extern volatile __bit RXF1EID7 @ (((unsigned) &RXF1EIDL)*8) + 7;
[; ;pic18f4480.h: 38836: extern volatile __bit RXF1EID8 @ (((unsigned) &RXF1EIDH)*8) + 0;
[; ;pic18f4480.h: 38838: extern volatile __bit RXF1EID9 @ (((unsigned) &RXF1EIDH)*8) + 1;
[; ;pic18f4480.h: 38840: extern volatile __bit RXF1EN @ (((unsigned) &RXFCON0)*8) + 1;
[; ;pic18f4480.h: 38842: extern volatile __bit RXF1EXIDEN @ (((unsigned) &RXF1SIDL)*8) + 3;
[; ;pic18f4480.h: 38844: extern volatile __bit RXF1SID0 @ (((unsigned) &RXF1SIDL)*8) + 5;
[; ;pic18f4480.h: 38846: extern volatile __bit RXF1SID1 @ (((unsigned) &RXF1SIDL)*8) + 6;
[; ;pic18f4480.h: 38848: extern volatile __bit RXF1SID10 @ (((unsigned) &RXF1SIDH)*8) + 7;
[; ;pic18f4480.h: 38850: extern volatile __bit RXF1SID2 @ (((unsigned) &RXF1SIDL)*8) + 7;
[; ;pic18f4480.h: 38852: extern volatile __bit RXF1SID3 @ (((unsigned) &RXF1SIDH)*8) + 0;
[; ;pic18f4480.h: 38854: extern volatile __bit RXF1SID4 @ (((unsigned) &RXF1SIDH)*8) + 1;
[; ;pic18f4480.h: 38856: extern volatile __bit RXF1SID5 @ (((unsigned) &RXF1SIDH)*8) + 2;
[; ;pic18f4480.h: 38858: extern volatile __bit RXF1SID6 @ (((unsigned) &RXF1SIDH)*8) + 3;
[; ;pic18f4480.h: 38860: extern volatile __bit RXF1SID7 @ (((unsigned) &RXF1SIDH)*8) + 4;
[; ;pic18f4480.h: 38862: extern volatile __bit RXF1SID8 @ (((unsigned) &RXF1SIDH)*8) + 5;
[; ;pic18f4480.h: 38864: extern volatile __bit RXF1SID9 @ (((unsigned) &RXF1SIDH)*8) + 6;
[; ;pic18f4480.h: 38866: extern volatile __bit RXF2EID0 @ (((unsigned) &RXF2EIDL)*8) + 0;
[; ;pic18f4480.h: 38868: extern volatile __bit RXF2EID1 @ (((unsigned) &RXF2EIDL)*8) + 1;
[; ;pic18f4480.h: 38870: extern volatile __bit RXF2EID10 @ (((unsigned) &RXF2EIDH)*8) + 2;
[; ;pic18f4480.h: 38872: extern volatile __bit RXF2EID11 @ (((unsigned) &RXF2EIDH)*8) + 3;
[; ;pic18f4480.h: 38874: extern volatile __bit RXF2EID12 @ (((unsigned) &RXF2EIDH)*8) + 4;
[; ;pic18f4480.h: 38876: extern volatile __bit RXF2EID13 @ (((unsigned) &RXF2EIDH)*8) + 5;
[; ;pic18f4480.h: 38878: extern volatile __bit RXF2EID14 @ (((unsigned) &RXF2EIDH)*8) + 6;
[; ;pic18f4480.h: 38880: extern volatile __bit RXF2EID15 @ (((unsigned) &RXF2EIDH)*8) + 7;
[; ;pic18f4480.h: 38882: extern volatile __bit RXF2EID16 @ (((unsigned) &RXF2SIDL)*8) + 0;
[; ;pic18f4480.h: 38884: extern volatile __bit RXF2EID17 @ (((unsigned) &RXF2SIDL)*8) + 1;
[; ;pic18f4480.h: 38886: extern volatile __bit RXF2EID2 @ (((unsigned) &RXF2EIDL)*8) + 2;
[; ;pic18f4480.h: 38888: extern volatile __bit RXF2EID3 @ (((unsigned) &RXF2EIDL)*8) + 3;
[; ;pic18f4480.h: 38890: extern volatile __bit RXF2EID4 @ (((unsigned) &RXF2EIDL)*8) + 4;
[; ;pic18f4480.h: 38892: extern volatile __bit RXF2EID5 @ (((unsigned) &RXF2EIDL)*8) + 5;
[; ;pic18f4480.h: 38894: extern volatile __bit RXF2EID6 @ (((unsigned) &RXF2EIDL)*8) + 6;
[; ;pic18f4480.h: 38896: extern volatile __bit RXF2EID7 @ (((unsigned) &RXF2EIDL)*8) + 7;
[; ;pic18f4480.h: 38898: extern volatile __bit RXF2EID8 @ (((unsigned) &RXF2EIDH)*8) + 0;
[; ;pic18f4480.h: 38900: extern volatile __bit RXF2EID9 @ (((unsigned) &RXF2EIDH)*8) + 1;
[; ;pic18f4480.h: 38902: extern volatile __bit RXF2EN @ (((unsigned) &RXFCON0)*8) + 2;
[; ;pic18f4480.h: 38904: extern volatile __bit RXF2EXIDEN @ (((unsigned) &RXF2SIDL)*8) + 3;
[; ;pic18f4480.h: 38906: extern volatile __bit RXF2SID0 @ (((unsigned) &RXF2SIDL)*8) + 5;
[; ;pic18f4480.h: 38908: extern volatile __bit RXF2SID1 @ (((unsigned) &RXF2SIDL)*8) + 6;
[; ;pic18f4480.h: 38910: extern volatile __bit RXF2SID10 @ (((unsigned) &RXF2SIDH)*8) + 7;
[; ;pic18f4480.h: 38912: extern volatile __bit RXF2SID2 @ (((unsigned) &RXF2SIDL)*8) + 7;
[; ;pic18f4480.h: 38914: extern volatile __bit RXF2SID3 @ (((unsigned) &RXF2SIDH)*8) + 0;
[; ;pic18f4480.h: 38916: extern volatile __bit RXF2SID4 @ (((unsigned) &RXF2SIDH)*8) + 1;
[; ;pic18f4480.h: 38918: extern volatile __bit RXF2SID5 @ (((unsigned) &RXF2SIDH)*8) + 2;
[; ;pic18f4480.h: 38920: extern volatile __bit RXF2SID6 @ (((unsigned) &RXF2SIDH)*8) + 3;
[; ;pic18f4480.h: 38922: extern volatile __bit RXF2SID7 @ (((unsigned) &RXF2SIDH)*8) + 4;
[; ;pic18f4480.h: 38924: extern volatile __bit RXF2SID8 @ (((unsigned) &RXF2SIDH)*8) + 5;
[; ;pic18f4480.h: 38926: extern volatile __bit RXF2SID9 @ (((unsigned) &RXF2SIDH)*8) + 6;
[; ;pic18f4480.h: 38928: extern volatile __bit RXF3EID0 @ (((unsigned) &RXF3EIDL)*8) + 0;
[; ;pic18f4480.h: 38930: extern volatile __bit RXF3EID1 @ (((unsigned) &RXF3EIDL)*8) + 1;
[; ;pic18f4480.h: 38932: extern volatile __bit RXF3EID10 @ (((unsigned) &RXF3EIDH)*8) + 2;
[; ;pic18f4480.h: 38934: extern volatile __bit RXF3EID11 @ (((unsigned) &RXF3EIDH)*8) + 3;
[; ;pic18f4480.h: 38936: extern volatile __bit RXF3EID12 @ (((unsigned) &RXF3EIDH)*8) + 4;
[; ;pic18f4480.h: 38938: extern volatile __bit RXF3EID13 @ (((unsigned) &RXF3EIDH)*8) + 5;
[; ;pic18f4480.h: 38940: extern volatile __bit RXF3EID14 @ (((unsigned) &RXF3EIDH)*8) + 6;
[; ;pic18f4480.h: 38942: extern volatile __bit RXF3EID15 @ (((unsigned) &RXF3EIDH)*8) + 7;
[; ;pic18f4480.h: 38944: extern volatile __bit RXF3EID16 @ (((unsigned) &RXF3SIDL)*8) + 0;
[; ;pic18f4480.h: 38946: extern volatile __bit RXF3EID17 @ (((unsigned) &RXF3SIDL)*8) + 1;
[; ;pic18f4480.h: 38948: extern volatile __bit RXF3EID2 @ (((unsigned) &RXF3EIDL)*8) + 2;
[; ;pic18f4480.h: 38950: extern volatile __bit RXF3EID3 @ (((unsigned) &RXF3EIDL)*8) + 3;
[; ;pic18f4480.h: 38952: extern volatile __bit RXF3EID4 @ (((unsigned) &RXF3EIDL)*8) + 4;
[; ;pic18f4480.h: 38954: extern volatile __bit RXF3EID5 @ (((unsigned) &RXF3EIDL)*8) + 5;
[; ;pic18f4480.h: 38956: extern volatile __bit RXF3EID6 @ (((unsigned) &RXF3EIDL)*8) + 6;
[; ;pic18f4480.h: 38958: extern volatile __bit RXF3EID7 @ (((unsigned) &RXF3EIDL)*8) + 7;
[; ;pic18f4480.h: 38960: extern volatile __bit RXF3EID8 @ (((unsigned) &RXF3EIDH)*8) + 0;
[; ;pic18f4480.h: 38962: extern volatile __bit RXF3EID9 @ (((unsigned) &RXF3EIDH)*8) + 1;
[; ;pic18f4480.h: 38964: extern volatile __bit RXF3EN @ (((unsigned) &RXFCON0)*8) + 3;
[; ;pic18f4480.h: 38966: extern volatile __bit RXF3EXIDEN @ (((unsigned) &RXF3SIDL)*8) + 3;
[; ;pic18f4480.h: 38968: extern volatile __bit RXF3SID0 @ (((unsigned) &RXF3SIDL)*8) + 5;
[; ;pic18f4480.h: 38970: extern volatile __bit RXF3SID1 @ (((unsigned) &RXF3SIDL)*8) + 6;
[; ;pic18f4480.h: 38972: extern volatile __bit RXF3SID10 @ (((unsigned) &RXF3SIDH)*8) + 7;
[; ;pic18f4480.h: 38974: extern volatile __bit RXF3SID2 @ (((unsigned) &RXF3SIDL)*8) + 7;
[; ;pic18f4480.h: 38976: extern volatile __bit RXF3SID3 @ (((unsigned) &RXF3SIDH)*8) + 0;
[; ;pic18f4480.h: 38978: extern volatile __bit RXF3SID4 @ (((unsigned) &RXF3SIDH)*8) + 1;
[; ;pic18f4480.h: 38980: extern volatile __bit RXF3SID5 @ (((unsigned) &RXF3SIDH)*8) + 2;
[; ;pic18f4480.h: 38982: extern volatile __bit RXF3SID6 @ (((unsigned) &RXF3SIDH)*8) + 3;
[; ;pic18f4480.h: 38984: extern volatile __bit RXF3SID7 @ (((unsigned) &RXF3SIDH)*8) + 4;
[; ;pic18f4480.h: 38986: extern volatile __bit RXF3SID8 @ (((unsigned) &RXF3SIDH)*8) + 5;
[; ;pic18f4480.h: 38988: extern volatile __bit RXF3SID9 @ (((unsigned) &RXF3SIDH)*8) + 6;
[; ;pic18f4480.h: 38990: extern volatile __bit RXF4EID0 @ (((unsigned) &RXF4EIDL)*8) + 0;
[; ;pic18f4480.h: 38992: extern volatile __bit RXF4EID1 @ (((unsigned) &RXF4EIDL)*8) + 1;
[; ;pic18f4480.h: 38994: extern volatile __bit RXF4EID10 @ (((unsigned) &RXF4EIDH)*8) + 2;
[; ;pic18f4480.h: 38996: extern volatile __bit RXF4EID11 @ (((unsigned) &RXF4EIDH)*8) + 3;
[; ;pic18f4480.h: 38998: extern volatile __bit RXF4EID12 @ (((unsigned) &RXF4EIDH)*8) + 4;
[; ;pic18f4480.h: 39000: extern volatile __bit RXF4EID13 @ (((unsigned) &RXF4EIDH)*8) + 5;
[; ;pic18f4480.h: 39002: extern volatile __bit RXF4EID14 @ (((unsigned) &RXF4EIDH)*8) + 6;
[; ;pic18f4480.h: 39004: extern volatile __bit RXF4EID15 @ (((unsigned) &RXF4EIDH)*8) + 7;
[; ;pic18f4480.h: 39006: extern volatile __bit RXF4EID16 @ (((unsigned) &RXF4SIDL)*8) + 0;
[; ;pic18f4480.h: 39008: extern volatile __bit RXF4EID17 @ (((unsigned) &RXF4SIDL)*8) + 1;
[; ;pic18f4480.h: 39010: extern volatile __bit RXF4EID2 @ (((unsigned) &RXF4EIDL)*8) + 2;
[; ;pic18f4480.h: 39012: extern volatile __bit RXF4EID3 @ (((unsigned) &RXF4EIDL)*8) + 3;
[; ;pic18f4480.h: 39014: extern volatile __bit RXF4EID4 @ (((unsigned) &RXF4EIDL)*8) + 4;
[; ;pic18f4480.h: 39016: extern volatile __bit RXF4EID5 @ (((unsigned) &RXF4EIDL)*8) + 5;
[; ;pic18f4480.h: 39018: extern volatile __bit RXF4EID6 @ (((unsigned) &RXF4EIDL)*8) + 6;
[; ;pic18f4480.h: 39020: extern volatile __bit RXF4EID7 @ (((unsigned) &RXF4EIDL)*8) + 7;
[; ;pic18f4480.h: 39022: extern volatile __bit RXF4EID8 @ (((unsigned) &RXF4EIDH)*8) + 0;
[; ;pic18f4480.h: 39024: extern volatile __bit RXF4EID9 @ (((unsigned) &RXF4EIDH)*8) + 1;
[; ;pic18f4480.h: 39026: extern volatile __bit RXF4EN @ (((unsigned) &RXFCON0)*8) + 4;
[; ;pic18f4480.h: 39028: extern volatile __bit RXF4EXIDEN @ (((unsigned) &RXF4SIDL)*8) + 3;
[; ;pic18f4480.h: 39030: extern volatile __bit RXF4SID0 @ (((unsigned) &RXF4SIDL)*8) + 5;
[; ;pic18f4480.h: 39032: extern volatile __bit RXF4SID1 @ (((unsigned) &RXF4SIDL)*8) + 6;
[; ;pic18f4480.h: 39034: extern volatile __bit RXF4SID10 @ (((unsigned) &RXF4SIDH)*8) + 7;
[; ;pic18f4480.h: 39036: extern volatile __bit RXF4SID2 @ (((unsigned) &RXF4SIDL)*8) + 7;
[; ;pic18f4480.h: 39038: extern volatile __bit RXF4SID3 @ (((unsigned) &RXF4SIDH)*8) + 0;
[; ;pic18f4480.h: 39040: extern volatile __bit RXF4SID4 @ (((unsigned) &RXF4SIDH)*8) + 1;
[; ;pic18f4480.h: 39042: extern volatile __bit RXF4SID5 @ (((unsigned) &RXF4SIDH)*8) + 2;
[; ;pic18f4480.h: 39044: extern volatile __bit RXF4SID6 @ (((unsigned) &RXF4SIDH)*8) + 3;
[; ;pic18f4480.h: 39046: extern volatile __bit RXF4SID7 @ (((unsigned) &RXF4SIDH)*8) + 4;
[; ;pic18f4480.h: 39048: extern volatile __bit RXF4SID8 @ (((unsigned) &RXF4SIDH)*8) + 5;
[; ;pic18f4480.h: 39050: extern volatile __bit RXF4SID9 @ (((unsigned) &RXF4SIDH)*8) + 6;
[; ;pic18f4480.h: 39052: extern volatile __bit RXF5EID0 @ (((unsigned) &RXF5EIDL)*8) + 0;
[; ;pic18f4480.h: 39054: extern volatile __bit RXF5EID1 @ (((unsigned) &RXF5EIDL)*8) + 1;
[; ;pic18f4480.h: 39056: extern volatile __bit RXF5EID10 @ (((unsigned) &RXF5EIDH)*8) + 2;
[; ;pic18f4480.h: 39058: extern volatile __bit RXF5EID11 @ (((unsigned) &RXF5EIDH)*8) + 3;
[; ;pic18f4480.h: 39060: extern volatile __bit RXF5EID12 @ (((unsigned) &RXF5EIDH)*8) + 4;
[; ;pic18f4480.h: 39062: extern volatile __bit RXF5EID13 @ (((unsigned) &RXF5EIDH)*8) + 5;
[; ;pic18f4480.h: 39064: extern volatile __bit RXF5EID14 @ (((unsigned) &RXF5EIDH)*8) + 6;
[; ;pic18f4480.h: 39066: extern volatile __bit RXF5EID15 @ (((unsigned) &RXF5EIDH)*8) + 7;
[; ;pic18f4480.h: 39068: extern volatile __bit RXF5EID16 @ (((unsigned) &RXF5SIDL)*8) + 0;
[; ;pic18f4480.h: 39070: extern volatile __bit RXF5EID17 @ (((unsigned) &RXF5SIDL)*8) + 1;
[; ;pic18f4480.h: 39072: extern volatile __bit RXF5EID2 @ (((unsigned) &RXF5EIDL)*8) + 2;
[; ;pic18f4480.h: 39074: extern volatile __bit RXF5EID3 @ (((unsigned) &RXF5EIDL)*8) + 3;
[; ;pic18f4480.h: 39076: extern volatile __bit RXF5EID4 @ (((unsigned) &RXF5EIDL)*8) + 4;
[; ;pic18f4480.h: 39078: extern volatile __bit RXF5EID5 @ (((unsigned) &RXF5EIDL)*8) + 5;
[; ;pic18f4480.h: 39080: extern volatile __bit RXF5EID6 @ (((unsigned) &RXF5EIDL)*8) + 6;
[; ;pic18f4480.h: 39082: extern volatile __bit RXF5EID7 @ (((unsigned) &RXF5EIDL)*8) + 7;
[; ;pic18f4480.h: 39084: extern volatile __bit RXF5EID8 @ (((unsigned) &RXF5EIDH)*8) + 0;
[; ;pic18f4480.h: 39086: extern volatile __bit RXF5EID9 @ (((unsigned) &RXF5EIDH)*8) + 1;
[; ;pic18f4480.h: 39088: extern volatile __bit RXF5EN @ (((unsigned) &RXFCON0)*8) + 5;
[; ;pic18f4480.h: 39090: extern volatile __bit RXF5EXIDEN @ (((unsigned) &RXF5SIDL)*8) + 3;
[; ;pic18f4480.h: 39092: extern volatile __bit RXF5SID0 @ (((unsigned) &RXF5SIDL)*8) + 5;
[; ;pic18f4480.h: 39094: extern volatile __bit RXF5SID1 @ (((unsigned) &RXF5SIDL)*8) + 6;
[; ;pic18f4480.h: 39096: extern volatile __bit RXF5SID10 @ (((unsigned) &RXF5SIDH)*8) + 7;
[; ;pic18f4480.h: 39098: extern volatile __bit RXF5SID2 @ (((unsigned) &RXF5SIDL)*8) + 7;
[; ;pic18f4480.h: 39100: extern volatile __bit RXF5SID3 @ (((unsigned) &RXF5SIDH)*8) + 0;
[; ;pic18f4480.h: 39102: extern volatile __bit RXF5SID4 @ (((unsigned) &RXF5SIDH)*8) + 1;
[; ;pic18f4480.h: 39104: extern volatile __bit RXF5SID5 @ (((unsigned) &RXF5SIDH)*8) + 2;
[; ;pic18f4480.h: 39106: extern volatile __bit RXF5SID6 @ (((unsigned) &RXF5SIDH)*8) + 3;
[; ;pic18f4480.h: 39108: extern volatile __bit RXF5SID7 @ (((unsigned) &RXF5SIDH)*8) + 4;
[; ;pic18f4480.h: 39110: extern volatile __bit RXF5SID8 @ (((unsigned) &RXF5SIDH)*8) + 5;
[; ;pic18f4480.h: 39112: extern volatile __bit RXF5SID9 @ (((unsigned) &RXF5SIDH)*8) + 6;
[; ;pic18f4480.h: 39114: extern volatile __bit RXF6EID0 @ (((unsigned) &RXF6EIDL)*8) + 0;
[; ;pic18f4480.h: 39116: extern volatile __bit RXF6EID1 @ (((unsigned) &RXF6EIDL)*8) + 1;
[; ;pic18f4480.h: 39118: extern volatile __bit RXF6EID10 @ (((unsigned) &RXF6EIDH)*8) + 2;
[; ;pic18f4480.h: 39120: extern volatile __bit RXF6EID11 @ (((unsigned) &RXF6EIDH)*8) + 3;
[; ;pic18f4480.h: 39122: extern volatile __bit RXF6EID12 @ (((unsigned) &RXF6EIDH)*8) + 4;
[; ;pic18f4480.h: 39124: extern volatile __bit RXF6EID13 @ (((unsigned) &RXF6EIDH)*8) + 5;
[; ;pic18f4480.h: 39126: extern volatile __bit RXF6EID14 @ (((unsigned) &RXF6EIDH)*8) + 6;
[; ;pic18f4480.h: 39128: extern volatile __bit RXF6EID15 @ (((unsigned) &RXF6EIDH)*8) + 7;
[; ;pic18f4480.h: 39130: extern volatile __bit RXF6EID16 @ (((unsigned) &RXF6SIDL)*8) + 0;
[; ;pic18f4480.h: 39132: extern volatile __bit RXF6EID17 @ (((unsigned) &RXF6SIDL)*8) + 1;
[; ;pic18f4480.h: 39134: extern volatile __bit RXF6EID2 @ (((unsigned) &RXF6EIDL)*8) + 2;
[; ;pic18f4480.h: 39136: extern volatile __bit RXF6EID3 @ (((unsigned) &RXF6EIDL)*8) + 3;
[; ;pic18f4480.h: 39138: extern volatile __bit RXF6EID4 @ (((unsigned) &RXF6EIDL)*8) + 4;
[; ;pic18f4480.h: 39140: extern volatile __bit RXF6EID5 @ (((unsigned) &RXF6EIDL)*8) + 5;
[; ;pic18f4480.h: 39142: extern volatile __bit RXF6EID6 @ (((unsigned) &RXF6EIDL)*8) + 6;
[; ;pic18f4480.h: 39144: extern volatile __bit RXF6EID7 @ (((unsigned) &RXF6EIDL)*8) + 7;
[; ;pic18f4480.h: 39146: extern volatile __bit RXF6EID8 @ (((unsigned) &RXF6EIDH)*8) + 0;
[; ;pic18f4480.h: 39148: extern volatile __bit RXF6EID9 @ (((unsigned) &RXF6EIDH)*8) + 1;
[; ;pic18f4480.h: 39150: extern volatile __bit RXF6EN @ (((unsigned) &RXFCON0)*8) + 6;
[; ;pic18f4480.h: 39152: extern volatile __bit RXF6EXIDEN @ (((unsigned) &RXF6SIDL)*8) + 3;
[; ;pic18f4480.h: 39154: extern volatile __bit RXF6SID0 @ (((unsigned) &RXF6SIDL)*8) + 5;
[; ;pic18f4480.h: 39156: extern volatile __bit RXF6SID1 @ (((unsigned) &RXF6SIDL)*8) + 6;
[; ;pic18f4480.h: 39158: extern volatile __bit RXF6SID10 @ (((unsigned) &RXF6SIDH)*8) + 7;
[; ;pic18f4480.h: 39160: extern volatile __bit RXF6SID2 @ (((unsigned) &RXF6SIDL)*8) + 7;
[; ;pic18f4480.h: 39162: extern volatile __bit RXF6SID3 @ (((unsigned) &RXF6SIDH)*8) + 0;
[; ;pic18f4480.h: 39164: extern volatile __bit RXF6SID4 @ (((unsigned) &RXF6SIDH)*8) + 1;
[; ;pic18f4480.h: 39166: extern volatile __bit RXF6SID5 @ (((unsigned) &RXF6SIDH)*8) + 2;
[; ;pic18f4480.h: 39168: extern volatile __bit RXF6SID6 @ (((unsigned) &RXF6SIDH)*8) + 3;
[; ;pic18f4480.h: 39170: extern volatile __bit RXF6SID7 @ (((unsigned) &RXF6SIDH)*8) + 4;
[; ;pic18f4480.h: 39172: extern volatile __bit RXF6SID8 @ (((unsigned) &RXF6SIDH)*8) + 5;
[; ;pic18f4480.h: 39174: extern volatile __bit RXF6SID9 @ (((unsigned) &RXF6SIDH)*8) + 6;
[; ;pic18f4480.h: 39176: extern volatile __bit RXF7EID0 @ (((unsigned) &RXF7EIDL)*8) + 0;
[; ;pic18f4480.h: 39178: extern volatile __bit RXF7EID1 @ (((unsigned) &RXF7EIDL)*8) + 1;
[; ;pic18f4480.h: 39180: extern volatile __bit RXF7EID10 @ (((unsigned) &RXF7EIDH)*8) + 2;
[; ;pic18f4480.h: 39182: extern volatile __bit RXF7EID11 @ (((unsigned) &RXF7EIDH)*8) + 3;
[; ;pic18f4480.h: 39184: extern volatile __bit RXF7EID12 @ (((unsigned) &RXF7EIDH)*8) + 4;
[; ;pic18f4480.h: 39186: extern volatile __bit RXF7EID13 @ (((unsigned) &RXF7EIDH)*8) + 5;
[; ;pic18f4480.h: 39188: extern volatile __bit RXF7EID14 @ (((unsigned) &RXF7EIDH)*8) + 6;
[; ;pic18f4480.h: 39190: extern volatile __bit RXF7EID15 @ (((unsigned) &RXF7EIDH)*8) + 7;
[; ;pic18f4480.h: 39192: extern volatile __bit RXF7EID16 @ (((unsigned) &RXF7SIDL)*8) + 0;
[; ;pic18f4480.h: 39194: extern volatile __bit RXF7EID17 @ (((unsigned) &RXF7SIDL)*8) + 1;
[; ;pic18f4480.h: 39196: extern volatile __bit RXF7EID2 @ (((unsigned) &RXF7EIDL)*8) + 2;
[; ;pic18f4480.h: 39198: extern volatile __bit RXF7EID3 @ (((unsigned) &RXF7EIDL)*8) + 3;
[; ;pic18f4480.h: 39200: extern volatile __bit RXF7EID4 @ (((unsigned) &RXF7EIDL)*8) + 4;
[; ;pic18f4480.h: 39202: extern volatile __bit RXF7EID5 @ (((unsigned) &RXF7EIDL)*8) + 5;
[; ;pic18f4480.h: 39204: extern volatile __bit RXF7EID6 @ (((unsigned) &RXF7EIDL)*8) + 6;
[; ;pic18f4480.h: 39206: extern volatile __bit RXF7EID7 @ (((unsigned) &RXF7EIDL)*8) + 7;
[; ;pic18f4480.h: 39208: extern volatile __bit RXF7EID8 @ (((unsigned) &RXF7EIDH)*8) + 0;
[; ;pic18f4480.h: 39210: extern volatile __bit RXF7EID9 @ (((unsigned) &RXF7EIDH)*8) + 1;
[; ;pic18f4480.h: 39212: extern volatile __bit RXF7EN @ (((unsigned) &RXFCON0)*8) + 7;
[; ;pic18f4480.h: 39214: extern volatile __bit RXF7EXIDEN @ (((unsigned) &RXF7SIDL)*8) + 3;
[; ;pic18f4480.h: 39216: extern volatile __bit RXF7SID0 @ (((unsigned) &RXF7SIDL)*8) + 5;
[; ;pic18f4480.h: 39218: extern volatile __bit RXF7SID1 @ (((unsigned) &RXF7SIDL)*8) + 6;
[; ;pic18f4480.h: 39220: extern volatile __bit RXF7SID10 @ (((unsigned) &RXF7SIDH)*8) + 7;
[; ;pic18f4480.h: 39222: extern volatile __bit RXF7SID2 @ (((unsigned) &RXF7SIDL)*8) + 7;
[; ;pic18f4480.h: 39224: extern volatile __bit RXF7SID3 @ (((unsigned) &RXF7SIDH)*8) + 0;
[; ;pic18f4480.h: 39226: extern volatile __bit RXF7SID4 @ (((unsigned) &RXF7SIDH)*8) + 1;
[; ;pic18f4480.h: 39228: extern volatile __bit RXF7SID5 @ (((unsigned) &RXF7SIDH)*8) + 2;
[; ;pic18f4480.h: 39230: extern volatile __bit RXF7SID6 @ (((unsigned) &RXF7SIDH)*8) + 3;
[; ;pic18f4480.h: 39232: extern volatile __bit RXF7SID7 @ (((unsigned) &RXF7SIDH)*8) + 4;
[; ;pic18f4480.h: 39234: extern volatile __bit RXF7SID8 @ (((unsigned) &RXF7SIDH)*8) + 5;
[; ;pic18f4480.h: 39236: extern volatile __bit RXF7SID9 @ (((unsigned) &RXF7SIDH)*8) + 6;
[; ;pic18f4480.h: 39238: extern volatile __bit RXF8EID0 @ (((unsigned) &RXF8EIDL)*8) + 0;
[; ;pic18f4480.h: 39240: extern volatile __bit RXF8EID1 @ (((unsigned) &RXF8EIDL)*8) + 1;
[; ;pic18f4480.h: 39242: extern volatile __bit RXF8EID10 @ (((unsigned) &RXF8EIDH)*8) + 2;
[; ;pic18f4480.h: 39244: extern volatile __bit RXF8EID11 @ (((unsigned) &RXF8EIDH)*8) + 3;
[; ;pic18f4480.h: 39246: extern volatile __bit RXF8EID12 @ (((unsigned) &RXF8EIDH)*8) + 4;
[; ;pic18f4480.h: 39248: extern volatile __bit RXF8EID13 @ (((unsigned) &RXF8EIDH)*8) + 5;
[; ;pic18f4480.h: 39250: extern volatile __bit RXF8EID14 @ (((unsigned) &RXF8EIDH)*8) + 6;
[; ;pic18f4480.h: 39252: extern volatile __bit RXF8EID15 @ (((unsigned) &RXF8EIDH)*8) + 7;
[; ;pic18f4480.h: 39254: extern volatile __bit RXF8EID16 @ (((unsigned) &RXF8SIDL)*8) + 0;
[; ;pic18f4480.h: 39256: extern volatile __bit RXF8EID17 @ (((unsigned) &RXF8SIDL)*8) + 1;
[; ;pic18f4480.h: 39258: extern volatile __bit RXF8EID2 @ (((unsigned) &RXF8EIDL)*8) + 2;
[; ;pic18f4480.h: 39260: extern volatile __bit RXF8EID3 @ (((unsigned) &RXF8EIDL)*8) + 3;
[; ;pic18f4480.h: 39262: extern volatile __bit RXF8EID4 @ (((unsigned) &RXF8EIDL)*8) + 4;
[; ;pic18f4480.h: 39264: extern volatile __bit RXF8EID5 @ (((unsigned) &RXF8EIDL)*8) + 5;
[; ;pic18f4480.h: 39266: extern volatile __bit RXF8EID6 @ (((unsigned) &RXF8EIDL)*8) + 6;
[; ;pic18f4480.h: 39268: extern volatile __bit RXF8EID7 @ (((unsigned) &RXF8EIDL)*8) + 7;
[; ;pic18f4480.h: 39270: extern volatile __bit RXF8EID8 @ (((unsigned) &RXF8EIDH)*8) + 0;
[; ;pic18f4480.h: 39272: extern volatile __bit RXF8EID9 @ (((unsigned) &RXF8EIDH)*8) + 1;
[; ;pic18f4480.h: 39274: extern volatile __bit RXF8EN @ (((unsigned) &RXFCON1)*8) + 0;
[; ;pic18f4480.h: 39276: extern volatile __bit RXF8EXIDEN @ (((unsigned) &RXF8SIDL)*8) + 3;
[; ;pic18f4480.h: 39278: extern volatile __bit RXF8SID0 @ (((unsigned) &RXF8SIDL)*8) + 5;
[; ;pic18f4480.h: 39280: extern volatile __bit RXF8SID1 @ (((unsigned) &RXF8SIDL)*8) + 6;
[; ;pic18f4480.h: 39282: extern volatile __bit RXF8SID10 @ (((unsigned) &RXF8SIDH)*8) + 7;
[; ;pic18f4480.h: 39284: extern volatile __bit RXF8SID2 @ (((unsigned) &RXF8SIDL)*8) + 7;
[; ;pic18f4480.h: 39286: extern volatile __bit RXF8SID3 @ (((unsigned) &RXF8SIDH)*8) + 0;
[; ;pic18f4480.h: 39288: extern volatile __bit RXF8SID4 @ (((unsigned) &RXF8SIDH)*8) + 1;
[; ;pic18f4480.h: 39290: extern volatile __bit RXF8SID5 @ (((unsigned) &RXF8SIDH)*8) + 2;
[; ;pic18f4480.h: 39292: extern volatile __bit RXF8SID6 @ (((unsigned) &RXF8SIDH)*8) + 3;
[; ;pic18f4480.h: 39294: extern volatile __bit RXF8SID7 @ (((unsigned) &RXF8SIDH)*8) + 4;
[; ;pic18f4480.h: 39296: extern volatile __bit RXF8SID8 @ (((unsigned) &RXF8SIDH)*8) + 5;
[; ;pic18f4480.h: 39298: extern volatile __bit RXF8SID9 @ (((unsigned) &RXF8SIDH)*8) + 6;
[; ;pic18f4480.h: 39300: extern volatile __bit RXF9EID0 @ (((unsigned) &RXF9EIDL)*8) + 0;
[; ;pic18f4480.h: 39302: extern volatile __bit RXF9EID1 @ (((unsigned) &RXF9EIDL)*8) + 1;
[; ;pic18f4480.h: 39304: extern volatile __bit RXF9EID10 @ (((unsigned) &RXF9EIDH)*8) + 2;
[; ;pic18f4480.h: 39306: extern volatile __bit RXF9EID11 @ (((unsigned) &RXF9EIDH)*8) + 3;
[; ;pic18f4480.h: 39308: extern volatile __bit RXF9EID12 @ (((unsigned) &RXF9EIDH)*8) + 4;
[; ;pic18f4480.h: 39310: extern volatile __bit RXF9EID13 @ (((unsigned) &RXF9EIDH)*8) + 5;
[; ;pic18f4480.h: 39312: extern volatile __bit RXF9EID14 @ (((unsigned) &RXF9EIDH)*8) + 6;
[; ;pic18f4480.h: 39314: extern volatile __bit RXF9EID15 @ (((unsigned) &RXF9EIDH)*8) + 7;
[; ;pic18f4480.h: 39316: extern volatile __bit RXF9EID16 @ (((unsigned) &RXF9SIDL)*8) + 0;
[; ;pic18f4480.h: 39318: extern volatile __bit RXF9EID17 @ (((unsigned) &RXF9SIDL)*8) + 1;
[; ;pic18f4480.h: 39320: extern volatile __bit RXF9EID2 @ (((unsigned) &RXF9EIDL)*8) + 2;
[; ;pic18f4480.h: 39322: extern volatile __bit RXF9EID3 @ (((unsigned) &RXF9EIDL)*8) + 3;
[; ;pic18f4480.h: 39324: extern volatile __bit RXF9EID4 @ (((unsigned) &RXF9EIDL)*8) + 4;
[; ;pic18f4480.h: 39326: extern volatile __bit RXF9EID5 @ (((unsigned) &RXF9EIDL)*8) + 5;
[; ;pic18f4480.h: 39328: extern volatile __bit RXF9EID6 @ (((unsigned) &RXF9EIDL)*8) + 6;
[; ;pic18f4480.h: 39330: extern volatile __bit RXF9EID7 @ (((unsigned) &RXF9EIDL)*8) + 7;
[; ;pic18f4480.h: 39332: extern volatile __bit RXF9EID8 @ (((unsigned) &RXF9EIDH)*8) + 0;
[; ;pic18f4480.h: 39334: extern volatile __bit RXF9EID9 @ (((unsigned) &RXF9EIDH)*8) + 1;
[; ;pic18f4480.h: 39336: extern volatile __bit RXF9EN @ (((unsigned) &RXFCON1)*8) + 1;
[; ;pic18f4480.h: 39338: extern volatile __bit RXF9EXIDEN @ (((unsigned) &RXF9SIDL)*8) + 3;
[; ;pic18f4480.h: 39340: extern volatile __bit RXF9SID0 @ (((unsigned) &RXF9SIDL)*8) + 5;
[; ;pic18f4480.h: 39342: extern volatile __bit RXF9SID1 @ (((unsigned) &RXF9SIDL)*8) + 6;
[; ;pic18f4480.h: 39344: extern volatile __bit RXF9SID10 @ (((unsigned) &RXF9SIDH)*8) + 7;
[; ;pic18f4480.h: 39346: extern volatile __bit RXF9SID2 @ (((unsigned) &RXF9SIDL)*8) + 7;
[; ;pic18f4480.h: 39348: extern volatile __bit RXF9SID3 @ (((unsigned) &RXF9SIDH)*8) + 0;
[; ;pic18f4480.h: 39350: extern volatile __bit RXF9SID4 @ (((unsigned) &RXF9SIDH)*8) + 1;
[; ;pic18f4480.h: 39352: extern volatile __bit RXF9SID5 @ (((unsigned) &RXF9SIDH)*8) + 2;
[; ;pic18f4480.h: 39354: extern volatile __bit RXF9SID6 @ (((unsigned) &RXF9SIDH)*8) + 3;
[; ;pic18f4480.h: 39356: extern volatile __bit RXF9SID7 @ (((unsigned) &RXF9SIDH)*8) + 4;
[; ;pic18f4480.h: 39358: extern volatile __bit RXF9SID8 @ (((unsigned) &RXF9SIDH)*8) + 5;
[; ;pic18f4480.h: 39360: extern volatile __bit RXF9SID9 @ (((unsigned) &RXF9SIDH)*8) + 6;
[; ;pic18f4480.h: 39362: extern volatile __bit RXM0EID0 @ (((unsigned) &RXM0EIDL)*8) + 0;
[; ;pic18f4480.h: 39364: extern volatile __bit RXM0EID1 @ (((unsigned) &RXM0EIDL)*8) + 1;
[; ;pic18f4480.h: 39366: extern volatile __bit RXM0EID10 @ (((unsigned) &RXM0EIDH)*8) + 2;
[; ;pic18f4480.h: 39368: extern volatile __bit RXM0EID11 @ (((unsigned) &RXM0EIDH)*8) + 3;
[; ;pic18f4480.h: 39370: extern volatile __bit RXM0EID12 @ (((unsigned) &RXM0EIDH)*8) + 4;
[; ;pic18f4480.h: 39372: extern volatile __bit RXM0EID13 @ (((unsigned) &RXM0EIDH)*8) + 5;
[; ;pic18f4480.h: 39374: extern volatile __bit RXM0EID14 @ (((unsigned) &RXM0EIDH)*8) + 6;
[; ;pic18f4480.h: 39376: extern volatile __bit RXM0EID15 @ (((unsigned) &RXM0EIDH)*8) + 7;
[; ;pic18f4480.h: 39378: extern volatile __bit RXM0EID16 @ (((unsigned) &RXM0SIDL)*8) + 0;
[; ;pic18f4480.h: 39380: extern volatile __bit RXM0EID17 @ (((unsigned) &RXM0SIDL)*8) + 1;
[; ;pic18f4480.h: 39382: extern volatile __bit RXM0EID2 @ (((unsigned) &RXM0EIDL)*8) + 2;
[; ;pic18f4480.h: 39384: extern volatile __bit RXM0EID3 @ (((unsigned) &RXM0EIDL)*8) + 3;
[; ;pic18f4480.h: 39386: extern volatile __bit RXM0EID4 @ (((unsigned) &RXM0EIDL)*8) + 4;
[; ;pic18f4480.h: 39388: extern volatile __bit RXM0EID5 @ (((unsigned) &RXM0EIDL)*8) + 5;
[; ;pic18f4480.h: 39390: extern volatile __bit RXM0EID6 @ (((unsigned) &RXM0EIDL)*8) + 6;
[; ;pic18f4480.h: 39392: extern volatile __bit RXM0EID7 @ (((unsigned) &RXM0EIDL)*8) + 7;
[; ;pic18f4480.h: 39394: extern volatile __bit RXM0EID8 @ (((unsigned) &RXM0EIDH)*8) + 0;
[; ;pic18f4480.h: 39396: extern volatile __bit RXM0EID9 @ (((unsigned) &RXM0EIDH)*8) + 1;
[; ;pic18f4480.h: 39398: extern volatile __bit RXM0EXIDM @ (((unsigned) &RXM0SIDL)*8) + 3;
[; ;pic18f4480.h: 39400: extern volatile __bit RXM0SID0 @ (((unsigned) &RXM0SIDL)*8) + 5;
[; ;pic18f4480.h: 39402: extern volatile __bit RXM0SID1 @ (((unsigned) &RXM0SIDL)*8) + 6;
[; ;pic18f4480.h: 39404: extern volatile __bit RXM0SID10 @ (((unsigned) &RXM0SIDH)*8) + 7;
[; ;pic18f4480.h: 39406: extern volatile __bit RXM0SID2 @ (((unsigned) &RXM0SIDL)*8) + 7;
[; ;pic18f4480.h: 39408: extern volatile __bit RXM0SID3 @ (((unsigned) &RXM0SIDH)*8) + 0;
[; ;pic18f4480.h: 39410: extern volatile __bit RXM0SID4 @ (((unsigned) &RXM0SIDH)*8) + 1;
[; ;pic18f4480.h: 39412: extern volatile __bit RXM0SID5 @ (((unsigned) &RXM0SIDH)*8) + 2;
[; ;pic18f4480.h: 39414: extern volatile __bit RXM0SID6 @ (((unsigned) &RXM0SIDH)*8) + 3;
[; ;pic18f4480.h: 39416: extern volatile __bit RXM0SID7 @ (((unsigned) &RXM0SIDH)*8) + 4;
[; ;pic18f4480.h: 39418: extern volatile __bit RXM0SID8 @ (((unsigned) &RXM0SIDH)*8) + 5;
[; ;pic18f4480.h: 39420: extern volatile __bit RXM0SID9 @ (((unsigned) &RXM0SIDH)*8) + 6;
[; ;pic18f4480.h: 39422: extern volatile __bit RXM1EID0 @ (((unsigned) &RXM1EIDL)*8) + 0;
[; ;pic18f4480.h: 39424: extern volatile __bit RXM1EID1 @ (((unsigned) &RXM1EIDL)*8) + 1;
[; ;pic18f4480.h: 39426: extern volatile __bit RXM1EID10 @ (((unsigned) &RXM1EIDH)*8) + 2;
[; ;pic18f4480.h: 39428: extern volatile __bit RXM1EID11 @ (((unsigned) &RXM1EIDH)*8) + 3;
[; ;pic18f4480.h: 39430: extern volatile __bit RXM1EID12 @ (((unsigned) &RXM1EIDH)*8) + 4;
[; ;pic18f4480.h: 39432: extern volatile __bit RXM1EID13 @ (((unsigned) &RXM1EIDH)*8) + 5;
[; ;pic18f4480.h: 39434: extern volatile __bit RXM1EID14 @ (((unsigned) &RXM1EIDH)*8) + 6;
[; ;pic18f4480.h: 39436: extern volatile __bit RXM1EID15 @ (((unsigned) &RXM1EIDH)*8) + 7;
[; ;pic18f4480.h: 39438: extern volatile __bit RXM1EID16 @ (((unsigned) &RXM1SIDL)*8) + 0;
[; ;pic18f4480.h: 39440: extern volatile __bit RXM1EID17 @ (((unsigned) &RXM1SIDL)*8) + 1;
[; ;pic18f4480.h: 39442: extern volatile __bit RXM1EID2 @ (((unsigned) &RXM1EIDL)*8) + 2;
[; ;pic18f4480.h: 39444: extern volatile __bit RXM1EID3 @ (((unsigned) &RXM1EIDL)*8) + 3;
[; ;pic18f4480.h: 39446: extern volatile __bit RXM1EID4 @ (((unsigned) &RXM1EIDL)*8) + 4;
[; ;pic18f4480.h: 39448: extern volatile __bit RXM1EID5 @ (((unsigned) &RXM1EIDL)*8) + 5;
[; ;pic18f4480.h: 39450: extern volatile __bit RXM1EID6 @ (((unsigned) &RXM1EIDL)*8) + 6;
[; ;pic18f4480.h: 39452: extern volatile __bit RXM1EID7 @ (((unsigned) &RXM1EIDL)*8) + 7;
[; ;pic18f4480.h: 39454: extern volatile __bit RXM1EID8 @ (((unsigned) &RXM1EIDH)*8) + 0;
[; ;pic18f4480.h: 39456: extern volatile __bit RXM1EID9 @ (((unsigned) &RXM1EIDH)*8) + 1;
[; ;pic18f4480.h: 39458: extern volatile __bit RXM1EXIDEN @ (((unsigned) &RXM1SIDL)*8) + 3;
[; ;pic18f4480.h: 39460: extern volatile __bit RXM1SID0 @ (((unsigned) &RXM1SIDL)*8) + 5;
[; ;pic18f4480.h: 39462: extern volatile __bit RXM1SID1 @ (((unsigned) &RXM1SIDL)*8) + 6;
[; ;pic18f4480.h: 39464: extern volatile __bit RXM1SID10 @ (((unsigned) &RXM1SIDH)*8) + 7;
[; ;pic18f4480.h: 39466: extern volatile __bit RXM1SID2 @ (((unsigned) &RXM1SIDL)*8) + 7;
[; ;pic18f4480.h: 39468: extern volatile __bit RXM1SID3 @ (((unsigned) &RXM1SIDH)*8) + 0;
[; ;pic18f4480.h: 39470: extern volatile __bit RXM1SID4 @ (((unsigned) &RXM1SIDH)*8) + 1;
[; ;pic18f4480.h: 39472: extern volatile __bit RXM1SID5 @ (((unsigned) &RXM1SIDH)*8) + 2;
[; ;pic18f4480.h: 39474: extern volatile __bit RXM1SID6 @ (((unsigned) &RXM1SIDH)*8) + 3;
[; ;pic18f4480.h: 39476: extern volatile __bit RXM1SID7 @ (((unsigned) &RXM1SIDH)*8) + 4;
[; ;pic18f4480.h: 39478: extern volatile __bit RXM1SID8 @ (((unsigned) &RXM1SIDH)*8) + 5;
[; ;pic18f4480.h: 39480: extern volatile __bit RXM1SID9 @ (((unsigned) &RXM1SIDH)*8) + 6;
[; ;pic18f4480.h: 39482: extern volatile __bit RXWARN @ (((unsigned) &COMSTAT)*8) + 1;
[; ;pic18f4480.h: 39484: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4480.h: 39486: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4480.h: 39488: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4480.h: 39490: extern volatile __bit SAM @ (((unsigned) &BRGCON2)*8) + 6;
[; ;pic18f4480.h: 39492: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4480.h: 39494: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4480.h: 39496: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4480.h: 39498: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4480.h: 39500: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4480.h: 39502: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4480.h: 39504: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4480.h: 39506: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4480.h: 39508: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4480.h: 39510: extern volatile __bit SEG1PH0 @ (((unsigned) &BRGCON2)*8) + 3;
[; ;pic18f4480.h: 39512: extern volatile __bit SEG1PH1 @ (((unsigned) &BRGCON2)*8) + 4;
[; ;pic18f4480.h: 39514: extern volatile __bit SEG1PH2 @ (((unsigned) &BRGCON2)*8) + 5;
[; ;pic18f4480.h: 39516: extern volatile __bit SEG2PH0 @ (((unsigned) &BRGCON3)*8) + 0;
[; ;pic18f4480.h: 39518: extern volatile __bit SEG2PH1 @ (((unsigned) &BRGCON3)*8) + 1;
[; ;pic18f4480.h: 39520: extern volatile __bit SEG2PH2 @ (((unsigned) &BRGCON3)*8) + 2;
[; ;pic18f4480.h: 39522: extern volatile __bit SEG2PHT @ (((unsigned) &BRGCON2)*8) + 7;
[; ;pic18f4480.h: 39524: extern volatile __bit SEG2PHTS @ (((unsigned) &BRGCON2)*8) + 7;
[; ;pic18f4480.h: 39526: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f4480.h: 39528: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4480.h: 39530: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4480.h: 39532: extern volatile __bit SJW0 @ (((unsigned) &BRGCON1)*8) + 6;
[; ;pic18f4480.h: 39534: extern volatile __bit SJW1 @ (((unsigned) &BRGCON1)*8) + 7;
[; ;pic18f4480.h: 39536: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4480.h: 39538: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4480.h: 39540: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4480.h: 39542: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4480.h: 39544: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4480.h: 39546: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4480.h: 39548: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4480.h: 39550: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4480.h: 39552: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f4480.h: 39554: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4480.h: 39556: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4480.h: 39558: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4480.h: 39560: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f4480.h: 39562: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f4480.h: 39564: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f4480.h: 39566: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f4480.h: 39568: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f4480.h: 39570: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4480.h: 39572: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4480.h: 39574: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4480.h: 39576: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4480.h: 39578: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4480.h: 39580: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4480.h: 39582: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4480.h: 39584: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4480.h: 39586: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4480.h: 39588: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4480.h: 39590: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4480.h: 39592: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4480.h: 39594: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4480.h: 39596: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4480.h: 39598: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4480.h: 39600: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4480.h: 39602: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4480.h: 39604: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4480.h: 39606: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4480.h: 39608: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4480.h: 39610: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4480.h: 39612: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4480.h: 39614: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4480.h: 39616: extern volatile __bit T0PS3 @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4480.h: 39618: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4480.h: 39620: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4480.h: 39622: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4480.h: 39624: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4480.h: 39626: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4480.h: 39628: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4480.h: 39630: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4480.h: 39632: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4480.h: 39634: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4480.h: 39636: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4480.h: 39638: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4480.h: 39640: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4480.h: 39642: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4480.h: 39644: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4480.h: 39646: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4480.h: 39648: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4480.h: 39650: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4480.h: 39652: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4480.h: 39654: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4480.h: 39656: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f4480.h: 39658: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f4480.h: 39660: extern volatile __bit T3ECCP1 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4480.h: 39662: extern volatile __bit T3NSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4480.h: 39664: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4480.h: 39666: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4480.h: 39668: extern volatile __bit TEC0 @ (((unsigned) &TXERRCNT)*8) + 0;
[; ;pic18f4480.h: 39670: extern volatile __bit TEC1 @ (((unsigned) &TXERRCNT)*8) + 1;
[; ;pic18f4480.h: 39672: extern volatile __bit TEC2 @ (((unsigned) &TXERRCNT)*8) + 2;
[; ;pic18f4480.h: 39674: extern volatile __bit TEC3 @ (((unsigned) &TXERRCNT)*8) + 3;
[; ;pic18f4480.h: 39676: extern volatile __bit TEC4 @ (((unsigned) &TXERRCNT)*8) + 4;
[; ;pic18f4480.h: 39678: extern volatile __bit TEC5 @ (((unsigned) &TXERRCNT)*8) + 5;
[; ;pic18f4480.h: 39680: extern volatile __bit TEC6 @ (((unsigned) &TXERRCNT)*8) + 6;
[; ;pic18f4480.h: 39682: extern volatile __bit TEC7 @ (((unsigned) &TXERRCNT)*8) + 7;
[; ;pic18f4480.h: 39684: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4480.h: 39686: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4480.h: 39688: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4480.h: 39690: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4480.h: 39692: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4480.h: 39694: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4480.h: 39696: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4480.h: 39698: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4480.h: 39700: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4480.h: 39702: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4480.h: 39704: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4480.h: 39706: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4480.h: 39708: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4480.h: 39710: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f4480.h: 39712: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f4480.h: 39714: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f4480.h: 39716: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f4480.h: 39718: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f4480.h: 39720: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4480.h: 39722: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4480.h: 39724: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4480.h: 39726: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4480.h: 39728: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4480.h: 39730: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4480.h: 39732: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4480.h: 39734: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4480.h: 39736: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f4480.h: 39738: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4480.h: 39740: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4480.h: 39742: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4480.h: 39744: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4480.h: 39746: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4480.h: 39748: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4480.h: 39750: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4480.h: 39752: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4480.h: 39754: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4480.h: 39756: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4480.h: 39758: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4480.h: 39760: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f4480.h: 39762: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f4480.h: 39764: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f4480.h: 39766: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4480.h: 39768: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4480.h: 39770: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4480.h: 39772: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4480.h: 39774: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4480.h: 39776: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4480.h: 39778: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4480.h: 39780: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4480.h: 39782: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4480.h: 39784: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4480.h: 39786: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4480.h: 39788: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4480.h: 39790: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4480.h: 39792: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4480.h: 39794: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4480.h: 39796: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4480.h: 39798: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4480.h: 39800: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4480.h: 39802: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4480.h: 39804: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4480.h: 39806: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4480.h: 39808: extern volatile __bit TX0IE @ (((unsigned) &TXBIE)*8) + 2;
[; ;pic18f4480.h: 39810: extern volatile __bit TX0IF @ (((unsigned) &TXB0CON)*8) + 7;
[; ;pic18f4480.h: 39812: extern volatile __bit __attribute__((__deprecated__)) TX1IE @ (((unsigned) &TXBIE)*8) + 3;
[; ;pic18f4480.h: 39814: extern volatile __bit __attribute__((__deprecated__)) TX1IF @ (((unsigned) &TXB1CON)*8) + 7;
[; ;pic18f4480.h: 39816: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4480.h: 39818: extern volatile __bit TX2IE @ (((unsigned) &TXBIE)*8) + 4;
[; ;pic18f4480.h: 39820: extern volatile __bit TX2IF @ (((unsigned) &TXB2CON)*8) + 7;
[; ;pic18f4480.h: 39822: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4480.h: 39824: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4480.h: 39826: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4480.h: 39828: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4480.h: 39830: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4480.h: 39832: extern volatile __bit TXB0ABT @ (((unsigned) &TXB0CON)*8) + 6;
[; ;pic18f4480.h: 39834: extern volatile __bit TXB0D00 @ (((unsigned) &TXB0D0)*8) + 0;
[; ;pic18f4480.h: 39836: extern volatile __bit TXB0D01 @ (((unsigned) &TXB0D0)*8) + 1;
[; ;pic18f4480.h: 39838: extern volatile __bit TXB0D02 @ (((unsigned) &TXB0D0)*8) + 2;
[; ;pic18f4480.h: 39840: extern volatile __bit TXB0D03 @ (((unsigned) &TXB0D0)*8) + 3;
[; ;pic18f4480.h: 39842: extern volatile __bit TXB0D04 @ (((unsigned) &TXB0D0)*8) + 4;
[; ;pic18f4480.h: 39844: extern volatile __bit TXB0D05 @ (((unsigned) &TXB0D0)*8) + 5;
[; ;pic18f4480.h: 39846: extern volatile __bit TXB0D06 @ (((unsigned) &TXB0D0)*8) + 6;
[; ;pic18f4480.h: 39848: extern volatile __bit TXB0D07 @ (((unsigned) &TXB0D0)*8) + 7;
[; ;pic18f4480.h: 39850: extern volatile __bit TXB0D10 @ (((unsigned) &TXB0D1)*8) + 0;
[; ;pic18f4480.h: 39852: extern volatile __bit TXB0D11 @ (((unsigned) &TXB0D1)*8) + 1;
[; ;pic18f4480.h: 39854: extern volatile __bit TXB0D12 @ (((unsigned) &TXB0D1)*8) + 2;
[; ;pic18f4480.h: 39856: extern volatile __bit TXB0D13 @ (((unsigned) &TXB0D1)*8) + 3;
[; ;pic18f4480.h: 39858: extern volatile __bit TXB0D14 @ (((unsigned) &TXB0D1)*8) + 4;
[; ;pic18f4480.h: 39860: extern volatile __bit TXB0D15 @ (((unsigned) &TXB0D1)*8) + 5;
[; ;pic18f4480.h: 39862: extern volatile __bit TXB0D16 @ (((unsigned) &TXB0D1)*8) + 6;
[; ;pic18f4480.h: 39864: extern volatile __bit TXB0D17 @ (((unsigned) &TXB0D1)*8) + 7;
[; ;pic18f4480.h: 39866: extern volatile __bit TXB0D20 @ (((unsigned) &TXB0D2)*8) + 0;
[; ;pic18f4480.h: 39868: extern volatile __bit TXB0D21 @ (((unsigned) &TXB0D2)*8) + 1;
[; ;pic18f4480.h: 39870: extern volatile __bit TXB0D22 @ (((unsigned) &TXB0D2)*8) + 2;
[; ;pic18f4480.h: 39872: extern volatile __bit TXB0D23 @ (((unsigned) &TXB0D2)*8) + 3;
[; ;pic18f4480.h: 39874: extern volatile __bit TXB0D24 @ (((unsigned) &TXB0D2)*8) + 4;
[; ;pic18f4480.h: 39876: extern volatile __bit TXB0D25 @ (((unsigned) &TXB0D2)*8) + 5;
[; ;pic18f4480.h: 39878: extern volatile __bit TXB0D26 @ (((unsigned) &TXB0D2)*8) + 6;
[; ;pic18f4480.h: 39880: extern volatile __bit TXB0D27 @ (((unsigned) &TXB0D2)*8) + 7;
[; ;pic18f4480.h: 39882: extern volatile __bit TXB0D30 @ (((unsigned) &TXB0D3)*8) + 0;
[; ;pic18f4480.h: 39884: extern volatile __bit TXB0D31 @ (((unsigned) &TXB0D3)*8) + 1;
[; ;pic18f4480.h: 39886: extern volatile __bit TXB0D32 @ (((unsigned) &TXB0D3)*8) + 2;
[; ;pic18f4480.h: 39888: extern volatile __bit TXB0D33 @ (((unsigned) &TXB0D3)*8) + 3;
[; ;pic18f4480.h: 39890: extern volatile __bit TXB0D34 @ (((unsigned) &TXB0D3)*8) + 4;
[; ;pic18f4480.h: 39892: extern volatile __bit TXB0D35 @ (((unsigned) &TXB0D3)*8) + 5;
[; ;pic18f4480.h: 39894: extern volatile __bit TXB0D36 @ (((unsigned) &TXB0D3)*8) + 6;
[; ;pic18f4480.h: 39896: extern volatile __bit TXB0D37 @ (((unsigned) &TXB0D3)*8) + 7;
[; ;pic18f4480.h: 39898: extern volatile __bit TXB0D40 @ (((unsigned) &TXB0D4)*8) + 0;
[; ;pic18f4480.h: 39900: extern volatile __bit TXB0D41 @ (((unsigned) &TXB0D4)*8) + 1;
[; ;pic18f4480.h: 39902: extern volatile __bit TXB0D42 @ (((unsigned) &TXB0D4)*8) + 2;
[; ;pic18f4480.h: 39904: extern volatile __bit TXB0D43 @ (((unsigned) &TXB0D4)*8) + 3;
[; ;pic18f4480.h: 39906: extern volatile __bit TXB0D44 @ (((unsigned) &TXB0D4)*8) + 4;
[; ;pic18f4480.h: 39908: extern volatile __bit TXB0D45 @ (((unsigned) &TXB0D4)*8) + 5;
[; ;pic18f4480.h: 39910: extern volatile __bit TXB0D46 @ (((unsigned) &TXB0D4)*8) + 6;
[; ;pic18f4480.h: 39912: extern volatile __bit TXB0D47 @ (((unsigned) &TXB0D4)*8) + 7;
[; ;pic18f4480.h: 39914: extern volatile __bit TXB0D50 @ (((unsigned) &TXB0D5)*8) + 0;
[; ;pic18f4480.h: 39916: extern volatile __bit TXB0D51 @ (((unsigned) &TXB0D5)*8) + 1;
[; ;pic18f4480.h: 39918: extern volatile __bit TXB0D52 @ (((unsigned) &TXB0D5)*8) + 2;
[; ;pic18f4480.h: 39920: extern volatile __bit TXB0D53 @ (((unsigned) &TXB0D5)*8) + 3;
[; ;pic18f4480.h: 39922: extern volatile __bit TXB0D54 @ (((unsigned) &TXB0D5)*8) + 4;
[; ;pic18f4480.h: 39924: extern volatile __bit TXB0D55 @ (((unsigned) &TXB0D5)*8) + 5;
[; ;pic18f4480.h: 39926: extern volatile __bit TXB0D56 @ (((unsigned) &TXB0D5)*8) + 6;
[; ;pic18f4480.h: 39928: extern volatile __bit TXB0D57 @ (((unsigned) &TXB0D5)*8) + 7;
[; ;pic18f4480.h: 39930: extern volatile __bit TXB0D60 @ (((unsigned) &TXB0D6)*8) + 0;
[; ;pic18f4480.h: 39932: extern volatile __bit TXB0D61 @ (((unsigned) &TXB0D6)*8) + 1;
[; ;pic18f4480.h: 39934: extern volatile __bit TXB0D62 @ (((unsigned) &TXB0D6)*8) + 2;
[; ;pic18f4480.h: 39936: extern volatile __bit TXB0D63 @ (((unsigned) &TXB0D6)*8) + 3;
[; ;pic18f4480.h: 39938: extern volatile __bit TXB0D64 @ (((unsigned) &TXB0D6)*8) + 4;
[; ;pic18f4480.h: 39940: extern volatile __bit TXB0D65 @ (((unsigned) &TXB0D6)*8) + 5;
[; ;pic18f4480.h: 39942: extern volatile __bit TXB0D66 @ (((unsigned) &TXB0D6)*8) + 6;
[; ;pic18f4480.h: 39944: extern volatile __bit TXB0D67 @ (((unsigned) &TXB0D6)*8) + 7;
[; ;pic18f4480.h: 39946: extern volatile __bit TXB0D70 @ (((unsigned) &TXB0D7)*8) + 0;
[; ;pic18f4480.h: 39948: extern volatile __bit TXB0D71 @ (((unsigned) &TXB0D7)*8) + 1;
[; ;pic18f4480.h: 39950: extern volatile __bit TXB0D72 @ (((unsigned) &TXB0D7)*8) + 2;
[; ;pic18f4480.h: 39952: extern volatile __bit TXB0D73 @ (((unsigned) &TXB0D7)*8) + 3;
[; ;pic18f4480.h: 39954: extern volatile __bit TXB0D74 @ (((unsigned) &TXB0D7)*8) + 4;
[; ;pic18f4480.h: 39956: extern volatile __bit TXB0D75 @ (((unsigned) &TXB0D7)*8) + 5;
[; ;pic18f4480.h: 39958: extern volatile __bit TXB0D76 @ (((unsigned) &TXB0D7)*8) + 6;
[; ;pic18f4480.h: 39960: extern volatile __bit TXB0D77 @ (((unsigned) &TXB0D7)*8) + 7;
[; ;pic18f4480.h: 39962: extern volatile __bit TXB0DLC0 @ (((unsigned) &TXB0DLC)*8) + 0;
[; ;pic18f4480.h: 39964: extern volatile __bit TXB0DLC1 @ (((unsigned) &TXB0DLC)*8) + 1;
[; ;pic18f4480.h: 39966: extern volatile __bit TXB0DLC2 @ (((unsigned) &TXB0DLC)*8) + 2;
[; ;pic18f4480.h: 39968: extern volatile __bit TXB0DLC3 @ (((unsigned) &TXB0DLC)*8) + 3;
[; ;pic18f4480.h: 39970: extern volatile __bit TXB0EID0 @ (((unsigned) &TXB0EIDL)*8) + 0;
[; ;pic18f4480.h: 39972: extern volatile __bit TXB0EID1 @ (((unsigned) &TXB0EIDL)*8) + 1;
[; ;pic18f4480.h: 39974: extern volatile __bit TXB0EID10 @ (((unsigned) &TXB0EIDH)*8) + 2;
[; ;pic18f4480.h: 39976: extern volatile __bit TXB0EID11 @ (((unsigned) &TXB0EIDH)*8) + 3;
[; ;pic18f4480.h: 39978: extern volatile __bit TXB0EID12 @ (((unsigned) &TXB0EIDH)*8) + 4;
[; ;pic18f4480.h: 39980: extern volatile __bit TXB0EID13 @ (((unsigned) &TXB0EIDH)*8) + 5;
[; ;pic18f4480.h: 39982: extern volatile __bit TXB0EID14 @ (((unsigned) &TXB0EIDH)*8) + 6;
[; ;pic18f4480.h: 39984: extern volatile __bit TXB0EID15 @ (((unsigned) &TXB0EIDH)*8) + 7;
[; ;pic18f4480.h: 39986: extern volatile __bit TXB0EID16 @ (((unsigned) &TXB0SIDL)*8) + 0;
[; ;pic18f4480.h: 39988: extern volatile __bit TXB0EID17 @ (((unsigned) &TXB0SIDL)*8) + 1;
[; ;pic18f4480.h: 39990: extern volatile __bit TXB0EID2 @ (((unsigned) &TXB0EIDL)*8) + 2;
[; ;pic18f4480.h: 39992: extern volatile __bit TXB0EID3 @ (((unsigned) &TXB0EIDL)*8) + 3;
[; ;pic18f4480.h: 39994: extern volatile __bit TXB0EID4 @ (((unsigned) &TXB0EIDL)*8) + 4;
[; ;pic18f4480.h: 39996: extern volatile __bit TXB0EID5 @ (((unsigned) &TXB0EIDL)*8) + 5;
[; ;pic18f4480.h: 39998: extern volatile __bit TXB0EID6 @ (((unsigned) &TXB0EIDL)*8) + 6;
[; ;pic18f4480.h: 40000: extern volatile __bit TXB0EID7 @ (((unsigned) &TXB0EIDL)*8) + 7;
[; ;pic18f4480.h: 40002: extern volatile __bit TXB0EID8 @ (((unsigned) &TXB0EIDH)*8) + 0;
[; ;pic18f4480.h: 40004: extern volatile __bit TXB0EID9 @ (((unsigned) &TXB0EIDH)*8) + 1;
[; ;pic18f4480.h: 40006: extern volatile __bit TXB0ERR @ (((unsigned) &TXB0CON)*8) + 4;
[; ;pic18f4480.h: 40008: extern volatile __bit TXB0EXIDE @ (((unsigned) &TXB0SIDL)*8) + 3;
[; ;pic18f4480.h: 40010: extern volatile __bit __attribute__((__deprecated__)) TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f4480.h: 40012: extern volatile __bit TXB0IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f4480.h: 40014: extern volatile __bit TXB0IP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f4480.h: 40016: extern volatile __bit TXB0LARB @ (((unsigned) &TXB0CON)*8) + 5;
[; ;pic18f4480.h: 40018: extern volatile __bit TXB0PRI0 @ (((unsigned) &TXB0CON)*8) + 0;
[; ;pic18f4480.h: 40020: extern volatile __bit TXB0PRI1 @ (((unsigned) &TXB0CON)*8) + 1;
[; ;pic18f4480.h: 40022: extern volatile __bit TXB0REQ @ (((unsigned) &TXB0CON)*8) + 3;
[; ;pic18f4480.h: 40024: extern volatile __bit TXB0RTR @ (((unsigned) &TXB0DLC)*8) + 6;
[; ;pic18f4480.h: 40026: extern volatile __bit TXB0SID0 @ (((unsigned) &TXB0SIDL)*8) + 5;
[; ;pic18f4480.h: 40028: extern volatile __bit TXB0SID1 @ (((unsigned) &TXB0SIDL)*8) + 6;
[; ;pic18f4480.h: 40030: extern volatile __bit TXB0SID10 @ (((unsigned) &TXB0SIDH)*8) + 7;
[; ;pic18f4480.h: 40032: extern volatile __bit TXB0SID2 @ (((unsigned) &TXB0SIDL)*8) + 7;
[; ;pic18f4480.h: 40034: extern volatile __bit TXB0SID3 @ (((unsigned) &TXB0SIDH)*8) + 0;
[; ;pic18f4480.h: 40036: extern volatile __bit TXB0SID4 @ (((unsigned) &TXB0SIDH)*8) + 1;
[; ;pic18f4480.h: 40038: extern volatile __bit TXB0SID5 @ (((unsigned) &TXB0SIDH)*8) + 2;
[; ;pic18f4480.h: 40040: extern volatile __bit TXB0SID6 @ (((unsigned) &TXB0SIDH)*8) + 3;
[; ;pic18f4480.h: 40042: extern volatile __bit TXB0SID7 @ (((unsigned) &TXB0SIDH)*8) + 4;
[; ;pic18f4480.h: 40044: extern volatile __bit TXB0SID8 @ (((unsigned) &TXB0SIDH)*8) + 5;
[; ;pic18f4480.h: 40046: extern volatile __bit TXB0SID9 @ (((unsigned) &TXB0SIDH)*8) + 6;
[; ;pic18f4480.h: 40048: extern volatile __bit TXB1ABT @ (((unsigned) &TXB1CON)*8) + 6;
[; ;pic18f4480.h: 40050: extern volatile __bit TXB1D00 @ (((unsigned) &TXB1D0)*8) + 0;
[; ;pic18f4480.h: 40052: extern volatile __bit TXB1D01 @ (((unsigned) &TXB1D0)*8) + 1;
[; ;pic18f4480.h: 40054: extern volatile __bit TXB1D02 @ (((unsigned) &TXB1D0)*8) + 2;
[; ;pic18f4480.h: 40056: extern volatile __bit TXB1D03 @ (((unsigned) &TXB1D0)*8) + 3;
[; ;pic18f4480.h: 40058: extern volatile __bit TXB1D04 @ (((unsigned) &TXB1D0)*8) + 4;
[; ;pic18f4480.h: 40060: extern volatile __bit TXB1D05 @ (((unsigned) &TXB1D0)*8) + 5;
[; ;pic18f4480.h: 40062: extern volatile __bit TXB1D06 @ (((unsigned) &TXB1D0)*8) + 6;
[; ;pic18f4480.h: 40064: extern volatile __bit TXB1D07 @ (((unsigned) &TXB1D0)*8) + 7;
[; ;pic18f4480.h: 40066: extern volatile __bit TXB1D10 @ (((unsigned) &TXB1D1)*8) + 0;
[; ;pic18f4480.h: 40068: extern volatile __bit TXB1D11 @ (((unsigned) &TXB1D1)*8) + 1;
[; ;pic18f4480.h: 40070: extern volatile __bit TXB1D12 @ (((unsigned) &TXB1D1)*8) + 2;
[; ;pic18f4480.h: 40072: extern volatile __bit TXB1D13 @ (((unsigned) &TXB1D1)*8) + 3;
[; ;pic18f4480.h: 40074: extern volatile __bit TXB1D14 @ (((unsigned) &TXB1D1)*8) + 4;
[; ;pic18f4480.h: 40076: extern volatile __bit TXB1D15 @ (((unsigned) &TXB1D1)*8) + 5;
[; ;pic18f4480.h: 40078: extern volatile __bit TXB1D16 @ (((unsigned) &TXB1D1)*8) + 6;
[; ;pic18f4480.h: 40080: extern volatile __bit TXB1D17 @ (((unsigned) &TXB1D1)*8) + 7;
[; ;pic18f4480.h: 40082: extern volatile __bit TXB1D20 @ (((unsigned) &TXB1D2)*8) + 0;
[; ;pic18f4480.h: 40084: extern volatile __bit TXB1D21 @ (((unsigned) &TXB1D2)*8) + 1;
[; ;pic18f4480.h: 40086: extern volatile __bit TXB1D22 @ (((unsigned) &TXB1D2)*8) + 2;
[; ;pic18f4480.h: 40088: extern volatile __bit TXB1D23 @ (((unsigned) &TXB1D2)*8) + 3;
[; ;pic18f4480.h: 40090: extern volatile __bit TXB1D24 @ (((unsigned) &TXB1D2)*8) + 4;
[; ;pic18f4480.h: 40092: extern volatile __bit TXB1D25 @ (((unsigned) &TXB1D2)*8) + 5;
[; ;pic18f4480.h: 40094: extern volatile __bit TXB1D26 @ (((unsigned) &TXB1D2)*8) + 6;
[; ;pic18f4480.h: 40096: extern volatile __bit TXB1D27 @ (((unsigned) &TXB1D2)*8) + 7;
[; ;pic18f4480.h: 40098: extern volatile __bit TXB1D30 @ (((unsigned) &TXB1D3)*8) + 0;
[; ;pic18f4480.h: 40100: extern volatile __bit TXB1D31 @ (((unsigned) &TXB1D3)*8) + 1;
[; ;pic18f4480.h: 40102: extern volatile __bit TXB1D32 @ (((unsigned) &TXB1D3)*8) + 2;
[; ;pic18f4480.h: 40104: extern volatile __bit TXB1D33 @ (((unsigned) &TXB1D3)*8) + 3;
[; ;pic18f4480.h: 40106: extern volatile __bit TXB1D34 @ (((unsigned) &TXB1D3)*8) + 4;
[; ;pic18f4480.h: 40108: extern volatile __bit TXB1D35 @ (((unsigned) &TXB1D3)*8) + 5;
[; ;pic18f4480.h: 40110: extern volatile __bit TXB1D36 @ (((unsigned) &TXB1D3)*8) + 6;
[; ;pic18f4480.h: 40112: extern volatile __bit TXB1D37 @ (((unsigned) &TXB1D3)*8) + 7;
[; ;pic18f4480.h: 40114: extern volatile __bit TXB1D40 @ (((unsigned) &TXB1D4)*8) + 0;
[; ;pic18f4480.h: 40116: extern volatile __bit TXB1D41 @ (((unsigned) &TXB1D4)*8) + 1;
[; ;pic18f4480.h: 40118: extern volatile __bit TXB1D42 @ (((unsigned) &TXB1D4)*8) + 2;
[; ;pic18f4480.h: 40120: extern volatile __bit TXB1D43 @ (((unsigned) &TXB1D4)*8) + 3;
[; ;pic18f4480.h: 40122: extern volatile __bit TXB1D44 @ (((unsigned) &TXB1D4)*8) + 4;
[; ;pic18f4480.h: 40124: extern volatile __bit TXB1D45 @ (((unsigned) &TXB1D4)*8) + 5;
[; ;pic18f4480.h: 40126: extern volatile __bit TXB1D46 @ (((unsigned) &TXB1D4)*8) + 6;
[; ;pic18f4480.h: 40128: extern volatile __bit TXB1D47 @ (((unsigned) &TXB1D4)*8) + 7;
[; ;pic18f4480.h: 40130: extern volatile __bit TXB1D50 @ (((unsigned) &TXB1D5)*8) + 0;
[; ;pic18f4480.h: 40132: extern volatile __bit TXB1D51 @ (((unsigned) &TXB1D5)*8) + 1;
[; ;pic18f4480.h: 40134: extern volatile __bit TXB1D52 @ (((unsigned) &TXB1D5)*8) + 2;
[; ;pic18f4480.h: 40136: extern volatile __bit TXB1D53 @ (((unsigned) &TXB1D5)*8) + 3;
[; ;pic18f4480.h: 40138: extern volatile __bit TXB1D54 @ (((unsigned) &TXB1D5)*8) + 4;
[; ;pic18f4480.h: 40140: extern volatile __bit TXB1D55 @ (((unsigned) &TXB1D5)*8) + 5;
[; ;pic18f4480.h: 40142: extern volatile __bit TXB1D56 @ (((unsigned) &TXB1D5)*8) + 6;
[; ;pic18f4480.h: 40144: extern volatile __bit TXB1D57 @ (((unsigned) &TXB1D5)*8) + 7;
[; ;pic18f4480.h: 40146: extern volatile __bit TXB1D60 @ (((unsigned) &TXB1D6)*8) + 0;
[; ;pic18f4480.h: 40148: extern volatile __bit TXB1D61 @ (((unsigned) &TXB1D6)*8) + 1;
[; ;pic18f4480.h: 40150: extern volatile __bit TXB1D62 @ (((unsigned) &TXB1D6)*8) + 2;
[; ;pic18f4480.h: 40152: extern volatile __bit TXB1D63 @ (((unsigned) &TXB1D6)*8) + 3;
[; ;pic18f4480.h: 40154: extern volatile __bit TXB1D64 @ (((unsigned) &TXB1D6)*8) + 4;
[; ;pic18f4480.h: 40156: extern volatile __bit TXB1D65 @ (((unsigned) &TXB1D6)*8) + 5;
[; ;pic18f4480.h: 40158: extern volatile __bit TXB1D66 @ (((unsigned) &TXB1D6)*8) + 6;
[; ;pic18f4480.h: 40160: extern volatile __bit TXB1D67 @ (((unsigned) &TXB1D6)*8) + 7;
[; ;pic18f4480.h: 40162: extern volatile __bit TXB1D70 @ (((unsigned) &TXB1D7)*8) + 0;
[; ;pic18f4480.h: 40164: extern volatile __bit TXB1D71 @ (((unsigned) &TXB1D7)*8) + 1;
[; ;pic18f4480.h: 40166: extern volatile __bit TXB1D72 @ (((unsigned) &TXB1D7)*8) + 2;
[; ;pic18f4480.h: 40168: extern volatile __bit TXB1D73 @ (((unsigned) &TXB1D7)*8) + 3;
[; ;pic18f4480.h: 40170: extern volatile __bit TXB1D74 @ (((unsigned) &TXB1D7)*8) + 4;
[; ;pic18f4480.h: 40172: extern volatile __bit TXB1D75 @ (((unsigned) &TXB1D7)*8) + 5;
[; ;pic18f4480.h: 40174: extern volatile __bit TXB1D76 @ (((unsigned) &TXB1D7)*8) + 6;
[; ;pic18f4480.h: 40176: extern volatile __bit TXB1D77 @ (((unsigned) &TXB1D7)*8) + 7;
[; ;pic18f4480.h: 40178: extern volatile __bit TXB1DLC0 @ (((unsigned) &TXB1DLC)*8) + 0;
[; ;pic18f4480.h: 40180: extern volatile __bit TXB1DLC1 @ (((unsigned) &TXB1DLC)*8) + 1;
[; ;pic18f4480.h: 40182: extern volatile __bit TXB1DLC2 @ (((unsigned) &TXB1DLC)*8) + 2;
[; ;pic18f4480.h: 40184: extern volatile __bit TXB1DLC3 @ (((unsigned) &TXB1DLC)*8) + 3;
[; ;pic18f4480.h: 40186: extern volatile __bit TXB1EID0 @ (((unsigned) &TXB1EIDL)*8) + 0;
[; ;pic18f4480.h: 40188: extern volatile __bit TXB1EID1 @ (((unsigned) &TXB1EIDL)*8) + 1;
[; ;pic18f4480.h: 40190: extern volatile __bit TXB1EID10 @ (((unsigned) &TXB1EIDH)*8) + 2;
[; ;pic18f4480.h: 40192: extern volatile __bit TXB1EID11 @ (((unsigned) &TXB1EIDH)*8) + 3;
[; ;pic18f4480.h: 40194: extern volatile __bit TXB1EID12 @ (((unsigned) &TXB1EIDH)*8) + 4;
[; ;pic18f4480.h: 40196: extern volatile __bit TXB1EID13 @ (((unsigned) &TXB1EIDH)*8) + 5;
[; ;pic18f4480.h: 40198: extern volatile __bit TXB1EID14 @ (((unsigned) &TXB1EIDH)*8) + 6;
[; ;pic18f4480.h: 40200: extern volatile __bit TXB1EID15 @ (((unsigned) &TXB1EIDH)*8) + 7;
[; ;pic18f4480.h: 40202: extern volatile __bit TXB1EID16 @ (((unsigned) &TXB1SIDL)*8) + 0;
[; ;pic18f4480.h: 40204: extern volatile __bit TXB1EID17 @ (((unsigned) &TXB1SIDL)*8) + 1;
[; ;pic18f4480.h: 40206: extern volatile __bit TXB1EID2 @ (((unsigned) &TXB1EIDL)*8) + 2;
[; ;pic18f4480.h: 40208: extern volatile __bit TXB1EID3 @ (((unsigned) &TXB1EIDL)*8) + 3;
[; ;pic18f4480.h: 40210: extern volatile __bit TXB1EID4 @ (((unsigned) &TXB1EIDL)*8) + 4;
[; ;pic18f4480.h: 40212: extern volatile __bit TXB1EID5 @ (((unsigned) &TXB1EIDL)*8) + 5;
[; ;pic18f4480.h: 40214: extern volatile __bit TXB1EID6 @ (((unsigned) &TXB1EIDL)*8) + 6;
[; ;pic18f4480.h: 40216: extern volatile __bit TXB1EID7 @ (((unsigned) &TXB1EIDL)*8) + 7;
[; ;pic18f4480.h: 40218: extern volatile __bit TXB1EID8 @ (((unsigned) &TXB1EIDH)*8) + 0;
[; ;pic18f4480.h: 40220: extern volatile __bit TXB1EID9 @ (((unsigned) &TXB1EIDH)*8) + 1;
[; ;pic18f4480.h: 40222: extern volatile __bit TXB1ERR @ (((unsigned) &TXB1CON)*8) + 4;
[; ;pic18f4480.h: 40224: extern volatile __bit TXB1EXIDE @ (((unsigned) &TXB1SIDL)*8) + 3;
[; ;pic18f4480.h: 40226: extern volatile __bit __attribute__((__deprecated__)) TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f4480.h: 40228: extern volatile __bit TXB1IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f4480.h: 40230: extern volatile __bit TXB1IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f4480.h: 40232: extern volatile __bit TXB1LARB @ (((unsigned) &TXB1CON)*8) + 5;
[; ;pic18f4480.h: 40234: extern volatile __bit TXB1PRI0 @ (((unsigned) &TXB1CON)*8) + 0;
[; ;pic18f4480.h: 40236: extern volatile __bit TXB1PRI1 @ (((unsigned) &TXB1CON)*8) + 1;
[; ;pic18f4480.h: 40238: extern volatile __bit TXB1REQ @ (((unsigned) &TXB1CON)*8) + 3;
[; ;pic18f4480.h: 40240: extern volatile __bit TXB1RTR @ (((unsigned) &TXB1DLC)*8) + 6;
[; ;pic18f4480.h: 40242: extern volatile __bit TXB1SID0 @ (((unsigned) &TXB1SIDL)*8) + 5;
[; ;pic18f4480.h: 40244: extern volatile __bit TXB1SID1 @ (((unsigned) &TXB1SIDL)*8) + 6;
[; ;pic18f4480.h: 40246: extern volatile __bit TXB1SID10 @ (((unsigned) &TXB1SIDH)*8) + 7;
[; ;pic18f4480.h: 40248: extern volatile __bit TXB1SID2 @ (((unsigned) &TXB1SIDL)*8) + 7;
[; ;pic18f4480.h: 40250: extern volatile __bit TXB1SID3 @ (((unsigned) &TXB1SIDH)*8) + 0;
[; ;pic18f4480.h: 40252: extern volatile __bit TXB1SID4 @ (((unsigned) &TXB1SIDH)*8) + 1;
[; ;pic18f4480.h: 40254: extern volatile __bit TXB1SID5 @ (((unsigned) &TXB1SIDH)*8) + 2;
[; ;pic18f4480.h: 40256: extern volatile __bit TXB1SID6 @ (((unsigned) &TXB1SIDH)*8) + 3;
[; ;pic18f4480.h: 40258: extern volatile __bit TXB1SID7 @ (((unsigned) &TXB1SIDH)*8) + 4;
[; ;pic18f4480.h: 40260: extern volatile __bit TXB1SID8 @ (((unsigned) &TXB1SIDH)*8) + 5;
[; ;pic18f4480.h: 40262: extern volatile __bit TXB1SID9 @ (((unsigned) &TXB1SIDH)*8) + 6;
[; ;pic18f4480.h: 40264: extern volatile __bit TXB2ABT @ (((unsigned) &TXB2CON)*8) + 6;
[; ;pic18f4480.h: 40266: extern volatile __bit TXB2D00 @ (((unsigned) &TXB2D0)*8) + 0;
[; ;pic18f4480.h: 40268: extern volatile __bit TXB2D01 @ (((unsigned) &TXB2D0)*8) + 1;
[; ;pic18f4480.h: 40270: extern volatile __bit TXB2D02 @ (((unsigned) &TXB2D0)*8) + 2;
[; ;pic18f4480.h: 40272: extern volatile __bit TXB2D03 @ (((unsigned) &TXB2D0)*8) + 3;
[; ;pic18f4480.h: 40274: extern volatile __bit TXB2D04 @ (((unsigned) &TXB2D0)*8) + 4;
[; ;pic18f4480.h: 40276: extern volatile __bit TXB2D05 @ (((unsigned) &TXB2D0)*8) + 5;
[; ;pic18f4480.h: 40278: extern volatile __bit TXB2D06 @ (((unsigned) &TXB2D0)*8) + 6;
[; ;pic18f4480.h: 40280: extern volatile __bit TXB2D07 @ (((unsigned) &TXB2D0)*8) + 7;
[; ;pic18f4480.h: 40282: extern volatile __bit TXB2D10 @ (((unsigned) &TXB2D1)*8) + 0;
[; ;pic18f4480.h: 40284: extern volatile __bit TXB2D11 @ (((unsigned) &TXB2D1)*8) + 1;
[; ;pic18f4480.h: 40286: extern volatile __bit TXB2D12 @ (((unsigned) &TXB2D1)*8) + 2;
[; ;pic18f4480.h: 40288: extern volatile __bit TXB2D13 @ (((unsigned) &TXB2D1)*8) + 3;
[; ;pic18f4480.h: 40290: extern volatile __bit TXB2D14 @ (((unsigned) &TXB2D1)*8) + 4;
[; ;pic18f4480.h: 40292: extern volatile __bit TXB2D15 @ (((unsigned) &TXB2D1)*8) + 5;
[; ;pic18f4480.h: 40294: extern volatile __bit TXB2D16 @ (((unsigned) &TXB2D1)*8) + 6;
[; ;pic18f4480.h: 40296: extern volatile __bit TXB2D17 @ (((unsigned) &TXB2D1)*8) + 7;
[; ;pic18f4480.h: 40298: extern volatile __bit TXB2D20 @ (((unsigned) &TXB2D2)*8) + 0;
[; ;pic18f4480.h: 40300: extern volatile __bit TXB2D21 @ (((unsigned) &TXB2D2)*8) + 1;
[; ;pic18f4480.h: 40302: extern volatile __bit TXB2D22 @ (((unsigned) &TXB2D2)*8) + 2;
[; ;pic18f4480.h: 40304: extern volatile __bit TXB2D23 @ (((unsigned) &TXB2D2)*8) + 3;
[; ;pic18f4480.h: 40306: extern volatile __bit TXB2D24 @ (((unsigned) &TXB2D2)*8) + 4;
[; ;pic18f4480.h: 40308: extern volatile __bit TXB2D25 @ (((unsigned) &TXB2D2)*8) + 5;
[; ;pic18f4480.h: 40310: extern volatile __bit TXB2D26 @ (((unsigned) &TXB2D2)*8) + 6;
[; ;pic18f4480.h: 40312: extern volatile __bit TXB2D27 @ (((unsigned) &TXB2D2)*8) + 7;
[; ;pic18f4480.h: 40314: extern volatile __bit TXB2D30 @ (((unsigned) &TXB2D3)*8) + 0;
[; ;pic18f4480.h: 40316: extern volatile __bit TXB2D31 @ (((unsigned) &TXB2D3)*8) + 1;
[; ;pic18f4480.h: 40318: extern volatile __bit TXB2D32 @ (((unsigned) &TXB2D3)*8) + 2;
[; ;pic18f4480.h: 40320: extern volatile __bit TXB2D33 @ (((unsigned) &TXB2D3)*8) + 3;
[; ;pic18f4480.h: 40322: extern volatile __bit TXB2D34 @ (((unsigned) &TXB2D3)*8) + 4;
[; ;pic18f4480.h: 40324: extern volatile __bit TXB2D35 @ (((unsigned) &TXB2D3)*8) + 5;
[; ;pic18f4480.h: 40326: extern volatile __bit TXB2D36 @ (((unsigned) &TXB2D3)*8) + 6;
[; ;pic18f4480.h: 40328: extern volatile __bit TXB2D37 @ (((unsigned) &TXB2D3)*8) + 7;
[; ;pic18f4480.h: 40330: extern volatile __bit TXB2D40 @ (((unsigned) &TXB2D4)*8) + 0;
[; ;pic18f4480.h: 40332: extern volatile __bit TXB2D41 @ (((unsigned) &TXB2D4)*8) + 1;
[; ;pic18f4480.h: 40334: extern volatile __bit TXB2D42 @ (((unsigned) &TXB2D4)*8) + 2;
[; ;pic18f4480.h: 40336: extern volatile __bit TXB2D43 @ (((unsigned) &TXB2D4)*8) + 3;
[; ;pic18f4480.h: 40338: extern volatile __bit TXB2D44 @ (((unsigned) &TXB2D4)*8) + 4;
[; ;pic18f4480.h: 40340: extern volatile __bit TXB2D45 @ (((unsigned) &TXB2D4)*8) + 5;
[; ;pic18f4480.h: 40342: extern volatile __bit TXB2D46 @ (((unsigned) &TXB2D4)*8) + 6;
[; ;pic18f4480.h: 40344: extern volatile __bit TXB2D47 @ (((unsigned) &TXB2D4)*8) + 7;
[; ;pic18f4480.h: 40346: extern volatile __bit TXB2D50 @ (((unsigned) &TXB2D5)*8) + 0;
[; ;pic18f4480.h: 40348: extern volatile __bit TXB2D51 @ (((unsigned) &TXB2D5)*8) + 1;
[; ;pic18f4480.h: 40350: extern volatile __bit TXB2D52 @ (((unsigned) &TXB2D5)*8) + 2;
[; ;pic18f4480.h: 40352: extern volatile __bit TXB2D53 @ (((unsigned) &TXB2D5)*8) + 3;
[; ;pic18f4480.h: 40354: extern volatile __bit TXB2D54 @ (((unsigned) &TXB2D5)*8) + 4;
[; ;pic18f4480.h: 40356: extern volatile __bit TXB2D55 @ (((unsigned) &TXB2D5)*8) + 5;
[; ;pic18f4480.h: 40358: extern volatile __bit TXB2D56 @ (((unsigned) &TXB2D5)*8) + 6;
[; ;pic18f4480.h: 40360: extern volatile __bit TXB2D57 @ (((unsigned) &TXB2D5)*8) + 7;
[; ;pic18f4480.h: 40362: extern volatile __bit TXB2D60 @ (((unsigned) &TXB2D6)*8) + 0;
[; ;pic18f4480.h: 40364: extern volatile __bit TXB2D61 @ (((unsigned) &TXB2D6)*8) + 1;
[; ;pic18f4480.h: 40366: extern volatile __bit TXB2D62 @ (((unsigned) &TXB2D6)*8) + 2;
[; ;pic18f4480.h: 40368: extern volatile __bit TXB2D63 @ (((unsigned) &TXB2D6)*8) + 3;
[; ;pic18f4480.h: 40370: extern volatile __bit TXB2D64 @ (((unsigned) &TXB2D6)*8) + 4;
[; ;pic18f4480.h: 40372: extern volatile __bit TXB2D65 @ (((unsigned) &TXB2D6)*8) + 5;
[; ;pic18f4480.h: 40374: extern volatile __bit TXB2D66 @ (((unsigned) &TXB2D6)*8) + 6;
[; ;pic18f4480.h: 40376: extern volatile __bit TXB2D67 @ (((unsigned) &TXB2D6)*8) + 7;
[; ;pic18f4480.h: 40378: extern volatile __bit TXB2D70 @ (((unsigned) &TXB2D7)*8) + 0;
[; ;pic18f4480.h: 40380: extern volatile __bit TXB2D71 @ (((unsigned) &TXB2D7)*8) + 1;
[; ;pic18f4480.h: 40382: extern volatile __bit TXB2D72 @ (((unsigned) &TXB2D7)*8) + 2;
[; ;pic18f4480.h: 40384: extern volatile __bit TXB2D73 @ (((unsigned) &TXB2D7)*8) + 3;
[; ;pic18f4480.h: 40386: extern volatile __bit TXB2D74 @ (((unsigned) &TXB2D7)*8) + 4;
[; ;pic18f4480.h: 40388: extern volatile __bit TXB2D75 @ (((unsigned) &TXB2D7)*8) + 5;
[; ;pic18f4480.h: 40390: extern volatile __bit TXB2D76 @ (((unsigned) &TXB2D7)*8) + 6;
[; ;pic18f4480.h: 40392: extern volatile __bit TXB2D77 @ (((unsigned) &TXB2D7)*8) + 7;
[; ;pic18f4480.h: 40394: extern volatile __bit TXB2DLC0 @ (((unsigned) &TXB2DLC)*8) + 0;
[; ;pic18f4480.h: 40396: extern volatile __bit TXB2DLC1 @ (((unsigned) &TXB2DLC)*8) + 1;
[; ;pic18f4480.h: 40398: extern volatile __bit TXB2DLC2 @ (((unsigned) &TXB2DLC)*8) + 2;
[; ;pic18f4480.h: 40400: extern volatile __bit TXB2DLC3 @ (((unsigned) &TXB2DLC)*8) + 3;
[; ;pic18f4480.h: 40402: extern volatile __bit TXB2EID0 @ (((unsigned) &TXB2EIDL)*8) + 0;
[; ;pic18f4480.h: 40404: extern volatile __bit TXB2EID1 @ (((unsigned) &TXB2EIDL)*8) + 1;
[; ;pic18f4480.h: 40406: extern volatile __bit TXB2EID10 @ (((unsigned) &TXB2EIDH)*8) + 2;
[; ;pic18f4480.h: 40408: extern volatile __bit TXB2EID11 @ (((unsigned) &TXB2EIDH)*8) + 3;
[; ;pic18f4480.h: 40410: extern volatile __bit TXB2EID12 @ (((unsigned) &TXB2EIDH)*8) + 4;
[; ;pic18f4480.h: 40412: extern volatile __bit TXB2EID13 @ (((unsigned) &TXB2EIDH)*8) + 5;
[; ;pic18f4480.h: 40414: extern volatile __bit TXB2EID14 @ (((unsigned) &TXB2EIDH)*8) + 6;
[; ;pic18f4480.h: 40416: extern volatile __bit TXB2EID15 @ (((unsigned) &TXB2EIDH)*8) + 7;
[; ;pic18f4480.h: 40418: extern volatile __bit TXB2EID16 @ (((unsigned) &TXB2SIDL)*8) + 0;
[; ;pic18f4480.h: 40420: extern volatile __bit TXB2EID17 @ (((unsigned) &TXB2SIDL)*8) + 1;
[; ;pic18f4480.h: 40422: extern volatile __bit TXB2EID2 @ (((unsigned) &TXB2EIDL)*8) + 2;
[; ;pic18f4480.h: 40424: extern volatile __bit TXB2EID3 @ (((unsigned) &TXB2EIDL)*8) + 3;
[; ;pic18f4480.h: 40426: extern volatile __bit TXB2EID4 @ (((unsigned) &TXB2EIDL)*8) + 4;
[; ;pic18f4480.h: 40428: extern volatile __bit TXB2EID5 @ (((unsigned) &TXB2EIDL)*8) + 5;
[; ;pic18f4480.h: 40430: extern volatile __bit TXB2EID6 @ (((unsigned) &TXB2EIDL)*8) + 6;
[; ;pic18f4480.h: 40432: extern volatile __bit TXB2EID7 @ (((unsigned) &TXB2EIDL)*8) + 7;
[; ;pic18f4480.h: 40434: extern volatile __bit TXB2EID8 @ (((unsigned) &TXB2EIDH)*8) + 0;
[; ;pic18f4480.h: 40436: extern volatile __bit TXB2EID9 @ (((unsigned) &TXB2EIDH)*8) + 1;
[; ;pic18f4480.h: 40438: extern volatile __bit TXB2ERR @ (((unsigned) &TXB2CON)*8) + 4;
[; ;pic18f4480.h: 40440: extern volatile __bit TXB2EXIDE @ (((unsigned) &TXB2SIDL)*8) + 3;
[; ;pic18f4480.h: 40442: extern volatile __bit __attribute__((__deprecated__)) TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f4480.h: 40444: extern volatile __bit TXB2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f4480.h: 40446: extern volatile __bit TXB2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f4480.h: 40448: extern volatile __bit TXB2LARB @ (((unsigned) &TXB2CON)*8) + 5;
[; ;pic18f4480.h: 40450: extern volatile __bit TXB2PRI0 @ (((unsigned) &TXB2CON)*8) + 0;
[; ;pic18f4480.h: 40452: extern volatile __bit TXB2PRI1 @ (((unsigned) &TXB2CON)*8) + 1;
[; ;pic18f4480.h: 40454: extern volatile __bit TXB2REQ @ (((unsigned) &TXB2CON)*8) + 3;
[; ;pic18f4480.h: 40456: extern volatile __bit TXB2RTR @ (((unsigned) &TXB2DLC)*8) + 6;
[; ;pic18f4480.h: 40458: extern volatile __bit TXB2SID0 @ (((unsigned) &TXB2SIDL)*8) + 5;
[; ;pic18f4480.h: 40460: extern volatile __bit TXB2SID1 @ (((unsigned) &TXB2SIDL)*8) + 6;
[; ;pic18f4480.h: 40462: extern volatile __bit TXB2SID10 @ (((unsigned) &TXB2SIDH)*8) + 7;
[; ;pic18f4480.h: 40464: extern volatile __bit TXB2SID2 @ (((unsigned) &TXB2SIDL)*8) + 7;
[; ;pic18f4480.h: 40466: extern volatile __bit TXB2SID3 @ (((unsigned) &TXB2SIDH)*8) + 0;
[; ;pic18f4480.h: 40468: extern volatile __bit TXB2SID4 @ (((unsigned) &TXB2SIDH)*8) + 1;
[; ;pic18f4480.h: 40470: extern volatile __bit TXB2SID5 @ (((unsigned) &TXB2SIDH)*8) + 2;
[; ;pic18f4480.h: 40472: extern volatile __bit TXB2SID6 @ (((unsigned) &TXB2SIDH)*8) + 3;
[; ;pic18f4480.h: 40474: extern volatile __bit TXB2SID7 @ (((unsigned) &TXB2SIDH)*8) + 4;
[; ;pic18f4480.h: 40476: extern volatile __bit TXB2SID8 @ (((unsigned) &TXB2SIDH)*8) + 5;
[; ;pic18f4480.h: 40478: extern volatile __bit TXB2SID9 @ (((unsigned) &TXB2SIDH)*8) + 6;
[; ;pic18f4480.h: 40480: extern volatile __bit TXBIFBXB2CON @ (((unsigned) &TXB2CON)*8) + 7;
[; ;pic18f4480.h: 40482: extern volatile __bit TXBIFTXB1CON @ (((unsigned) &TXB1CON)*8) + 7;
[; ;pic18f4480.h: 40484: extern volatile __bit TXBIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4480.h: 40486: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f4480.h: 40488: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f4480.h: 40490: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f4480.h: 40492: extern volatile __bit TXBO @ (((unsigned) &COMSTAT)*8) + 5;
[; ;pic18f4480.h: 40494: extern volatile __bit TXBP @ (((unsigned) &COMSTAT)*8) + 4;
[; ;pic18f4480.h: 40496: extern volatile __bit TXBnIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f4480.h: 40498: extern volatile __bit TXBnIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f4480.h: 40500: extern volatile __bit TXBnIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f4480.h: 40502: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4480.h: 40504: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4480.h: 40506: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4480.h: 40508: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4480.h: 40510: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4480.h: 40512: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4480.h: 40514: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4480.h: 40516: extern volatile __bit TXWARN @ (((unsigned) &COMSTAT)*8) + 2;
[; ;pic18f4480.h: 40518: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4480.h: 40520: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4480.h: 40522: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4480.h: 40524: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4480.h: 40526: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4480.h: 40528: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4480.h: 40530: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4480.h: 40532: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4480.h: 40534: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4480.h: 40536: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4480.h: 40538: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f4480.h: 40540: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f4480.h: 40542: extern volatile __bit WAKDIS @ (((unsigned) &BRGCON3)*8) + 7;
[; ;pic18f4480.h: 40544: extern volatile __bit WAKFIL @ (((unsigned) &BRGCON3)*8) + 6;
[; ;pic18f4480.h: 40546: extern volatile __bit WAKIE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f4480.h: 40548: extern volatile __bit WAKIF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f4480.h: 40550: extern volatile __bit WAKIP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f4480.h: 40552: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f4480.h: 40554: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f4480.h: 40556: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f4480.h: 40558: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4480.h: 40560: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4480.h: 40562: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4480.h: 40564: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4480.h: 40566: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4480.h: 40568: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4480.h: 40570: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4480.h: 40572: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4480.h: 40574: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4480.h: 40576: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4480.h: 40578: extern volatile __bit nFIFOEMPTY @ (((unsigned) &COMSTAT)*8) + 7;
[; ;pic18f4480.h: 40580: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4480.h: 40582: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4480.h: 40584: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4480.h: 40586: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4480.h: 40588: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4480.h: 40590: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4480.h: 40592: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4480.h: 40594: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4480.h: 40596: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4480.h: 40598: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The flash_write routine is no longer supported. Please use the peripheral library functions: WriteBytesFlash, WriteBlockFlash or WriteWordFlash"))) void flash_write(const unsigned char *, unsigned int, __far unsigned c
[; ;pic18.h: 42: extern void __nop(void);
[; ;pic18.h: 161: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 163: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 165: extern __nonreentrant void _delay3(unsigned char);
"11 obd_config.h
[p x OSC=HS ]
"12
[p x FCMEN=OFF ]
"13
[p x IESO=OFF ]
"16
[p x PWRT=OFF ]
"17
[p x BOREN=BOHW ]
"18
[p x BORV=3 ]
"21
[p x WDT=OFF ]
"22
[p x WDTPS=32768 ]
"25
[p x PBADEN=OFF ]
"26
[p x LPT1OSC=OFF ]
"27
[p x MCLRE=ON ]
"30
[p x STVREN=ON ]
"31
[p x LVP=OFF ]
"32
[p x BBSIZ=1024 ]
"33
[p x XINST=OFF ]
"36
[p x CP0=OFF ]
"37
[p x CP1=OFF ]
"40
[p x CPB=OFF ]
"41
[p x CPD=OFF ]
"44
[p x WRT0=OFF ]
"45
[p x WRT1=OFF ]
"48
[p x WRTC=OFF ]
"49
[p x WRTB=OFF ]
"50
[p x WRTD=OFF ]
"53
[p x EBTR0=OFF ]
"54
[p x EBTR1=OFF ]
"57
[p x EBTRB=OFF ]
[; ;inc\CANlib.h: 49: typedef unsigned char BYTE;
[; ;inc\CANlib.h: 52: typedef struct
[; ;inc\CANlib.h: 53: {
[; ;inc\CANlib.h: 54: unsigned long identifier;
[; ;inc\CANlib.h: 55: BYTE data[8];
[; ;inc\CANlib.h: 56: BYTE type;
[; ;inc\CANlib.h: 57: BYTE length;
[; ;inc\CANlib.h: 58: BYTE RTR;
[; ;inc\CANlib.h: 60: } CANmessage;
[; ;inc\CANlib.h: 67: enum CAN_OP_MODE
[; ;inc\CANlib.h: 68: {
[; ;inc\CANlib.h: 69: CAN_OP_MODE_NORMAL = 0b00000000,
[; ;inc\CANlib.h: 70: CAN_OP_MODE_SLEEP = 0b00100000,
[; ;inc\CANlib.h: 71: CAN_OP_MODE_LOOP = 0b01000000,
[; ;inc\CANlib.h: 72: CAN_OP_MODE_LISTEN = 0b01100000,
[; ;inc\CANlib.h: 73: CAN_OP_MODE_CONFIG = 0b10000000
[; ;inc\CANlib.h: 74: };
[; ;inc\CANlib.h: 80: enum CAN_CONFIG_FLAGS
[; ;inc\CANlib.h: 81: {
[; ;inc\CANlib.h: 82: CAN_CONFIG_DEFAULT = 0b11111111,
[; ;inc\CANlib.h: 84: CAN_CONFIG_PHSEG2_PRG_BIT = 0b00000001,
[; ;inc\CANlib.h: 85: CAN_CONFIG_PHSEG2_PRG_ON = 0b11111111,
[; ;inc\CANlib.h: 86: CAN_CONFIG_PHSEG2_PRG_OFF = 0b11111110,
[; ;inc\CANlib.h: 88: CAN_CONFIG_LINE_FILTER_BIT = 0b00000010,
[; ;inc\CANlib.h: 89: CAN_CONFIG_LINE_FILTER_ON = 0b11111111,
[; ;inc\CANlib.h: 90: CAN_CONFIG_LINE_FILTER_OFF = 0b11111101,
[; ;inc\CANlib.h: 92: CAN_CONFIG_SAMPLE_BIT = 0b00000100,
[; ;inc\CANlib.h: 93: CAN_CONFIG_SAMPLE_ONCE = 0b11111111,
[; ;inc\CANlib.h: 94: CAN_CONFIG_SAMPLE_THRICE = 0b11111011,
[; ;inc\CANlib.h: 96: CAN_CONFIG_MSG_TYPE_BIT = 0b00001000,
[; ;inc\CANlib.h: 97: CAN_CONFIG_STD_MSG = 0b11111111,
[; ;inc\CANlib.h: 98: CAN_CONFIG_XTD_MSG = 0b11110111,
[; ;inc\CANlib.h: 100: CAN_CONFIG_DBL_BUFFER_BIT = 0b00010000,
[; ;inc\CANlib.h: 101: CAN_CONFIG_DBL_BUFFER_ON = 0b11111111,
[; ;inc\CANlib.h: 102: CAN_CONFIG_DBL_BUFFER_OFF = 0b11101111,
[; ;inc\CANlib.h: 104: CAN_CONFIG_MSG_BITS = 0b01100000,
[; ;inc\CANlib.h: 105: CAN_CONFIG_ALL_MSG = 0b11111111,
[; ;inc\CANlib.h: 106: CAN_CONFIG_VALID_XTD_MSG = 0b11011111,
[; ;inc\CANlib.h: 107: CAN_CONFIG_VALID_STD_MSG = 0b10111111,
[; ;inc\CANlib.h: 108: CAN_CONFIG_ALL_VALID_MSG = 0b10011111
[; ;inc\CANlib.h: 109: };
[; ;inc\CANlib.h: 116: enum CAN_TX_MSG_FLAGS
[; ;inc\CANlib.h: 117: {
[; ;inc\CANlib.h: 118: CAN_TX_PRIORITY_MASK= 0b00000011,
[; ;inc\CANlib.h: 119: CAN_TX_PRIORITY_0 = 0b11111100,
[; ;inc\CANlib.h: 120: CAN_TX_PRIORITY_1 = 0b11111101,
[; ;inc\CANlib.h: 121: CAN_TX_PRIORITY_2 = 0b11111110,
[; ;inc\CANlib.h: 122: CAN_TX_PRIORITY_3 = 0b11111111,
[; ;inc\CANlib.h: 124: CAN_TX_FRAME_MASK = 0b00001000,
[; ;inc\CANlib.h: 125: CAN_TX_STD_FRAME = 0b11110111,
[; ;inc\CANlib.h: 126: CAN_TX_XTD_FRAME = 0b11111111,
[; ;inc\CANlib.h: 128: CAN_TX_RTR_MASK = 0b01000000,
[; ;inc\CANlib.h: 129: CAN_REMOTE_TX_FRAME = 0b11111111,
[; ;inc\CANlib.h: 130: CAN_NORMAL_TX_FRAME = 0b10111111
[; ;inc\CANlib.h: 132: };
[; ;inc\CANlib.h: 138: enum CAN_MASK
[; ;inc\CANlib.h: 139: {
[; ;inc\CANlib.h: 140: CAN_MASK_B1 = 1,
[; ;inc\CANlib.h: 141: CAN_MASK_B2 = 2,
[; ;inc\CANlib.h: 142: };
[; ;inc\CANlib.h: 148: enum CAN_FILTER
[; ;inc\CANlib.h: 149: {
[; ;inc\CANlib.h: 150: CAN_FILTER_B1_F1,
[; ;inc\CANlib.h: 151: CAN_FILTER_B1_F2,
[; ;inc\CANlib.h: 152: CAN_FILTER_B2_F1,
[; ;inc\CANlib.h: 153: CAN_FILTER_B2_F2,
[; ;inc\CANlib.h: 154: CAN_FILTER_B2_F3,
[; ;inc\CANlib.h: 155: CAN_FILTER_B2_F4
[; ;inc\CANlib.h: 156: };
[; ;inc\CANlib.h: 162: enum CAN_RX_ERRORS
[; ;inc\CANlib.h: 163: {
[; ;inc\CANlib.h: 164: CAN_RX_BUFFER_1_OVFL = 0b00000001,
[; ;inc\CANlib.h: 165: CAN_RX_BUFFER_2_OVFL = 0b00000010
[; ;inc\CANlib.h: 166: };
[; ;inc\CANlib.h: 173: void CANOperationMode (enum CAN_OP_MODE mode);
[; ;inc\CANlib.h: 174: void CANInitialize (BYTE propSeg, BYTE phaseSeg1, BYTE phaseSeg2,BYTE SJW, BYTE BRP, enum CAN_CONFIG_FLAGS flags);
[; ;inc\CANlib.h: 176: void CANsendMessage (unsigned long identifier, BYTE *data, BYTE dataLength, enum CAN_TX_MSG_FLAGS flags);
[; ;inc\CANlib.h: 177: BYTE CANreceiveMessage (CANmessage *msg);
[; ;inc\CANlib.h: 179: void CANSetMask(enum CAN_MASK code, unsigned long val, enum CAN_CONFIG_FLAGS type);
[; ;inc\CANlib.h: 180: void CANSetFilter(enum CAN_FILTER code, unsigned long val, enum CAN_CONFIG_FLAGS type);
[; ;inc\CANlib.h: 182: BYTE CANisTxReady (void);
[; ;inc\CANlib.h: 183: BYTE CANisRxReady (void);
[; ;inc\CANlib.h: 185: BYTE CANisTXpassive (void);
[; ;inc\CANlib.h: 186: BYTE CANisRXpassive (void);
[; ;inc\CANlib.h: 187: BYTE CANisTXwarningON (void);
[; ;inc\CANlib.h: 188: BYTE CANisRXwarningON (void);
[; ;inc\CANlib.h: 189: BYTE CANgetTXerrorCount (void);
[; ;inc\CANlib.h: 190: BYTE CANgetRXerrorCount (void);
[; ;inc\CANlib.h: 192: BYTE CANisBusOFF (void);
[; ;inc\CANlib.h: 193: void CANAbortMessages (void);
"206 ../../../../Desktop/LaurTec_PIC_libraries_v_3.3.1/inc\CANlib.h
[v _CANOperationMode `(v ~T0 @X0 1 ef1`E16056 ]
"207
{
[; ;inc\CANlib.h: 206: void CANOperationMode (enum CAN_OP_MODE mode)
[; ;inc\CANlib.h: 207: {
[e :U _CANOperationMode ]
"206
[v _mode `E16056 ~T0 @X0 1 r1 ]
"207
[f ]
[; ;inc\CANlib.h: 208: CANCON = mode;
"208
[e = _CANCON -> _mode `uc ]
[; ;inc\CANlib.h: 210: while((CANSTAT & 0b11100000) != mode );
"210
[e $U 2122  ]
[e :U 2123 ]
[e :U 2122 ]
[e $ != & -> _CANSTAT `i -> 224 `i -> _mode `i 2123  ]
[e :U 2124 ]
[; ;inc\CANlib.h: 211: }
"211
[e :UE 2121 ]
}
"218
[v _CANInitialize `(v ~T0 @X0 1 ef6`uc`uc`uc`uc`uc`E16062 ]
"219
{
[; ;inc\CANlib.h: 218: void CANInitialize (BYTE propSeg, BYTE phaseSeg1, BYTE phaseSeg2,BYTE SJW, BYTE BRP, enum CAN_CONFIG_FLAGS flags)
[; ;inc\CANlib.h: 219: {
[e :U _CANInitialize ]
"218
[v _propSeg `uc ~T0 @X0 1 r1 ]
[v _phaseSeg1 `uc ~T0 @X0 1 r2 ]
[v _phaseSeg2 `uc ~T0 @X0 1 r3 ]
[v _SJW `uc ~T0 @X0 1 r4 ]
[v _BRP `uc ~T0 @X0 1 r5 ]
[v _flags `E16062 ~T0 @X0 1 r6 ]
"219
[f ]
"220
[v _FilterConfig1 `uc ~T0 @X0 1 a ]
"221
[v _FilterConfig2 `uc ~T0 @X0 1 a ]
[; ;inc\CANlib.h: 220: BYTE FilterConfig1;
[; ;inc\CANlib.h: 221: BYTE FilterConfig2;
[; ;inc\CANlib.h: 223: CANOperationMode(CAN_OP_MODE_CONFIG);
"223
[e ( _CANOperationMode (1 . `E16056 4 ]
[; ;inc\CANlib.h: 225: BRGCON1 = 0x00;
"225
[e = _BRGCON1 -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 226: BRGCON2 = 0x00;
"226
[e = _BRGCON2 -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 227: BRGCON3 = 0x00;
"227
[e = _BRGCON3 -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 229: SJW= SJW << 6;
"229
[e = _SJW -> << -> _SJW `i -> 6 `i `uc ]
[; ;inc\CANlib.h: 230: BRGCON1 |= SJW;
"230
[e =| _BRGCON1 _SJW ]
[; ;inc\CANlib.h: 231: BRGCON1 |= BRP;
"231
[e =| _BRGCON1 _BRP ]
[; ;inc\CANlib.h: 233: BRGCON2 |= propSeg;
"233
[e =| _BRGCON2 _propSeg ]
[; ;inc\CANlib.h: 234: phaseSeg1 = phaseSeg1 <<3;
"234
[e = _phaseSeg1 -> << -> _phaseSeg1 `i -> 3 `i `uc ]
[; ;inc\CANlib.h: 235: BRGCON2 |= phaseSeg1;
"235
[e =| _BRGCON2 _phaseSeg1 ]
[; ;inc\CANlib.h: 237: if ( !(flags & CAN_CONFIG_SAMPLE_BIT) )
"237
[e $ ! ! != & -> _flags `i -> . `E16062 7 `i -> 0 `i 2126  ]
[; ;inc\CANlib.h: 238: BRGCON2bits.SAM= 1;
"238
[e = . . _BRGCON2bits 0 6 -> -> 1 `i `uc ]
[e :U 2126 ]
[; ;inc\CANlib.h: 240: if ( flags & CAN_CONFIG_PHSEG2_PRG_BIT )
"240
[e $ ! != & -> _flags `i -> . `E16062 1 `i -> 0 `i 2127  ]
[; ;inc\CANlib.h: 241: BRGCON2bits.SEG2PHTS = 1;
"241
[e = . . _BRGCON2bits 1 1 -> -> 1 `i `uc ]
[e :U 2127 ]
[; ;inc\CANlib.h: 243: BRGCON3 |= phaseSeg2;
"243
[e =| _BRGCON3 _phaseSeg2 ]
[; ;inc\CANlib.h: 245: if ( flags & CAN_CONFIG_LINE_FILTER_BIT )
"245
[e $ ! != & -> _flags `i -> . `E16062 4 `i -> 0 `i 2128  ]
[; ;inc\CANlib.h: 246: BRGCON3bits.WAKFIL = 1;
"246
[e = . . _BRGCON3bits 0 4 -> -> 1 `i `uc ]
[e :U 2128 ]
[; ;inc\CANlib.h: 251: RXB0CON = flags & CAN_CONFIG_MSG_BITS;
"251
[e = _RXB0CON -> & -> _flags `i -> . `E16062 16 `i `uc ]
[; ;inc\CANlib.h: 252: if ( (flags & CAN_CONFIG_DBL_BUFFER_BIT)== CAN_CONFIG_DBL_BUFFER_ON )
"252
[e $ ! == & -> _flags `i -> . `E16062 13 `i -> . `E16062 14 `i 2129  ]
[; ;inc\CANlib.h: 253: RXB0CONbits.RXB0DBEN = 1;
"253
[e = . . _RXB0CONbits 1 2 -> -> 1 `i `uc ]
[e :U 2129 ]
[; ;inc\CANlib.h: 255: RXB1CON = RXB0CON;
"255
[e = _RXB1CON _RXB0CON ]
[; ;inc\CANlib.h: 259: CANSetMask (CAN_MASK_B1, 0x00000000, CAN_CONFIG_XTD_MSG);
"259
[e ( _CANSetMask (3 , , . `E16096 0 -> -> -> 0 `i `l `ul . `E16062 12 ]
[; ;inc\CANlib.h: 260: CANSetMask (CAN_MASK_B2, 0x00000000, CAN_CONFIG_XTD_MSG);
"260
[e ( _CANSetMask (3 , , . `E16096 1 -> -> -> 0 `i `l `ul . `E16062 12 ]
[; ;inc\CANlib.h: 263: switch( (flags & CAN_CONFIG_MSG_BITS) | ~CAN_CONFIG_MSG_BITS )
"263
[e $U 2131  ]
[; ;inc\CANlib.h: 264: {
"264
{
[; ;inc\CANlib.h: 265: case CAN_CONFIG_VALID_XTD_MSG:
"265
[e :U 2132 ]
[; ;inc\CANlib.h: 266: FilterConfig1 = CAN_CONFIG_XTD_MSG;
"266
[e = _FilterConfig1 -> . `E16062 12 `uc ]
[; ;inc\CANlib.h: 267: FilterConfig2 = CAN_CONFIG_XTD_MSG;
"267
[e = _FilterConfig2 -> . `E16062 12 `uc ]
[; ;inc\CANlib.h: 268: break;
"268
[e $U 2130  ]
[; ;inc\CANlib.h: 270: case CAN_CONFIG_VALID_STD_MSG:
"270
[e :U 2133 ]
[; ;inc\CANlib.h: 271: FilterConfig1 = CAN_CONFIG_STD_MSG;
"271
[e = _FilterConfig1 -> . `E16062 11 `uc ]
[; ;inc\CANlib.h: 272: FilterConfig2 = CAN_CONFIG_STD_MSG;
"272
[e = _FilterConfig2 -> . `E16062 11 `uc ]
[; ;inc\CANlib.h: 273: break;
"273
[e $U 2130  ]
[; ;inc\CANlib.h: 274: default:
"274
[e :U 2134 ]
[; ;inc\CANlib.h: 275: FilterConfig1 = CAN_CONFIG_STD_MSG;
"275
[e = _FilterConfig1 -> . `E16062 11 `uc ]
[; ;inc\CANlib.h: 276: FilterConfig2 = CAN_CONFIG_XTD_MSG;
"276
[e = _FilterConfig2 -> . `E16062 12 `uc ]
[; ;inc\CANlib.h: 277: break;
"277
[e $U 2130  ]
"278
}
[; ;inc\CANlib.h: 278: }
[e $U 2130  ]
"263
[e :U 2131 ]
[e [\ | & -> _flags `i -> . `E16062 16 `i ~ -> . `E16062 16 `i , $ -> . `E16062 18 `i 2132
 , $ -> . `E16062 19 `i 2133
 2134 ]
"278
[e :U 2130 ]
[; ;inc\CANlib.h: 280: CANSetFilter(CAN_FILTER_B1_F1, 0, FilterConfig1);
"280
[e ( _CANSetFilter (3 , , . `E16099 0 -> -> -> 0 `i `l `ul -> _FilterConfig1 `E16062 ]
[; ;inc\CANlib.h: 281: CANSetFilter(CAN_FILTER_B1_F2, 0, FilterConfig1);
"281
[e ( _CANSetFilter (3 , , . `E16099 1 -> -> -> 0 `i `l `ul -> _FilterConfig1 `E16062 ]
[; ;inc\CANlib.h: 282: CANSetFilter(CAN_FILTER_B2_F1, 0, FilterConfig2);
"282
[e ( _CANSetFilter (3 , , . `E16099 2 -> -> -> 0 `i `l `ul -> _FilterConfig2 `E16062 ]
[; ;inc\CANlib.h: 283: CANSetFilter(CAN_FILTER_B2_F2, 0, FilterConfig2);
"283
[e ( _CANSetFilter (3 , , . `E16099 3 -> -> -> 0 `i `l `ul -> _FilterConfig2 `E16062 ]
[; ;inc\CANlib.h: 284: CANSetFilter(CAN_FILTER_B2_F3, 0, FilterConfig2);
"284
[e ( _CANSetFilter (3 , , . `E16099 4 -> -> -> 0 `i `l `ul -> _FilterConfig2 `E16062 ]
[; ;inc\CANlib.h: 285: CANSetFilter(CAN_FILTER_B2_F4, 0, FilterConfig2);
"285
[e ( _CANSetFilter (3 , , . `E16099 5 -> -> -> 0 `i `l `ul -> _FilterConfig2 `E16062 ]
[; ;inc\CANlib.h: 287: CANOperationMode(CAN_OP_MODE_NORMAL);
"287
[e ( _CANOperationMode (1 . `E16056 0 ]
[; ;inc\CANlib.h: 289: }
"289
[e :UE 2125 ]
}
"294
[v _CANsendMessage `(v ~T0 @X0 1 ef4`ul`*uc`uc`E16084 ]
"295
{
[; ;inc\CANlib.h: 294: void CANsendMessage (unsigned long identifier, BYTE *data, BYTE dataLength, enum CAN_TX_MSG_FLAGS flags)
[; ;inc\CANlib.h: 295: {
[e :U _CANsendMessage ]
"294
[v _identifier `ul ~T0 @X0 1 r1 ]
[v _data `*uc ~T0 @X0 1 r2 ]
[v _dataLength `uc ~T0 @X0 1 r3 ]
[v _flags `E16084 ~T0 @X0 1 r4 ]
"295
[f ]
"296
[v _tamp `ul ~T0 @X0 1 a ]
[; ;inc\CANlib.h: 296: unsigned long tamp;
[; ;inc\CANlib.h: 298: if (TXB0CONbits.TXREQ == 0)
"298
[e $ ! == -> . . _TXB0CONbits 0 3 `i -> 0 `i 2136  ]
[; ;inc\CANlib.h: 299: { TXB0DLC = dataLength;
"299
{
[e = _TXB0DLC _dataLength ]
[; ;inc\CANlib.h: 300: if (0b01000000 & flags)
"300
[e $ ! != & -> 64 `i -> _flags `i -> 0 `i 2137  ]
[; ;inc\CANlib.h: 301: TXB0DLCbits.TXRTR = 0x01;
"301
[e = . . _TXB0DLCbits 0 5 -> -> 1 `i `uc ]
[e $U 2138  ]
"302
[e :U 2137 ]
[; ;inc\CANlib.h: 302: else
[; ;inc\CANlib.h: 303: TXB0DLCbits.TXRTR = 0x00;
"303
[e = . . _TXB0DLCbits 0 5 -> -> 0 `i `uc ]
[e :U 2138 ]
[; ;inc\CANlib.h: 305: if (CAN_TX_FRAME_MASK & flags)
"305
[e $ ! != & -> . `E16084 5 `i -> _flags `i -> 0 `i 2139  ]
[; ;inc\CANlib.h: 306: {
"306
{
[; ;inc\CANlib.h: 308: tamp = identifier & 0x000000FF;
"308
[e = _tamp & _identifier -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 309: TXB0EIDL = (unsigned char) tamp;
"309
[e = _TXB0EIDL -> _tamp `uc ]
[; ;inc\CANlib.h: 311: tamp = identifier & 0x0000FF00;
"311
[e = _tamp & _identifier -> -> 65280 `ui `ul ]
[; ;inc\CANlib.h: 312: tamp = tamp >> 8;
"312
[e = _tamp >> _tamp -> 8 `i ]
[; ;inc\CANlib.h: 313: TXB0EIDH = (unsigned char) tamp;
"313
[e = _TXB0EIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 315: TXB0SIDL = 0x00;
"315
[e = _TXB0SIDL -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 316: TXB0SIDLbits.EXIDE = 0x01;
"316
[e = . . _TXB0SIDLbits 0 3 -> -> 1 `i `uc ]
[; ;inc\CANlib.h: 318: if (identifier & 0x00010000)
"318
[e $ ! != & _identifier -> -> 65536 `l `ul -> -> 0 `i `ul 2140  ]
[; ;inc\CANlib.h: 319: TXB0SIDLbits.EID16 = 0x01;
"319
[e = . . _TXB0SIDLbits 0 0 -> -> 1 `i `uc ]
[e :U 2140 ]
[; ;inc\CANlib.h: 320: if (identifier & 0x00020000)
"320
[e $ ! != & _identifier -> -> 131072 `l `ul -> -> 0 `i `ul 2141  ]
[; ;inc\CANlib.h: 321: TXB0SIDLbits.EID17 = 0x01;
"321
[e = . . _TXB0SIDLbits 0 1 -> -> 1 `i `uc ]
[e :U 2141 ]
[; ;inc\CANlib.h: 322: if (identifier & 0x00040000)
"322
[e $ ! != & _identifier -> -> 262144 `l `ul -> -> 0 `i `ul 2142  ]
[; ;inc\CANlib.h: 323: TXB0SIDLbits.SID0 = 0x01;
"323
[e = . . _TXB0SIDLbits 0 5 -> -> 1 `i `uc ]
[e :U 2142 ]
[; ;inc\CANlib.h: 324: if (identifier & 0x00080000)
"324
[e $ ! != & _identifier -> -> 524288 `l `ul -> -> 0 `i `ul 2143  ]
[; ;inc\CANlib.h: 325: TXB0SIDLbits.SID1 = 0x01;
"325
[e = . . _TXB0SIDLbits 0 6 -> -> 1 `i `uc ]
[e :U 2143 ]
[; ;inc\CANlib.h: 326: if (identifier & 0x00100000)
"326
[e $ ! != & _identifier -> -> 1048576 `l `ul -> -> 0 `i `ul 2144  ]
[; ;inc\CANlib.h: 327: TXB0SIDLbits.SID2 = 0x01;
"327
[e = . . _TXB0SIDLbits 0 7 -> -> 1 `i `uc ]
[e :U 2144 ]
[; ;inc\CANlib.h: 329: tamp = (identifier >> 21);
"329
[e = _tamp >> _identifier -> 21 `i ]
[; ;inc\CANlib.h: 330: tamp = tamp & 0x000000FF;
"330
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 331: TXB0SIDH = (unsigned char) tamp;
"331
[e = _TXB0SIDH -> _tamp `uc ]
"332
}
[; ;inc\CANlib.h: 332: }
[e $U 2145  ]
"334
[e :U 2139 ]
[; ;inc\CANlib.h: 334: else
[; ;inc\CANlib.h: 336: {
"336
{
[; ;inc\CANlib.h: 337: TXB0SIDLbits.EXIDE = 0x00;
"337
[e = . . _TXB0SIDLbits 0 3 -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 339: tamp = (identifier >> 3);
"339
[e = _tamp >> _identifier -> 3 `i ]
[; ;inc\CANlib.h: 340: tamp = tamp & 0x000000FF;
"340
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 341: TXB0SIDH = (unsigned char) tamp;
"341
[e = _TXB0SIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 343: tamp = identifier & 0x00000007;
"343
[e = _tamp & _identifier -> -> -> 7 `i `l `ul ]
[; ;inc\CANlib.h: 344: tamp = tamp << 5;
"344
[e = _tamp << _tamp -> 5 `i ]
[; ;inc\CANlib.h: 345: TXB0SIDL = TXB0SIDL & 0b00011111;
"345
[e = _TXB0SIDL -> & -> _TXB0SIDL `i -> 31 `i `uc ]
[; ;inc\CANlib.h: 346: TXB0SIDL = (unsigned char) tamp;
"346
[e = _TXB0SIDL -> _tamp `uc ]
"347
}
[e :U 2145 ]
[; ;inc\CANlib.h: 347: }
[; ;inc\CANlib.h: 349: if (0b00000001 & flags)
"349
[e $ ! != & -> 1 `i -> _flags `i -> 0 `i 2146  ]
[; ;inc\CANlib.h: 350: TXB0CONbits.TXPRI0 = 0x01;
"350
[e = . . _TXB0CONbits 0 0 -> -> 1 `i `uc ]
[e $U 2147  ]
"351
[e :U 2146 ]
[; ;inc\CANlib.h: 351: else
[; ;inc\CANlib.h: 352: TXB0CONbits.TXPRI0 = 0x00;
"352
[e = . . _TXB0CONbits 0 0 -> -> 0 `i `uc ]
[e :U 2147 ]
[; ;inc\CANlib.h: 353: if (0b00000010 & flags)
"353
[e $ ! != & -> 2 `i -> _flags `i -> 0 `i 2148  ]
[; ;inc\CANlib.h: 354: TXB0CONbits.TXPRI1 = 0x01;
"354
[e = . . _TXB0CONbits 0 1 -> -> 1 `i `uc ]
[e $U 2149  ]
"355
[e :U 2148 ]
[; ;inc\CANlib.h: 355: else
[; ;inc\CANlib.h: 356: TXB0CONbits.TXPRI1 = 0x00;
"356
[e = . . _TXB0CONbits 0 1 -> -> 0 `i `uc ]
[e :U 2149 ]
[; ;inc\CANlib.h: 358: TXB0D0 = data[0];
"358
[e = _TXB0D0 *U + _data * -> -> 0 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 359: TXB0D1 = data[1];
"359
[e = _TXB0D1 *U + _data * -> -> 1 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 360: TXB0D2 = data[2];
"360
[e = _TXB0D2 *U + _data * -> -> 2 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 361: TXB0D3 = data[3];
"361
[e = _TXB0D3 *U + _data * -> -> 3 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 362: TXB0D4 = data[4];
"362
[e = _TXB0D4 *U + _data * -> -> 4 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 363: TXB0D5 = data[5];
"363
[e = _TXB0D5 *U + _data * -> -> 5 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 364: TXB0D6 = data[6];
"364
[e = _TXB0D6 *U + _data * -> -> 6 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 365: TXB0D7 = data[7];
"365
[e = _TXB0D7 *U + _data * -> -> 7 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 367: TXB0CONbits.TXREQ = 0x01;
"367
[e = . . _TXB0CONbits 0 3 -> -> 1 `i `uc ]
[; ;inc\CANlib.h: 368: return;
"368
[e $UE 2135  ]
"369
}
[e :U 2136 ]
[; ;inc\CANlib.h: 369: }
[; ;inc\CANlib.h: 373: if (TXB1CONbits.TXREQ == 0)
"373
[e $ ! == -> . . _TXB1CONbits 0 3 `i -> 0 `i 2150  ]
[; ;inc\CANlib.h: 374: { TXB1DLC = dataLength;
"374
{
[e = _TXB1DLC _dataLength ]
[; ;inc\CANlib.h: 376: if (0b01000000 & flags)
"376
[e $ ! != & -> 64 `i -> _flags `i -> 0 `i 2151  ]
[; ;inc\CANlib.h: 377: TXB1DLCbits.TXRTR = 0x01;
"377
[e = . . _TXB1DLCbits 0 5 -> -> 1 `i `uc ]
[e $U 2152  ]
"378
[e :U 2151 ]
[; ;inc\CANlib.h: 378: else
[; ;inc\CANlib.h: 379: TXB1DLCbits.TXRTR = 0x00;
"379
[e = . . _TXB1DLCbits 0 5 -> -> 0 `i `uc ]
[e :U 2152 ]
[; ;inc\CANlib.h: 381: if (CAN_TX_FRAME_MASK & flags)
"381
[e $ ! != & -> . `E16084 5 `i -> _flags `i -> 0 `i 2153  ]
[; ;inc\CANlib.h: 382: {
"382
{
[; ;inc\CANlib.h: 383: tamp = identifier & 0x000000FF;
"383
[e = _tamp & _identifier -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 384: TXB1EIDL = (unsigned char) tamp;
"384
[e = _TXB1EIDL -> _tamp `uc ]
[; ;inc\CANlib.h: 386: tamp = identifier & 0x0000FF00;
"386
[e = _tamp & _identifier -> -> 65280 `ui `ul ]
[; ;inc\CANlib.h: 387: tamp = tamp >> 8;
"387
[e = _tamp >> _tamp -> 8 `i ]
[; ;inc\CANlib.h: 388: TXB1EIDH = (unsigned char) tamp;
"388
[e = _TXB1EIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 390: TXB1SIDL = 0x00;
"390
[e = _TXB1SIDL -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 391: TXB1SIDLbits.EXIDE = 0x01;
"391
[e = . . _TXB1SIDLbits 0 3 -> -> 1 `i `uc ]
[; ;inc\CANlib.h: 393: if (identifier & 0x00010000)
"393
[e $ ! != & _identifier -> -> 65536 `l `ul -> -> 0 `i `ul 2154  ]
[; ;inc\CANlib.h: 394: TXB1SIDLbits.EID16 = 0x01;
"394
[e = . . _TXB1SIDLbits 0 0 -> -> 1 `i `uc ]
[e :U 2154 ]
[; ;inc\CANlib.h: 395: if (identifier & 0x00020000)
"395
[e $ ! != & _identifier -> -> 131072 `l `ul -> -> 0 `i `ul 2155  ]
[; ;inc\CANlib.h: 396: TXB1SIDLbits.EID17 = 0x01;
"396
[e = . . _TXB1SIDLbits 0 1 -> -> 1 `i `uc ]
[e :U 2155 ]
[; ;inc\CANlib.h: 397: if (identifier & 0x00040000)
"397
[e $ ! != & _identifier -> -> 262144 `l `ul -> -> 0 `i `ul 2156  ]
[; ;inc\CANlib.h: 398: TXB1SIDLbits.SID0 = 0x01;
"398
[e = . . _TXB1SIDLbits 0 5 -> -> 1 `i `uc ]
[e :U 2156 ]
[; ;inc\CANlib.h: 399: if (identifier & 0x00080000)
"399
[e $ ! != & _identifier -> -> 524288 `l `ul -> -> 0 `i `ul 2157  ]
[; ;inc\CANlib.h: 400: TXB1SIDLbits.SID1 = 0x01;
"400
[e = . . _TXB1SIDLbits 0 6 -> -> 1 `i `uc ]
[e :U 2157 ]
[; ;inc\CANlib.h: 401: if (identifier & 0x00100000)
"401
[e $ ! != & _identifier -> -> 1048576 `l `ul -> -> 0 `i `ul 2158  ]
[; ;inc\CANlib.h: 402: TXB1SIDLbits.SID2 = 0x01;
"402
[e = . . _TXB1SIDLbits 0 7 -> -> 1 `i `uc ]
[e :U 2158 ]
[; ;inc\CANlib.h: 404: tamp = (identifier >> 21);
"404
[e = _tamp >> _identifier -> 21 `i ]
[; ;inc\CANlib.h: 405: tamp = tamp & 0x000000FF;
"405
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 406: TXB1SIDH = (unsigned char) tamp;
"406
[e = _TXB1SIDH -> _tamp `uc ]
"407
}
[; ;inc\CANlib.h: 407: }
[e $U 2159  ]
"409
[e :U 2153 ]
[; ;inc\CANlib.h: 409: else
[; ;inc\CANlib.h: 411: {
"411
{
[; ;inc\CANlib.h: 412: TXB1SIDLbits.EXIDE = 0x00;
"412
[e = . . _TXB1SIDLbits 0 3 -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 414: tamp = (identifier >> 3);
"414
[e = _tamp >> _identifier -> 3 `i ]
[; ;inc\CANlib.h: 415: tamp = tamp & 0x000000FF;
"415
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 416: TXB1SIDH = (unsigned char) tamp;
"416
[e = _TXB1SIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 418: tamp = identifier & 0x00000007;
"418
[e = _tamp & _identifier -> -> -> 7 `i `l `ul ]
[; ;inc\CANlib.h: 419: tamp = tamp << 5;
"419
[e = _tamp << _tamp -> 5 `i ]
[; ;inc\CANlib.h: 420: TXB1SIDL = TXB1SIDL & 0b00011111;
"420
[e = _TXB1SIDL -> & -> _TXB1SIDL `i -> 31 `i `uc ]
[; ;inc\CANlib.h: 421: TXB1SIDL = (unsigned char) tamp;
"421
[e = _TXB1SIDL -> _tamp `uc ]
"422
}
[e :U 2159 ]
[; ;inc\CANlib.h: 422: }
[; ;inc\CANlib.h: 424: if (0b00000001 & flags)
"424
[e $ ! != & -> 1 `i -> _flags `i -> 0 `i 2160  ]
[; ;inc\CANlib.h: 425: TXB1CONbits.TXPRI0 = 0x01;
"425
[e = . . _TXB1CONbits 0 0 -> -> 1 `i `uc ]
[e $U 2161  ]
"426
[e :U 2160 ]
[; ;inc\CANlib.h: 426: else
[; ;inc\CANlib.h: 427: TXB1CONbits.TXPRI0 = 0x00;
"427
[e = . . _TXB1CONbits 0 0 -> -> 0 `i `uc ]
[e :U 2161 ]
[; ;inc\CANlib.h: 428: if (0b00000010 & flags)
"428
[e $ ! != & -> 2 `i -> _flags `i -> 0 `i 2162  ]
[; ;inc\CANlib.h: 429: TXB1CONbits.TXPRI1 = 0x01;
"429
[e = . . _TXB1CONbits 0 1 -> -> 1 `i `uc ]
[e $U 2163  ]
"430
[e :U 2162 ]
[; ;inc\CANlib.h: 430: else
[; ;inc\CANlib.h: 431: TXB1CONbits.TXPRI1 = 0x00;
"431
[e = . . _TXB1CONbits 0 1 -> -> 0 `i `uc ]
[e :U 2163 ]
[; ;inc\CANlib.h: 433: TXB1D0 = data[0];
"433
[e = _TXB1D0 *U + _data * -> -> 0 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 434: TXB1D1 = data[1];
"434
[e = _TXB1D1 *U + _data * -> -> 1 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 435: TXB1D2 = data[2];
"435
[e = _TXB1D2 *U + _data * -> -> 2 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 436: TXB1D3 = data[3];
"436
[e = _TXB1D3 *U + _data * -> -> 3 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 437: TXB1D4 = data[4];
"437
[e = _TXB1D4 *U + _data * -> -> 4 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 438: TXB1D5 = data[5];
"438
[e = _TXB1D5 *U + _data * -> -> 5 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 439: TXB1D6 = data[6];
"439
[e = _TXB1D6 *U + _data * -> -> 6 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 440: TXB1D7 = data[7];
"440
[e = _TXB1D7 *U + _data * -> -> 7 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 442: TXB1CONbits.TXREQ = 0x01;
"442
[e = . . _TXB1CONbits 0 3 -> -> 1 `i `uc ]
[; ;inc\CANlib.h: 444: return;
"444
[e $UE 2135  ]
"445
}
[e :U 2150 ]
[; ;inc\CANlib.h: 445: }
[; ;inc\CANlib.h: 449: if (TXB2CONbits.TXREQ == 0)
"449
[e $ ! == -> . . _TXB2CONbits 0 3 `i -> 0 `i 2164  ]
[; ;inc\CANlib.h: 450: { TXB2DLC = dataLength;
"450
{
[e = _TXB2DLC _dataLength ]
[; ;inc\CANlib.h: 452: if (0b01000000 & flags)
"452
[e $ ! != & -> 64 `i -> _flags `i -> 0 `i 2165  ]
[; ;inc\CANlib.h: 453: TXB2DLCbits.TXRTR = 0x01;
"453
[e = . . _TXB2DLCbits 0 5 -> -> 1 `i `uc ]
[e $U 2166  ]
"454
[e :U 2165 ]
[; ;inc\CANlib.h: 454: else
[; ;inc\CANlib.h: 455: TXB2DLCbits.TXRTR = 0x00;
"455
[e = . . _TXB2DLCbits 0 5 -> -> 0 `i `uc ]
[e :U 2166 ]
[; ;inc\CANlib.h: 457: if (CAN_TX_FRAME_MASK & flags)
"457
[e $ ! != & -> . `E16084 5 `i -> _flags `i -> 0 `i 2167  ]
[; ;inc\CANlib.h: 458: {
"458
{
[; ;inc\CANlib.h: 459: tamp = identifier & 0x000000FF;
"459
[e = _tamp & _identifier -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 460: TXB2EIDL = (unsigned char) tamp;
"460
[e = _TXB2EIDL -> _tamp `uc ]
[; ;inc\CANlib.h: 462: tamp = identifier & 0x0000FF00;
"462
[e = _tamp & _identifier -> -> 65280 `ui `ul ]
[; ;inc\CANlib.h: 463: tamp = tamp >> 8;
"463
[e = _tamp >> _tamp -> 8 `i ]
[; ;inc\CANlib.h: 464: TXB2EIDH = (unsigned char) tamp;
"464
[e = _TXB2EIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 466: TXB2SIDL = 0x00;
"466
[e = _TXB2SIDL -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 467: TXB2SIDLbits.EXIDE = 0x01;
"467
[e = . . _TXB2SIDLbits 0 3 -> -> 1 `i `uc ]
[; ;inc\CANlib.h: 469: if (identifier & 0x00010000)
"469
[e $ ! != & _identifier -> -> 65536 `l `ul -> -> 0 `i `ul 2168  ]
[; ;inc\CANlib.h: 470: TXB2SIDLbits.EID16 = 0x01;
"470
[e = . . _TXB2SIDLbits 0 0 -> -> 1 `i `uc ]
[e :U 2168 ]
[; ;inc\CANlib.h: 471: if (identifier & 0x00020000)
"471
[e $ ! != & _identifier -> -> 131072 `l `ul -> -> 0 `i `ul 2169  ]
[; ;inc\CANlib.h: 472: TXB2SIDLbits.EID17 = 0x01;
"472
[e = . . _TXB2SIDLbits 0 1 -> -> 1 `i `uc ]
[e :U 2169 ]
[; ;inc\CANlib.h: 473: if (identifier & 0x00040000)
"473
[e $ ! != & _identifier -> -> 262144 `l `ul -> -> 0 `i `ul 2170  ]
[; ;inc\CANlib.h: 474: TXB2SIDLbits.SID0 = 0x01;
"474
[e = . . _TXB2SIDLbits 0 5 -> -> 1 `i `uc ]
[e :U 2170 ]
[; ;inc\CANlib.h: 475: if (identifier & 0x00080000)
"475
[e $ ! != & _identifier -> -> 524288 `l `ul -> -> 0 `i `ul 2171  ]
[; ;inc\CANlib.h: 476: TXB2SIDLbits.SID1 = 0x01;
"476
[e = . . _TXB2SIDLbits 0 6 -> -> 1 `i `uc ]
[e :U 2171 ]
[; ;inc\CANlib.h: 477: if (identifier & 0x00100000)
"477
[e $ ! != & _identifier -> -> 1048576 `l `ul -> -> 0 `i `ul 2172  ]
[; ;inc\CANlib.h: 478: TXB2SIDLbits.SID2 = 0x01;
"478
[e = . . _TXB2SIDLbits 0 7 -> -> 1 `i `uc ]
[e :U 2172 ]
[; ;inc\CANlib.h: 480: tamp = (identifier >> 21);
"480
[e = _tamp >> _identifier -> 21 `i ]
[; ;inc\CANlib.h: 481: tamp = tamp & 0x000000FF;
"481
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 482: TXB2SIDH = (unsigned char) tamp;
"482
[e = _TXB2SIDH -> _tamp `uc ]
"483
}
[; ;inc\CANlib.h: 483: }
[e $U 2173  ]
"485
[e :U 2167 ]
[; ;inc\CANlib.h: 485: else
[; ;inc\CANlib.h: 487: {
"487
{
[; ;inc\CANlib.h: 488: TXB2SIDLbits.EXIDE = 0x00;
"488
[e = . . _TXB2SIDLbits 0 3 -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 490: tamp = (identifier >> 3);
"490
[e = _tamp >> _identifier -> 3 `i ]
[; ;inc\CANlib.h: 491: tamp = tamp & 0x000000FF;
"491
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 492: TXB2SIDH = (unsigned char) tamp;
"492
[e = _TXB2SIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 494: tamp = identifier & 0x00000007;
"494
[e = _tamp & _identifier -> -> -> 7 `i `l `ul ]
[; ;inc\CANlib.h: 495: tamp = tamp << 5;
"495
[e = _tamp << _tamp -> 5 `i ]
[; ;inc\CANlib.h: 496: TXB2SIDL = TXB2SIDL & 0b00011111;
"496
[e = _TXB2SIDL -> & -> _TXB2SIDL `i -> 31 `i `uc ]
[; ;inc\CANlib.h: 497: TXB2SIDL = (unsigned char) tamp;
"497
[e = _TXB2SIDL -> _tamp `uc ]
"498
}
[e :U 2173 ]
[; ;inc\CANlib.h: 498: }
[; ;inc\CANlib.h: 500: if (0b00000001 & flags)
"500
[e $ ! != & -> 1 `i -> _flags `i -> 0 `i 2174  ]
[; ;inc\CANlib.h: 501: TXB2CONbits.TXPRI0 = 0x01;
"501
[e = . . _TXB2CONbits 0 0 -> -> 1 `i `uc ]
[e $U 2175  ]
"502
[e :U 2174 ]
[; ;inc\CANlib.h: 502: else
[; ;inc\CANlib.h: 503: TXB2CONbits.TXPRI0 = 0x00;
"503
[e = . . _TXB2CONbits 0 0 -> -> 0 `i `uc ]
[e :U 2175 ]
[; ;inc\CANlib.h: 504: if (0b00000010 & flags)
"504
[e $ ! != & -> 2 `i -> _flags `i -> 0 `i 2176  ]
[; ;inc\CANlib.h: 505: TXB2CONbits.TXPRI1 = 0x01;
"505
[e = . . _TXB2CONbits 0 1 -> -> 1 `i `uc ]
[e $U 2177  ]
"506
[e :U 2176 ]
[; ;inc\CANlib.h: 506: else
[; ;inc\CANlib.h: 507: TXB2CONbits.TXPRI1 = 0x00;
"507
[e = . . _TXB2CONbits 0 1 -> -> 0 `i `uc ]
[e :U 2177 ]
[; ;inc\CANlib.h: 509: TXB2D0 = data[0];
"509
[e = _TXB2D0 *U + _data * -> -> 0 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 510: TXB2D1 = data[1];
"510
[e = _TXB2D1 *U + _data * -> -> 1 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 511: TXB2D2 = data[2];
"511
[e = _TXB2D2 *U + _data * -> -> 2 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 512: TXB2D3 = data[3];
"512
[e = _TXB2D3 *U + _data * -> -> 3 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 513: TXB2D4 = data[4];
"513
[e = _TXB2D4 *U + _data * -> -> 4 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 514: TXB2D5 = data[5];
"514
[e = _TXB2D5 *U + _data * -> -> 5 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 515: TXB2D6 = data[6];
"515
[e = _TXB2D6 *U + _data * -> -> 6 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 516: TXB2D7 = data[7];
"516
[e = _TXB2D7 *U + _data * -> -> 7 `i `x -> -> # *U _data `i `x ]
[; ;inc\CANlib.h: 518: TXB2CONbits.TXREQ = 0x01;
"518
[e = . . _TXB2CONbits 0 3 -> -> 1 `i `uc ]
[; ;inc\CANlib.h: 520: return;
"520
[e $UE 2135  ]
"521
}
[e :U 2164 ]
[; ;inc\CANlib.h: 521: }
[; ;inc\CANlib.h: 522: }
"522
[e :UE 2135 ]
}
"528
[v _CANreceiveMessage `(uc ~T0 @X0 1 ef1`*S2120 ]
"529
{
[; ;inc\CANlib.h: 528: BYTE CANreceiveMessage (CANmessage *msg)
[; ;inc\CANlib.h: 529: {
[e :U _CANreceiveMessage ]
"528
[v _msg `*S2120 ~T0 @X0 1 r1 ]
"529
[f ]
"530
[v _tamp `uc ~T0 @X0 1 a ]
"531
[v _error `uc ~T0 @X0 1 a ]
[; ;inc\CANlib.h: 530: BYTE tamp;
[; ;inc\CANlib.h: 531: BYTE error = 0;
[e = _error -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 533: if (COMSTATbits.RXB0OVFL == 0x01)
"533
[e $ ! == -> . . _COMSTATbits 3 2 `i -> 1 `i 2179  ]
[; ;inc\CANlib.h: 534: error |= CAN_RX_BUFFER_1_OVFL;
"534
[e =| _error -> . `E16106 0 `uc ]
[e :U 2179 ]
[; ;inc\CANlib.h: 536: if (COMSTATbits.RXB1OVFL == 0x01)
"536
[e $ ! == -> . . _COMSTATbits 3 1 `i -> 1 `i 2180  ]
[; ;inc\CANlib.h: 537: error |= CAN_RX_BUFFER_2_OVFL;
"537
[e =| _error -> . `E16106 1 `uc ]
[e :U 2180 ]
[; ;inc\CANlib.h: 540: if (RXB1CONbits.RXFUL ==0x01)
"540
[e $ ! == -> . . _RXB1CONbits 0 7 `i -> 1 `i 2181  ]
[; ;inc\CANlib.h: 541: {
"541
{
[; ;inc\CANlib.h: 542: msg->identifier = 0;
"542
[e = . *U _msg 0 -> -> -> 0 `i `l `ul ]
[; ;inc\CANlib.h: 543: msg->data[0] =RXB1D0;
"543
[e = *U + &U . *U _msg 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB1D0 ]
[; ;inc\CANlib.h: 544: msg->data[1] =RXB1D1;
"544
[e = *U + &U . *U _msg 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB1D1 ]
[; ;inc\CANlib.h: 545: msg->data[2] =RXB1D2;
"545
[e = *U + &U . *U _msg 1 * -> -> -> 2 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB1D2 ]
[; ;inc\CANlib.h: 546: msg->data[3] =RXB1D3;
"546
[e = *U + &U . *U _msg 1 * -> -> -> 3 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB1D3 ]
[; ;inc\CANlib.h: 547: msg->data[4] =RXB1D4;
"547
[e = *U + &U . *U _msg 1 * -> -> -> 4 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB1D4 ]
[; ;inc\CANlib.h: 548: msg->data[5] =RXB1D5;
"548
[e = *U + &U . *U _msg 1 * -> -> -> 5 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB1D5 ]
[; ;inc\CANlib.h: 549: msg->data[6] =RXB1D6;
"549
[e = *U + &U . *U _msg 1 * -> -> -> 6 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB1D6 ]
[; ;inc\CANlib.h: 550: msg->data[7] =RXB1D7;
"550
[e = *U + &U . *U _msg 1 * -> -> -> 7 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB1D7 ]
[; ;inc\CANlib.h: 552: msg->RTR = RXB1DLCbits.RXRTR;
"552
[e = . *U _msg 4 . . _RXB1DLCbits 0 6 ]
[; ;inc\CANlib.h: 554: msg->length = RXB1DLC & 0x0F;
"554
[e = . *U _msg 3 -> & -> _RXB1DLC `i -> 15 `i `uc ]
[; ;inc\CANlib.h: 556: msg->type = RXB1SIDLbits.EXID;
"556
[e = . *U _msg 2 . . _RXB1SIDLbits 0 3 ]
[; ;inc\CANlib.h: 558: if (RXB1SIDLbits.EXID == 0)
"558
[e $ ! == -> . . _RXB1SIDLbits 0 3 `i -> 0 `i 2182  ]
[; ;inc\CANlib.h: 559: {
"559
{
[; ;inc\CANlib.h: 560: msg->identifier = ((unsigned long)RXB1SIDH)<< 3;
"560
[e = . *U _msg 0 << -> _RXB1SIDH `ul -> 3 `i ]
[; ;inc\CANlib.h: 561: tamp = (RXB1SIDL >> 5 ) & 0x07;
"561
[e = _tamp -> & >> -> _RXB1SIDL `i -> 5 `i -> 7 `i `uc ]
[; ;inc\CANlib.h: 562: msg->identifier = msg->identifier + tamp;
"562
[e = . *U _msg 0 + . *U _msg 0 -> _tamp `ul ]
"563
}
[; ;inc\CANlib.h: 563: }
[e $U 2183  ]
"564
[e :U 2182 ]
[; ;inc\CANlib.h: 564: else
[; ;inc\CANlib.h: 565: {
"565
{
[; ;inc\CANlib.h: 566: msg->identifier = (unsigned long) RXB1EIDL;
"566
[e = . *U _msg 0 -> _RXB1EIDL `ul ]
[; ;inc\CANlib.h: 567: msg->identifier += ((unsigned long) RXB1EIDH) << 8;
"567
[e =+ . *U _msg 0 << -> _RXB1EIDH `ul -> 8 `i ]
[; ;inc\CANlib.h: 569: if (RXB1SIDLbits.EID16)
"569
[e $ ! != -> . . _RXB1SIDLbits 0 0 `i -> -> -> 0 `i `Vuc `i 2184  ]
[; ;inc\CANlib.h: 570: msg->identifier |= 0x00010000;
"570
[e =| . *U _msg 0 -> -> 65536 `l `ul ]
[e :U 2184 ]
[; ;inc\CANlib.h: 571: if (RXB1SIDLbits.EID17)
"571
[e $ ! != -> . . _RXB1SIDLbits 0 1 `i -> -> -> 0 `i `Vuc `i 2185  ]
[; ;inc\CANlib.h: 572: msg->identifier |= 0x00020000;
"572
[e =| . *U _msg 0 -> -> 131072 `l `ul ]
[e :U 2185 ]
[; ;inc\CANlib.h: 573: if (RXB1SIDLbits.SID0)
"573
[e $ ! != -> . . _RXB1SIDLbits 0 5 `i -> -> -> 0 `i `Vuc `i 2186  ]
[; ;inc\CANlib.h: 574: msg->identifier |= 0x00040000;
"574
[e =| . *U _msg 0 -> -> 262144 `l `ul ]
[e :U 2186 ]
[; ;inc\CANlib.h: 575: if (RXB1SIDLbits.SID1)
"575
[e $ ! != -> . . _RXB1SIDLbits 0 6 `i -> -> -> 0 `i `Vuc `i 2187  ]
[; ;inc\CANlib.h: 576: msg->identifier |= 0x00080000;
"576
[e =| . *U _msg 0 -> -> 524288 `l `ul ]
[e :U 2187 ]
[; ;inc\CANlib.h: 577: if (RXB1SIDLbits.SID2)
"577
[e $ ! != -> . . _RXB1SIDLbits 0 7 `i -> -> -> 0 `i `Vuc `i 2188  ]
[; ;inc\CANlib.h: 578: msg->identifier |= 0x00100000;
"578
[e =| . *U _msg 0 -> -> 1048576 `l `ul ]
[e :U 2188 ]
[; ;inc\CANlib.h: 580: msg->identifier |= ((unsigned long) RXB1SIDH) << 21;
"580
[e =| . *U _msg 0 << -> _RXB1SIDH `ul -> 21 `i ]
"581
}
[e :U 2183 ]
[; ;inc\CANlib.h: 581: }
[; ;inc\CANlib.h: 583: RXB1CONbits.RXFUL = 0x00;
"583
[e = . . _RXB1CONbits 0 7 -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 584: return (error);
"584
[e ) _error ]
[e $UE 2178  ]
"585
}
[e :U 2181 ]
[; ;inc\CANlib.h: 585: }
[; ;inc\CANlib.h: 587: if (RXB0CONbits.RXFUL ==0x01)
"587
[e $ ! == -> . . _RXB0CONbits 0 7 `i -> 1 `i 2189  ]
[; ;inc\CANlib.h: 588: {
"588
{
[; ;inc\CANlib.h: 589: msg->identifier = 0;
"589
[e = . *U _msg 0 -> -> -> 0 `i `l `ul ]
[; ;inc\CANlib.h: 590: msg->data[0] =RXB0D0;
"590
[e = *U + &U . *U _msg 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB0D0 ]
[; ;inc\CANlib.h: 591: msg->data[1] =RXB0D1;
"591
[e = *U + &U . *U _msg 1 * -> -> -> 1 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB0D1 ]
[; ;inc\CANlib.h: 592: msg->data[2] =RXB0D2;
"592
[e = *U + &U . *U _msg 1 * -> -> -> 2 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB0D2 ]
[; ;inc\CANlib.h: 593: msg->data[3] =RXB0D3;
"593
[e = *U + &U . *U _msg 1 * -> -> -> 3 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB0D3 ]
[; ;inc\CANlib.h: 594: msg->data[4] =RXB0D4;
"594
[e = *U + &U . *U _msg 1 * -> -> -> 4 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB0D4 ]
[; ;inc\CANlib.h: 595: msg->data[5] =RXB0D5;
"595
[e = *U + &U . *U _msg 1 * -> -> -> 5 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB0D5 ]
[; ;inc\CANlib.h: 596: msg->data[6] =RXB0D6;
"596
[e = *U + &U . *U _msg 1 * -> -> -> 6 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB0D6 ]
[; ;inc\CANlib.h: 597: msg->data[7] =RXB0D7;
"597
[e = *U + &U . *U _msg 1 * -> -> -> 7 `i `ui `ux -> -> # *U &U . *U _msg 1 `ui `ux _RXB0D7 ]
[; ;inc\CANlib.h: 599: msg->RTR = RXB0DLCbits.RXRTR;
"599
[e = . *U _msg 4 . . _RXB0DLCbits 0 6 ]
[; ;inc\CANlib.h: 601: msg->length = RXB0DLC & 0x0F;
"601
[e = . *U _msg 3 -> & -> _RXB0DLC `i -> 15 `i `uc ]
[; ;inc\CANlib.h: 603: msg->type = RXB0SIDLbits.EXID;
"603
[e = . *U _msg 2 . . _RXB0SIDLbits 0 3 ]
[; ;inc\CANlib.h: 605: if (RXB0SIDLbits.EXID == 0)
"605
[e $ ! == -> . . _RXB0SIDLbits 0 3 `i -> 0 `i 2190  ]
[; ;inc\CANlib.h: 606: {
"606
{
[; ;inc\CANlib.h: 607: msg->identifier = ((unsigned long)RXB0SIDH)<< 3;
"607
[e = . *U _msg 0 << -> _RXB0SIDH `ul -> 3 `i ]
[; ;inc\CANlib.h: 608: tamp = (RXB0SIDL >> 5 ) & 0x07;
"608
[e = _tamp -> & >> -> _RXB0SIDL `i -> 5 `i -> 7 `i `uc ]
[; ;inc\CANlib.h: 609: msg->identifier = msg->identifier + tamp;
"609
[e = . *U _msg 0 + . *U _msg 0 -> _tamp `ul ]
"610
}
[; ;inc\CANlib.h: 610: }
[e $U 2191  ]
"611
[e :U 2190 ]
[; ;inc\CANlib.h: 611: else
[; ;inc\CANlib.h: 612: {
"612
{
[; ;inc\CANlib.h: 613: msg->identifier = (unsigned long) RXB0EIDL;
"613
[e = . *U _msg 0 -> _RXB0EIDL `ul ]
[; ;inc\CANlib.h: 614: msg->identifier += ((unsigned long) RXB0EIDH) << 8;
"614
[e =+ . *U _msg 0 << -> _RXB0EIDH `ul -> 8 `i ]
[; ;inc\CANlib.h: 616: if (RXB0SIDLbits.EID16)
"616
[e $ ! != -> . . _RXB0SIDLbits 0 0 `i -> -> -> 0 `i `Vuc `i 2192  ]
[; ;inc\CANlib.h: 617: msg->identifier |= 0x00010000;
"617
[e =| . *U _msg 0 -> -> 65536 `l `ul ]
[e :U 2192 ]
[; ;inc\CANlib.h: 618: if (RXB0SIDLbits.EID17)
"618
[e $ ! != -> . . _RXB0SIDLbits 0 1 `i -> -> -> 0 `i `Vuc `i 2193  ]
[; ;inc\CANlib.h: 619: msg->identifier |= 0x00020000;
"619
[e =| . *U _msg 0 -> -> 131072 `l `ul ]
[e :U 2193 ]
[; ;inc\CANlib.h: 620: if (RXB0SIDLbits.SID0)
"620
[e $ ! != -> . . _RXB0SIDLbits 0 5 `i -> -> -> 0 `i `Vuc `i 2194  ]
[; ;inc\CANlib.h: 621: msg->identifier |= 0x00040000;
"621
[e =| . *U _msg 0 -> -> 262144 `l `ul ]
[e :U 2194 ]
[; ;inc\CANlib.h: 622: if (RXB0SIDLbits.SID1)
"622
[e $ ! != -> . . _RXB0SIDLbits 0 6 `i -> -> -> 0 `i `Vuc `i 2195  ]
[; ;inc\CANlib.h: 623: msg->identifier |= 0x00080000;
"623
[e =| . *U _msg 0 -> -> 524288 `l `ul ]
[e :U 2195 ]
[; ;inc\CANlib.h: 624: if (RXB0SIDLbits.SID2)
"624
[e $ ! != -> . . _RXB0SIDLbits 0 7 `i -> -> -> 0 `i `Vuc `i 2196  ]
[; ;inc\CANlib.h: 625: msg->identifier |= 0x00100000;
"625
[e =| . *U _msg 0 -> -> 1048576 `l `ul ]
[e :U 2196 ]
[; ;inc\CANlib.h: 627: msg->identifier |= ((unsigned long) RXB0SIDH) << 21;
"627
[e =| . *U _msg 0 << -> _RXB0SIDH `ul -> 21 `i ]
"629
}
[e :U 2191 ]
[; ;inc\CANlib.h: 629: }
[; ;inc\CANlib.h: 630: RXB0CONbits.RXFUL = 0x00;
"630
[e = . . _RXB0CONbits 0 7 -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 632: return (error);
"632
[e ) _error ]
[e $UE 2178  ]
"633
}
[e :U 2189 ]
[; ;inc\CANlib.h: 633: }
[; ;inc\CANlib.h: 634: }
"634
[e :UE 2178 ]
}
"640
[v _CANSetMask `(v ~T0 @X0 1 ef3`E16096`ul`E16062 ]
"641
{
[; ;inc\CANlib.h: 640: void CANSetMask(enum CAN_MASK numBuffer, unsigned long mask, enum CAN_CONFIG_FLAGS type)
[; ;inc\CANlib.h: 641: { unsigned long tamp;
[e :U _CANSetMask ]
"640
[v _numBuffer `E16096 ~T0 @X0 1 r1 ]
[v _mask `ul ~T0 @X0 1 r2 ]
[v _type `E16062 ~T0 @X0 1 r3 ]
"641
[f ]
[v _tamp `ul ~T0 @X0 1 a ]
[; ;inc\CANlib.h: 643: if ((numBuffer ==CAN_MASK_B1) && (type == CAN_CONFIG_STD_MSG))
"643
[e $ ! && == -> _numBuffer `i -> . `E16096 0 `i == -> _type `i -> . `E16062 11 `i 2198  ]
[; ;inc\CANlib.h: 644: {
"644
{
[; ;inc\CANlib.h: 645: tamp = (mask >> 3);
"645
[e = _tamp >> _mask -> 3 `i ]
[; ;inc\CANlib.h: 646: tamp = tamp & 0x000000FF;
"646
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 647: RXM0SIDH = (unsigned char) tamp;
"647
[e = _RXM0SIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 649: tamp = mask & 0x00000007;
"649
[e = _tamp & _mask -> -> -> 7 `i `l `ul ]
[; ;inc\CANlib.h: 650: tamp = tamp << 5;
"650
[e = _tamp << _tamp -> 5 `i ]
[; ;inc\CANlib.h: 651: RXM0SIDL = (unsigned char) tamp;
"651
[e = _RXM0SIDL -> _tamp `uc ]
"652
}
[e :U 2198 ]
[; ;inc\CANlib.h: 652: }
[; ;inc\CANlib.h: 654: if ((numBuffer ==CAN_MASK_B2) && (type == CAN_CONFIG_STD_MSG))
"654
[e $ ! && == -> _numBuffer `i -> . `E16096 1 `i == -> _type `i -> . `E16062 11 `i 2199  ]
[; ;inc\CANlib.h: 655: {
"655
{
[; ;inc\CANlib.h: 656: tamp = (mask >> 3);
"656
[e = _tamp >> _mask -> 3 `i ]
[; ;inc\CANlib.h: 657: tamp = tamp & 0x000000FF;
"657
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 658: RXM1SIDH = (unsigned char) tamp;
"658
[e = _RXM1SIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 660: tamp = mask & 0x00000007;
"660
[e = _tamp & _mask -> -> -> 7 `i `l `ul ]
[; ;inc\CANlib.h: 661: tamp = tamp << 5;
"661
[e = _tamp << _tamp -> 5 `i ]
[; ;inc\CANlib.h: 662: RXM1SIDL = (unsigned char) tamp;
"662
[e = _RXM1SIDL -> _tamp `uc ]
"663
}
[e :U 2199 ]
[; ;inc\CANlib.h: 663: }
[; ;inc\CANlib.h: 665: if ((numBuffer ==CAN_MASK_B1) && (type == CAN_CONFIG_XTD_MSG))
"665
[e $ ! && == -> _numBuffer `i -> . `E16096 0 `i == -> _type `i -> . `E16062 12 `i 2200  ]
[; ;inc\CANlib.h: 666: {
"666
{
[; ;inc\CANlib.h: 667: tamp = mask & 0x000000FF;
"667
[e = _tamp & _mask -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 668: RXM0EIDL = (unsigned char) tamp;
"668
[e = _RXM0EIDL -> _tamp `uc ]
[; ;inc\CANlib.h: 670: tamp = mask & 0x0000FF00;
"670
[e = _tamp & _mask -> -> 65280 `ui `ul ]
[; ;inc\CANlib.h: 671: tamp = tamp >> 8;
"671
[e = _tamp >> _tamp -> 8 `i ]
[; ;inc\CANlib.h: 672: RXM0EIDH = (unsigned char) tamp;
"672
[e = _RXM0EIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 674: if (mask & 0x00010000)
"674
[e $ ! != & _mask -> -> 65536 `l `ul -> -> 0 `i `ul 2201  ]
[; ;inc\CANlib.h: 675: RXM0SIDLbits.EID16 = 0x01;
"675
[e = . . _RXM0SIDLbits 0 0 -> -> 1 `i `uc ]
[e $U 2202  ]
"676
[e :U 2201 ]
[; ;inc\CANlib.h: 676: else
[; ;inc\CANlib.h: 677: RXM0SIDLbits.EID16 = 0x00;
"677
[e = . . _RXM0SIDLbits 0 0 -> -> 0 `i `uc ]
[e :U 2202 ]
[; ;inc\CANlib.h: 679: if (mask & 0x00020000)
"679
[e $ ! != & _mask -> -> 131072 `l `ul -> -> 0 `i `ul 2203  ]
[; ;inc\CANlib.h: 680: RXM0SIDLbits.EID17 = 0x01;
"680
[e = . . _RXM0SIDLbits 0 1 -> -> 1 `i `uc ]
[e $U 2204  ]
"681
[e :U 2203 ]
[; ;inc\CANlib.h: 681: else
[; ;inc\CANlib.h: 682: RXM0SIDLbits.EID17 = 0x00;
"682
[e = . . _RXM0SIDLbits 0 1 -> -> 0 `i `uc ]
[e :U 2204 ]
[; ;inc\CANlib.h: 684: if (mask & 0x00040000)
"684
[e $ ! != & _mask -> -> 262144 `l `ul -> -> 0 `i `ul 2205  ]
[; ;inc\CANlib.h: 685: RXM0SIDLbits.SID0 = 0x01;
"685
[e = . . _RXM0SIDLbits 0 5 -> -> 1 `i `uc ]
[e $U 2206  ]
"686
[e :U 2205 ]
[; ;inc\CANlib.h: 686: else
[; ;inc\CANlib.h: 687: RXM0SIDLbits.SID0 = 0x00;
"687
[e = . . _RXM0SIDLbits 0 5 -> -> 0 `i `uc ]
[e :U 2206 ]
[; ;inc\CANlib.h: 689: if (mask & 0x00080000)
"689
[e $ ! != & _mask -> -> 524288 `l `ul -> -> 0 `i `ul 2207  ]
[; ;inc\CANlib.h: 690: RXM0SIDLbits.SID1 = 0x01;
"690
[e = . . _RXM0SIDLbits 0 6 -> -> 1 `i `uc ]
[e $U 2208  ]
"691
[e :U 2207 ]
[; ;inc\CANlib.h: 691: else
[; ;inc\CANlib.h: 692: RXM0SIDLbits.SID1 = 0x00;
"692
[e = . . _RXM0SIDLbits 0 6 -> -> 0 `i `uc ]
[e :U 2208 ]
[; ;inc\CANlib.h: 694: if (mask & 0x00100000)
"694
[e $ ! != & _mask -> -> 1048576 `l `ul -> -> 0 `i `ul 2209  ]
[; ;inc\CANlib.h: 695: RXM0SIDLbits.SID2 = 0x01 ;
"695
[e = . . _RXM0SIDLbits 0 7 -> -> 1 `i `uc ]
[e $U 2210  ]
"696
[e :U 2209 ]
[; ;inc\CANlib.h: 696: else
[; ;inc\CANlib.h: 697: RXM0SIDLbits.SID2 = 0x00 ;
"697
[e = . . _RXM0SIDLbits 0 7 -> -> 0 `i `uc ]
[e :U 2210 ]
[; ;inc\CANlib.h: 699: tamp = (mask >> 21);
"699
[e = _tamp >> _mask -> 21 `i ]
[; ;inc\CANlib.h: 700: tamp = tamp & 0x000000FF;
"700
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 701: RXM0SIDH = (unsigned char) tamp;
"701
[e = _RXM0SIDH -> _tamp `uc ]
"702
}
[e :U 2200 ]
[; ;inc\CANlib.h: 702: }
[; ;inc\CANlib.h: 704: if ((numBuffer ==CAN_MASK_B2) && (type == CAN_CONFIG_XTD_MSG))
"704
[e $ ! && == -> _numBuffer `i -> . `E16096 1 `i == -> _type `i -> . `E16062 12 `i 2211  ]
[; ;inc\CANlib.h: 705: {
"705
{
[; ;inc\CANlib.h: 706: tamp = mask & 0x000000FF;
"706
[e = _tamp & _mask -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 707: RXM1EIDL = (unsigned char) tamp;
"707
[e = _RXM1EIDL -> _tamp `uc ]
[; ;inc\CANlib.h: 709: tamp = mask & 0x0000FF00;
"709
[e = _tamp & _mask -> -> 65280 `ui `ul ]
[; ;inc\CANlib.h: 710: tamp = tamp >> 8;
"710
[e = _tamp >> _tamp -> 8 `i ]
[; ;inc\CANlib.h: 711: RXM1EIDH = (unsigned char) tamp;
"711
[e = _RXM1EIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 713: if (mask & 0x00010000)
"713
[e $ ! != & _mask -> -> 65536 `l `ul -> -> 0 `i `ul 2212  ]
[; ;inc\CANlib.h: 714: RXM1SIDLbits.EID16 = 0x01;
"714
[e = . . _RXM1SIDLbits 0 0 -> -> 1 `i `uc ]
[e $U 2213  ]
"715
[e :U 2212 ]
[; ;inc\CANlib.h: 715: else
[; ;inc\CANlib.h: 716: RXM1SIDLbits.EID16 = 0x00;
"716
[e = . . _RXM1SIDLbits 0 0 -> -> 0 `i `uc ]
[e :U 2213 ]
[; ;inc\CANlib.h: 718: if (mask & 0x00020000)
"718
[e $ ! != & _mask -> -> 131072 `l `ul -> -> 0 `i `ul 2214  ]
[; ;inc\CANlib.h: 719: RXM1SIDLbits.EID17 = 0x01;
"719
[e = . . _RXM1SIDLbits 0 1 -> -> 1 `i `uc ]
[e $U 2215  ]
"720
[e :U 2214 ]
[; ;inc\CANlib.h: 720: else
[; ;inc\CANlib.h: 721: RXM1SIDLbits.EID17 = 0x00;
"721
[e = . . _RXM1SIDLbits 0 1 -> -> 0 `i `uc ]
[e :U 2215 ]
[; ;inc\CANlib.h: 723: if (mask & 0x00040000)
"723
[e $ ! != & _mask -> -> 262144 `l `ul -> -> 0 `i `ul 2216  ]
[; ;inc\CANlib.h: 724: RXM1SIDLbits.SID0 = 0x01;
"724
[e = . . _RXM1SIDLbits 0 5 -> -> 1 `i `uc ]
[e $U 2217  ]
"725
[e :U 2216 ]
[; ;inc\CANlib.h: 725: else
[; ;inc\CANlib.h: 726: RXM1SIDLbits.SID0 = 0x00;
"726
[e = . . _RXM1SIDLbits 0 5 -> -> 0 `i `uc ]
[e :U 2217 ]
[; ;inc\CANlib.h: 728: if (mask & 0x00080000)
"728
[e $ ! != & _mask -> -> 524288 `l `ul -> -> 0 `i `ul 2218  ]
[; ;inc\CANlib.h: 729: RXM1SIDLbits.SID1 = 0x01;
"729
[e = . . _RXM1SIDLbits 0 6 -> -> 1 `i `uc ]
[e $U 2219  ]
"730
[e :U 2218 ]
[; ;inc\CANlib.h: 730: else
[; ;inc\CANlib.h: 731: RXM1SIDLbits.SID1 = 0x00;
"731
[e = . . _RXM1SIDLbits 0 6 -> -> 0 `i `uc ]
[e :U 2219 ]
[; ;inc\CANlib.h: 733: if (mask & 0x00100000)
"733
[e $ ! != & _mask -> -> 1048576 `l `ul -> -> 0 `i `ul 2220  ]
[; ;inc\CANlib.h: 734: RXM1SIDLbits.SID2 = 0x01 ;
"734
[e = . . _RXM1SIDLbits 0 7 -> -> 1 `i `uc ]
[e $U 2221  ]
"735
[e :U 2220 ]
[; ;inc\CANlib.h: 735: else
[; ;inc\CANlib.h: 736: RXM1SIDLbits.SID2 = 0x00 ;
"736
[e = . . _RXM1SIDLbits 0 7 -> -> 0 `i `uc ]
[e :U 2221 ]
[; ;inc\CANlib.h: 738: tamp = (mask >> 21);
"738
[e = _tamp >> _mask -> 21 `i ]
[; ;inc\CANlib.h: 739: tamp = tamp & 0x000000FF;
"739
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 740: RXM1SIDH = (unsigned char) tamp;
"740
[e = _RXM1SIDH -> _tamp `uc ]
"741
}
[e :U 2211 ]
[; ;inc\CANlib.h: 741: }
[; ;inc\CANlib.h: 742: }
"742
[e :UE 2197 ]
}
"748
[v _CANSetFilter `(v ~T0 @X0 1 ef3`E16099`ul`E16062 ]
"749
{
[; ;inc\CANlib.h: 748: void CANSetFilter(enum CAN_FILTER numBuffer, unsigned long filter, enum CAN_CONFIG_FLAGS type)
[; ;inc\CANlib.h: 749: {
[e :U _CANSetFilter ]
"748
[v _numBuffer `E16099 ~T0 @X0 1 r1 ]
[v _filter `ul ~T0 @X0 1 r2 ]
[v _type `E16062 ~T0 @X0 1 r3 ]
"749
[f ]
"750
[v _tamp `ul ~T0 @X0 1 a ]
[; ;inc\CANlib.h: 750: unsigned long tamp;
[; ;inc\CANlib.h: 752: if ((numBuffer ==CAN_FILTER_B1_F1) && (type == CAN_CONFIG_STD_MSG))
"752
[e $ ! && == -> _numBuffer `i -> . `E16099 0 `i == -> _type `i -> . `E16062 11 `i 2223  ]
[; ;inc\CANlib.h: 753: {
"753
{
[; ;inc\CANlib.h: 754: RXF0SIDLbits.EXIDEN = 0x00;
"754
[e = . . _RXF0SIDLbits 0 3 -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 756: tamp = (filter >> 3);
"756
[e = _tamp >> _filter -> 3 `i ]
[; ;inc\CANlib.h: 757: tamp = tamp & 0x000000FF;
"757
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 758: RXF0SIDH = (unsigned char) tamp;
"758
[e = _RXF0SIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 760: tamp = filter & 0x00000007;
"760
[e = _tamp & _filter -> -> -> 7 `i `l `ul ]
[; ;inc\CANlib.h: 761: tamp = tamp << 5;
"761
[e = _tamp << _tamp -> 5 `i ]
[; ;inc\CANlib.h: 762: RXF0SIDL = (unsigned char) tamp;
"762
[e = _RXF0SIDL -> _tamp `uc ]
"763
}
[e :U 2223 ]
[; ;inc\CANlib.h: 763: }
[; ;inc\CANlib.h: 765: if ((numBuffer ==CAN_FILTER_B1_F2) && (type == CAN_CONFIG_STD_MSG))
"765
[e $ ! && == -> _numBuffer `i -> . `E16099 1 `i == -> _type `i -> . `E16062 11 `i 2224  ]
[; ;inc\CANlib.h: 766: {
"766
{
[; ;inc\CANlib.h: 767: RXF1SIDLbits.EXIDEN = 0x00;
"767
[e = . . _RXF1SIDLbits 0 3 -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 769: tamp = (filter >> 3);
"769
[e = _tamp >> _filter -> 3 `i ]
[; ;inc\CANlib.h: 770: tamp = tamp & 0x000000FF;
"770
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 771: RXF1SIDH = (unsigned char) tamp;
"771
[e = _RXF1SIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 773: tamp = filter & 0x00000007;
"773
[e = _tamp & _filter -> -> -> 7 `i `l `ul ]
[; ;inc\CANlib.h: 774: tamp = tamp << 5;
"774
[e = _tamp << _tamp -> 5 `i ]
[; ;inc\CANlib.h: 775: RXF1SIDL = (unsigned char) tamp;
"775
[e = _RXF1SIDL -> _tamp `uc ]
"776
}
[e :U 2224 ]
[; ;inc\CANlib.h: 776: }
[; ;inc\CANlib.h: 778: if ((numBuffer ==CAN_FILTER_B2_F1) && (type == CAN_CONFIG_STD_MSG))
"778
[e $ ! && == -> _numBuffer `i -> . `E16099 2 `i == -> _type `i -> . `E16062 11 `i 2225  ]
[; ;inc\CANlib.h: 779: {
"779
{
[; ;inc\CANlib.h: 780: RXF2SIDLbits.EXIDEN = 0x00;
"780
[e = . . _RXF2SIDLbits 0 3 -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 782: tamp = (filter >> 3);
"782
[e = _tamp >> _filter -> 3 `i ]
[; ;inc\CANlib.h: 783: tamp = tamp & 0x000000FF;
"783
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 784: RXF2SIDH = (unsigned char) tamp;
"784
[e = _RXF2SIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 786: tamp = filter & 0x00000007;
"786
[e = _tamp & _filter -> -> -> 7 `i `l `ul ]
[; ;inc\CANlib.h: 787: tamp = tamp << 5;
"787
[e = _tamp << _tamp -> 5 `i ]
[; ;inc\CANlib.h: 788: RXF2SIDL = (unsigned char) tamp;
"788
[e = _RXF2SIDL -> _tamp `uc ]
"789
}
[e :U 2225 ]
[; ;inc\CANlib.h: 789: }
[; ;inc\CANlib.h: 791: if ((numBuffer ==CAN_FILTER_B2_F2) && (type == CAN_CONFIG_STD_MSG))
"791
[e $ ! && == -> _numBuffer `i -> . `E16099 3 `i == -> _type `i -> . `E16062 11 `i 2226  ]
[; ;inc\CANlib.h: 792: {
"792
{
[; ;inc\CANlib.h: 793: RXF3SIDLbits.EXIDEN = 0x00;
"793
[e = . . _RXF3SIDLbits 0 3 -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 795: tamp = (filter >> 3);
"795
[e = _tamp >> _filter -> 3 `i ]
[; ;inc\CANlib.h: 796: tamp = tamp & 0x000000FF;
"796
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 797: RXF3SIDH = (unsigned char) tamp;
"797
[e = _RXF3SIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 799: tamp = filter & 0x00000007;
"799
[e = _tamp & _filter -> -> -> 7 `i `l `ul ]
[; ;inc\CANlib.h: 800: tamp = tamp << 5;
"800
[e = _tamp << _tamp -> 5 `i ]
[; ;inc\CANlib.h: 801: RXF3SIDL = (unsigned char) tamp;
"801
[e = _RXF3SIDL -> _tamp `uc ]
"802
}
[e :U 2226 ]
[; ;inc\CANlib.h: 802: }
[; ;inc\CANlib.h: 804: if ((numBuffer ==CAN_FILTER_B2_F3) && (type == CAN_CONFIG_STD_MSG))
"804
[e $ ! && == -> _numBuffer `i -> . `E16099 4 `i == -> _type `i -> . `E16062 11 `i 2227  ]
[; ;inc\CANlib.h: 805: {
"805
{
[; ;inc\CANlib.h: 806: RXF4SIDLbits.EXIDEN = 0x00;
"806
[e = . . _RXF4SIDLbits 0 3 -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 808: tamp = (filter >> 3);
"808
[e = _tamp >> _filter -> 3 `i ]
[; ;inc\CANlib.h: 809: tamp = tamp & 0x000000FF;
"809
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 810: RXF4SIDH = (unsigned char) tamp;
"810
[e = _RXF4SIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 812: tamp = filter & 0x00000007;
"812
[e = _tamp & _filter -> -> -> 7 `i `l `ul ]
[; ;inc\CANlib.h: 813: tamp = tamp << 5;
"813
[e = _tamp << _tamp -> 5 `i ]
[; ;inc\CANlib.h: 814: RXF4SIDL = (unsigned char) tamp;
"814
[e = _RXF4SIDL -> _tamp `uc ]
"815
}
[e :U 2227 ]
[; ;inc\CANlib.h: 815: }
[; ;inc\CANlib.h: 817: if ((numBuffer ==CAN_FILTER_B2_F4) && (type == CAN_CONFIG_STD_MSG))
"817
[e $ ! && == -> _numBuffer `i -> . `E16099 5 `i == -> _type `i -> . `E16062 11 `i 2228  ]
[; ;inc\CANlib.h: 818: {
"818
{
[; ;inc\CANlib.h: 819: RXF5SIDLbits.EXIDEN = 0x00;
"819
[e = . . _RXF5SIDLbits 0 3 -> -> 0 `i `uc ]
[; ;inc\CANlib.h: 821: tamp = (filter >> 3);
"821
[e = _tamp >> _filter -> 3 `i ]
[; ;inc\CANlib.h: 822: tamp = tamp & 0x000000FF;
"822
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 823: RXF5SIDH = (unsigned char) tamp;
"823
[e = _RXF5SIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 825: tamp = filter & 0x00000007;
"825
[e = _tamp & _filter -> -> -> 7 `i `l `ul ]
[; ;inc\CANlib.h: 826: tamp = tamp << 5;
"826
[e = _tamp << _tamp -> 5 `i ]
[; ;inc\CANlib.h: 827: RXF5SIDL = (unsigned char) tamp;
"827
[e = _RXF5SIDL -> _tamp `uc ]
"828
}
[e :U 2228 ]
[; ;inc\CANlib.h: 828: }
[; ;inc\CANlib.h: 831: if ((numBuffer ==CAN_FILTER_B1_F1) && (type == CAN_CONFIG_XTD_MSG))
"831
[e $ ! && == -> _numBuffer `i -> . `E16099 0 `i == -> _type `i -> . `E16062 12 `i 2229  ]
[; ;inc\CANlib.h: 832: {
"832
{
[; ;inc\CANlib.h: 833: RXF0SIDLbits.EXIDEN = 0x01;
"833
[e = . . _RXF0SIDLbits 0 3 -> -> 1 `i `uc ]
[; ;inc\CANlib.h: 835: tamp = filter & 0x000000FF;
"835
[e = _tamp & _filter -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 836: RXF0EIDL = (unsigned char) tamp;
"836
[e = _RXF0EIDL -> _tamp `uc ]
[; ;inc\CANlib.h: 838: tamp = filter & 0x0000FF00;
"838
[e = _tamp & _filter -> -> 65280 `ui `ul ]
[; ;inc\CANlib.h: 839: tamp = tamp >> 8;
"839
[e = _tamp >> _tamp -> 8 `i ]
[; ;inc\CANlib.h: 840: RXF0EIDH = (unsigned char) tamp;
"840
[e = _RXF0EIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 842: if (filter & 0x00010000)
"842
[e $ ! != & _filter -> -> 65536 `l `ul -> -> 0 `i `ul 2230  ]
[; ;inc\CANlib.h: 843: RXF0SIDLbits.EID16 = 0x01;
"843
[e = . . _RXF0SIDLbits 0 0 -> -> 1 `i `uc ]
[e $U 2231  ]
"844
[e :U 2230 ]
[; ;inc\CANlib.h: 844: else
[; ;inc\CANlib.h: 845: RXF0SIDLbits.EID16 = 0x00;
"845
[e = . . _RXF0SIDLbits 0 0 -> -> 0 `i `uc ]
[e :U 2231 ]
[; ;inc\CANlib.h: 847: if (filter & 0x00020000)
"847
[e $ ! != & _filter -> -> 131072 `l `ul -> -> 0 `i `ul 2232  ]
[; ;inc\CANlib.h: 848: RXF0SIDLbits.EID17 = 0x01;
"848
[e = . . _RXF0SIDLbits 0 1 -> -> 1 `i `uc ]
[e $U 2233  ]
"849
[e :U 2232 ]
[; ;inc\CANlib.h: 849: else
[; ;inc\CANlib.h: 850: RXF0SIDLbits.EID17 = 0x00;
"850
[e = . . _RXF0SIDLbits 0 1 -> -> 0 `i `uc ]
[e :U 2233 ]
[; ;inc\CANlib.h: 852: if (filter & 0x00040000)
"852
[e $ ! != & _filter -> -> 262144 `l `ul -> -> 0 `i `ul 2234  ]
[; ;inc\CANlib.h: 853: RXF0SIDLbits.SID0 = 0x01;
"853
[e = . . _RXF0SIDLbits 0 5 -> -> 1 `i `uc ]
[e $U 2235  ]
"854
[e :U 2234 ]
[; ;inc\CANlib.h: 854: else
[; ;inc\CANlib.h: 855: RXF0SIDLbits.SID0 = 0x00;
"855
[e = . . _RXF0SIDLbits 0 5 -> -> 0 `i `uc ]
[e :U 2235 ]
[; ;inc\CANlib.h: 857: if (filter & 0x00080000)
"857
[e $ ! != & _filter -> -> 524288 `l `ul -> -> 0 `i `ul 2236  ]
[; ;inc\CANlib.h: 858: RXF0SIDLbits.SID1 = 0x01;
"858
[e = . . _RXF0SIDLbits 0 6 -> -> 1 `i `uc ]
[e $U 2237  ]
"859
[e :U 2236 ]
[; ;inc\CANlib.h: 859: else
[; ;inc\CANlib.h: 860: RXF0SIDLbits.SID1 = 0x00;
"860
[e = . . _RXF0SIDLbits 0 6 -> -> 0 `i `uc ]
[e :U 2237 ]
[; ;inc\CANlib.h: 862: if (filter & 0x00100000)
"862
[e $ ! != & _filter -> -> 1048576 `l `ul -> -> 0 `i `ul 2238  ]
[; ;inc\CANlib.h: 863: RXF0SIDLbits.SID2 = 0x01 ;
"863
[e = . . _RXF0SIDLbits 0 7 -> -> 1 `i `uc ]
[e $U 2239  ]
"864
[e :U 2238 ]
[; ;inc\CANlib.h: 864: else
[; ;inc\CANlib.h: 865: RXF0SIDLbits.SID2 = 0x00 ;
"865
[e = . . _RXF0SIDLbits 0 7 -> -> 0 `i `uc ]
[e :U 2239 ]
[; ;inc\CANlib.h: 867: tamp = (filter >> 21);
"867
[e = _tamp >> _filter -> 21 `i ]
[; ;inc\CANlib.h: 868: tamp = tamp & 0x000000FF;
"868
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 869: RXF0SIDH = (unsigned char) tamp;
"869
[e = _RXF0SIDH -> _tamp `uc ]
"870
}
[e :U 2229 ]
[; ;inc\CANlib.h: 870: }
[; ;inc\CANlib.h: 872: if ((numBuffer ==CAN_FILTER_B1_F2) && (type == CAN_CONFIG_XTD_MSG))
"872
[e $ ! && == -> _numBuffer `i -> . `E16099 1 `i == -> _type `i -> . `E16062 12 `i 2240  ]
[; ;inc\CANlib.h: 873: {
"873
{
[; ;inc\CANlib.h: 874: RXF1SIDLbits.EXIDEN = 0x01;
"874
[e = . . _RXF1SIDLbits 0 3 -> -> 1 `i `uc ]
[; ;inc\CANlib.h: 876: tamp = filter & 0x000000FF;
"876
[e = _tamp & _filter -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 877: RXF1EIDL = (unsigned char) tamp;
"877
[e = _RXF1EIDL -> _tamp `uc ]
[; ;inc\CANlib.h: 879: tamp = filter & 0x0000FF00;
"879
[e = _tamp & _filter -> -> 65280 `ui `ul ]
[; ;inc\CANlib.h: 880: tamp = tamp >> 8;
"880
[e = _tamp >> _tamp -> 8 `i ]
[; ;inc\CANlib.h: 881: RXF1EIDH = (unsigned char) tamp;
"881
[e = _RXF1EIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 883: if (filter & 0x00010000)
"883
[e $ ! != & _filter -> -> 65536 `l `ul -> -> 0 `i `ul 2241  ]
[; ;inc\CANlib.h: 884: RXF1SIDLbits.EID16 = 0x01;
"884
[e = . . _RXF1SIDLbits 0 0 -> -> 1 `i `uc ]
[e $U 2242  ]
"885
[e :U 2241 ]
[; ;inc\CANlib.h: 885: else
[; ;inc\CANlib.h: 886: RXF1SIDLbits.EID16 = 0x00;
"886
[e = . . _RXF1SIDLbits 0 0 -> -> 0 `i `uc ]
[e :U 2242 ]
[; ;inc\CANlib.h: 888: if (filter & 0x00020000)
"888
[e $ ! != & _filter -> -> 131072 `l `ul -> -> 0 `i `ul 2243  ]
[; ;inc\CANlib.h: 889: RXF1SIDLbits.EID17 = 0x01;
"889
[e = . . _RXF1SIDLbits 0 1 -> -> 1 `i `uc ]
[e $U 2244  ]
"890
[e :U 2243 ]
[; ;inc\CANlib.h: 890: else
[; ;inc\CANlib.h: 891: RXF1SIDLbits.EID17 = 0x00;
"891
[e = . . _RXF1SIDLbits 0 1 -> -> 0 `i `uc ]
[e :U 2244 ]
[; ;inc\CANlib.h: 893: if (filter & 0x00040000)
"893
[e $ ! != & _filter -> -> 262144 `l `ul -> -> 0 `i `ul 2245  ]
[; ;inc\CANlib.h: 894: RXF1SIDLbits.SID0 = 0x01;
"894
[e = . . _RXF1SIDLbits 0 5 -> -> 1 `i `uc ]
[e $U 2246  ]
"895
[e :U 2245 ]
[; ;inc\CANlib.h: 895: else
[; ;inc\CANlib.h: 896: RXF1SIDLbits.SID0 = 0x00;
"896
[e = . . _RXF1SIDLbits 0 5 -> -> 0 `i `uc ]
[e :U 2246 ]
[; ;inc\CANlib.h: 898: if (filter & 0x00080000)
"898
[e $ ! != & _filter -> -> 524288 `l `ul -> -> 0 `i `ul 2247  ]
[; ;inc\CANlib.h: 899: RXF1SIDLbits.SID1 = 0x01;
"899
[e = . . _RXF1SIDLbits 0 6 -> -> 1 `i `uc ]
[e $U 2248  ]
"900
[e :U 2247 ]
[; ;inc\CANlib.h: 900: else
[; ;inc\CANlib.h: 901: RXF1SIDLbits.SID1 = 0x00;
"901
[e = . . _RXF1SIDLbits 0 6 -> -> 0 `i `uc ]
[e :U 2248 ]
[; ;inc\CANlib.h: 903: if (filter & 0x00100000)
"903
[e $ ! != & _filter -> -> 1048576 `l `ul -> -> 0 `i `ul 2249  ]
[; ;inc\CANlib.h: 904: RXF1SIDLbits.SID2 = 0x01 ;
"904
[e = . . _RXF1SIDLbits 0 7 -> -> 1 `i `uc ]
[e $U 2250  ]
"905
[e :U 2249 ]
[; ;inc\CANlib.h: 905: else
[; ;inc\CANlib.h: 906: RXF1SIDLbits.SID2 = 0x00 ;
"906
[e = . . _RXF1SIDLbits 0 7 -> -> 0 `i `uc ]
[e :U 2250 ]
[; ;inc\CANlib.h: 908: tamp = (filter >> 21);
"908
[e = _tamp >> _filter -> 21 `i ]
[; ;inc\CANlib.h: 909: tamp = tamp & 0x000000FF;
"909
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 910: RXF1SIDH = (unsigned char) tamp;
"910
[e = _RXF1SIDH -> _tamp `uc ]
"911
}
[e :U 2240 ]
[; ;inc\CANlib.h: 911: }
[; ;inc\CANlib.h: 914: if ((numBuffer ==CAN_FILTER_B2_F1) && (type == CAN_CONFIG_XTD_MSG))
"914
[e $ ! && == -> _numBuffer `i -> . `E16099 2 `i == -> _type `i -> . `E16062 12 `i 2251  ]
[; ;inc\CANlib.h: 915: {
"915
{
[; ;inc\CANlib.h: 916: RXF2SIDLbits.EXIDEN = 0x01;
"916
[e = . . _RXF2SIDLbits 0 3 -> -> 1 `i `uc ]
[; ;inc\CANlib.h: 918: tamp = filter & 0x000000FF;
"918
[e = _tamp & _filter -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 919: RXF2EIDL = (unsigned char) tamp;
"919
[e = _RXF2EIDL -> _tamp `uc ]
[; ;inc\CANlib.h: 921: tamp = filter & 0x0000FF00;
"921
[e = _tamp & _filter -> -> 65280 `ui `ul ]
[; ;inc\CANlib.h: 922: tamp = tamp >> 8;
"922
[e = _tamp >> _tamp -> 8 `i ]
[; ;inc\CANlib.h: 923: RXF2EIDH = (unsigned char) tamp;
"923
[e = _RXF2EIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 925: if (filter & 0x00010000)
"925
[e $ ! != & _filter -> -> 65536 `l `ul -> -> 0 `i `ul 2252  ]
[; ;inc\CANlib.h: 926: RXF2SIDLbits.EID16 = 0x01;
"926
[e = . . _RXF2SIDLbits 0 0 -> -> 1 `i `uc ]
[e $U 2253  ]
"927
[e :U 2252 ]
[; ;inc\CANlib.h: 927: else
[; ;inc\CANlib.h: 928: RXF2SIDLbits.EID16 = 0x00;
"928
[e = . . _RXF2SIDLbits 0 0 -> -> 0 `i `uc ]
[e :U 2253 ]
[; ;inc\CANlib.h: 930: if (filter & 0x00020000)
"930
[e $ ! != & _filter -> -> 131072 `l `ul -> -> 0 `i `ul 2254  ]
[; ;inc\CANlib.h: 931: RXF2SIDLbits.EID17 = 0x01;
"931
[e = . . _RXF2SIDLbits 0 1 -> -> 1 `i `uc ]
[e $U 2255  ]
"932
[e :U 2254 ]
[; ;inc\CANlib.h: 932: else
[; ;inc\CANlib.h: 933: RXF2SIDLbits.EID17 = 0x00;
"933
[e = . . _RXF2SIDLbits 0 1 -> -> 0 `i `uc ]
[e :U 2255 ]
[; ;inc\CANlib.h: 935: if (filter & 0x00040000)
"935
[e $ ! != & _filter -> -> 262144 `l `ul -> -> 0 `i `ul 2256  ]
[; ;inc\CANlib.h: 936: RXF2SIDLbits.SID0 = 0x01;
"936
[e = . . _RXF2SIDLbits 0 5 -> -> 1 `i `uc ]
[e $U 2257  ]
"937
[e :U 2256 ]
[; ;inc\CANlib.h: 937: else
[; ;inc\CANlib.h: 938: RXF2SIDLbits.SID0 = 0x00;
"938
[e = . . _RXF2SIDLbits 0 5 -> -> 0 `i `uc ]
[e :U 2257 ]
[; ;inc\CANlib.h: 940: if (filter & 0x00080000)
"940
[e $ ! != & _filter -> -> 524288 `l `ul -> -> 0 `i `ul 2258  ]
[; ;inc\CANlib.h: 941: RXF2SIDLbits.SID1 = 0x01;
"941
[e = . . _RXF2SIDLbits 0 6 -> -> 1 `i `uc ]
[e $U 2259  ]
"942
[e :U 2258 ]
[; ;inc\CANlib.h: 942: else
[; ;inc\CANlib.h: 943: RXF2SIDLbits.SID1 = 0x00;
"943
[e = . . _RXF2SIDLbits 0 6 -> -> 0 `i `uc ]
[e :U 2259 ]
[; ;inc\CANlib.h: 945: if (filter & 0x00100000)
"945
[e $ ! != & _filter -> -> 1048576 `l `ul -> -> 0 `i `ul 2260  ]
[; ;inc\CANlib.h: 946: RXF2SIDLbits.SID2 = 0x01 ;
"946
[e = . . _RXF2SIDLbits 0 7 -> -> 1 `i `uc ]
[e $U 2261  ]
"947
[e :U 2260 ]
[; ;inc\CANlib.h: 947: else
[; ;inc\CANlib.h: 948: RXF2SIDLbits.SID2 = 0x00 ;
"948
[e = . . _RXF2SIDLbits 0 7 -> -> 0 `i `uc ]
[e :U 2261 ]
[; ;inc\CANlib.h: 950: tamp = (filter >> 21);
"950
[e = _tamp >> _filter -> 21 `i ]
[; ;inc\CANlib.h: 951: tamp = tamp & 0x000000FF;
"951
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 952: RXF2SIDH = (unsigned char) tamp;
"952
[e = _RXF2SIDH -> _tamp `uc ]
"953
}
[e :U 2251 ]
[; ;inc\CANlib.h: 953: }
[; ;inc\CANlib.h: 955: if ((numBuffer ==CAN_FILTER_B2_F2) && (type == CAN_CONFIG_XTD_MSG))
"955
[e $ ! && == -> _numBuffer `i -> . `E16099 3 `i == -> _type `i -> . `E16062 12 `i 2262  ]
[; ;inc\CANlib.h: 956: {
"956
{
[; ;inc\CANlib.h: 957: RXF3SIDLbits.EXIDEN = 0x01;
"957
[e = . . _RXF3SIDLbits 0 3 -> -> 1 `i `uc ]
[; ;inc\CANlib.h: 959: tamp = filter & 0x000000FF;
"959
[e = _tamp & _filter -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 960: RXF3EIDL = (unsigned char) tamp;
"960
[e = _RXF3EIDL -> _tamp `uc ]
[; ;inc\CANlib.h: 962: tamp = filter & 0x0000FF00;
"962
[e = _tamp & _filter -> -> 65280 `ui `ul ]
[; ;inc\CANlib.h: 963: tamp = tamp >> 8;
"963
[e = _tamp >> _tamp -> 8 `i ]
[; ;inc\CANlib.h: 964: RXF3EIDH = (unsigned char) tamp;
"964
[e = _RXF3EIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 966: if (filter & 0x00010000)
"966
[e $ ! != & _filter -> -> 65536 `l `ul -> -> 0 `i `ul 2263  ]
[; ;inc\CANlib.h: 967: RXF3SIDLbits.EID16 = 0x01;
"967
[e = . . _RXF3SIDLbits 0 0 -> -> 1 `i `uc ]
[e $U 2264  ]
"968
[e :U 2263 ]
[; ;inc\CANlib.h: 968: else
[; ;inc\CANlib.h: 969: RXF3SIDLbits.EID16 = 0x00;
"969
[e = . . _RXF3SIDLbits 0 0 -> -> 0 `i `uc ]
[e :U 2264 ]
[; ;inc\CANlib.h: 971: if (filter & 0x00020000)
"971
[e $ ! != & _filter -> -> 131072 `l `ul -> -> 0 `i `ul 2265  ]
[; ;inc\CANlib.h: 972: RXF3SIDLbits.EID17 = 0x01;
"972
[e = . . _RXF3SIDLbits 0 1 -> -> 1 `i `uc ]
[e $U 2266  ]
"973
[e :U 2265 ]
[; ;inc\CANlib.h: 973: else
[; ;inc\CANlib.h: 974: RXF3SIDLbits.EID17 = 0x00;
"974
[e = . . _RXF3SIDLbits 0 1 -> -> 0 `i `uc ]
[e :U 2266 ]
[; ;inc\CANlib.h: 976: if (filter & 0x00040000)
"976
[e $ ! != & _filter -> -> 262144 `l `ul -> -> 0 `i `ul 2267  ]
[; ;inc\CANlib.h: 977: RXF3SIDLbits.SID0 = 0x01;
"977
[e = . . _RXF3SIDLbits 0 5 -> -> 1 `i `uc ]
[e $U 2268  ]
"978
[e :U 2267 ]
[; ;inc\CANlib.h: 978: else
[; ;inc\CANlib.h: 979: RXF3SIDLbits.SID0 = 0x00;
"979
[e = . . _RXF3SIDLbits 0 5 -> -> 0 `i `uc ]
[e :U 2268 ]
[; ;inc\CANlib.h: 981: if (filter & 0x00080000)
"981
[e $ ! != & _filter -> -> 524288 `l `ul -> -> 0 `i `ul 2269  ]
[; ;inc\CANlib.h: 982: RXF3SIDLbits.SID1 = 0x01;
"982
[e = . . _RXF3SIDLbits 0 6 -> -> 1 `i `uc ]
[e $U 2270  ]
"983
[e :U 2269 ]
[; ;inc\CANlib.h: 983: else
[; ;inc\CANlib.h: 984: RXF3SIDLbits.SID1 = 0x00;
"984
[e = . . _RXF3SIDLbits 0 6 -> -> 0 `i `uc ]
[e :U 2270 ]
[; ;inc\CANlib.h: 986: if (filter & 0x00100000)
"986
[e $ ! != & _filter -> -> 1048576 `l `ul -> -> 0 `i `ul 2271  ]
[; ;inc\CANlib.h: 987: RXF3SIDLbits.SID2 = 0x01 ;
"987
[e = . . _RXF3SIDLbits 0 7 -> -> 1 `i `uc ]
[e $U 2272  ]
"988
[e :U 2271 ]
[; ;inc\CANlib.h: 988: else
[; ;inc\CANlib.h: 989: RXF3SIDLbits.SID2 = 0x00 ;
"989
[e = . . _RXF3SIDLbits 0 7 -> -> 0 `i `uc ]
[e :U 2272 ]
[; ;inc\CANlib.h: 991: tamp = (filter >> 21);
"991
[e = _tamp >> _filter -> 21 `i ]
[; ;inc\CANlib.h: 992: tamp = tamp & 0x000000FF;
"992
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 993: RXF3SIDH = (unsigned char) tamp;
"993
[e = _RXF3SIDH -> _tamp `uc ]
"994
}
[e :U 2262 ]
[; ;inc\CANlib.h: 994: }
[; ;inc\CANlib.h: 996: if ((numBuffer ==CAN_FILTER_B2_F3) && (type == CAN_CONFIG_XTD_MSG))
"996
[e $ ! && == -> _numBuffer `i -> . `E16099 4 `i == -> _type `i -> . `E16062 12 `i 2273  ]
[; ;inc\CANlib.h: 997: {
"997
{
[; ;inc\CANlib.h: 998: RXF4SIDLbits.EXIDEN = 0x01;
"998
[e = . . _RXF4SIDLbits 0 3 -> -> 1 `i `uc ]
[; ;inc\CANlib.h: 1000: tamp = filter & 0x000000FF;
"1000
[e = _tamp & _filter -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 1001: RXF4EIDL = (unsigned char) tamp;
"1001
[e = _RXF4EIDL -> _tamp `uc ]
[; ;inc\CANlib.h: 1003: tamp = filter & 0x0000FF00;
"1003
[e = _tamp & _filter -> -> 65280 `ui `ul ]
[; ;inc\CANlib.h: 1004: tamp = tamp >> 8;
"1004
[e = _tamp >> _tamp -> 8 `i ]
[; ;inc\CANlib.h: 1005: RXF4EIDH = (unsigned char) tamp;
"1005
[e = _RXF4EIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 1007: if (filter & 0x00010000)
"1007
[e $ ! != & _filter -> -> 65536 `l `ul -> -> 0 `i `ul 2274  ]
[; ;inc\CANlib.h: 1008: RXF4SIDLbits.EID16 = 0x01;
"1008
[e = . . _RXF4SIDLbits 0 0 -> -> 1 `i `uc ]
[e $U 2275  ]
"1009
[e :U 2274 ]
[; ;inc\CANlib.h: 1009: else
[; ;inc\CANlib.h: 1010: RXF4SIDLbits.EID16 = 0x00;
"1010
[e = . . _RXF4SIDLbits 0 0 -> -> 0 `i `uc ]
[e :U 2275 ]
[; ;inc\CANlib.h: 1012: if (filter & 0x00020000)
"1012
[e $ ! != & _filter -> -> 131072 `l `ul -> -> 0 `i `ul 2276  ]
[; ;inc\CANlib.h: 1013: RXF4SIDLbits.EID17 = 0x01;
"1013
[e = . . _RXF4SIDLbits 0 1 -> -> 1 `i `uc ]
[e $U 2277  ]
"1014
[e :U 2276 ]
[; ;inc\CANlib.h: 1014: else
[; ;inc\CANlib.h: 1015: RXF4SIDLbits.EID17 = 0x00;
"1015
[e = . . _RXF4SIDLbits 0 1 -> -> 0 `i `uc ]
[e :U 2277 ]
[; ;inc\CANlib.h: 1017: if (filter & 0x00040000)
"1017
[e $ ! != & _filter -> -> 262144 `l `ul -> -> 0 `i `ul 2278  ]
[; ;inc\CANlib.h: 1018: RXF4SIDLbits.SID0 = 0x01;
"1018
[e = . . _RXF4SIDLbits 0 5 -> -> 1 `i `uc ]
[e $U 2279  ]
"1019
[e :U 2278 ]
[; ;inc\CANlib.h: 1019: else
[; ;inc\CANlib.h: 1020: RXF4SIDLbits.SID0 = 0x00;
"1020
[e = . . _RXF4SIDLbits 0 5 -> -> 0 `i `uc ]
[e :U 2279 ]
[; ;inc\CANlib.h: 1022: if (filter & 0x00080000)
"1022
[e $ ! != & _filter -> -> 524288 `l `ul -> -> 0 `i `ul 2280  ]
[; ;inc\CANlib.h: 1023: RXF4SIDLbits.SID1 = 0x01;
"1023
[e = . . _RXF4SIDLbits 0 6 -> -> 1 `i `uc ]
[e $U 2281  ]
"1024
[e :U 2280 ]
[; ;inc\CANlib.h: 1024: else
[; ;inc\CANlib.h: 1025: RXF4SIDLbits.SID1 = 0x00;
"1025
[e = . . _RXF4SIDLbits 0 6 -> -> 0 `i `uc ]
[e :U 2281 ]
[; ;inc\CANlib.h: 1027: if (filter & 0x00100000)
"1027
[e $ ! != & _filter -> -> 1048576 `l `ul -> -> 0 `i `ul 2282  ]
[; ;inc\CANlib.h: 1028: RXF4SIDLbits.SID2 = 0x01 ;
"1028
[e = . . _RXF4SIDLbits 0 7 -> -> 1 `i `uc ]
[e $U 2283  ]
"1029
[e :U 2282 ]
[; ;inc\CANlib.h: 1029: else
[; ;inc\CANlib.h: 1030: RXF4SIDLbits.SID2 = 0x00 ;
"1030
[e = . . _RXF4SIDLbits 0 7 -> -> 0 `i `uc ]
[e :U 2283 ]
[; ;inc\CANlib.h: 1032: tamp = (filter >> 21);
"1032
[e = _tamp >> _filter -> 21 `i ]
[; ;inc\CANlib.h: 1033: tamp = tamp & 0x000000FF;
"1033
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 1034: RXF4SIDH = (unsigned char) tamp;
"1034
[e = _RXF4SIDH -> _tamp `uc ]
"1035
}
[e :U 2273 ]
[; ;inc\CANlib.h: 1035: }
[; ;inc\CANlib.h: 1037: if ((numBuffer ==CAN_FILTER_B2_F4) && (type == CAN_CONFIG_XTD_MSG))
"1037
[e $ ! && == -> _numBuffer `i -> . `E16099 5 `i == -> _type `i -> . `E16062 12 `i 2284  ]
[; ;inc\CANlib.h: 1038: {
"1038
{
[; ;inc\CANlib.h: 1039: RXF5SIDLbits.EXIDEN = 0x01;
"1039
[e = . . _RXF5SIDLbits 0 3 -> -> 1 `i `uc ]
[; ;inc\CANlib.h: 1041: tamp = filter & 0x000000FF;
"1041
[e = _tamp & _filter -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 1042: RXF5EIDL = (unsigned char) tamp;
"1042
[e = _RXF5EIDL -> _tamp `uc ]
[; ;inc\CANlib.h: 1044: tamp = filter & 0x0000FF00;
"1044
[e = _tamp & _filter -> -> 65280 `ui `ul ]
[; ;inc\CANlib.h: 1045: tamp = tamp >> 8;
"1045
[e = _tamp >> _tamp -> 8 `i ]
[; ;inc\CANlib.h: 1046: RXF5EIDH = (unsigned char) tamp;
"1046
[e = _RXF5EIDH -> _tamp `uc ]
[; ;inc\CANlib.h: 1048: if (filter & 0x00010000)
"1048
[e $ ! != & _filter -> -> 65536 `l `ul -> -> 0 `i `ul 2285  ]
[; ;inc\CANlib.h: 1049: RXF5SIDLbits.EID16 = 0x01;
"1049
[e = . . _RXF5SIDLbits 0 0 -> -> 1 `i `uc ]
[e $U 2286  ]
"1050
[e :U 2285 ]
[; ;inc\CANlib.h: 1050: else
[; ;inc\CANlib.h: 1051: RXF5SIDLbits.EID16 = 0x00;
"1051
[e = . . _RXF5SIDLbits 0 0 -> -> 0 `i `uc ]
[e :U 2286 ]
[; ;inc\CANlib.h: 1053: if (filter & 0x00020000)
"1053
[e $ ! != & _filter -> -> 131072 `l `ul -> -> 0 `i `ul 2287  ]
[; ;inc\CANlib.h: 1054: RXF5SIDLbits.EID17 = 0x01;
"1054
[e = . . _RXF5SIDLbits 0 1 -> -> 1 `i `uc ]
[e $U 2288  ]
"1055
[e :U 2287 ]
[; ;inc\CANlib.h: 1055: else
[; ;inc\CANlib.h: 1056: RXF5SIDLbits.EID17 = 0x00;
"1056
[e = . . _RXF5SIDLbits 0 1 -> -> 0 `i `uc ]
[e :U 2288 ]
[; ;inc\CANlib.h: 1058: if (filter & 0x00040000)
"1058
[e $ ! != & _filter -> -> 262144 `l `ul -> -> 0 `i `ul 2289  ]
[; ;inc\CANlib.h: 1059: RXF5SIDLbits.SID0 = 0x01;
"1059
[e = . . _RXF5SIDLbits 0 5 -> -> 1 `i `uc ]
[e $U 2290  ]
"1060
[e :U 2289 ]
[; ;inc\CANlib.h: 1060: else
[; ;inc\CANlib.h: 1061: RXF5SIDLbits.SID0 = 0x00;
"1061
[e = . . _RXF5SIDLbits 0 5 -> -> 0 `i `uc ]
[e :U 2290 ]
[; ;inc\CANlib.h: 1063: if (filter & 0x00080000)
"1063
[e $ ! != & _filter -> -> 524288 `l `ul -> -> 0 `i `ul 2291  ]
[; ;inc\CANlib.h: 1064: RXF5SIDLbits.SID1 = 0x01;
"1064
[e = . . _RXF5SIDLbits 0 6 -> -> 1 `i `uc ]
[e $U 2292  ]
"1065
[e :U 2291 ]
[; ;inc\CANlib.h: 1065: else
[; ;inc\CANlib.h: 1066: RXF5SIDLbits.SID1 = 0x00;
"1066
[e = . . _RXF5SIDLbits 0 6 -> -> 0 `i `uc ]
[e :U 2292 ]
[; ;inc\CANlib.h: 1068: if (filter & 0x00100000)
"1068
[e $ ! != & _filter -> -> 1048576 `l `ul -> -> 0 `i `ul 2293  ]
[; ;inc\CANlib.h: 1069: RXF5SIDLbits.SID2 = 0x01 ;
"1069
[e = . . _RXF5SIDLbits 0 7 -> -> 1 `i `uc ]
[e $U 2294  ]
"1070
[e :U 2293 ]
[; ;inc\CANlib.h: 1070: else
[; ;inc\CANlib.h: 1071: RXF5SIDLbits.SID2 = 0x00 ;
"1071
[e = . . _RXF5SIDLbits 0 7 -> -> 0 `i `uc ]
[e :U 2294 ]
[; ;inc\CANlib.h: 1073: tamp = (filter >> 21);
"1073
[e = _tamp >> _filter -> 21 `i ]
[; ;inc\CANlib.h: 1074: tamp = tamp & 0x000000FF;
"1074
[e = _tamp & _tamp -> -> -> 255 `i `l `ul ]
[; ;inc\CANlib.h: 1075: RXF5SIDH = (unsigned char) tamp;
"1075
[e = _RXF5SIDH -> _tamp `uc ]
"1076
}
[e :U 2284 ]
[; ;inc\CANlib.h: 1076: }
[; ;inc\CANlib.h: 1078: }
"1078
[e :UE 2222 ]
}
"1085
[v _CANAbortMessages `(v ~T0 @X0 1 ef ]
"1086
{
[; ;inc\CANlib.h: 1085: void CANAbortMessages (void)
[; ;inc\CANlib.h: 1086: {
[e :U _CANAbortMessages ]
[f ]
[; ;inc\CANlib.h: 1087: CANCONbits.ABAT = 1;
"1087
[e = . . _CANCONbits 0 4 -> -> 1 `i `uc ]
[; ;inc\CANlib.h: 1088: }
"1088
[e :UE 2295 ]
}
"1094
[v _CANisBusOFF `(uc ~T0 @X0 1 ef ]
"1095
{
[; ;inc\CANlib.h: 1094: BYTE CANisBusOFF (void)
[; ;inc\CANlib.h: 1095: {
[e :U _CANisBusOFF ]
[f ]
[; ;inc\CANlib.h: 1096: return (COMSTATbits.TXBO);
"1096
[e ) . . _COMSTATbits 1 5 ]
[e $UE 2296  ]
[; ;inc\CANlib.h: 1097: }
"1097
[e :UE 2296 ]
}
"1102
[v _CANisTXpassive `(uc ~T0 @X0 1 ef ]
"1103
{
[; ;inc\CANlib.h: 1102: BYTE CANisTXpassive (void)
[; ;inc\CANlib.h: 1103: {
[e :U _CANisTXpassive ]
[f ]
[; ;inc\CANlib.h: 1104: return (COMSTATbits.TXBP);
"1104
[e ) . . _COMSTATbits 1 4 ]
[e $UE 2297  ]
[; ;inc\CANlib.h: 1105: }
"1105
[e :UE 2297 ]
}
"1111
[v _CANisRXpassive `(uc ~T0 @X0 1 ef ]
"1112
{
[; ;inc\CANlib.h: 1111: BYTE CANisRXpassive (void)
[; ;inc\CANlib.h: 1112: {
[e :U _CANisRXpassive ]
[f ]
[; ;inc\CANlib.h: 1113: return (COMSTATbits.RXBP);
"1113
[e ) . . _COMSTATbits 1 3 ]
[e $UE 2298  ]
[; ;inc\CANlib.h: 1114: }
"1114
[e :UE 2298 ]
}
"1119
[v _CANisTXwarningON `(uc ~T0 @X0 1 ef ]
"1120
{
[; ;inc\CANlib.h: 1119: BYTE CANisTXwarningON (void)
[; ;inc\CANlib.h: 1120: {
[e :U _CANisTXwarningON ]
[f ]
[; ;inc\CANlib.h: 1121: return (COMSTATbits.TXWARN);
"1121
[e ) . . _COMSTATbits 1 2 ]
[e $UE 2299  ]
[; ;inc\CANlib.h: 1122: }
"1122
[e :UE 2299 ]
}
"1127
[v _CANisRXwarningON `(uc ~T0 @X0 1 ef ]
"1128
{
[; ;inc\CANlib.h: 1127: BYTE CANisRXwarningON (void)
[; ;inc\CANlib.h: 1128: {
[e :U _CANisRXwarningON ]
[f ]
[; ;inc\CANlib.h: 1129: return (COMSTATbits.RXWARN);
"1129
[e ) . . _COMSTATbits 1 1 ]
[e $UE 2300  ]
[; ;inc\CANlib.h: 1130: }
"1130
[e :UE 2300 ]
}
"1136
[v _CANgetTXerrorCount `(uc ~T0 @X0 1 ef ]
"1137
{
[; ;inc\CANlib.h: 1136: BYTE CANgetTXerrorCount (void)
[; ;inc\CANlib.h: 1137: {
[e :U _CANgetTXerrorCount ]
[f ]
[; ;inc\CANlib.h: 1138: return (TXERRCNT);
"1138
[e ) _TXERRCNT ]
[e $UE 2301  ]
[; ;inc\CANlib.h: 1139: }
"1139
[e :UE 2301 ]
}
"1145
[v _CANgetRXerrorCount `(uc ~T0 @X0 1 ef ]
"1146
{
[; ;inc\CANlib.h: 1145: BYTE CANgetRXerrorCount (void)
[; ;inc\CANlib.h: 1146: {
[e :U _CANgetRXerrorCount ]
[f ]
[; ;inc\CANlib.h: 1147: return (RXERRCNT);
"1147
[e ) _RXERRCNT ]
[e $UE 2302  ]
[; ;inc\CANlib.h: 1148: }
"1148
[e :UE 2302 ]
}
"1154
[v _CANisTxReady `(uc ~T0 @X0 1 ef ]
"1155
{
[; ;inc\CANlib.h: 1154: BYTE CANisTxReady (void)
[; ;inc\CANlib.h: 1155: {
[e :U _CANisTxReady ]
[f ]
[; ;inc\CANlib.h: 1156: return (!TXB0CONbits.TXREQ || !TXB1CONbits.TXREQ || !TXB2CONbits.TXREQ);
"1156
[e ) -> -> || || ! != -> . . _TXB0CONbits 0 3 `i -> -> -> 0 `i `Vuc `i ! != -> . . _TXB1CONbits 0 3 `i -> -> -> 0 `i `Vuc `i ! != -> . . _TXB2CONbits 0 3 `i -> -> -> 0 `i `Vuc `i `i `uc ]
[e $UE 2303  ]
[; ;inc\CANlib.h: 1157: }
"1157
[e :UE 2303 ]
}
"1163
[v _CANisRxReady `(uc ~T0 @X0 1 ef ]
"1164
{
[; ;inc\CANlib.h: 1163: BYTE CANisRxReady (void)
[; ;inc\CANlib.h: 1164: {
[e :U _CANisRxReady ]
[f ]
[; ;inc\CANlib.h: 1165: return (RXB0CONbits.RXFUL || RXB1CONbits.RXFUL);
"1165
[e ) -> -> || != -> . . _RXB0CONbits 0 7 `i -> -> -> 0 `i `Vuc `i != -> . . _RXB1CONbits 0 7 `i -> -> -> 0 `i `Vuc `i `i `uc ]
[e $UE 2304  ]
[; ;inc\CANlib.h: 1166: }
"1166
[e :UE 2304 ]
}
[; ;inc\delay.h: 74: void delay_ms (unsigned int value_ms);
[; ;inc\delay.h: 88: void delay_s (unsigned char value_s);
[; ;inc\delay.h: 102: void delay_set_quartz (unsigned char frequency);
"49 ../../../../Desktop/LaurTec_PIC_libraries_v_3.3.1/src\delay.c
[v _delay_quartz_frequency_value `Vuc ~T0 @X0 1 e ]
[i _delay_quartz_frequency_value
-> -> 16 `i `uc
]
[; ;src\delay.c: 49: volatile unsigned char delay_quartz_frequency_value = 16;
"50
[v _clock_counter_reference `Vui ~T0 @X0 1 e ]
[i _clock_counter_reference
-> -> 0 `i `ui
]
[; ;src\delay.c: 50: volatile unsigned int clock_counter_reference = 0;
"61
[v _delay_ms `(v ~T0 @X0 1 ef1`ui ]
{
[; ;src\delay.c: 61: void delay_ms (unsigned int value_ms) {
[e :U _delay_ms ]
[v _value_ms `ui ~T0 @X0 1 r1 ]
[f ]
[; ;src\delay.c: 73: clock_counter_reference = value_ms * delay_quartz_frequency_value;
"73
[e = _clock_counter_reference * _value_ms -> _delay_quartz_frequency_value `ui ]
[; ;src\delay.c: 75: while (clock_counter_reference) {
"75
[e $U 2306  ]
[e :U 2307 ]
{
[; ;src\delay.c: 85: _delay(240);
"85
[e ( __delay (1 -> -> -> 240 `i `l `ul ]
[; ;src\delay.c: 88: clock_counter_reference--;
"88
[e -- _clock_counter_reference -> -> 1 `i `ui ]
"89
}
[e :U 2306 ]
"75
[e $ != _clock_counter_reference -> -> 0 `i `Vui 2307  ]
[e :U 2308 ]
[; ;src\delay.c: 89: }
[; ;src\delay.c: 96: }
"96
[e :UE 2305 ]
}
"102
[v _delay_s `(v ~T0 @X0 1 ef1`uc ]
{
[; ;src\delay.c: 102: void delay_s (unsigned char value_s) {
[e :U _delay_s ]
[v _value_s `uc ~T0 @X0 1 r1 ]
[f ]
"104
[v _repeat_loop `uc ~T0 @X0 1 a ]
[; ;src\delay.c: 104: unsigned char repeat_loop;
[; ;src\delay.c: 106: for (repeat_loop = 0; repeat_loop < value_s; repeat_loop++)
"106
{
[e = _repeat_loop -> -> 0 `i `uc ]
[e $U 2313  ]
"107
[e :U 2310 ]
[; ;src\delay.c: 107: delay_ms (1000);
[e ( _delay_ms (1 -> -> 1000 `i `ui ]
"106
[e ++ _repeat_loop -> -> 1 `i `uc ]
[e :U 2313 ]
[e $ < -> _repeat_loop `i -> _value_s `i 2310  ]
[e :U 2311 ]
"107
}
[; ;src\delay.c: 108: }
"108
[e :UE 2309 ]
}
"115
[v _delay_set_quartz `(v ~T0 @X0 1 ef1`uc ]
{
[; ;src\delay.c: 115: void delay_set_quartz (unsigned char frequency) {
[e :U _delay_set_quartz ]
[v _frequency `uc ~T0 @X0 1 r1 ]
[f ]
[; ;src\delay.c: 117: delay_quartz_frequency_value = frequency;
"117
[e = _delay_quartz_frequency_value _frequency ]
[; ;src\delay.c: 119: }
"119
[e :UE 2314 ]
}
[; ;math.h: 30: extern double fabs(double);
[; ;math.h: 31: extern double floor(double);
[; ;math.h: 32: extern double ceil(double);
[; ;math.h: 33: extern double modf(double, double *);
[; ;math.h: 34: extern double sqrt(double);
[; ;math.h: 35: extern double atof(const char *);
[; ;math.h: 36: extern double sin(double) ;
[; ;math.h: 37: extern double cos(double) ;
[; ;math.h: 38: extern double tan(double) ;
[; ;math.h: 39: extern double asin(double) ;
[; ;math.h: 40: extern double acos(double) ;
[; ;math.h: 41: extern double atan(double);
[; ;math.h: 42: extern double atan2(double, double) ;
[; ;math.h: 43: extern double log(double);
[; ;math.h: 44: extern double log10(double);
[; ;math.h: 45: extern double pow(double, double) ;
[; ;math.h: 46: extern double exp(double) ;
[; ;math.h: 47: extern double sinh(double) ;
[; ;math.h: 48: extern double cosh(double) ;
[; ;math.h: 49: extern double tanh(double);
[; ;math.h: 50: extern double eval_poly(double, const double *, int);
[; ;math.h: 51: extern double frexp(double, int *);
[; ;math.h: 52: extern double ldexp(double, int);
[; ;math.h: 53: extern double fmod(double, double);
[; ;math.h: 54: extern double trunc(double);
[; ;math.h: 55: extern double round(double);
[; ;obd.c: 9: void board_initialization(void);
"14 obd.c
[v _msg `S2120 ~T0 @X0 1 e ]
[; ;obd.c: 14: CANmessage msg;
[v F16328 `(v ~T0 @X0 1 tf ]
"15
[v _ISR_Bassa `IF16328 ~T47 @X0 1 e ]
{
[; ;obd.c: 15: __attribute__((interrupt("__low_priority"))) void ISR_Bassa(void) {
[e :U _ISR_Bassa ]
[f ]
[; ;obd.c: 17: if ((PIR3bits.RXB0IF == 1) || (PIR3bits.RXB1IF == 1)) {
"17
[e $ ! || == -> . . _PIR3bits 0 0 `i -> 1 `i == -> . . _PIR3bits 0 1 `i -> 1 `i 2316  ]
{
[; ;obd.c: 18: if (CANisRxReady()) {
"18
[e $ ! != -> ( _CANisRxReady ..  `i -> -> -> 0 `i `uc `i 2317  ]
{
[; ;obd.c: 19: CANreceiveMessage(&msg);
"19
[e ( _CANreceiveMessage (1 &U _msg ]
[; ;obd.c: 20: if (msg.identifier == 0b00000000010) {
"20
[e $ ! == . _msg 0 -> -> -> 2 `i `l `ul 2318  ]
{
[; ;obd.c: 21: if (msg.RTR == 1) {
"21
[e $ ! == -> . _msg 4 `i -> 1 `i 2319  ]
{
[; ;obd.c: 22: PORTDbits.RD6 = 0;
"22
[e = . . _PORTDbits 0 6 -> -> 0 `i `uc ]
"23
}
[; ;obd.c: 23: } else {
[e $U 2320  ]
[e :U 2319 ]
{
[; ;obd.c: 24: PORTDbits.RD6 = 1;
"24
[e = . . _PORTDbits 0 6 -> -> 1 `i `uc ]
"25
}
[e :U 2320 ]
"26
}
[e :U 2318 ]
[; ;obd.c: 25: }
[; ;obd.c: 26: }
[; ;obd.c: 27: if (msg.identifier == 0b00000000011) {
"27
[e $ ! == . _msg 0 -> -> -> 3 `i `l `ul 2321  ]
{
[; ;obd.c: 28: if (msg.RTR == 1) {
"28
[e $ ! == -> . _msg 4 `i -> 1 `i 2322  ]
{
[; ;obd.c: 29: PORTDbits.RD5 = 0;
"29
[e = . . _PORTDbits 0 5 -> -> 0 `i `uc ]
"30
}
[; ;obd.c: 30: } else {
[e $U 2323  ]
[e :U 2322 ]
{
[; ;obd.c: 31: PORTDbits.RD5 = 1;
"31
[e = . . _PORTDbits 0 5 -> -> 1 `i `uc ]
"32
}
[e :U 2323 ]
"33
}
[e :U 2321 ]
[; ;obd.c: 32: }
[; ;obd.c: 33: }
[; ;obd.c: 34: if (msg.identifier == 0b00000000100) {
"34
[e $ ! == . _msg 0 -> -> -> 4 `i `l `ul 2324  ]
{
[; ;obd.c: 35: if (msg.RTR == 1) {
"35
[e $ ! == -> . _msg 4 `i -> 1 `i 2325  ]
{
[; ;obd.c: 36: PORTDbits.RD4 = 0;
"36
[e = . . _PORTDbits 0 4 -> -> 0 `i `uc ]
"37
}
[; ;obd.c: 37: } else {
[e $U 2326  ]
[e :U 2325 ]
{
[; ;obd.c: 38: PORTDbits.RD4 = 1;
"38
[e = . . _PORTDbits 0 4 -> -> 1 `i `uc ]
"39
}
[e :U 2326 ]
"40
}
[e :U 2324 ]
[; ;obd.c: 39: }
[; ;obd.c: 40: }
[; ;obd.c: 41: if (msg.identifier == 0b00000001101) {
"41
[e $ ! == . _msg 0 -> -> -> 13 `i `l `ul 2327  ]
{
[; ;obd.c: 42: if (msg.data[0] == 4) {
"42
[e $ ! == -> *U + &U . _msg 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _msg 1 `ui `ux `i -> 4 `i 2328  ]
{
[; ;obd.c: 43: PORTDbits.RD3 = 1;
"43
[e = . . _PORTDbits 0 3 -> -> 1 `i `uc ]
"44
}
[e :U 2328 ]
"45
}
[e :U 2327 ]
[; ;obd.c: 44: }
[; ;obd.c: 45: }
[; ;obd.c: 46: if (msg.identifier == 0b00000010001) {
"46
[e $ ! == . _msg 0 -> -> -> 17 `i `l `ul 2329  ]
{
[; ;obd.c: 47: if ((msg.data[0] & 0b01000000) >> 6 == 1) {
"47
[e $ ! == >> & -> *U + &U . _msg 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _msg 1 `ui `ux `i -> 64 `i -> 6 `i -> 1 `i 2330  ]
{
[; ;obd.c: 48: PORTDbits.RD0 = 1;
"48
[e = . . _PORTDbits 0 0 -> -> 1 `i `uc ]
"49
}
[; ;obd.c: 49: } else {
[e $U 2331  ]
[e :U 2330 ]
{
[; ;obd.c: 50: PORTDbits.RD0 = 0;
"50
[e = . . _PORTDbits 0 0 -> -> 0 `i `uc ]
"51
}
[e :U 2331 ]
"52
}
[e :U 2329 ]
"53
}
[e :U 2317 ]
[; ;obd.c: 51: }
[; ;obd.c: 52: }
[; ;obd.c: 53: }
[; ;obd.c: 54: PIR3bits.RXB0IF = 0;
"54
[e = . . _PIR3bits 0 0 -> -> 0 `i `uc ]
[; ;obd.c: 55: PIR3bits.RXB1IF = 0;
"55
[e = . . _PIR3bits 0 1 -> -> 0 `i `uc ]
"56
}
[e :U 2316 ]
[; ;obd.c: 56: }
[; ;obd.c: 57: }
"57
[e :UE 2315 ]
}
"59
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;obd.c: 59: void main(void) {
[e :U _main ]
[f ]
[; ;obd.c: 60: board_initialization();
"60
[e ( _board_initialization ..  ]
[; ;obd.c: 62: while (1) {
"62
[e :U 2334 ]
{
[; ;obd.c: 63: PORTAbits.RA1 = ~PORTAbits.RA1;
"63
[e = . . _PORTAbits 0 1 -> ~ -> . . _PORTAbits 0 1 `i `uc ]
[; ;obd.c: 64: _delay((unsigned long)((10)*(16000000/4000.0)));
"64
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;obd.c: 65: _delay((unsigned long)((10)*(16000000/4000.0)));
"65
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;obd.c: 66: _delay((unsigned long)((10)*(16000000/4000.0)));
"66
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;obd.c: 67: _delay((unsigned long)((10)*(16000000/4000.0)));
"67
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;obd.c: 68: _delay((unsigned long)((10)*(16000000/4000.0)));
"68
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;obd.c: 69: _delay((unsigned long)((10)*(16000000/4000.0)));
"69
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;obd.c: 70: _delay((unsigned long)((10)*(16000000/4000.0)));
"70
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;obd.c: 71: _delay((unsigned long)((10)*(16000000/4000.0)));
"71
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;obd.c: 72: _delay((unsigned long)((10)*(16000000/4000.0)));
"72
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;obd.c: 73: _delay((unsigned long)((10)*(16000000/4000.0)));
"73
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
"74
}
[e :U 2333 ]
"62
[e $U 2334  ]
[e :U 2335 ]
[; ;obd.c: 74: }
[; ;obd.c: 75: }
"75
[e :UE 2332 ]
}
"77
[v _board_initialization `(v ~T0 @X0 1 ef ]
{
[; ;obd.c: 77: void board_initialization(void) {
[e :U _board_initialization ]
[f ]
[; ;obd.c: 79: LATA = 0x00;
"79
[e = _LATA -> -> 0 `i `uc ]
[; ;obd.c: 80: TRISA = 0b11111101;
"80
[e = _TRISA -> -> 253 `i `uc ]
[; ;obd.c: 81: LATB = 0x00;
"81
[e = _LATB -> -> 0 `i `uc ]
[; ;obd.c: 82: TRISB = 0b11111011;
"82
[e = _TRISB -> -> 251 `i `uc ]
[; ;obd.c: 83: LATC = 0x00;
"83
[e = _LATC -> -> 0 `i `uc ]
[; ;obd.c: 84: TRISC = 0xff;
"84
[e = _TRISC -> -> 255 `i `uc ]
[; ;obd.c: 85: LATD = 0x00;
"85
[e = _LATD -> -> 0 `i `uc ]
[; ;obd.c: 86: TRISD = 0x00;
"86
[e = _TRISD -> -> 0 `i `uc ]
[; ;obd.c: 87: LATE = 0x00;
"87
[e = _LATE -> -> 0 `i `uc ]
[; ;obd.c: 88: TRISE = 0x00;
"88
[e = _TRISE -> -> 0 `i `uc ]
[; ;obd.c: 90: CANInitialize(4, 6, 5, 1, 3, CAN_CONFIG_LINE_FILTER_OFF & CAN_CONFIG_SAMPLE_ONCE & CAN_CONFIG_ALL_VALID_MSG & CAN_CONFIG_DBL_BUFFER_ON);
"90
[e ( _CANInitialize (4 , , , , , -> -> 4 `i `uc -> -> 6 `i `uc -> -> 5 `i `uc -> -> 1 `i `uc -> -> 3 `i `uc -> & & & -> . `E16062 6 `i -> . `E16062 8 `i -> . `E16062 20 `i -> . `E16062 14 `i `E16062 ]
[; ;obd.c: 93: PIR3bits.RXB1IF = 0;
"93
[e = . . _PIR3bits 0 1 -> -> 0 `i `uc ]
[; ;obd.c: 94: PIR3bits.RXB0IF = 0;
"94
[e = . . _PIR3bits 0 0 -> -> 0 `i `uc ]
[; ;obd.c: 96: RCONbits.IPEN = 1;
"96
[e = . . _RCONbits 5 7 -> -> 1 `i `uc ]
[; ;obd.c: 97: IPR3bits.RXB1IP = 0;
"97
[e = . . _IPR3bits 0 1 -> -> 0 `i `uc ]
[; ;obd.c: 98: IPR3bits.RXB0IP = 0;
"98
[e = . . _IPR3bits 0 0 -> -> 0 `i `uc ]
[; ;obd.c: 100: PIE3bits.RXB1IE = 1;
"100
[e = . . _PIE3bits 0 1 -> -> 1 `i `uc ]
[; ;obd.c: 101: PIE3bits.RXB0IE = 1;
"101
[e = . . _PIE3bits 0 0 -> -> 1 `i `uc ]
[; ;obd.c: 102: INTCONbits.GIEH = 1;
"102
[e = . . _INTCONbits 2 7 -> -> 1 `i `uc ]
[; ;obd.c: 103: INTCONbits.GIEL = 1;
"103
[e = . . _INTCONbits 2 6 -> -> 1 `i `uc ]
[; ;obd.c: 104: }
"104
[e :UE 2336 ]
}
