// Seed: 4279879089
module module_0 (
    output wand id_0,
    output tri1 id_1,
    output tri0 id_2,
    output tri0 id_3
);
  logic [1 : 1] id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output supply1 id_2,
    output tri1 id_3,
    input uwire id_4,
    output wand id_5,
    input wire id_6
);
  assign id_0 = 1;
  assign id_5 = 1 ==? id_4;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_2
  );
  logic [1 : -1] id_14;
  ;
  logic id_15;
  assign id_13 = id_12;
  wire [1 : -1] id_16;
  wire id_17;
  always #1;
  assign id_17 = id_13;
endmodule
