// Seed: 4262866842
module module_0 (
    output uwire id_0,
    input wire id_1,
    input wor id_2,
    input supply0 id_3,
    input wire id_4,
    input wand id_5
    , id_8,
    input supply0 id_6
);
  wire id_9;
  wire id_10;
  assign id_0 = (id_6);
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input uwire id_5,
    input wire id_6,
    output tri1 id_7
);
  wire id_9;
  assign id_7 = 1;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  module_0(
      id_0, id_6, id_1, id_2, id_1, id_3, id_6
  );
endmodule
