{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617389496991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617389496991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  2 11:51:36 2021 " "Processing started: Fri Apr  2 11:51:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617389496991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617389496991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617389496992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1617389497182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-rtl " "Found design unit 1: Clock-rtl" {  } { { "Clock.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/Clock.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617389504693 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/Clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617389504693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617389504693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-rtl " "Found design unit 1: Display-rtl" {  } { { "output_files/Display.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617389504693 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "output_files/Display.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617389504693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617389504693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/Switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/Switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Switch-rtl " "Found design unit 1: Switch-rtl" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617389504694 ""} { "Info" "ISGN_ENTITY_NAME" "1 Switch " "Found entity 1: Switch" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617389504694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617389504694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617389504734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:hex0 " "Elaborating entity \"Display\" for hierarchy \"Display:hex0\"" {  } { { "Clock.vhd" "hex0" { Text "/home/annt/Workspace/FPGA/Clock/Clock.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617389504749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Switch Switch:Set_sec " "Elaborating entity \"Switch\" for hierarchy \"Switch:Set_sec\"" {  } { { "Clock.vhd" "Set_sec" { Text "/home/annt/Workspace/FPGA/Clock/Clock.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617389504757 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_led_dv Switch.vhd(26) " "VHDL Process Statement warning at Switch.vhd(26): inferring latch(es) for signal or variable \"cnt_led_dv\", which holds its previous value in one or more paths through the process" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617389504758 "|Clock|Switch:Set_sec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_led_ch Switch.vhd(26) " "VHDL Process Statement warning at Switch.vhd(26): inferring latch(es) for signal or variable \"cnt_led_ch\", which holds its previous value in one or more paths through the process" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617389504758 "|Clock|Switch:Set_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_led_ch\[0\] Switch.vhd(26) " "Inferred latch for \"cnt_led_ch\[0\]\" at Switch.vhd(26)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504759 "|Clock|Switch:Set_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_led_ch\[1\] Switch.vhd(26) " "Inferred latch for \"cnt_led_ch\[1\]\" at Switch.vhd(26)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504759 "|Clock|Switch:Set_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_led_ch\[2\] Switch.vhd(26) " "Inferred latch for \"cnt_led_ch\[2\]\" at Switch.vhd(26)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504759 "|Clock|Switch:Set_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_led_ch\[3\] Switch.vhd(26) " "Inferred latch for \"cnt_led_ch\[3\]\" at Switch.vhd(26)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504759 "|Clock|Switch:Set_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_led_ch\[4\] Switch.vhd(26) " "Inferred latch for \"cnt_led_ch\[4\]\" at Switch.vhd(26)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504759 "|Clock|Switch:Set_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_led_dv\[0\] Switch.vhd(26) " "Inferred latch for \"cnt_led_dv\[0\]\" at Switch.vhd(26)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504759 "|Clock|Switch:Set_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_led_dv\[1\] Switch.vhd(26) " "Inferred latch for \"cnt_led_dv\[1\]\" at Switch.vhd(26)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504759 "|Clock|Switch:Set_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_led_dv\[2\] Switch.vhd(26) " "Inferred latch for \"cnt_led_dv\[2\]\" at Switch.vhd(26)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504759 "|Clock|Switch:Set_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_led_dv\[3\] Switch.vhd(26) " "Inferred latch for \"cnt_led_dv\[3\]\" at Switch.vhd(26)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504760 "|Clock|Switch:Set_sec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_led_dv\[4\] Switch.vhd(26) " "Inferred latch for \"cnt_led_dv\[4\]\" at Switch.vhd(26)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504760 "|Clock|Switch:Set_sec"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt_led_dv\[4\] Switch.vhd(24) " "Can't resolve multiple constant drivers for net \"cnt_led_dv\[4\]\" at Switch.vhd(24)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504760 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Switch.vhd(26) " "Constant driver at Switch.vhd(26)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 26 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1617389504760 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt_led_dv\[3\] Switch.vhd(24) " "Can't resolve multiple constant drivers for net \"cnt_led_dv\[3\]\" at Switch.vhd(24)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504760 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt_led_dv\[2\] Switch.vhd(24) " "Can't resolve multiple constant drivers for net \"cnt_led_dv\[2\]\" at Switch.vhd(24)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504760 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt_led_dv\[1\] Switch.vhd(24) " "Can't resolve multiple constant drivers for net \"cnt_led_dv\[1\]\" at Switch.vhd(24)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504760 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt_led_dv\[0\] Switch.vhd(24) " "Can't resolve multiple constant drivers for net \"cnt_led_dv\[0\]\" at Switch.vhd(24)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504760 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt_led_ch\[4\] Switch.vhd(25) " "Can't resolve multiple constant drivers for net \"cnt_led_ch\[4\]\" at Switch.vhd(25)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504760 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt_led_ch\[3\] Switch.vhd(25) " "Can't resolve multiple constant drivers for net \"cnt_led_ch\[3\]\" at Switch.vhd(25)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504760 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt_led_ch\[2\] Switch.vhd(25) " "Can't resolve multiple constant drivers for net \"cnt_led_ch\[2\]\" at Switch.vhd(25)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504760 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt_led_ch\[1\] Switch.vhd(25) " "Can't resolve multiple constant drivers for net \"cnt_led_ch\[1\]\" at Switch.vhd(25)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504760 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cnt_led_ch\[0\] Switch.vhd(25) " "Can't resolve multiple constant drivers for net \"cnt_led_ch\[0\]\" at Switch.vhd(25)" {  } { { "output_files/Switch.vhd" "" { Text "/home/annt/Workspace/FPGA/Clock/output_files/Switch.vhd" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617389504760 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Switch:Set_sec " "Can't elaborate user hierarchy \"Switch:Set_sec\"" {  } { { "Clock.vhd" "Set_sec" { Text "/home/annt/Workspace/FPGA/Clock/Clock.vhd" 144 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617389504760 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1043 " "Peak virtual memory: 1043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617389504826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr  2 11:51:44 2021 " "Processing ended: Fri Apr  2 11:51:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617389504826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617389504826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617389504826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617389504826 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 2 s " "Quartus II Full Compilation was unsuccessful. 14 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617389504925 ""}
