Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date             : Mon Jan 22 10:25:18 2018
| Host             : DoubleL running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file WIFI_DECRYPT_power_routed.rpt -pb WIFI_DECRYPT_power_summary_routed.pb -rpx WIFI_DECRYPT_power_routed.rpx
| Design           : WIFI_DECRYPT
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.229        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.084        |
| Device Static (W)        | 0.145        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 80.9         |
| Junction Temperature (C) | 29.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.236 |        6 |       --- |             --- |
| Slice Logic    |     0.254 |   231650 |       --- |             --- |
|   LUT as Logic |     0.224 |    81580 |    133800 |           60.97 |
|   Register     |     0.017 |   122145 |    267600 |           45.64 |
|   CARRY4       |     0.014 |     2496 |     33450 |            7.46 |
|   F7/F8 Muxes  |    <0.001 |      588 |    133800 |            0.44 |
|   Others       |     0.000 |      333 |       --- |             --- |
|   BUFG         |     0.000 |        1 |        32 |            3.13 |
| Signals        |     0.456 |   151663 |       --- |             --- |
| Block RAM      |     0.037 |     18.5 |       365 |            5.07 |
| MMCM           |     0.096 |        1 |        10 |           10.00 |
| I/O            |     0.006 |       10 |       285 |            3.51 |
| Static Power   |     0.145 |          |           |                 |
| Total          |     1.229 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.017 |       0.982 |      0.035 |
| Vccaux    |       1.800 |     0.084 |       0.053 |      0.031 |
| Vcco33    |       3.300 |     0.007 |       0.002 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------+-------------------------+-----------------+
| Clock   | Domain                  | Constraint (ns) |
+---------+-------------------------+-----------------+
| Clk     | Clk                     |            10.0 |
| clkfb   | U_MMCM_BASE_50M/clkfb   |            10.0 |
| clkout0 | U_MMCM_BASE_50M/clkout0 |            10.0 |
| clkout1 | U_MMCM_BASE_50M/clkout1 |            20.0 |
+---------+-------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| WIFI_DECRYPT                          |     1.084 |
|   PBKDF2_SHA1_GEN[10].U_PBKDF2_SHA1_i |     0.053 |
|     U_PBKDF2_SHA1_F_ONE               |     0.027 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.018 |
|           U_SHA1_CALC                 |     0.009 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|     U_PBKDF2_SHA1_F_TWO               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.018 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|   PBKDF2_SHA1_GEN[11].U_PBKDF2_SHA1_i |     0.054 |
|     U_PBKDF2_SHA1_F_ONE               |     0.027 |
|       U_HMAC_SHA1_VECTOR              |     0.022 |
|         U_SHA1_CORE                   |     0.018 |
|           U_SHA1_CALC                 |     0.009 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.010 |
|     U_PBKDF2_SHA1_F_TWO               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.018 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|   PBKDF2_SHA1_GEN[12].U_PBKDF2_SHA1_i |     0.049 |
|     U_PBKDF2_SHA1_F_ONE               |     0.024 |
|       U_HMAC_SHA1_VECTOR              |     0.019 |
|         U_SHA1_CORE                   |     0.016 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.008 |
|     U_PBKDF2_SHA1_F_TWO               |     0.024 |
|       U_HMAC_SHA1_VECTOR              |     0.019 |
|         U_SHA1_CORE                   |     0.016 |
|           U_SHA1_CALC                 |     0.009 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.008 |
|   PBKDF2_SHA1_GEN[13].U_PBKDF2_SHA1_i |     0.048 |
|     U_PBKDF2_SHA1_F_ONE               |     0.024 |
|       U_HMAC_SHA1_VECTOR              |     0.019 |
|         U_SHA1_CORE                   |     0.016 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.008 |
|     U_PBKDF2_SHA1_F_TWO               |     0.023 |
|       U_HMAC_SHA1_VECTOR              |     0.019 |
|         U_SHA1_CORE                   |     0.016 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.008 |
|   PBKDF2_SHA1_GEN[1].U_PBKDF2_SHA1_i  |     0.053 |
|     U_PBKDF2_SHA1_F_ONE               |     0.027 |
|       U_HMAC_SHA1_VECTOR              |     0.022 |
|         U_SHA1_CORE                   |     0.018 |
|           U_SHA1_CALC                 |     0.009 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|     U_PBKDF2_SHA1_F_TWO               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.017 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|   PBKDF2_SHA1_GEN[2].U_PBKDF2_SHA1_i  |     0.053 |
|     U_PBKDF2_SHA1_F_ONE               |     0.027 |
|       U_HMAC_SHA1_VECTOR              |     0.022 |
|         U_SHA1_CORE                   |     0.018 |
|           U_SHA1_CALC                 |     0.009 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|     U_PBKDF2_SHA1_F_TWO               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.018 |
|           U_SHA1_CALC                 |     0.009 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|   PBKDF2_SHA1_GEN[3].U_PBKDF2_SHA1_i  |     0.053 |
|     U_PBKDF2_SHA1_F_ONE               |     0.027 |
|       U_HMAC_SHA1_VECTOR              |     0.022 |
|         U_SHA1_CORE                   |     0.018 |
|           U_SHA1_CALC                 |     0.009 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|     U_PBKDF2_SHA1_F_TWO               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.018 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.010 |
|   PBKDF2_SHA1_GEN[4].U_PBKDF2_SHA1_i  |     0.053 |
|     U_PBKDF2_SHA1_F_ONE               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.017 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|     U_PBKDF2_SHA1_F_TWO               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.017 |
|           U_SHA1_CALC                 |     0.009 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|   PBKDF2_SHA1_GEN[5].U_PBKDF2_SHA1_i  |     0.052 |
|     U_PBKDF2_SHA1_F_ONE               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.017 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|     U_PBKDF2_SHA1_F_TWO               |     0.025 |
|       U_HMAC_SHA1_VECTOR              |     0.020 |
|         U_SHA1_CORE                   |     0.017 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.008 |
|   PBKDF2_SHA1_GEN[6].U_PBKDF2_SHA1_i  |     0.053 |
|     U_PBKDF2_SHA1_F_ONE               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.018 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|     U_PBKDF2_SHA1_F_TWO               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.017 |
|           U_SHA1_CALC                 |     0.009 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|   PBKDF2_SHA1_GEN[7].U_PBKDF2_SHA1_i  |     0.053 |
|     U_PBKDF2_SHA1_F_ONE               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.018 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|     U_PBKDF2_SHA1_F_TWO               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.017 |
|           U_SHA1_CALC                 |     0.009 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|   PBKDF2_SHA1_GEN[8].U_PBKDF2_SHA1_i  |     0.052 |
|     U_PBKDF2_SHA1_F_ONE               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.017 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|     U_PBKDF2_SHA1_F_TWO               |     0.025 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.017 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|   PBKDF2_SHA1_GEN[9].U_PBKDF2_SHA1_i  |     0.053 |
|     U_PBKDF2_SHA1_F_ONE               |     0.027 |
|       U_HMAC_SHA1_VECTOR              |     0.022 |
|         U_SHA1_CORE                   |     0.018 |
|           U_SHA1_CALC                 |     0.009 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|     U_PBKDF2_SHA1_F_TWO               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.017 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|   SD_cmd_IOBUF_inst                   |    <0.001 |
|   U_CLKDIV                            |    <0.001 |
|   U_KEY_FIFO                          |     0.107 |
|     U_RP_NEXT_SYNC                    |    <0.001 |
|     U_SIMPLE_DUAL_TWO_CLOCKS          |     0.106 |
|     U_WP_NEXT_SYNC                    |    <0.001 |
|   U_KEY_SCHEDULE                      |     0.033 |
|   U_MMCM_BASE_50M                     |     0.102 |
|   U_PBKDF2_SHA1_0                     |     0.052 |
|     U_PBKDF2_SHA1_F_ONE               |     0.026 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.017 |
|           U_SHA1_CALC                 |     0.009 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|     U_PBKDF2_SHA1_F_TWO               |     0.025 |
|       U_HMAC_SHA1_VECTOR              |     0.021 |
|         U_SHA1_CORE                   |     0.017 |
|           U_SHA1_CALC                 |     0.008 |
|             U_SHA1_SCHEDULE           |    <0.001 |
|           U_SHA1_IBUFFER              |     0.009 |
|   U_PMK_FIFO                          |     0.005 |
|     U_RAM                             |     0.005 |
|   U_PMK_GET_FROM_FIFO                 |    <0.001 |
|   U_PMK_PUT_TO_FIFO                   |     0.010 |
|   U_PMK_VERIFY                        |     0.023 |
|     U_HMAC_SHA1_VECTOR                |     0.019 |
|       U_SHA1_CORE                     |     0.014 |
|         U_SHA1_CALC                   |     0.010 |
|           U_SHA1_SCHEDULE             |    <0.001 |
|         U_SHA1_IBUFFER                |     0.005 |
|   U_SD                                |     0.064 |
|     add_count                         |    <0.001 |
|     u_simple_sd                       |     0.054 |
|       cd_debounce                     |    <0.001 |
|       ctrl_tick_extend_1              |    <0.001 |
|       ctrl_tick_extend_2              |    <0.001 |
|       dat_one_shot                    |    <0.001 |
|       u_sd_controller                 |     0.054 |
|         u_sd_transceiver              |     0.053 |
|           crc16[0].crc16_dat_i        |    <0.001 |
|           crc16[1].crc16_dat_i        |    <0.001 |
|           crc16[2].crc16_dat_i        |    <0.001 |
|           crc16[3].crc16_dat_i        |    <0.001 |
|           u_clk_en_init               |    <0.001 |
|           u_clk_en_init2              |     0.007 |
|           u_cmd_crc7                  |    <0.001 |
|   U_SD_START_SYNC                     |    <0.001 |
|   U_SD_VALID_SYNC                     |    <0.001 |
|   U_UART_TX                           |    <0.001 |
+---------------------------------------+-----------+


