

================================================================
== Synthesis Summary Report of 'doitgen'
================================================================
+ General Information: 
    * Date:           Mon May  5 06:38:46 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        doitgen
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+
    |                       Modules                       |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |             |     |
    |                       & Loops                       |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT     | URAM|
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+
    |+ doitgen                                            |  Timing|  -3.45|     7712|  5.476e+04|         -|     7713|     -|        no|     -|  694 (7%)|  247213 (9%)|  105647 (8%)|    -|
    | + doitgen_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_48_2  |  Timing|  -3.45|     7553|  5.363e+04|         -|     7553|     -|        no|     -|  694 (7%)|  121706 (4%)|   88523 (6%)|    -|
    |  o VITIS_LOOP_46_1_VITIS_LOOP_48_2                  |      II|   3.65|     7551|  5.361e+04|        67|       15|   500|       yes|     -|         -|            -|            -|    -|
    +-----------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_0  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_10 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_11 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_12 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_13 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_14 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_15 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_16 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_17 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_18 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_19 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_20 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_21 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_22 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_23 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_24 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_25 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_26 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_27 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_28 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_29 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_5  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_6  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_7  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_8  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_9  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 10            | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+-----------------------+
| Interface     | Register | Offset | Width | Access | Description           |
+---------------+----------+--------+-------+--------+-----------------------+
| s_axi_control | A_0_1    | 0x10   | 32    | W      | Data signal of A_0    |
| s_axi_control | A_0_2    | 0x14   | 32    | W      | Data signal of A_0    |
| s_axi_control | A_1_1    | 0x1c   | 32    | W      | Data signal of A_1    |
| s_axi_control | A_1_2    | 0x20   | 32    | W      | Data signal of A_1    |
| s_axi_control | A_2_1    | 0x28   | 32    | W      | Data signal of A_2    |
| s_axi_control | A_2_2    | 0x2c   | 32    | W      | Data signal of A_2    |
| s_axi_control | A_3_1    | 0x34   | 32    | W      | Data signal of A_3    |
| s_axi_control | A_3_2    | 0x38   | 32    | W      | Data signal of A_3    |
| s_axi_control | A_4_1    | 0x40   | 32    | W      | Data signal of A_4    |
| s_axi_control | A_4_2    | 0x44   | 32    | W      | Data signal of A_4    |
| s_axi_control | A_5_1    | 0x4c   | 32    | W      | Data signal of A_5    |
| s_axi_control | A_5_2    | 0x50   | 32    | W      | Data signal of A_5    |
| s_axi_control | C4_0_1   | 0x58   | 32    | W      | Data signal of C4_0   |
| s_axi_control | C4_0_2   | 0x5c   | 32    | W      | Data signal of C4_0   |
| s_axi_control | C4_1_1   | 0x64   | 32    | W      | Data signal of C4_1   |
| s_axi_control | C4_1_2   | 0x68   | 32    | W      | Data signal of C4_1   |
| s_axi_control | C4_2_1   | 0x70   | 32    | W      | Data signal of C4_2   |
| s_axi_control | C4_2_2   | 0x74   | 32    | W      | Data signal of C4_2   |
| s_axi_control | C4_3_1   | 0x7c   | 32    | W      | Data signal of C4_3   |
| s_axi_control | C4_3_2   | 0x80   | 32    | W      | Data signal of C4_3   |
| s_axi_control | C4_4_1   | 0x88   | 32    | W      | Data signal of C4_4   |
| s_axi_control | C4_4_2   | 0x8c   | 32    | W      | Data signal of C4_4   |
| s_axi_control | C4_5_1   | 0x94   | 32    | W      | Data signal of C4_5   |
| s_axi_control | C4_5_2   | 0x98   | 32    | W      | Data signal of C4_5   |
| s_axi_control | sum_0_1  | 0xa0   | 32    | W      | Data signal of sum_0  |
| s_axi_control | sum_0_2  | 0xa4   | 32    | W      | Data signal of sum_0  |
| s_axi_control | sum_1_1  | 0xac   | 32    | W      | Data signal of sum_1  |
| s_axi_control | sum_1_2  | 0xb0   | 32    | W      | Data signal of sum_1  |
| s_axi_control | sum_2_1  | 0xb8   | 32    | W      | Data signal of sum_2  |
| s_axi_control | sum_2_2  | 0xbc   | 32    | W      | Data signal of sum_2  |
| s_axi_control | sum_3_1  | 0xc4   | 32    | W      | Data signal of sum_3  |
| s_axi_control | sum_3_2  | 0xc8   | 32    | W      | Data signal of sum_3  |
| s_axi_control | sum_4_1  | 0xd0   | 32    | W      | Data signal of sum_4  |
| s_axi_control | sum_4_2  | 0xd4   | 32    | W      | Data signal of sum_4  |
| s_axi_control | sum_5_1  | 0xdc   | 32    | W      | Data signal of sum_5  |
| s_axi_control | sum_5_2  | 0xe0   | 32    | W      | Data signal of sum_5  |
| s_axi_control | sum_6_1  | 0xe8   | 32    | W      | Data signal of sum_6  |
| s_axi_control | sum_6_2  | 0xec   | 32    | W      | Data signal of sum_6  |
| s_axi_control | sum_7_1  | 0xf4   | 32    | W      | Data signal of sum_7  |
| s_axi_control | sum_7_2  | 0xf8   | 32    | W      | Data signal of sum_7  |
| s_axi_control | sum_8_1  | 0x100  | 32    | W      | Data signal of sum_8  |
| s_axi_control | sum_8_2  | 0x104  | 32    | W      | Data signal of sum_8  |
| s_axi_control | sum_9_1  | 0x10c  | 32    | W      | Data signal of sum_9  |
| s_axi_control | sum_9_2  | 0x110  | 32    | W      | Data signal of sum_9  |
| s_axi_control | sum_10_1 | 0x118  | 32    | W      | Data signal of sum_10 |
| s_axi_control | sum_10_2 | 0x11c  | 32    | W      | Data signal of sum_10 |
| s_axi_control | sum_11_1 | 0x124  | 32    | W      | Data signal of sum_11 |
| s_axi_control | sum_11_2 | 0x128  | 32    | W      | Data signal of sum_11 |
| s_axi_control | sum_12_1 | 0x130  | 32    | W      | Data signal of sum_12 |
| s_axi_control | sum_12_2 | 0x134  | 32    | W      | Data signal of sum_12 |
| s_axi_control | sum_13_1 | 0x13c  | 32    | W      | Data signal of sum_13 |
| s_axi_control | sum_13_2 | 0x140  | 32    | W      | Data signal of sum_13 |
| s_axi_control | sum_14_1 | 0x148  | 32    | W      | Data signal of sum_14 |
| s_axi_control | sum_14_2 | 0x14c  | 32    | W      | Data signal of sum_14 |
| s_axi_control | sum_15_1 | 0x154  | 32    | W      | Data signal of sum_15 |
| s_axi_control | sum_15_2 | 0x158  | 32    | W      | Data signal of sum_15 |
| s_axi_control | sum_16_1 | 0x160  | 32    | W      | Data signal of sum_16 |
| s_axi_control | sum_16_2 | 0x164  | 32    | W      | Data signal of sum_16 |
| s_axi_control | sum_17_1 | 0x16c  | 32    | W      | Data signal of sum_17 |
| s_axi_control | sum_17_2 | 0x170  | 32    | W      | Data signal of sum_17 |
| s_axi_control | sum_18_1 | 0x178  | 32    | W      | Data signal of sum_18 |
| s_axi_control | sum_18_2 | 0x17c  | 32    | W      | Data signal of sum_18 |
| s_axi_control | sum_19_1 | 0x184  | 32    | W      | Data signal of sum_19 |
| s_axi_control | sum_19_2 | 0x188  | 32    | W      | Data signal of sum_19 |
| s_axi_control | sum_20_1 | 0x190  | 32    | W      | Data signal of sum_20 |
| s_axi_control | sum_20_2 | 0x194  | 32    | W      | Data signal of sum_20 |
| s_axi_control | sum_21_1 | 0x19c  | 32    | W      | Data signal of sum_21 |
| s_axi_control | sum_21_2 | 0x1a0  | 32    | W      | Data signal of sum_21 |
| s_axi_control | sum_22_1 | 0x1a8  | 32    | W      | Data signal of sum_22 |
| s_axi_control | sum_22_2 | 0x1ac  | 32    | W      | Data signal of sum_22 |
| s_axi_control | sum_23_1 | 0x1b4  | 32    | W      | Data signal of sum_23 |
| s_axi_control | sum_23_2 | 0x1b8  | 32    | W      | Data signal of sum_23 |
| s_axi_control | sum_24_1 | 0x1c0  | 32    | W      | Data signal of sum_24 |
| s_axi_control | sum_24_2 | 0x1c4  | 32    | W      | Data signal of sum_24 |
| s_axi_control | sum_25_1 | 0x1cc  | 32    | W      | Data signal of sum_25 |
| s_axi_control | sum_25_2 | 0x1d0  | 32    | W      | Data signal of sum_25 |
| s_axi_control | sum_26_1 | 0x1d8  | 32    | W      | Data signal of sum_26 |
| s_axi_control | sum_26_2 | 0x1dc  | 32    | W      | Data signal of sum_26 |
| s_axi_control | sum_27_1 | 0x1e4  | 32    | W      | Data signal of sum_27 |
| s_axi_control | sum_27_2 | 0x1e8  | 32    | W      | Data signal of sum_27 |
| s_axi_control | sum_28_1 | 0x1f0  | 32    | W      | Data signal of sum_28 |
| s_axi_control | sum_28_2 | 0x1f4  | 32    | W      | Data signal of sum_28 |
| s_axi_control | sum_29_1 | 0x1fc  | 32    | W      | Data signal of sum_29 |
| s_axi_control | sum_29_2 | 0x200  | 32    | W      | Data signal of sum_29 |
+---------------+----------+--------+-------+--------+-----------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| np        | ap_none | 32       |
| nq        | ap_none | 32       |
| nr        | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| nr       | in        | int      |
| nq       | in        | int      |
| np       | in        | int      |
| A        | inout     | double*  |
| C4       | inout     | double*  |
| sum      | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| nr       | nr            | port      |          |
| nq       | nq            | port      |          |
| np       | np            | port      |          |
| A        | m_axi_gmem_0  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_1  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_2  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_3  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_4  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_5  | interface |          |
| A        | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_0  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_1  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_2  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_3  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_4  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_5  | interface |          |
| C4       | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_0  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_1  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_2  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_3  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_4  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_5  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_6  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_7  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_8  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_9  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_10 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_11 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_12 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_13 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_14 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_15 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_16 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_17 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_18 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_19 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_20 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_21 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_22 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_23 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_24 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_25 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_26 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_27 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_28 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_29 | interface |          |
| sum      | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| HW Interface | Direction | Length | Width | Location                                                                                 |
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_1 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_2 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_3 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_4 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_5 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_0 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:83:33 |
| m_axi_gmem_1 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:83:33 |
| m_axi_gmem_2 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:83:33 |
| m_axi_gmem_3 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:83:33 |
| m_axi_gmem_4 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:83:33 |
| m_axi_gmem_5 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:83:33 |
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| HW Interface | Variable | Problem                                                                                                  | Resolution | Location                                                                                 |
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | A_0      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_1 | A_1      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_2 | A_2      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_3 | A_3      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_4 | A_4      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_5 | A_5      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_0 | A_0      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:83:33 |
| m_axi_gmem_1 | A_1      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:83:33 |
| m_axi_gmem_2 | A_2      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:83:33 |
| m_axi_gmem_3 | A_3      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:83:33 |
| m_axi_gmem_4 | A_4      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:83:33 |
| m_axi_gmem_5 | A_5      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:83:33 |
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+--------------------+------+---------+---------+
| Name                                                | DSP | Pragma | Variable           | Op   | Impl    | Latency |
+-----------------------------------------------------+-----+--------+--------------------+------+---------+---------+
| + doitgen                                           | 694 |        |                    |      |         |         |
|  + doitgen_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_48_2 | 694 |        |                    |      |         |         |
|    add_ln46_fu_11485_p2                             | -   |        | add_ln46           | add  | fabric  | 0       |
|    add_ln46_1_fu_11503_p2                           | -   |        | add_ln46_1         | add  | fabric  | 0       |
|    mul_mul_5ns_10ns_15_4_1_U142                     | 1   |        | mul_ln48           | mul  | dsp48   | 3       |
|    add_ln48_fu_11557_p2                             | -   |        | add_ln48           | add  | fabric  | 0       |
|    add_ln51_fu_11567_p2                             | -   |        | add_ln51           | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i              | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i              | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_s            | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_s          | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_6            | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_6          | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_7            | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_7          | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_8            | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_8          | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_9            | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_9          | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_10           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i14_10         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_11348_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_11350_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_11348_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_11350_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_11348_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_11350_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_11348_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_11350_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_11348_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_11350_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_11           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i14_11         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_21355_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_21357_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_21355_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_21357_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_21355_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_21357_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i_21355_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_21357_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_21355_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_21357_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i_12           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i14_12         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_31362_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_31364_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_31362_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_31364_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_31362_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_31364_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_31362_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_31364_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_31362_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_31364_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i_13           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_13         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_41369_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_41371_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_41369_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_41371_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_41369_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_41371_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_41369_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_41371_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_41369_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3   |        | add_i14_41371_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i_5            | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3   |        | add_i14_5          | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_5_1          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3   |        | add_i14_5_1        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_5_2          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3   |        | add_i14_5_2        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_5_3          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3   |        | add_i14_5_3        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_5_4          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3   |        | add_i14_5_4        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_5_5          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3   |        | add_i14_5_5        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | add                | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | add45_s            | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | add45_6            | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | add45_7            | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | add45_8            | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | add45_5            | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_14           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_14         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_11110_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_11112_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_11110_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_11112_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_11110_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_11112_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_11110_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_11112_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_11110_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_11112_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_11110_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_11112_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_11110_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_11112_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_11110_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_11112_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_11110_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_11112_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_11110_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_11112_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_11110_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_11112_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_11110_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_11112_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_11110_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_11112_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_11110_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_11112_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_11110_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_11112_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_11110_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_11112_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_11110_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_11112_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i_11110_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_11112_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_11110_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_11112_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_11110_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_11112_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_11110_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_11112_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_11110_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_11112_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_11110_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_11112_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_11110_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | add_i14_11112_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_11110_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | add_i14_11112_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_11110_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3   |        | add_i14_11112_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_11110_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3   |        | add_i14_11112_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_11110_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3   |        | add_i14_11112_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_11110_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3   |        | add_i14_11112_4_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i_11110_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3   |        | add_i14_11112_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_11110_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3   |        | add_i14_11112_5_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_11110_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3   |        | add_i14_11112_5_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_11110_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3   |        | add_i14_11112_5_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_11110_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3   |        | add_i14_11112_5_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_11110_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3   |        | add_i14_11112_5_5  | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | add45_9            | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | add45_11116_1      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | add45_11116_2      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U81                 | -   |        | add45_11116_3      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | add45_11116_4      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | add45_11116_5      | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_15           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_15         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_21127_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_21129_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_21127_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_21129_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_21127_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_21129_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_21127_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_21129_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_21127_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_21129_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_21127_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_21129_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_21127_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_21129_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_21127_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_21129_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_21127_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_21129_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_21127_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_21129_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_21127_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_21129_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i_21127_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_21129_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_21127_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_21129_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_21127_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_21129_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_21127_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_21129_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_21127_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_21129_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_21127_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_21129_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_21127_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_21129_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_21127_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_21129_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_21127_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_21129_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_21127_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_21129_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_21127_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_21129_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_21127_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_21129_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i_21127_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3   |        | add_i14_21129_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_21127_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3   |        | add_i14_21129_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_21127_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3   |        | add_i14_21129_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_21127_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3   |        | add_i14_21129_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_21127_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3   |        | add_i14_21129_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_21127_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3   |        | add_i14_21129_4_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_21127_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3   |        | add_i14_21129_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_21127_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3   |        | add_i14_21129_5_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_21127_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3   |        | add_i14_21129_5_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_21127_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3   |        | add_i14_21129_5_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_21127_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3   |        | add_i14_21129_5_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_21127_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3   |        | add_i14_21129_5_5  | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | add45_4            | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | add45_21133_1      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | add45_21133_2      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | add45_21133_3      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | add45_21133_4      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | add45_21133_5      | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_16           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_16         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_31144_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_31146_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_31144_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_31146_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_31144_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_31146_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_31144_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_31146_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_31144_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_31146_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_31144_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_31146_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_31144_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_31146_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_31144_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_31146_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_31144_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_31146_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_31144_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_31146_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_31144_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_31146_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_31144_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_31146_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_31144_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_31146_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_31144_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_31146_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_31144_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_31146_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_31144_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_31146_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_31144_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_31146_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i_31144_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_31146_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_31144_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_31146_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_31144_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_31146_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_31144_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_31146_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_31144_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_31146_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_31144_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_31146_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_31144_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3   |        | add_i14_31146_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_31144_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3   |        | add_i14_31146_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_31144_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3   |        | add_i14_31146_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_31144_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3   |        | add_i14_31146_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_31144_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3   |        | add_i14_31146_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_31144_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3   |        | add_i14_31146_4_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i_31144_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3   |        | add_i14_31146_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_31144_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3   |        | add_i14_31146_5_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_31144_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3   |        | add_i14_31146_5_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_31144_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3   |        | add_i14_31146_5_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_31144_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3   |        | add_i14_31146_5_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_31144_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3   |        | add_i14_31146_5_5  | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | add45_10           | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U81                 | -   |        | add45_31150_1      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | add45_31150_2      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | add45_31150_3      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | add45_31150_4      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | add45_31150_5      | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_17           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_17         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_41161_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_41163_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_41161_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_41163_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_41161_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_41163_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_41161_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_41163_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_41161_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_41163_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_41161_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_41163_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_41161_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_41163_1_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_41161_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_41163_1_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_41161_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_41163_1_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_41161_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_41163_1_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_41161_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_41163_1_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_41161_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_41163_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_41161_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_41163_2_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_41161_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_41163_2_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_41161_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_41163_2_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_41161_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_41163_2_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_41161_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_41163_2_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_41161_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_41163_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_41161_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_41163_3_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_41161_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_41163_3_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_41161_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_41163_3_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_41161_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_41163_3_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_41161_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_41163_3_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_41161_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3   |        | add_i14_41163_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_41161_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3   |        | add_i14_41163_4_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_41161_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3   |        | add_i14_41163_4_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_41161_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3   |        | add_i14_41163_4_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_41161_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3   |        | add_i14_41163_4_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_41161_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3   |        | add_i14_41163_4_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_41161_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3   |        | add_i14_41163_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i_41161_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3   |        | add_i14_41163_5_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_41161_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3   |        | add_i14_41163_5_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_41161_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3   |        | add_i14_41163_5_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_41161_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | add_i14_41163_5_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_41161_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3   |        | add_i14_41163_5_5  | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | add45_11           | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | add45_41167_1      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | add45_41167_2      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | add45_41167_3      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | add45_41167_4      | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3   |        | add45_41167_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_1            | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i14_1          | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_1_s          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_1_s        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_1_6          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_1_6        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_1_7          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_1_7        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_1_8          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_1_8        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_1_9          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_1_9        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_1_10         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i14_1_10       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_1_11016_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_1_11018_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_1_11016_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_1_11018_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_1_11016_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_1_11018_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_1_11016_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_1_11018_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_1_11016_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_1_11018_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_1_11         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i14_1_11       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_1_21023_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_1_21025_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_1_21023_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_1_21025_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_1_21023_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_1_21025_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_1_21023_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_1_21025_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_1_21023_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_1_21025_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_1_12         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i14_1_12       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_1_31030_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_1_31032_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_1_31030_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_1_31032_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_1_31030_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_1_31032_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_1_31030_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_1_31032_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_1_31030_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_1_31032_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_1_13         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_1_13       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_1_41037_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_1_41039_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_1_41037_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_1_41039_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_1_41037_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_1_41039_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_1_41037_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_1_41039_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_1_41037_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3   |        | add_i14_1_41039_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_1_5          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | add_i14_1_5        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_1_5_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3   |        | add_i14_1_5_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_1_5_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3   |        | add_i14_1_5_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_1_5_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3   |        | add_i14_1_5_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_1_5_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3   |        | add_i14_1_5_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_1_5_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3   |        | add_i14_1_5_5      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | add45_1            | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | add45_1_s          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | add45_1_6          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | add45_1_7          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | add45_1_8          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | add45_1_5          | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_1_1          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_1_1        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_1_1_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_1_1_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_1_1_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_1_1_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_1_1_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_1_1_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_1_1_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_1_1_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_1_1_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_1_1_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_1_1_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_1_1_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_1_1_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_1_1_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_1_1_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_1_1_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_1_1_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_1_1_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_1_1_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_1_1_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_1_1_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_1_1_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_1_1_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_1_1_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_1_1_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_1_1_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_1_1_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_1_1_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_1_1_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_1_1_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_1_1_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_1_1_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_1_1_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_1_1_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_1_1_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_1_1_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_1_1_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_1_1_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_1_1_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_1_1_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_1_1_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_1_1_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_1_1_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_1_1_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_1_1_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_1_1_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_1_1_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | add_i14_1_1_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_1_1_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | add_i14_1_1_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_1_1_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3   |        | add_i14_1_1_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_1_1_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3   |        | add_i14_1_1_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_1_1_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3   |        | add_i14_1_1_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_1_1_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3   |        | add_i14_1_1_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_1_1_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3   |        | add_i14_1_1_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_1_1_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3   |        | add_i14_1_1_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_1_1_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3   |        | add_i14_1_1_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_1_1_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3   |        | add_i14_1_1_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_1_1_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3   |        | add_i14_1_1_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_1_1_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3   |        | add_i14_1_1_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | add45_1_1          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | add45_1_1_1        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | add45_1_1_2        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U81                 | -   |        | add45_1_1_3        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | add45_1_1_4        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | add45_1_1_5        | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_1_2          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_1_2        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_1_2_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_1_2_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_1_2_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_1_2_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_1_2_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_1_2_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_1_2_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_1_2_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_1_2_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_1_2_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_1_2_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_1_2_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_1_2_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_1_2_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_1_2_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_1_2_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_1_2_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_1_2_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_1_2_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_1_2_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_1_2_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_1_2_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_1_2_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_1_2_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_1_2_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_1_2_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_1_2_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_1_2_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_1_2_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_1_2_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_1_2_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_1_2_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_1_2_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_1_2_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_1_2_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_1_2_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_1_2_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_1_2_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_1_2_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_1_2_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_1_2_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_1_2_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_1_2_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_1_2_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_1_2_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_1_2_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_1_2_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3   |        | add_i14_1_2_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_1_2_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3   |        | add_i14_1_2_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_1_2_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3   |        | add_i14_1_2_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_1_2_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3   |        | add_i14_1_2_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_1_2_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3   |        | add_i14_1_2_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_1_2_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3   |        | add_i14_1_2_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_1_2_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3   |        | add_i14_1_2_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_1_2_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3   |        | add_i14_1_2_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_1_2_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3   |        | add_i14_1_2_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_1_2_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3   |        | add_i14_1_2_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_1_2_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3   |        | add_i14_1_2_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_1_2_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3   |        | add_i14_1_2_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | add45_1_2          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | add45_1_2_1        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | add45_1_2_2        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | add45_1_2_3        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | add45_1_2_4        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | add45_1_2_5        | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_1_3          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_1_3        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_1_3_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_1_3_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_1_3_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_1_3_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_1_3_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_1_3_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_1_3_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_1_3_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_1_3_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_1_3_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_1_3_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_1_3_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_1_3_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_1_3_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_1_3_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_1_3_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_1_3_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_1_3_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_1_3_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_1_3_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_1_3_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_1_3_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_1_3_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_1_3_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_1_3_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_1_3_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_1_3_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_1_3_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_1_3_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_1_3_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_1_3_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_1_3_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_1_3_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_1_3_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_1_3_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_1_3_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_1_3_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_1_3_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_1_3_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_1_3_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_1_3_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_1_3_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_1_3_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_1_3_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_1_3_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_1_3_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_1_3_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3   |        | add_i14_1_3_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_1_3_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3   |        | add_i14_1_3_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_1_3_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3   |        | add_i14_1_3_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_1_3_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3   |        | add_i14_1_3_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_1_3_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3   |        | add_i14_1_3_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_1_3_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3   |        | add_i14_1_3_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i_1_3_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3   |        | add_i14_1_3_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_1_3_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3   |        | add_i14_1_3_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_1_3_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3   |        | add_i14_1_3_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_1_3_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3   |        | add_i14_1_3_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_1_3_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3   |        | add_i14_1_3_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_1_3_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3   |        | add_i14_1_3_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | add45_1_3          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U81                 | -   |        | add45_1_3_1        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | add45_1_3_2        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | add45_1_3_3        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | add45_1_3_4        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | add45_1_3_5        | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_1_4          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_1_4        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_1_4_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_1_4_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_1_4_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_1_4_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_1_4_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_1_4_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_1_4_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_1_4_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_1_4_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_1_4_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_1_4_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_1_4_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_1_4_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_1_4_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_1_4_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_1_4_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_1_4_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_1_4_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_1_4_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_1_4_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_1_4_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_1_4_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_1_4_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_1_4_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_1_4_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_1_4_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_1_4_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_1_4_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_1_4_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_1_4_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_1_4_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_1_4_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_1_4_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_1_4_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_1_4_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_1_4_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_1_4_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_1_4_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_1_4_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_1_4_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_1_4_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_1_4_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_1_4_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_1_4_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_1_4_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_1_4_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_1_4_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3   |        | add_i14_1_4_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_1_4_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3   |        | add_i14_1_4_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_1_4_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3   |        | add_i14_1_4_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_1_4_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3   |        | add_i14_1_4_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_1_4_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3   |        | add_i14_1_4_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_1_4_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3   |        | add_i14_1_4_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_1_4_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3   |        | add_i14_1_4_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_1_4_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3   |        | add_i14_1_4_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_1_4_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3   |        | add_i14_1_4_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_1_4_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3   |        | add_i14_1_4_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_1_4_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3   |        | add_i14_1_4_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_1_4_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3   |        | add_i14_1_4_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | add45_1_4          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | add45_1_4_1        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | add45_1_4_2        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | add45_1_4_3        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | add45_1_4_4        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3   |        | add45_1_4_5        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_2            | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i14_2          | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_2_s          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_2_s        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_2_6          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_2_6        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_2_7          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_2_7        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_2_8          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_2_8        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_2_9          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_2_9        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_2_10         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i14_2_10       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_2_1752_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_2_1754_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_2_1752_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_2_1754_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_2_1752_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_2_1754_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_2_1752_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_2_1754_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_2_1752_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_2_1754_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_2_11         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i14_2_11       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_2_2759_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_2_2761_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_2_2759_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_2_2761_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_2_2759_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_2_2761_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_2_2759_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_2_2761_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_2_2759_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_2_2761_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_2_12         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i14_2_12       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_2_3766_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_2_3768_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_2_3766_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_2_3768_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_2_3766_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_2_3768_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_2_3766_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_2_3768_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_2_3766_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_2_3768_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_2_13         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_2_13       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_2_4773_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_2_4775_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_2_4773_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_2_4775_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_2_4773_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_2_4775_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_2_4773_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_2_4775_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_2_4773_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_2_4775_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_2_5          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_2_5        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_2_5_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_2_5_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_2_5_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_2_5_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_2_5_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_2_5_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_2_5_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_2_5_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_2_5_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_2_5_5      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | add45_2            | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | add45_2_s          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | add45_2_6          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | add45_2_7          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | add45_2_8          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | add45_2_5          | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_2_1          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_2_1        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_2_1_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_2_1_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_2_1_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_2_1_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_2_1_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_2_1_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_2_1_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_2_1_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_2_1_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_2_1_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_2_1_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_2_1_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_2_1_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_2_1_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_2_1_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_2_1_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_2_1_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_2_1_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_2_1_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_2_1_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_2_1_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_2_1_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_2_1_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_2_1_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_2_1_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_2_1_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_2_1_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_2_1_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_2_1_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_2_1_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_2_1_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_2_1_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_2_1_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_2_1_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_2_1_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_2_1_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_2_1_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_2_1_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_2_1_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_2_1_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_2_1_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_2_1_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_2_1_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_2_1_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_2_1_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_2_1_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_2_1_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_2_1_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_2_1_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_2_1_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_2_1_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_2_1_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_2_1_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_2_1_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_2_1_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_2_1_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_2_1_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_2_1_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_2_1_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_2_1_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_2_1_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_2_1_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_2_1_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_2_1_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_2_1_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_2_1_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_2_1_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_2_1_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_2_1_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_2_1_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | add45_2_1          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | add45_2_1_1        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | add45_2_1_2        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U81                 | -   |        | add45_2_1_3        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | add45_2_1_4        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | add45_2_1_5        | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_2_2          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_2_2        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_2_2_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_2_2_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_2_2_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_2_2_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_2_2_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_2_2_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_2_2_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_2_2_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_2_2_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_2_2_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_2_2_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_2_2_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_2_2_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_2_2_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_2_2_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_2_2_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_2_2_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_2_2_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_2_2_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_2_2_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_2_2_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_2_2_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_2_2_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_2_2_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_2_2_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_2_2_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_2_2_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_2_2_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_2_2_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_2_2_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_2_2_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_2_2_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_2_2_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_2_2_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_2_2_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_2_2_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_2_2_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_2_2_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_2_2_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_2_2_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_2_2_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_2_2_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_2_2_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_2_2_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_2_2_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_2_2_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_2_2_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_2_2_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_2_2_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_2_2_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_2_2_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3   |        | add_i14_2_2_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_2_2_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | add_i14_2_2_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_2_2_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | add_i14_2_2_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_2_2_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3   |        | add_i14_2_2_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_2_2_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_2_2_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_2_2_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_2_2_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_2_2_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3   |        | add_i14_2_2_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i_2_2_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | add_i14_2_2_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_2_2_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | add_i14_2_2_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_2_2_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3   |        | add_i14_2_2_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | add45_2_2          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | add45_2_2_1        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | add45_2_2_2        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | add45_2_2_3        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | add45_2_2_4        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | add45_2_2_5        | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_2_3          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_2_3        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_2_3_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_2_3_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_2_3_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_2_3_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_2_3_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_2_3_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_2_3_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_2_3_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_2_3_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_2_3_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_2_3_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_2_3_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_2_3_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_2_3_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_2_3_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_2_3_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_2_3_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_2_3_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_2_3_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_2_3_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_2_3_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_2_3_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_2_3_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_2_3_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_2_3_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_2_3_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_2_3_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_2_3_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_2_3_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_2_3_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_2_3_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_2_3_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_2_3_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_2_3_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_2_3_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_2_3_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_2_3_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_2_3_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_2_3_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_2_3_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_2_3_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_2_3_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_2_3_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_2_3_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_2_3_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_2_3_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_2_3_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3   |        | add_i14_2_3_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_2_3_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3   |        | add_i14_2_3_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_2_3_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3   |        | add_i14_2_3_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_2_3_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3   |        | add_i14_2_3_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_2_3_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3   |        | add_i14_2_3_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_2_3_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3   |        | add_i14_2_3_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_2_3_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3   |        | add_i14_2_3_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_2_3_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3   |        | add_i14_2_3_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_2_3_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3   |        | add_i14_2_3_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_2_3_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3   |        | add_i14_2_3_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_2_3_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3   |        | add_i14_2_3_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_2_3_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3   |        | add_i14_2_3_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | add45_2_3          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U81                 | -   |        | add45_2_3_1        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | add45_2_3_2        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | add45_2_3_3        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | add45_2_3_4        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | add45_2_3_5        | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_2_4          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_2_4        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_2_4_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_2_4_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_2_4_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_2_4_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_2_4_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_2_4_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_2_4_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_2_4_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_2_4_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_2_4_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_2_4_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_2_4_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_2_4_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_2_4_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_2_4_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_2_4_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_2_4_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_2_4_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_2_4_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_2_4_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_2_4_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_2_4_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_2_4_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_2_4_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_2_4_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_2_4_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_2_4_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_2_4_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_2_4_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_2_4_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_2_4_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_2_4_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_2_4_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_2_4_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_2_4_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_2_4_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_2_4_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_2_4_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_2_4_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_2_4_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_2_4_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_2_4_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_2_4_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_2_4_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_2_4_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_2_4_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_2_4_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3   |        | add_i14_2_4_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_2_4_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3   |        | add_i14_2_4_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_2_4_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3   |        | add_i14_2_4_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_2_4_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3   |        | add_i14_2_4_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_2_4_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3   |        | add_i14_2_4_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_2_4_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3   |        | add_i14_2_4_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_2_4_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3   |        | add_i14_2_4_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_2_4_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3   |        | add_i14_2_4_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_2_4_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3   |        | add_i14_2_4_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_2_4_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3   |        | add_i14_2_4_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_2_4_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3   |        | add_i14_2_4_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_2_4_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3   |        | add_i14_2_4_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | add45_2_4          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | add45_2_4_1        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | add45_2_4_2        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | add45_2_4_3        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | add45_2_4_4        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3   |        | add45_2_4_5        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_3            | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i14_3          | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_3_s          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_3_s        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_3_6          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_3_6        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_3_7          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_3_7        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_3_8          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_3_8        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_3_9          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_3_9        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_3_10         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i14_3_10       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_3_1488_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_3_1490_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_3_1488_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_3_1490_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_3_1488_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_3_1490_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_3_1488_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_3_1490_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_3_1488_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_3_1490_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_3_11         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3   |        | add_i14_3_11       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_3_2495_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3   |        | add_i14_3_2497_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_3_2495_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3   |        | add_i14_3_2497_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_3_2495_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3   |        | add_i14_3_2497_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_3_2495_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3   |        | add_i14_3_2497_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_3_2495_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3   |        | add_i14_3_2497_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_3_12         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_3_12       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_3_3502_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_3_3504_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_3_3502_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_3_3504_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_3_3502_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_3_3504_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_3_3502_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_3_3504_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_3_3502_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3   |        | add_i14_3_3504_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_3_13         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3   |        | add_i14_3_13       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_3_4509_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3   |        | add_i14_3_4511_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_3_4509_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3   |        | add_i14_3_4511_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_3_4509_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3   |        | add_i14_3_4511_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_3_4509_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3   |        | add_i14_3_4511_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_3_4509_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3   |        | add_i14_3_4511_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_3_5          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3   |        | add_i14_3_5        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_3_5_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3   |        | add_i14_3_5_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_3_5_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3   |        | add_i14_3_5_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_3_5_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3   |        | add_i14_3_5_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_3_5_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3   |        | add_i14_3_5_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_3_5_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3   |        | add_i14_3_5_5      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | add45_3            | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | add45_3_s          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | add45_3_6          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | add45_3_7          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | add45_3_8          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | add45_3_5          | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_3_1          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_3_1        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_3_1_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_3_1_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_3_1_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_3_1_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_3_1_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_3_1_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_3_1_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_3_1_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_3_1_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_3_1_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_3_1_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_3_1_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_3_1_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_3_1_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_3_1_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_3_1_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_3_1_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_3_1_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_3_1_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_3_1_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_3_1_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_3_1_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_3_1_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3   |        | add_i14_3_1_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_3_1_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3   |        | add_i14_3_1_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_3_1_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3   |        | add_i14_3_1_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_3_1_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3   |        | add_i14_3_1_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_3_1_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3   |        | add_i14_3_1_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_3_1_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3   |        | add_i14_3_1_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_3_1_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | add_i14_3_1_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_3_1_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | add_i14_3_1_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_3_1_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3   |        | add_i14_3_1_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_3_1_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3   |        | add_i14_3_1_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_3_1_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3   |        | add_i14_3_1_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_3_1_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3   |        | add_i14_3_1_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_3_1_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3   |        | add_i14_3_1_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_3_1_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3   |        | add_i14_3_1_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_3_1_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3   |        | add_i14_3_1_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_3_1_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3   |        | add_i14_3_1_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_3_1_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3   |        | add_i14_3_1_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_3_1_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3   |        | add_i14_3_1_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_3_1_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3   |        | add_i14_3_1_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_3_1_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3   |        | add_i14_3_1_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_3_1_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3   |        | add_i14_3_1_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_3_1_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3   |        | add_i14_3_1_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_3_1_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3   |        | add_i14_3_1_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_3_1_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3   |        | add_i14_3_1_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | add45_3_1          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | add45_3_1_1        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | add45_3_1_2        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U81                 | -   |        | add45_3_1_3        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | add45_3_1_4        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | add45_3_1_5        | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_3_2          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_3_2        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_3_2_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_3_2_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_3_2_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_3_2_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_3_2_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_3_2_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_3_2_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_3_2_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_3_2_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_3_2_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_3_2_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_3_2_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_3_2_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_3_2_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_3_2_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_3_2_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_3_2_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_3_2_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_3_2_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_3_2_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_3_2_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_3_2_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_3_2_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3   |        | add_i14_3_2_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_3_2_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3   |        | add_i14_3_2_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_3_2_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | add_i14_3_2_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_3_2_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | add_i14_3_2_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_3_2_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3   |        | add_i14_3_2_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_3_2_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3   |        | add_i14_3_2_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_3_2_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3   |        | add_i14_3_2_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_3_2_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3   |        | add_i14_3_2_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_3_2_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3   |        | add_i14_3_2_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_3_2_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3   |        | add_i14_3_2_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_3_2_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3   |        | add_i14_3_2_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_3_2_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3   |        | add_i14_3_2_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_3_2_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3   |        | add_i14_3_2_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_3_2_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3   |        | add_i14_3_2_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_3_2_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3   |        | add_i14_3_2_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_3_2_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3   |        | add_i14_3_2_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_3_2_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3   |        | add_i14_3_2_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_3_2_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3   |        | add_i14_3_2_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U82                | 8   |        | mul_i_3_2_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3   |        | add_i14_3_2_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U83                | 8   |        | mul_i_3_2_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3   |        | add_i14_3_2_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U84                | 8   |        | mul_i_3_2_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3   |        | add_i14_3_2_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85                | 8   |        | mul_i_3_2_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3   |        | add_i14_3_2_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U86                | 8   |        | mul_i_3_2_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3   |        | add_i14_3_2_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U87                | 8   |        | mul_i_3_2_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3   |        | add_i14_3_2_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | add45_3_2          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | add45_3_2_1        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | add45_3_2_2        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | add45_3_2_3        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | add45_3_2_4        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | add45_3_2_5        | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_3_3          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_3_3        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_3_3_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_3_3_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_3_3_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_3_3_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_3_3_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_3_3_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_3_3_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_3_3_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_3_3_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_3_3_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_3_3_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_3_3_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_3_3_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_3_3_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_3_3_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_3_3_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_3_3_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_3_3_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_3_3_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_3_3_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_3_3_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_3_3_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_3_3_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3   |        | add_i14_3_3_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_3_3_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3   |        | add_i14_3_3_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_3_3_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_3_3_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_3_3_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_3_3_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_3_3_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_3_3_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_3_3_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_3_3_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_3_3_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3   |        | add_i14_3_3_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_3_3_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3   |        | add_i14_3_3_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_3_3_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3   |        | add_i14_3_3_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_3_3_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3   |        | add_i14_3_3_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_3_3_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3   |        | add_i14_3_3_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_3_3_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3   |        | add_i14_3_3_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_3_3_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3   |        | add_i14_3_3_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_3_3_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3   |        | add_i14_3_3_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_3_3_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3   |        | add_i14_3_3_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_3_3_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3   |        | add_i14_3_3_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_3_3_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3   |        | add_i14_3_3_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_3_3_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3   |        | add_i14_3_3_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U88                | 8   |        | mul_i_3_3_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3   |        | add_i14_3_3_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U89                | 8   |        | mul_i_3_3_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3   |        | add_i14_3_3_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U90                | 8   |        | mul_i_3_3_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | add_i14_3_3_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U91                | 8   |        | mul_i_3_3_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | add_i14_3_3_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U92                | 8   |        | mul_i_3_3_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3   |        | add_i14_3_3_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U93                | 8   |        | mul_i_3_3_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3   |        | add_i14_3_3_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | add45_3_3          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U81                 | -   |        | add45_3_3_1        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | add45_3_3_2        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | add45_3_3_3        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | add45_3_3_4        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | add45_3_3_5        | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_3_4          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_3_4        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_3_4_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3   |        | add_i14_3_4_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_3_4_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | add_i14_3_4_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_3_4_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | add_i14_3_4_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_3_4_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3   |        | add_i14_3_4_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_3_4_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_3_4_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_3_4_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_3_4_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_3_4_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3   |        | add_i14_3_4_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_3_4_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | add_i14_3_4_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_3_4_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | add_i14_3_4_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_3_4_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3   |        | add_i14_3_4_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_3_4_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_3_4_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_3_4_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_3_4_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_3_4_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3   |        | add_i14_3_4_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_3_4_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | add_i14_3_4_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_3_4_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | add_i14_3_4_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_3_4_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3   |        | add_i14_3_4_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_3_4_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3   |        | add_i14_3_4_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_3_4_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3   |        | add_i14_3_4_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_3_4_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3   |        | add_i14_3_4_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_3_4_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3   |        | add_i14_3_4_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_3_4_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3   |        | add_i14_3_4_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_3_4_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3   |        | add_i14_3_4_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_3_4_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3   |        | add_i14_3_4_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_3_4_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3   |        | add_i14_3_4_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_3_4_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3   |        | add_i14_3_4_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_3_4_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3   |        | add_i14_3_4_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_3_4_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3   |        | add_i14_3_4_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_3_4_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3   |        | add_i14_3_4_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_3_4_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3   |        | add_i14_3_4_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U94                | 8   |        | mul_i_3_4_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3   |        | add_i14_3_4_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95                | 8   |        | mul_i_3_4_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3   |        | add_i14_3_4_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U96                | 8   |        | mul_i_3_4_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3   |        | add_i14_3_4_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U97                | 8   |        | mul_i_3_4_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3   |        | add_i14_3_4_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U98                | 8   |        | mul_i_3_4_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3   |        | add_i14_3_4_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U99                | 8   |        | mul_i_3_4_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3   |        | add_i14_3_4_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | add45_3_4          | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | add45_3_4_1        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | add45_3_4_2        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | add45_3_4_3        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | add45_3_4_4        | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3   |        | add45_3_4_5        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_4            | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3   |        | add_i14_4          | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_4_s          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3   |        | add_i14_4_s        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_4_6          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3   |        | add_i14_4_6        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_4_7          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3   |        | add_i14_4_7        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_4_8          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3   |        | add_i14_4_8        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_4_9          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3   |        | add_i14_4_9        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_4_10         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3   |        | add_i14_4_10       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_4_1224_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3   |        | add_i14_4_1226_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_4_1224_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3   |        | add_i14_4_1226_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_4_1224_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3   |        | add_i14_4_1226_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_4_1224_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3   |        | add_i14_4_1226_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_4_1224_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3   |        | add_i14_4_1226_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_4_11         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3   |        | add_i14_4_11       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_4_2231_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3   |        | add_i14_4_2233_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_4_2231_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3   |        | add_i14_4_2233_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_4_2231_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3   |        | add_i14_4_2233_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_4_2231_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3   |        | add_i14_4_2233_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_4_2231_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3   |        | add_i14_4_2233_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_4_12         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3   |        | add_i14_4_12       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_4_3238_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3   |        | add_i14_4_3240_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_4_3238_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3   |        | add_i14_4_3240_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_4_3238_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3   |        | add_i14_4_3240_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_4_3238_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3   |        | add_i14_4_3240_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_4_3238_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3   |        | add_i14_4_3240_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_4_13         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3   |        | add_i14_4_13       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_4_4245_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3   |        | add_i14_4_4247_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_4_4245_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3   |        | add_i14_4_4247_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_4_4245_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3   |        | add_i14_4_4247_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_4_4245_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3   |        | add_i14_4_4247_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_4_4245_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3   |        | add_i14_4_4247_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U100               | 8   |        | mul_i_4_5          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3   |        | add_i14_4_5        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U101               | 8   |        | mul_i_4_5_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3   |        | add_i14_4_5_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U102               | 8   |        | mul_i_4_5_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3   |        | add_i14_4_5_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U103               | 8   |        | mul_i_4_5_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_4_5_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U104               | 8   |        | mul_i_4_5_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_4_5_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U105               | 8   |        | mul_i_4_5_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_4_5_5      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | sum_buffer_0       | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | sum_buffer_0_1     | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | sum_buffer_0_2     | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | sum_buffer_0_3_992 | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | sum_buffer_0_4     | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | sum_buffer_0_5     | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_4_1          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3   |        | add_i14_4_1        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_4_1_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3   |        | add_i14_4_1_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_4_1_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3   |        | add_i14_4_1_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_4_1_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3   |        | add_i14_4_1_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_4_1_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3   |        | add_i14_4_1_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_4_1_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3   |        | add_i14_4_1_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_4_1_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3   |        | add_i14_4_1_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_4_1_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3   |        | add_i14_4_1_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_4_1_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3   |        | add_i14_4_1_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_4_1_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3   |        | add_i14_4_1_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_4_1_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3   |        | add_i14_4_1_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_4_1_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3   |        | add_i14_4_1_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_4_1_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3   |        | add_i14_4_1_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_4_1_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3   |        | add_i14_4_1_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_4_1_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3   |        | add_i14_4_1_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_4_1_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3   |        | add_i14_4_1_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_4_1_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3   |        | add_i14_4_1_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_4_1_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3   |        | add_i14_4_1_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_4_1_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3   |        | add_i14_4_1_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_4_1_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3   |        | add_i14_4_1_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_4_1_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3   |        | add_i14_4_1_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_4_1_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3   |        | add_i14_4_1_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_4_1_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3   |        | add_i14_4_1_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_4_1_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3   |        | add_i14_4_1_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_4_1_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3   |        | add_i14_4_1_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_4_1_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3   |        | add_i14_4_1_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_4_1_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3   |        | add_i14_4_1_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_4_1_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3   |        | add_i14_4_1_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_4_1_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3   |        | add_i14_4_1_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_4_1_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3   |        | add_i14_4_1_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U106               | 8   |        | mul_i_4_1_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_4_1_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U107               | 8   |        | mul_i_4_1_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_4_1_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U108               | 8   |        | mul_i_4_1_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3   |        | add_i14_4_1_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U109               | 8   |        | mul_i_4_1_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | add_i14_4_1_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U110               | 8   |        | mul_i_4_1_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | add_i14_4_1_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U111               | 8   |        | mul_i_4_1_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3   |        | add_i14_4_1_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | sum_buffer_0_6     | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | sum_buffer_0_7     | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | sum_buffer_0_8     | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U81                 | -   |        | sum_buffer_0_9     | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | sum_buffer_0_10    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | sum_buffer_0_11    | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_4_2          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_4_2        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_4_2_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_4_2_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_4_2_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_4_2_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_4_2_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_4_2_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_4_2_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_4_2_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_4_2_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3   |        | add_i14_4_2_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_4_2_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_4_2_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_4_2_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_4_2_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_4_2_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_4_2_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_4_2_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_4_2_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_4_2_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_4_2_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_4_2_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3   |        | add_i14_4_2_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_4_2_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_4_2_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_4_2_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_4_2_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_4_2_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_4_2_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_4_2_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_4_2_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_4_2_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_4_2_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_4_2_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3   |        | add_i14_4_2_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_4_2_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3   |        | add_i14_4_2_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_4_2_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3   |        | add_i14_4_2_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_4_2_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3   |        | add_i14_4_2_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_4_2_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3   |        | add_i14_4_2_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_4_2_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3   |        | add_i14_4_2_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_4_2_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3   |        | add_i14_4_2_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_4_2_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3   |        | add_i14_4_2_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_4_2_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3   |        | add_i14_4_2_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_4_2_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3   |        | add_i14_4_2_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_4_2_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3   |        | add_i14_4_2_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_4_2_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3   |        | add_i14_4_2_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_4_2_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3   |        | add_i14_4_2_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U112               | 8   |        | mul_i_4_2_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3   |        | add_i14_4_2_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U113               | 8   |        | mul_i_4_2_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3   |        | add_i14_4_2_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U114               | 8   |        | mul_i_4_2_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3   |        | add_i14_4_2_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115               | 8   |        | mul_i_4_2_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3   |        | add_i14_4_2_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U116               | 8   |        | mul_i_4_2_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3   |        | add_i14_4_2_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U117               | 8   |        | mul_i_4_2_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3   |        | add_i14_4_2_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | sum_buffer_0_12    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | sum_buffer_0_13    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | sum_buffer_0_14    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | sum_buffer_0_15    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | sum_buffer_0_16    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | sum_buffer_0_17    | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_4_3          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | add_i14_4_3        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_4_3_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | add_i14_4_3_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_4_3_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3   |        | add_i14_4_3_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_4_3_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3   |        | add_i14_4_3_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_4_3_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3   |        | add_i14_4_3_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_4_3_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3   |        | add_i14_4_3_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_4_3_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | add_i14_4_3_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_4_3_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | add_i14_4_3_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_4_3_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3   |        | add_i14_4_3_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_4_3_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3   |        | add_i14_4_3_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_4_3_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3   |        | add_i14_4_3_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_4_3_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3   |        | add_i14_4_3_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_4_3_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3   |        | add_i14_4_3_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_4_3_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3   |        | add_i14_4_3_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_4_3_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3   |        | add_i14_4_3_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_4_3_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3   |        | add_i14_4_3_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_4_3_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3   |        | add_i14_4_3_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_4_3_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3   |        | add_i14_4_3_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_4_3_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3   |        | add_i14_4_3_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_4_3_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3   |        | add_i14_4_3_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_4_3_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3   |        | add_i14_4_3_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_4_3_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3   |        | add_i14_4_3_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_4_3_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3   |        | add_i14_4_3_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_4_3_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3   |        | add_i14_4_3_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U118               | 8   |        | mul_i_4_3_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3   |        | add_i14_4_3_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U119               | 8   |        | mul_i_4_3_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3   |        | add_i14_4_3_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U120               | 8   |        | mul_i_4_3_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3   |        | add_i14_4_3_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U121               | 8   |        | mul_i_4_3_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3   |        | add_i14_4_3_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U122               | 8   |        | mul_i_4_3_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3   |        | add_i14_4_3_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U123               | 8   |        | mul_i_4_3_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3   |        | add_i14_4_3_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U124               | 8   |        | mul_i_4_3_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3   |        | add_i14_4_3_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125               | 8   |        | mul_i_4_3_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3   |        | add_i14_4_3_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U126               | 8   |        | mul_i_4_3_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3   |        | add_i14_4_3_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U127               | 8   |        | mul_i_4_3_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3   |        | add_i14_4_3_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U128               | 8   |        | mul_i_4_3_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3   |        | add_i14_4_3_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U129               | 8   |        | mul_i_4_3_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3   |        | add_i14_4_3_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | sum_buffer_0_18    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U81                 | -   |        | sum_buffer_0_19    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U72                 | -   |        | sum_buffer_0_20    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U73                 | -   |        | sum_buffer_0_21    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U74                 | -   |        | sum_buffer_0_22    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U75                 | -   |        | sum_buffer_0_23    | dadd | fabric  | 3       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_4_4          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_4_4        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_4_4_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_4_4_s      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_4_4_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_4_4_6      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_4_4_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_4_4_7      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_4_4_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_4_4_8      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_4_4_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3   |        | add_i14_4_4_9      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_4_4_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_4_4_1      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_4_4_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_4_4_1_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_4_4_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_4_4_1_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_4_4_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_4_4_1_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_4_4_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_4_4_1_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_4_4_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3   |        | add_i14_4_4_1_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_4_4_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3   |        | add_i14_4_4_2      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_4_4_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3   |        | add_i14_4_4_2_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_4_4_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3   |        | add_i14_4_4_2_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_4_4_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3   |        | add_i14_4_4_2_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_4_4_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3   |        | add_i14_4_4_2_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_4_4_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3   |        | add_i14_4_4_2_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_4_4_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3   |        | add_i14_4_4_3      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_4_4_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3   |        | add_i14_4_4_3_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_4_4_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3   |        | add_i14_4_4_3_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_4_4_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3   |        | add_i14_4_4_3_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_4_4_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3   |        | add_i14_4_4_3_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_4_4_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3   |        | add_i14_4_4_3_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U130               | 8   |        | mul_i_4_4_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3   |        | add_i14_4_4_4      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U131               | 8   |        | mul_i_4_4_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3   |        | add_i14_4_4_4_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U132               | 8   |        | mul_i_4_4_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3   |        | add_i14_4_4_4_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U133               | 8   |        | mul_i_4_4_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3   |        | add_i14_4_4_4_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U134               | 8   |        | mul_i_4_4_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3   |        | add_i14_4_4_4_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135               | 8   |        | mul_i_4_4_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3   |        | add_i14_4_4_4_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U136               | 8   |        | mul_i_4_4_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3   |        | add_i14_4_4_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U137               | 8   |        | mul_i_4_4_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3   |        | add_i14_4_4_5_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U138               | 8   |        | mul_i_4_4_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3   |        | add_i14_4_4_5_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U139               | 8   |        | mul_i_4_4_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3   |        | add_i14_4_4_5_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U140               | 8   |        | mul_i_4_4_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3   |        | add_i14_4_4_5_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U141               | 8   |        | mul_i_4_4_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3   |        | add_i14_4_4_5_5    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U76                 | -   |        | sum_buffer_0_24    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U77                 | -   |        | sum_buffer_0_25    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U78                 | -   |        | sum_buffer_0_26    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U79                 | -   |        | sum_buffer_0_27    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_4_no_dsp_1_U80                 | -   |        | sum_buffer_0_28    | dadd | fabric  | 3       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3   |        | sum_buffer_0_29    | dadd | fulldsp | 4       |
+-----------------------------------------------------+-----+--------+--------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------+--------------------------------------------------------------+
| Type            | Options                             | Location                                                     |
+-----------------+-------------------------------------+--------------------------------------------------------------+
| inline          |                                     | ../doitgen/generate/doitgen.cpp:4 in process_a_tile          |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:6 in process_a_tile          |
| inline          |                                     | ../doitgen/generate/doitgen.cpp:12 in load_c4_tile           |
| array_partition | variable=local_C4 complete dim=1    | ../doitgen/generate/doitgen.cpp:13 in load_c4_tile, local_C4 |
| array_partition | variable=local_C4 complete dim=2    | ../doitgen/generate/doitgen.cpp:14 in load_c4_tile, local_C4 |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:16 in load_c4_tile           |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:18 in load_c4_tile           |
| inline          |                                     | ../doitgen/generate/doitgen.cpp:25 in compute_partial_sum    |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:27 in compute_partial_sum    |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:29 in compute_partial_sum    |
| interface       | m_axi port=A depth=15000            | ../doitgen/generate/doitgen.cpp:36 in doitgen, A             |
| interface       | m_axi port=C4 depth=900             | ../doitgen/generate/doitgen.cpp:37 in doitgen, C4            |
| interface       | m_axi port=sum depth=30             | ../doitgen/generate/doitgen.cpp:38 in doitgen, sum           |
| array_partition | variable=sum complete dim=1         | ../doitgen/generate/doitgen.cpp:39 in doitgen, sum           |
| array_partition | variable=A cyclic factor=6 dim=3    | ../doitgen/generate/doitgen.cpp:40 in doitgen, A             |
| array_partition | variable=C4 cyclic factor=6 dim=2   | ../doitgen/generate/doitgen.cpp:41 in doitgen, C4            |
| array_partition | variable=sum_buffer complete dim=2  | ../doitgen/generate/doitgen.cpp:44 in doitgen, sum_buffer    |
| loop_flatten    |                                     | ../doitgen/generate/doitgen.cpp:47 in doitgen                |
| pipeline        | II=1                                | ../doitgen/generate/doitgen.cpp:49 in doitgen                |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:55 in doitgen                |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:62 in doitgen                |
| array_partition | variable=local_A complete dim=1     | ../doitgen/generate/doitgen.cpp:64 in doitgen, local_A       |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:68 in doitgen                |
| array_partition | variable=partial_sum complete dim=1 | ../doitgen/generate/doitgen.cpp:73 in doitgen, partial_sum   |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:77 in doitgen                |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:84 in doitgen                |
+-----------------+-------------------------------------+--------------------------------------------------------------+


