16:41:02 INFO  : Registering command handlers for SDK TCF services
16:41:02 INFO  : Launching XSCT server: xsct.bat -interactive F:\Master_Studies\Semester_1\Microcontroller\Labs\Lab_6\MIC_Lab6\MIC_Lab6.sdk\temp_xsdb_launch_script.tcl
16:41:05 INFO  : XSCT server has started successfully.
16:41:05 INFO  : Successfully done setting XSCT server connection channel  
16:41:09 INFO  : Successfully done setting SDK workspace  
16:41:09 INFO  : Processing command line option -hwspec F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper.hdf.
16:45:03 INFO  : Example project Lab_6_bsp_xiicps_intr_master_example_1 has been created successfully.
16:45:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:45:27 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:45:59 INFO  : Processor reset is completed for ps7_cortexa9_0
16:46:04 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Error downloading program to target: 
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.loadProgram(XilinxAppLaunchConfigurationDelegate.java:865)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:746)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
16:46:15 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:701)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
16:46:26 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:701)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
16:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:46:42 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:46:56 INFO  : Processor reset is completed for ps7_cortexa9_0
16:46:57 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Error downloading program to target: 
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.loadProgram(XilinxAppLaunchConfigurationDelegate.java:865)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:746)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
16:47:11 INFO  : ps7_init is completed.
16:47:11 INFO  : ps7_post_config is completed.
16:47:11 INFO  : Processor reset is completed for ps7_cortexa9_0
16:50:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:50:51 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:51:19 INFO  : Processor reset is completed for ps7_cortexa9_0
16:52:10 INFO  : Processor reset is completed for ps7_cortexa9_0
17:12:41 INFO  : Processor reset is completed for ps7_cortexa9_0
17:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:22:18 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:22:27 INFO  : Processor reset is completed for ps7_cortexa9_0
17:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:56:14 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:56:20 INFO  : ps7_init is completed.
17:56:20 INFO  : ps7_post_config is completed.
17:56:21 INFO  : Processor reset is completed for ps7_cortexa9_0
17:56:34 INFO  : Processor reset is completed for ps7_cortexa9_0
17:58:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:58:43 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:59:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:59:23 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:59:28 INFO  : Processor reset is completed for ps7_cortexa9_0
18:01:48 INFO  : Processor reset is completed for ps7_cortexa9_0
18:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:02:51 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:02:57 INFO  : Processor reset is completed for ps7_cortexa9_0
18:04:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:04:38 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:04:44 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:06 INFO  : Processor reset is completed for ps7_cortexa9_0
18:07:04 INFO  : Processor reset is completed for ps7_cortexa9_0
18:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:09:34 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:09:52 INFO  : Processor reset is completed for ps7_cortexa9_0
18:12:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:12:01 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:12:07 INFO  : Processor reset is completed for ps7_cortexa9_0
18:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:14:36 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:14:42 INFO  : Processor reset is completed for ps7_cortexa9_0
18:16:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:16:50 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:16:55 INFO  : Processor reset is completed for ps7_cortexa9_0
18:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:17:11 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:17:16 INFO  : Processor reset is completed for ps7_cortexa9_0
18:18:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:18:31 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:18:42 INFO  : Processor reset is completed for ps7_cortexa9_0
18:23:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:23:44 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:23:50 INFO  : Processor reset is completed for ps7_cortexa9_0
19:21:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
19:21:26 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
19:23:50 INFO  : Refreshed build settings on project Lab_6x
19:27:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
19:27:28 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
19:30:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
19:30:20 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
19:30:33 INFO  : ps7_init is completed.
19:30:33 INFO  : ps7_post_config is completed.
19:33:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
19:33:32 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:13:21 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:15:18 INFO  : ps7_init is completed.
20:15:18 INFO  : ps7_post_config is completed.
20:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:18:31 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:27:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:27:30 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:27:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:28:15 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
20:28:15 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
20:28:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:28:51 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:28:58 INFO  : ps7_init is completed.
20:28:58 INFO  : ps7_post_config is completed.
20:29:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:29:58 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:30:04 INFO  : ps7_init is completed.
20:30:04 INFO  : ps7_post_config is completed.
20:31:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:31:42 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:31:51 INFO  : ps7_init is completed.
20:31:51 INFO  : ps7_post_config is completed.
20:33:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:33:13 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:33:20 INFO  : ps7_init is completed.
20:33:20 INFO  : ps7_post_config is completed.
20:36:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:36:36 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:36:42 INFO  : ps7_init is completed.
20:36:42 INFO  : ps7_post_config is completed.
20:43:46 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
20:43:46 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
20:43:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:43:54 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:44:06 INFO  : ps7_init is completed.
20:44:06 INFO  : ps7_post_config is completed.
20:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:46:06 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:46:17 INFO  : ps7_init is completed.
20:46:17 INFO  : ps7_post_config is completed.
20:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:58:33 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:58:43 INFO  : ps7_init is completed.
20:58:43 INFO  : ps7_post_config is completed.
21:06:31 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
21:06:31 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
21:06:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
21:06:41 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
21:07:12 INFO  : ps7_init is completed.
21:07:12 INFO  : ps7_post_config is completed.
21:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
21:08:12 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
21:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
21:08:44 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
21:09:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
21:09:17 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
21:09:23 INFO  : ps7_init is completed.
21:09:23 INFO  : ps7_post_config is completed.
21:13:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
21:14:00 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
21:14:08 INFO  : ps7_init is completed.
21:14:08 INFO  : ps7_post_config is completed.
14:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:13:31 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:13:37 INFO  : ps7_init is completed.
14:13:37 INFO  : ps7_post_config is completed.
14:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:19:40 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:22:39 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:22:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:22:45 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:27:22 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:29:18 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
14:29:18 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
14:29:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:29:26 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:32:09 INFO  : ps7_init is completed.
14:32:09 INFO  : ps7_post_config is completed.
14:35:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:35:15 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:36:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:36:21 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:37:10 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:37:34 INFO  : ps7_init is completed.
14:37:34 INFO  : ps7_post_config is completed.
14:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:38:16 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:39:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:39:14 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:39:31 INFO  : ps7_init is completed.
14:39:31 INFO  : ps7_post_config is completed.
14:48:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:48:05 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:48:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:48:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:49:00 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:49:06 INFO  : ps7_init is completed.
14:49:06 INFO  : ps7_post_config is completed.
14:51:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:51:16 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:51:21 INFO  : ps7_init is completed.
14:51:22 INFO  : ps7_post_config is completed.
14:55:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:55:11 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:55:17 INFO  : ps7_init is completed.
14:55:17 INFO  : ps7_post_config is completed.
14:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:56:25 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
14:56:38 INFO  : ps7_init is completed.
14:56:38 INFO  : ps7_post_config is completed.
14:59:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
14:59:29 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:00:06 INFO  : ps7_init is completed.
15:00:06 INFO  : ps7_post_config is completed.
15:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:02:07 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:02:13 INFO  : ps7_init is completed.
15:02:13 INFO  : ps7_post_config is completed.
15:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:03:31 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:03:45 INFO  : ps7_init is completed.
15:03:45 INFO  : ps7_post_config is completed.
15:04:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:04:23 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:04:31 INFO  : ps7_init is completed.
15:04:31 INFO  : ps7_post_config is completed.
15:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:08:51 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:09:05 INFO  : ps7_init is completed.
15:09:06 INFO  : ps7_post_config is completed.
15:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:10:30 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:10:41 INFO  : ps7_init is completed.
15:10:41 INFO  : ps7_post_config is completed.
15:11:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:11:30 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:11:38 INFO  : ps7_init is completed.
15:11:38 INFO  : ps7_post_config is completed.
15:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:12:50 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:13:07 INFO  : ps7_init is completed.
15:13:07 INFO  : ps7_post_config is completed.
15:13:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:13:57 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:14:03 INFO  : ps7_init is completed.
15:14:03 INFO  : ps7_post_config is completed.
15:34:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:34:11 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:34:20 INFO  : ps7_init is completed.
15:34:20 INFO  : ps7_post_config is completed.
15:41:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:41:18 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:41:24 INFO  : ps7_init is completed.
15:41:24 INFO  : ps7_post_config is completed.
15:42:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:42:21 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:42:27 INFO  : ps7_init is completed.
15:42:27 INFO  : ps7_post_config is completed.
15:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:44:00 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:44:06 INFO  : ps7_init is completed.
15:44:06 INFO  : ps7_post_config is completed.
15:45:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:45:28 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:45:34 INFO  : ps7_init is completed.
15:45:34 INFO  : ps7_post_config is completed.
15:47:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:47:16 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:47:32 INFO  : ps7_init is completed.
15:47:32 INFO  : ps7_post_config is completed.
15:48:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
15:48:37 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
15:48:42 INFO  : ps7_init is completed.
15:48:42 INFO  : ps7_post_config is completed.
16:18:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:18:04 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:18:14 INFO  : ps7_init is completed.
16:18:14 INFO  : ps7_post_config is completed.
16:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:20:50 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:21:03 INFO  : ps7_init is completed.
16:21:03 INFO  : ps7_post_config is completed.
16:22:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:22:25 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
16:22:25 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
16:22:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:22:33 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:22:39 INFO  : ps7_init is completed.
16:22:39 INFO  : ps7_post_config is completed.
16:24:09 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
16:24:09 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
16:24:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:24:26 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:24:34 INFO  : ps7_init is completed.
16:24:34 INFO  : ps7_post_config is completed.
16:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:26:03 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:26:37 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:29:10 INFO  : ps7_init is completed.
16:29:10 INFO  : ps7_post_config is completed.
16:30:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:30:34 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:30:41 INFO  : ps7_init is completed.
16:30:41 INFO  : ps7_post_config is completed.
16:31:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:33:06 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
16:33:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:33:16 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:33:32 INFO  : ps7_init is completed.
16:33:32 INFO  : ps7_post_config is completed.
16:36:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:37:04 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:37:11 INFO  : ps7_init is completed.
16:37:11 INFO  : ps7_post_config is completed.
16:38:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:38:35 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:38:40 INFO  : ps7_init is completed.
16:38:40 INFO  : ps7_post_config is completed.
16:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:44:41 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:44:47 INFO  : ps7_init is completed.
16:44:47 INFO  : ps7_post_config is completed.
16:48:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:51:47 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
06:43:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:43:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
06:43:22 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
06:43:31 INFO  : ps7_init is completed.
06:43:31 INFO  : ps7_post_config is completed.
06:45:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:45:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
06:45:55 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
06:46:03 INFO  : ps7_init is completed.
06:46:03 INFO  : ps7_post_config is completed.
06:47:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:47:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
06:47:23 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
06:48:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
06:48:08 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
06:48:15 INFO  : ps7_init is completed.
06:48:15 INFO  : ps7_post_config is completed.
06:49:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
06:49:29 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
06:49:35 INFO  : ps7_init is completed.
06:49:35 INFO  : ps7_post_config is completed.
06:53:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
06:53:25 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
06:54:23 INFO  : ps7_init is completed.
06:54:23 INFO  : ps7_post_config is completed.
07:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:00:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:00:56 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:01:42 INFO  : ps7_init is completed.
07:01:42 INFO  : ps7_post_config is completed.
07:02:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:02:57 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:03:03 INFO  : ps7_init is completed.
07:03:03 INFO  : ps7_post_config is completed.
07:16:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:16:50 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:17:43 INFO  : ps7_init is completed.
07:17:43 INFO  : ps7_post_config is completed.
07:29:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:29:06 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:29:12 INFO  : ps7_init is completed.
07:29:12 INFO  : ps7_post_config is completed.
07:33:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:33:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:33:36 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:33:46 INFO  : ps7_init is completed.
07:33:46 INFO  : ps7_post_config is completed.
07:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:36:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:36:25 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:36:33 INFO  : ps7_init is completed.
07:36:33 INFO  : ps7_post_config is completed.
07:37:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:37:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:37:50 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:37:55 INFO  : ps7_init is completed.
07:37:55 INFO  : ps7_post_config is completed.
07:38:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:38:54 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:40:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:40:44 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:40:48 INFO  : ps7_init is completed.
07:40:49 INFO  : ps7_post_config is completed.
07:54:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:54:10 ERROR : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' is cancelled.
07:54:10 INFO  : Issued abort command to xsdb.
07:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:56:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:56:35 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:56:41 INFO  : ps7_init is completed.
07:56:41 INFO  : ps7_post_config is completed.
07:59:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:59:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:59:04 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:11:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:11:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:11:34 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:12:56 INFO  : ps7_init is completed.
08:12:56 INFO  : ps7_post_config is completed.
08:17:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:17:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:17:13 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:17:28 INFO  : ps7_init is completed.
08:17:28 INFO  : ps7_post_config is completed.
08:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:18:49 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:19:01 INFO  : ps7_init is completed.
08:19:01 INFO  : ps7_post_config is completed.
08:21:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:21:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:21:59 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:22:04 INFO  : ps7_init is completed.
08:22:04 INFO  : ps7_post_config is completed.
08:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:34:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:34:15 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:34:25 INFO  : ps7_init is completed.
08:34:25 INFO  : ps7_post_config is completed.
08:38:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:38:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:38:38 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:39:26 INFO  : ps7_init is completed.
08:39:26 INFO  : ps7_post_config is completed.
08:41:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:41:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:41:16 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:42:19 INFO  : ps7_init is completed.
08:42:20 INFO  : ps7_post_config is completed.
06:33:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:33:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
06:33:06 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
06:33:19 INFO  : ps7_init is completed.
06:33:19 INFO  : ps7_post_config is completed.
06:41:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:41:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
06:41:11 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
06:41:16 INFO  : ps7_init is completed.
06:41:16 INFO  : ps7_post_config is completed.
06:41:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:41:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
06:41:56 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
06:42:02 INFO  : ps7_init is completed.
06:42:02 INFO  : ps7_post_config is completed.
07:39:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:39:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:39:59 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:57:01 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:57:06 INFO  : ps7_init is completed.
07:57:06 INFO  : ps7_post_config is completed.
07:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:59:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:59:06 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:59:11 INFO  : ps7_init is completed.
07:59:11 INFO  : ps7_post_config is completed.
08:19:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:19:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:19:32 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:19:37 INFO  : ps7_init is completed.
08:19:37 INFO  : ps7_post_config is completed.
08:19:37 ERROR : Port COM8 is already in use.
08:20:00 ERROR : Port COM7 is already in use.
08:27:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:27:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:27:44 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:27:49 INFO  : ps7_init is completed.
08:27:49 INFO  : ps7_post_config is completed.
08:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:30:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:30:15 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:30:24 INFO  : ps7_init is completed.
08:30:24 INFO  : ps7_post_config is completed.
08:36:53 INFO  : ps7_init is completed.
08:36:53 INFO  : ps7_post_config is completed.
08:37:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:38:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:38:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:39:00 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:40:17 INFO  : ps7_init is completed.
08:40:18 INFO  : ps7_post_config is completed.
08:43:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:43:13 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:43:20 INFO  : ps7_init is completed.
08:43:20 INFO  : ps7_post_config is completed.
08:46:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:46:29 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:46:45 INFO  : ps7_init is completed.
08:46:45 INFO  : ps7_post_config is completed.
09:00:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:00:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:00:48 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:00:56 INFO  : ps7_init is completed.
09:00:56 INFO  : ps7_post_config is completed.
09:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:08:39 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:08:49 INFO  : ps7_init is completed.
09:08:50 INFO  : ps7_post_config is completed.
09:11:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:11:42 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:11:50 INFO  : ps7_init is completed.
09:11:50 INFO  : ps7_post_config is completed.
09:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:15:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:15:37 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:15:46 INFO  : ps7_init is completed.
09:15:46 INFO  : ps7_post_config is completed.
09:17:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:17:55 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:18:03 INFO  : ps7_init is completed.
09:18:03 INFO  : ps7_post_config is completed.
09:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:18:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:18:51 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:18:57 INFO  : ps7_init is completed.
09:18:58 INFO  : ps7_post_config is completed.
09:23:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:23:41 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:23:46 INFO  : ps7_init is completed.
09:23:46 INFO  : ps7_post_config is completed.
09:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:26:16 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:26:20 INFO  : ps7_init is completed.
09:26:20 INFO  : ps7_post_config is completed.
09:36:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:36:51 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:36:56 INFO  : ps7_init is completed.
09:36:56 INFO  : ps7_post_config is completed.
09:38:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:38:27 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:38:38 INFO  : ps7_init is completed.
09:38:38 INFO  : ps7_post_config is completed.
09:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:42:14 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:42:29 INFO  : ps7_init is completed.
09:42:30 INFO  : ps7_post_config is completed.
09:45:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:45:14 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:45:36 INFO  : ps7_init is completed.
09:45:36 INFO  : ps7_post_config is completed.
09:50:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:50:19 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:50:44 INFO  : ps7_init is completed.
09:50:44 INFO  : ps7_post_config is completed.
09:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:52:58 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:53:09 INFO  : ps7_init is completed.
09:53:09 INFO  : ps7_post_config is completed.
10:16:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
10:16:55 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
10:17:06 INFO  : ps7_init is completed.
10:17:06 INFO  : ps7_post_config is completed.
10:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
10:18:48 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
10:18:55 INFO  : ps7_init is completed.
10:18:55 INFO  : ps7_post_config is completed.
10:28:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
10:28:11 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
10:28:20 INFO  : ps7_init is completed.
10:28:20 INFO  : ps7_post_config is completed.
10:29:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
10:29:07 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
10:29:13 INFO  : ps7_init is completed.
10:29:13 INFO  : ps7_post_config is completed.
10:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
10:30:51 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
10:30:56 INFO  : ps7_init is completed.
10:30:57 INFO  : ps7_post_config is completed.
10:47:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
10:47:33 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
10:47:40 INFO  : ps7_init is completed.
10:47:40 INFO  : ps7_post_config is completed.
10:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
10:52:40 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
10:52:48 INFO  : ps7_init is completed.
10:52:48 INFO  : ps7_post_config is completed.
10:55:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
10:55:09 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
10:55:21 INFO  : ps7_init is completed.
10:55:21 INFO  : ps7_post_config is completed.
09:41:18 INFO  : Registering command handlers for SDK TCF services
09:41:19 INFO  : Launching XSCT server: xsct.bat -interactive F:\Master_Studies\Semester_1\Microcontroller\Labs\Lab_6\MIC_Lab6\MIC_Lab6.sdk\temp_xsdb_launch_script.tcl
09:41:24 INFO  : XSCT server has started successfully.
09:41:48 INFO  : Successfully done setting XSCT server connection channel  
09:41:48 INFO  : Successfully done setting SDK workspace  
09:41:48 INFO  : Processing command line option -hwspec F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper.hdf.
09:41:48 INFO  : Checking for hwspec changes in the project sys1_wrapper_hw_platform_0.
09:42:40 INFO  : Registering command handlers for SDK TCF services
09:42:41 INFO  : Launching XSCT server: xsct.bat -interactive F:\Master_Studies\Semester_1\Microcontroller\Labs\Lab_6\MIC_Lab6\MIC_Lab6.sdk\temp_xsdb_launch_script.tcl
09:42:43 INFO  : XSCT server has started successfully.
09:42:45 INFO  : Successfully done setting XSCT server connection channel  
09:42:45 INFO  : Processing command line option -hwspec F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper.hdf.
09:42:45 INFO  : Checking for hwspec changes in the project sys1_wrapper_hw_platform_0.
09:42:45 INFO  : Successfully done setting SDK workspace  
09:47:11 INFO  : Registering command handlers for SDK TCF services
09:47:11 INFO  : Launching XSCT server: xsct.bat -interactive F:\Master_Studies\Semester_1\Microcontroller\Labs\Lab_6\MIC_Lab6\MIC_Lab6.sdk\temp_xsdb_launch_script.tcl
09:47:13 INFO  : XSCT server has started successfully.
09:47:15 INFO  : Successfully done setting XSCT server connection channel  
09:47:15 INFO  : Processing command line option -hwspec F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper.hdf.
09:47:15 INFO  : Checking for hwspec changes in the project sys1_wrapper_hw_platform_0.
09:47:15 INFO  : Successfully done setting SDK workspace  
09:51:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:51:32 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:52:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:52:10 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:52:31 INFO  : ps7_init is completed.
09:52:32 INFO  : ps7_post_config is completed.
07:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:32:32 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:32:48 INFO  : ps7_init is completed.
07:32:48 INFO  : ps7_post_config is completed.
07:32:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
07:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:35:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:35:43 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:35:48 INFO  : ps7_init is completed.
07:35:48 INFO  : ps7_post_config is completed.
07:38:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:38:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:38:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:38:29 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:38:36 INFO  : ps7_init is completed.
07:38:37 INFO  : ps7_post_config is completed.
07:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:41:02 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:41:07 INFO  : ps7_init is completed.
07:41:07 INFO  : ps7_post_config is completed.
07:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:44:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:44:03 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:44:10 INFO  : ps7_init is completed.
07:44:10 INFO  : ps7_post_config is completed.
07:46:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:46:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:46:34 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:46:40 INFO  : ps7_init is completed.
07:46:40 INFO  : ps7_post_config is completed.
07:48:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:48:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:48:27 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:48:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
07:49:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:49:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:49:50 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:50:00 INFO  : ps7_init is completed.
07:50:00 INFO  : ps7_post_config is completed.
07:51:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:51:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:51:55 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:52:01 INFO  : ps7_init is completed.
07:52:01 INFO  : ps7_post_config is completed.
07:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:54:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:54:15 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:54:21 INFO  : ps7_init is completed.
07:54:22 INFO  : ps7_post_config is completed.
07:55:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:55:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:55:56 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:57:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:57:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
07:57:54 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
07:58:06 INFO  : ps7_init is completed.
07:58:06 INFO  : ps7_post_config is completed.
08:01:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:01:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:01:07 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:01:20 INFO  : ps7_init is completed.
08:01:20 INFO  : ps7_post_config is completed.
08:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:01:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:01:27 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:02:57 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:03:02 INFO  : ps7_init is completed.
08:03:02 INFO  : ps7_post_config is completed.
08:04:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:04:45 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:04:49 INFO  : ps7_init is completed.
08:04:49 INFO  : ps7_post_config is completed.
08:08:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:08:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:08:23 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:08:27 INFO  : ps7_init is completed.
08:08:27 INFO  : ps7_post_config is completed.
08:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:10:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:10:38 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:10:44 INFO  : ps7_init is completed.
08:10:44 INFO  : ps7_post_config is completed.
08:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:12:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:12:50 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:22:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:22:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:22:29 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:22:34 INFO  : ps7_init is completed.
08:22:34 INFO  : ps7_post_config is completed.
08:22:52 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
08:23:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
08:23:37 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
08:23:37 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
08:23:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:23:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:23:49 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:24:03 INFO  : ps7_init is completed.
08:24:03 INFO  : ps7_post_config is completed.
08:26:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:26:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:26:44 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:26:49 INFO  : ps7_init is completed.
08:26:49 INFO  : ps7_post_config is completed.
08:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:29:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:29:11 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:29:17 INFO  : ps7_init is completed.
08:29:17 INFO  : ps7_post_config is completed.
08:38:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:38:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:38:46 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:38:52 INFO  : ps7_init is completed.
08:38:52 INFO  : ps7_post_config is completed.
08:39:56 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Error downloading program to target: 
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.loadProgram(XilinxAppLaunchConfigurationDelegate.java:865)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:746)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
08:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:40:14 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:40:19 INFO  : ps7_init is completed.
08:40:19 INFO  : ps7_post_config is completed.
08:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
08:44:49 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
08:44:53 INFO  : ps7_init is completed.
08:44:53 INFO  : ps7_post_config is completed.
09:09:40 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
09:09:40 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
09:09:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:09:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:09:59 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:10:06 INFO  : ps7_init is completed.
09:10:06 INFO  : ps7_post_config is completed.
09:17:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:18:00 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:18:05 INFO  : ps7_init is completed.
09:18:05 INFO  : ps7_post_config is completed.
09:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:20:14 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:20:19 INFO  : ps7_init is completed.
09:20:19 INFO  : ps7_post_config is completed.
09:21:07 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
09:21:07 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
09:21:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:21:17 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:21:25 INFO  : ps7_init is completed.
09:21:25 INFO  : ps7_post_config is completed.
09:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:22:46 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:22:53 INFO  : ps7_init is completed.
09:22:53 INFO  : ps7_post_config is completed.
09:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:25:05 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:25:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:25:12 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:25:16 INFO  : ps7_init is completed.
09:25:16 INFO  : ps7_post_config is completed.
09:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:27:32 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:27:37 INFO  : ps7_init is completed.
09:27:37 INFO  : ps7_post_config is completed.
09:30:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:30:13 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:30:18 INFO  : ps7_init is completed.
09:30:18 INFO  : ps7_post_config is completed.
09:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:31:24 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:31:29 INFO  : ps7_init is completed.
09:31:29 INFO  : ps7_post_config is completed.
09:32:16 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
09:32:16 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
09:32:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:32:28 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:32:39 INFO  : ps7_init is completed.
09:32:40 INFO  : ps7_post_config is completed.
09:34:33 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
09:34:33 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
09:34:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:34:47 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:34:59 INFO  : ps7_init is completed.
09:34:59 INFO  : ps7_post_config is completed.
09:37:17 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
09:37:17 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
09:37:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:37:27 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:37:35 INFO  : ps7_init is completed.
09:37:35 INFO  : ps7_post_config is completed.
09:39:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:40:07 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:40:11 INFO  : ps7_init is completed.
09:40:11 INFO  : ps7_post_config is completed.
09:45:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:45:19 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:45:29 INFO  : ps7_init is completed.
09:45:29 INFO  : ps7_post_config is completed.
09:46:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:47:12 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:47:28 INFO  : ps7_init is completed.
09:47:28 INFO  : ps7_post_config is completed.
09:54:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:54:27 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:54:40 INFO  : ps7_init is completed.
09:54:40 INFO  : ps7_post_config is completed.
09:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
09:58:59 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
09:59:03 INFO  : ps7_init is completed.
09:59:03 INFO  : ps7_post_config is completed.
10:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
10:59:24 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
10:59:31 INFO  : ps7_init is completed.
10:59:31 INFO  : ps7_post_config is completed.
11:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
11:01:07 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
11:01:13 INFO  : ps7_init is completed.
11:01:13 INFO  : ps7_post_config is completed.
11:02:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
11:02:10 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
11:02:26 INFO  : ps7_init is completed.
11:02:26 INFO  : ps7_post_config is completed.
11:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
11:06:34 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
11:06:43 INFO  : ps7_init is completed.
11:06:43 INFO  : ps7_post_config is completed.
11:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
11:17:37 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
11:17:44 INFO  : ps7_init is completed.
11:17:44 INFO  : ps7_post_config is completed.
11:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
11:18:56 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
11:19:00 INFO  : ps7_init is completed.
11:19:00 INFO  : ps7_post_config is completed.
11:42:02 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

11:42:02 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
11:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
11:42:16 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
11:42:20 INFO  : ps7_init is completed.
11:42:20 INFO  : ps7_post_config is completed.
11:44:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
11:44:19 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
11:44:27 INFO  : ps7_init is completed.
11:44:27 INFO  : ps7_post_config is completed.
12:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
12:14:47 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
12:14:56 INFO  : ps7_init is completed.
12:14:56 INFO  : ps7_post_config is completed.
12:17:55 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
12:17:55 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
12:17:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
12:18:03 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
12:18:10 INFO  : ps7_init is completed.
12:18:10 INFO  : ps7_post_config is completed.
12:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
12:22:50 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
12:23:02 INFO  : ps7_init is completed.
12:23:02 INFO  : ps7_post_config is completed.
12:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
12:26:01 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
12:26:05 INFO  : ps7_init is completed.
12:26:05 INFO  : ps7_post_config is completed.
12:27:31 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
12:27:31 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
12:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
12:32:33 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
12:32:40 INFO  : ps7_init is completed.
12:32:40 INFO  : ps7_post_config is completed.
12:35:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
12:35:56 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
12:36:02 INFO  : ps7_init is completed.
12:36:02 INFO  : ps7_post_config is completed.
12:42:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
12:42:18 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
12:42:22 INFO  : ps7_init is completed.
12:42:22 INFO  : ps7_post_config is completed.
12:43:19 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
12:43:19 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
12:43:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
12:43:26 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
12:43:32 INFO  : ps7_init is completed.
12:43:32 INFO  : ps7_post_config is completed.
12:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
12:47:09 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
12:47:15 INFO  : ps7_init is completed.
12:47:15 INFO  : ps7_post_config is completed.
12:48:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
12:48:51 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
12:48:56 INFO  : ps7_init is completed.
12:48:56 INFO  : ps7_post_config is completed.
12:56:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
12:56:31 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
12:56:35 INFO  : ps7_init is completed.
12:56:35 INFO  : ps7_post_config is completed.
13:00:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:00:44 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:00:51 INFO  : ps7_init is completed.
13:00:51 INFO  : ps7_post_config is completed.
13:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:03:52 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:03:58 INFO  : ps7_init is completed.
13:03:58 INFO  : ps7_post_config is completed.
13:04:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:04:55 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:05:02 INFO  : ps7_init is completed.
13:05:02 INFO  : ps7_post_config is completed.
13:06:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:06:05 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:06:22 INFO  : ps7_init is completed.
13:06:23 INFO  : ps7_post_config is completed.
13:11:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:11:02 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:11:07 INFO  : ps7_init is completed.
13:11:07 INFO  : ps7_post_config is completed.
13:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:12:49 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:12:57 INFO  : ps7_init is completed.
13:12:57 INFO  : ps7_post_config is completed.
13:13:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:14:10 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:14:15 INFO  : ps7_init is completed.
13:14:15 INFO  : ps7_post_config is completed.
13:16:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:16:05 ERROR : FT_Write failed: io error
13:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:16:19 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:16:23 INFO  : ps7_init is completed.
13:16:23 INFO  : ps7_post_config is completed.
13:19:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:19:40 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:21:06 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:21:12 INFO  : ps7_init is completed.
13:21:12 INFO  : ps7_post_config is completed.
13:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:22:03 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:22:09 INFO  : ps7_init is completed.
13:22:09 INFO  : ps7_post_config is completed.
13:23:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:23:41 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:23:45 INFO  : ps7_init is completed.
13:23:45 INFO  : ps7_post_config is completed.
13:24:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:24:27 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:25:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:25:41 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:25:45 INFO  : ps7_init is completed.
13:25:45 INFO  : ps7_post_config is completed.
13:27:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:27:28 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:27:33 INFO  : ps7_init is completed.
13:27:33 INFO  : ps7_post_config is completed.
13:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:33:42 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:01:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:01:44 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:01:51 INFO  : ps7_init is completed.
16:01:51 INFO  : ps7_post_config is completed.
16:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:18:15 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:18:26 INFO  : ps7_init is completed.
16:18:26 INFO  : ps7_post_config is completed.
16:24:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:24:41 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:25:14 INFO  : ps7_init is completed.
16:25:14 INFO  : ps7_post_config is completed.
16:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:28:22 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:28:28 INFO  : ps7_init is completed.
16:28:28 INFO  : ps7_post_config is completed.
16:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:30:56 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:31:05 INFO  : ps7_init is completed.
16:31:05 INFO  : ps7_post_config is completed.
16:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:38:11 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:44:46 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:45:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:45:23 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:45:42 INFO  : ps7_init is completed.
16:45:42 INFO  : ps7_post_config is completed.
16:53:05 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

16:53:05 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
16:53:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:53:44 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:53:49 INFO  : ps7_init is completed.
16:53:49 INFO  : ps7_post_config is completed.
16:56:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:56:49 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:56:55 INFO  : ps7_init is completed.
16:56:55 INFO  : ps7_post_config is completed.
16:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:57:53 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:57:58 INFO  : ps7_init is completed.
16:57:58 INFO  : ps7_post_config is completed.
16:59:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
16:59:32 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
16:59:37 INFO  : ps7_init is completed.
16:59:37 INFO  : ps7_post_config is completed.
17:04:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:04:21 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:04:34 INFO  : ps7_init is completed.
17:04:34 INFO  : ps7_post_config is completed.
17:06:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:06:46 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:06:51 INFO  : ps7_init is completed.
17:06:51 INFO  : ps7_post_config is completed.
17:13:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:13:54 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:14:51 INFO  : ps7_init is completed.
17:14:51 INFO  : ps7_post_config is completed.
17:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:20:14 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:20:27 INFO  : ps7_init is completed.
17:20:27 INFO  : ps7_post_config is completed.
17:22:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:22:10 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:22:21 INFO  : ps7_init is completed.
17:22:21 INFO  : ps7_post_config is completed.
17:23:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:23:53 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:24:00 INFO  : ps7_init is completed.
17:24:00 INFO  : ps7_post_config is completed.
17:27:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:27:35 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:27:40 INFO  : ps7_init is completed.
17:27:40 INFO  : ps7_post_config is completed.
17:29:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:29:28 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:29:32 INFO  : ps7_init is completed.
17:29:32 INFO  : ps7_post_config is completed.
17:32:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:32:16 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:32:24 INFO  : ps7_init is completed.
17:32:24 INFO  : ps7_post_config is completed.
17:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:34:53 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:34:59 INFO  : ps7_init is completed.
17:34:59 INFO  : ps7_post_config is completed.
17:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:36:11 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:36:16 INFO  : ps7_init is completed.
17:36:16 INFO  : ps7_post_config is completed.
17:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:37:04 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:37:50 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:37:54 INFO  : ps7_init is completed.
17:37:54 INFO  : ps7_post_config is completed.
17:40:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:40:35 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:40:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:40:44 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:41:10 INFO  : ps7_init is completed.
17:41:10 INFO  : ps7_post_config is completed.
17:42:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:42:38 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:42:43 INFO  : ps7_init is completed.
17:42:43 INFO  : ps7_post_config is completed.
17:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:43:27 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:43:30 INFO  : ps7_init is completed.
17:43:31 INFO  : ps7_post_config is completed.
17:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:47:44 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:47:48 INFO  : ps7_init is completed.
17:47:48 INFO  : ps7_post_config is completed.
17:50:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:50:17 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:50:22 INFO  : ps7_init is completed.
17:50:22 INFO  : ps7_post_config is completed.
17:51:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:51:54 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:51:59 INFO  : ps7_init is completed.
17:51:59 INFO  : ps7_post_config is completed.
17:52:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:52:55 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:52:59 INFO  : ps7_init is completed.
17:52:59 INFO  : ps7_post_config is completed.
17:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:55:14 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:55:28 INFO  : ps7_init is completed.
17:55:28 INFO  : ps7_post_config is completed.
17:57:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
17:57:26 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
17:57:35 INFO  : ps7_init is completed.
17:57:35 INFO  : ps7_post_config is completed.
18:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:00:38 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:01:14 INFO  : ps7_init is completed.
18:01:14 INFO  : ps7_post_config is completed.
18:03:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:03:26 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:03:48 INFO  : ps7_init is completed.
18:03:48 INFO  : ps7_post_config is completed.
18:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:04:36 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:04:42 INFO  : ps7_init is completed.
18:04:42 INFO  : ps7_post_config is completed.
18:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:06:17 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:06:21 INFO  : ps7_init is completed.
18:06:21 INFO  : ps7_post_config is completed.
18:07:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:07:07 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:07:12 INFO  : ps7_init is completed.
18:07:12 INFO  : ps7_post_config is completed.
18:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:08:03 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:08:08 INFO  : ps7_init is completed.
18:08:08 INFO  : ps7_post_config is completed.
18:08:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:11:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:11:17 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:11:21 INFO  : ps7_init is completed.
18:11:21 INFO  : ps7_post_config is completed.
18:12:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:12:52 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:12:58 INFO  : ps7_init is completed.
18:12:59 INFO  : ps7_post_config is completed.
18:18:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:18:15 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:18:27 INFO  : ps7_init is completed.
18:18:27 INFO  : ps7_post_config is completed.
18:19:07 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
18:19:07 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
18:19:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:19:16 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:19:22 INFO  : ps7_init is completed.
18:19:23 INFO  : ps7_post_config is completed.
18:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:20:21 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:20:26 INFO  : ps7_init is completed.
18:20:26 INFO  : ps7_post_config is completed.
18:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:22:30 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:22:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:22:54 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:22:58 INFO  : ps7_init is completed.
18:22:58 INFO  : ps7_post_config is completed.
18:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:24:16 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:24:21 INFO  : ps7_init is completed.
18:24:22 INFO  : ps7_post_config is completed.
18:25:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:25:09 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:25:23 INFO  : ps7_init is completed.
18:25:23 INFO  : ps7_post_config is completed.
18:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
18:26:19 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
18:26:24 INFO  : ps7_init is completed.
18:26:24 INFO  : ps7_post_config is completed.
18:28:56 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
18:28:56 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
19:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
19:59:50 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
19:59:59 INFO  : ps7_init is completed.
19:59:59 INFO  : ps7_post_config is completed.
20:03:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:03:41 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:03:45 INFO  : ps7_init is completed.
20:03:45 INFO  : ps7_post_config is completed.
20:04:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:04:47 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:04:51 INFO  : ps7_init is completed.
20:04:51 INFO  : ps7_post_config is completed.
20:07:08 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
20:07:08 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
20:07:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:07:17 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:07:27 INFO  : ps7_init is completed.
20:07:27 INFO  : ps7_post_config is completed.
20:08:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:08:20 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:08:24 INFO  : ps7_init is completed.
20:08:24 INFO  : ps7_post_config is completed.
20:12:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:12:33 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:12:41 INFO  : ps7_init is completed.
20:12:41 INFO  : ps7_post_config is completed.
20:13:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:13:46 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:14:15 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:14:19 INFO  : ps7_init is completed.
20:14:19 INFO  : ps7_post_config is completed.
20:14:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:15:00 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:15:05 INFO  : ps7_init is completed.
20:15:05 INFO  : ps7_post_config is completed.
20:18:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:18:25 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:18:40 INFO  : ps7_init is completed.
20:18:40 INFO  : ps7_post_config is completed.
20:19:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:19:26 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:19:30 INFO  : ps7_init is completed.
20:19:30 INFO  : ps7_post_config is completed.
20:23:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
20:23:16 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
20:23:25 INFO  : ps7_init is completed.
20:23:25 INFO  : ps7_post_config is completed.
21:54:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
21:54:55 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
21:55:03 INFO  : ps7_init is completed.
21:55:04 INFO  : ps7_post_config is completed.
22:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:01:28 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:01:37 INFO  : ps7_init is completed.
22:01:37 INFO  : ps7_post_config is completed.
22:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:02:14 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:02:18 INFO  : ps7_init is completed.
22:02:18 INFO  : ps7_post_config is completed.
22:03:18 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
22:03:18 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
22:03:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:03:27 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:03:39 INFO  : ps7_init is completed.
22:03:39 INFO  : ps7_post_config is completed.
22:04:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:04:36 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:04:40 INFO  : ps7_init is completed.
22:04:40 INFO  : ps7_post_config is completed.
22:06:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:06:55 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:06:58 INFO  : ps7_init is completed.
22:06:59 INFO  : ps7_post_config is completed.
22:07:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:07:26 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:07:31 INFO  : ps7_init is completed.
22:07:31 INFO  : ps7_post_config is completed.
22:08:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:08:34 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:08:38 INFO  : ps7_init is completed.
22:08:39 INFO  : ps7_post_config is completed.
22:11:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:11:55 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:12:02 INFO  : ps7_init is completed.
22:12:02 INFO  : ps7_post_config is completed.
22:15:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:15:48 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:15:52 INFO  : ps7_init is completed.
22:15:52 INFO  : ps7_post_config is completed.
22:16:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:16:58 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:17:04 INFO  : ps7_init is completed.
22:17:04 INFO  : ps7_post_config is completed.
22:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:19:02 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:19:09 INFO  : ps7_init is completed.
22:19:09 INFO  : ps7_post_config is completed.
22:21:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:21:10 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:21:17 INFO  : ps7_init is completed.
22:21:18 INFO  : ps7_post_config is completed.
22:22:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:22:43 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:22:49 INFO  : ps7_init is completed.
22:22:49 INFO  : ps7_post_config is completed.
22:24:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:24:14 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:24:19 INFO  : ps7_init is completed.
22:24:19 INFO  : ps7_post_config is completed.
22:25:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:25:28 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:25:33 INFO  : ps7_init is completed.
22:25:33 INFO  : ps7_post_config is completed.
22:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:26:41 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:26:46 INFO  : ps7_init is completed.
22:26:46 INFO  : ps7_post_config is completed.
22:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:28:13 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:28:28 INFO  : ps7_init is completed.
22:28:28 INFO  : ps7_post_config is completed.
22:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:29:21 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:29:33 INFO  : ps7_init is completed.
22:29:33 INFO  : ps7_post_config is completed.
22:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:30:45 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:30:54 INFO  : ps7_init is completed.
22:30:54 INFO  : ps7_post_config is completed.
22:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:32:20 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:32:26 INFO  : ps7_init is completed.
22:32:26 INFO  : ps7_post_config is completed.
22:33:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:33:28 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:33:33 INFO  : ps7_init is completed.
22:33:33 INFO  : ps7_post_config is completed.
22:33:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:33:56 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:34:02 INFO  : ps7_init is completed.
22:34:02 INFO  : ps7_post_config is completed.
22:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:35:27 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:35:32 INFO  : ps7_init is completed.
22:35:32 INFO  : ps7_post_config is completed.
22:38:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:38:08 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:38:13 INFO  : ps7_init is completed.
22:38:13 INFO  : ps7_post_config is completed.
22:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:44:02 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:52:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:52:33 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:52:41 INFO  : ps7_init is completed.
22:52:42 INFO  : ps7_post_config is completed.
22:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:53:06 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:53:13 INFO  : ps7_init is completed.
22:53:13 INFO  : ps7_post_config is completed.
22:54:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:54:12 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:54:20 INFO  : ps7_init is completed.
22:54:20 INFO  : ps7_post_config is completed.
22:55:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:55:45 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:55:52 INFO  : ps7_init is completed.
22:55:52 INFO  : ps7_post_config is completed.
22:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:56:26 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:56:31 INFO  : ps7_init is completed.
22:56:31 INFO  : ps7_post_config is completed.
22:57:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:57:37 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:57:42 INFO  : ps7_init is completed.
22:57:42 INFO  : ps7_post_config is completed.
22:58:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
22:58:27 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
22:58:31 INFO  : ps7_init is completed.
22:58:31 INFO  : ps7_post_config is completed.
23:00:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:00:07 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:00:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:00:18 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:00:22 INFO  : ps7_init is completed.
23:00:22 INFO  : ps7_post_config is completed.
23:00:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:00:43 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:00:48 INFO  : ps7_init is completed.
23:00:48 INFO  : ps7_post_config is completed.
23:02:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:02:42 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:02:46 INFO  : ps7_init is completed.
23:02:46 INFO  : ps7_post_config is completed.
23:03:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:03:50 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:03:54 INFO  : ps7_init is completed.
23:03:54 INFO  : ps7_post_config is completed.
23:04:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:04:57 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:05:01 INFO  : ps7_init is completed.
23:05:01 INFO  : ps7_post_config is completed.
23:05:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:05:21 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:05:26 INFO  : ps7_init is completed.
23:05:26 INFO  : ps7_post_config is completed.
23:06:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:06:39 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:06:43 INFO  : ps7_init is completed.
23:06:43 INFO  : ps7_post_config is completed.
23:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:07:05 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:07:19 INFO  : ps7_init is completed.
23:07:19 INFO  : ps7_post_config is completed.
23:09:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:09:32 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:09:40 INFO  : ps7_init is completed.
23:09:40 INFO  : ps7_post_config is completed.
23:11:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:11:34 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:11:38 INFO  : ps7_init is completed.
23:11:38 INFO  : ps7_post_config is completed.
23:11:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:11:56 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:12:00 INFO  : ps7_init is completed.
23:12:01 INFO  : ps7_post_config is completed.
23:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:14:31 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:14:35 INFO  : ps7_init is completed.
23:14:35 INFO  : ps7_post_config is completed.
23:17:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:17:19 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:17:24 INFO  : ps7_init is completed.
23:17:24 INFO  : ps7_post_config is completed.
23:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:21:10 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:21:15 INFO  : ps7_init is completed.
23:21:15 INFO  : ps7_post_config is completed.
23:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:24:25 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:24:29 INFO  : ps7_init is completed.
23:24:30 INFO  : ps7_post_config is completed.
23:25:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:25:56 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:25:59 INFO  : ps7_init is completed.
23:25:59 INFO  : ps7_post_config is completed.
23:27:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:27:18 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:27:22 INFO  : ps7_init is completed.
23:27:23 INFO  : ps7_post_config is completed.
23:28:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:28:56 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:29:00 INFO  : ps7_init is completed.
23:29:00 INFO  : ps7_post_config is completed.
23:29:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:29:19 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:29:24 INFO  : ps7_init is completed.
23:29:24 INFO  : ps7_post_config is completed.
23:29:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:29:44 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:29:48 INFO  : ps7_init is completed.
23:29:49 INFO  : ps7_post_config is completed.
23:30:19 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
23:30:19 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
23:30:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:30:29 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:30:35 INFO  : ps7_init is completed.
23:30:35 INFO  : ps7_post_config is completed.
23:31:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:31:08 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:31:14 INFO  : ps7_init is completed.
23:31:14 INFO  : ps7_post_config is completed.
23:31:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:31:36 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:31:48 INFO  : ps7_init is completed.
23:31:48 INFO  : ps7_post_config is completed.
23:38:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:38:07 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:38:12 INFO  : ps7_init is completed.
23:38:13 INFO  : ps7_post_config is completed.
23:38:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
23:38:35 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
23:38:44 INFO  : ps7_init is completed.
23:38:44 INFO  : ps7_post_config is completed.
18:13:23 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:25:33 INFO  : Registering command handlers for SDK TCF services
10:25:34 INFO  : Launching XSCT server: xsct.bat -interactive F:\Master_Studies\Semester_1\Microcontroller\Labs\Lab_6\MIC_Lab6\MIC_Lab6.sdk\temp_xsdb_launch_script.tcl
10:25:38 INFO  : XSCT server has started successfully.
10:25:38 INFO  : Successfully done setting XSCT server connection channel  
10:25:42 INFO  : Successfully done setting SDK workspace  
10:25:42 INFO  : Processing command line option -hwspec F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper.hdf.
10:25:42 INFO  : Checking for hwspec changes in the project sys1_wrapper_hw_platform_0.
10:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:11 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

10:27:11 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    
Failed to connect to Xilinx hw_server at TCP:127.0.0.1:3121
.    Check if
     1. the hw_server is running and correct TCP port is used
     2. the board is powered on and JTAG cable is connected.

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
10:27:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
10:27:15 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
10:27:23 INFO  : ps7_init is completed.
10:27:24 INFO  : ps7_post_config is completed.
12:49:29 INFO  : Registering command handlers for SDK TCF services
12:49:30 INFO  : Launching XSCT server: xsct.bat -interactive F:\Master_Studies\Semester_1\Microcontroller\Labs\Lab_6\MIC_Lab6\MIC_Lab6.sdk\temp_xsdb_launch_script.tcl
12:49:35 INFO  : XSCT server has started successfully.
12:49:35 INFO  : Successfully done setting XSCT server connection channel  
12:49:38 INFO  : Successfully done setting SDK workspace  
12:49:38 INFO  : Processing command line option -hwspec F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper.hdf.
12:49:38 INFO  : Checking for hwspec changes in the project sys1_wrapper_hw_platform_0.
13:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:10:33 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:11:04 INFO  : ps7_init is completed.
13:11:05 INFO  : ps7_post_config is completed.
13:51:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42E2DA" && level==0} -index 1' command is executed.
13:51:38 INFO  : FPGA configured successfully with bitstream "F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper_hw_platform_0/sys1_wrapper.bit"
13:52:38 INFO  : ps7_init is completed.
13:52:38 INFO  : ps7_post_config is completed.
15:08:02 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:20:51 INFO  : Registering command handlers for SDK TCF services
17:20:52 INFO  : Launching XSCT server: xsct.bat -interactive F:\Master_Studies\Semester_1\Microcontroller\Labs\Lab_6\MIC_Lab6\MIC_Lab6.sdk\temp_xsdb_launch_script.tcl
17:20:55 INFO  : XSCT server has started successfully.
17:20:55 INFO  : Successfully done setting XSCT server connection channel  
17:20:58 INFO  : Successfully done setting SDK workspace  
17:20:58 INFO  : Processing command line option -hwspec F:/Master_Studies/Semester_1/Microcontroller/Labs/Lab_6/MIC_Lab6/MIC_Lab6.sdk/sys1_wrapper.hdf.
17:20:58 INFO  : Checking for hwspec changes in the project sys1_wrapper_hw_platform_0.
