Timing Analyzer report for NES_DragonBoard
Thu Jan 20 17:05:05 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'mem_clk'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'mem_clk'
 19. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'mem_clk'
 31. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'mem_clk'
 34. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Setup: 'mem_clk'
 44. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Hold: 'mem_clk'
 48. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; NES_DragonBoard                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.51        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.6%      ;
;     Processor 3            ;  10.3%      ;
;     Processor 4            ;   6.3%      ;
;     Processors 5-8         ;   4.9%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Thu Jan 20 17:05:00 2022 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                               ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; CLK_50MHZ                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                      ;                                                        ; { CLK_50MHZ }                                            ;
; mem_clk                                              ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]   ; { sdram_clk }                                            ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLK_50MHZ                                            ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLK_50MHZ                                            ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLK_50MHZ                                            ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 53.69 MHz  ; 53.69 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 122.88 MHz ; 122.88 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.821  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.554 ; 0.000         ;
; mem_clk                                              ; 12.532 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.451 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; mem_clk                                              ; 2.609 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.457 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.904 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.314  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.719  ; 0.000         ;
; CLK_50MHZ                                            ; 9.858  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.718 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+--------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.821  ; sdram_dq[2]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[2]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.044     ; 5.046      ;
; 5.852  ; sdram_dq[0]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[0]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.044     ; 5.015      ;
; 5.900  ; sdram_dq[6]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[6]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.044     ; 4.967      ;
; 5.972  ; sdram_dq[4]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[4]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.044     ; 4.895      ;
; 6.011  ; sdram_dq[1]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[1]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.044     ; 4.856      ;
; 6.018  ; sdram_dq[5]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[5]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.044     ; 4.849      ;
; 6.095  ; sdram_dq[7]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[7]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.044     ; 4.772      ;
; 6.108  ; sdram_dq[3]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[3]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.044     ; 4.759      ;
; 9.711  ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 10.063     ;
; 9.711  ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 10.063     ;
; 9.711  ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 10.063     ;
; 9.799  ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.224     ; 9.978      ;
; 9.799  ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.224     ; 9.978      ;
; 9.799  ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.224     ; 9.978      ;
; 9.859  ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 9.921      ;
; 9.859  ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 9.921      ;
; 9.859  ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 9.921      ;
; 9.881  ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 9.893      ;
; 9.881  ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 9.893      ;
; 9.881  ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 9.893      ;
; 9.941  ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.834      ;
; 9.941  ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.834      ;
; 9.941  ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.834      ;
; 9.941  ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.834      ;
; 9.953  ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 9.827      ;
; 9.953  ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 9.827      ;
; 9.953  ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 9.827      ;
; 10.029 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 9.749      ;
; 10.029 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 9.749      ;
; 10.029 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 9.749      ;
; 10.029 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 9.749      ;
; 10.149 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.220     ; 9.632      ;
; 10.149 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.220     ; 9.632      ;
; 10.149 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.220     ; 9.632      ;
; 10.149 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.220     ; 9.632      ;
; 10.173 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.602      ;
; 10.173 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.602      ;
; 10.173 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.602      ;
; 10.173 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.602      ;
; 10.183 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.220     ; 9.598      ;
; 10.183 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.220     ; 9.598      ;
; 10.183 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.220     ; 9.598      ;
; 10.183 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.220     ; 9.598      ;
; 10.306 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.469      ;
; 10.306 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.469      ;
; 10.306 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.469      ;
; 10.321 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 9.455      ;
; 10.321 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 9.455      ;
; 10.321 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 9.455      ;
; 10.349 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 9.425      ;
; 10.349 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 9.425      ;
; 10.349 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 9.425      ;
; 10.432 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.224     ; 9.345      ;
; 10.432 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.224     ; 9.345      ;
; 10.432 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.224     ; 9.345      ;
; 10.437 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.338      ;
; 10.437 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.338      ;
; 10.437 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.338      ;
; 10.437 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.338      ;
; 10.437 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.338      ;
; 10.437 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.338      ;
; 10.437 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.338      ;
; 10.437 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.338      ;
; 10.445 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 9.327      ;
; 10.445 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 9.327      ;
; 10.445 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 9.327      ;
; 10.445 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 9.327      ;
; 10.445 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 9.327      ;
; 10.445 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 9.327      ;
; 10.445 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 9.327      ;
; 10.445 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 9.327      ;
; 10.445 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 9.327      ;
; 10.445 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 9.327      ;
; 10.445 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 9.327      ;
; 10.445 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 9.327      ;
; 10.445 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 9.327      ;
; 10.445 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 9.327      ;
; 10.525 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 9.253      ;
; 10.525 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 9.253      ;
; 10.525 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 9.253      ;
; 10.525 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 9.253      ;
; 10.525 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 9.253      ;
; 10.525 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 9.253      ;
; 10.525 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 9.253      ;
; 10.525 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.223     ; 9.253      ;
; 10.533 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.242      ;
; 10.533 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.242      ;
; 10.533 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.242      ;
; 10.533 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.242      ;
; 10.533 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.242      ;
; 10.533 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.242      ;
; 10.533 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.242      ;
; 10.533 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.242      ;
; 10.533 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.242      ;
; 10.533 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.242      ;
; 10.533 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.242      ;
; 10.533 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.242      ;
; 10.533 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.242      ;
; 10.533 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 9.242      ;
; 10.551 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.224     ; 9.226      ;
+--------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.554 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 8.304      ;
; 11.568 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.289      ;
; 11.568 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.289      ;
; 11.568 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.289      ;
; 11.568 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.289      ;
; 11.568 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.289      ;
; 11.630 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.234      ;
; 11.632 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.232      ;
; 11.653 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 8.212      ;
; 11.658 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.206      ;
; 11.792 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 8.073      ;
; 11.812 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.047      ;
; 11.812 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[6]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.047      ;
; 11.812 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[7]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.047      ;
; 11.812 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[2]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.047      ;
; 11.812 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[5]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.047      ;
; 11.812 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[4]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.047      ;
; 11.812 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[1]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.047      ;
; 11.834 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.025      ;
; 11.834 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[2]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.025      ;
; 11.834 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[5]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.025      ;
; 11.834 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[4]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.025      ;
; 11.834 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[6]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.025      ;
; 11.842 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[7]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.015      ;
; 11.850 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[7]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.014      ;
; 11.905 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[1]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 7.953      ;
; 11.923 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_acr                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.921      ;
; 12.015 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 7.843      ;
; 12.015 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 7.843      ;
; 12.015 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 7.843      ;
; 12.015 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 7.843      ;
; 12.032 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.833      ;
; 12.180 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.685      ;
; 12.180 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.685      ;
; 12.182 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.683      ;
; 12.182 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[9]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.683      ;
; 12.221 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.638      ;
; 12.221 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.638      ;
; 12.221 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.638      ;
; 12.221 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.638      ;
; 12.221 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.638      ;
; 12.221 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.638      ;
; 12.221 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.638      ;
; 12.235 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 7.623      ;
; 12.248 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.588      ;
; 12.259 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[3]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 7.597      ;
; 12.259 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[3]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 7.597      ;
; 12.261 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T1                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.583      ;
; 12.261 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T5                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.583      ;
; 12.261 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T3                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.583      ;
; 12.261 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T2                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.583      ;
; 12.261 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T4                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.583      ;
; 12.261 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T0                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.583      ;
; 12.281 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.574      ;
; 12.281 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_z                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.574      ;
; 12.306 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.551      ;
; 12.315 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.517      ;
; 12.315 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.517      ;
; 12.315 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.517      ;
; 12.329 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.507      ;
; 12.332 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_cntl[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.500      ;
; 12.332 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_cntl[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.500      ;
; 12.332 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_cntl[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.500      ;
; 12.332 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_cntl[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.500      ;
; 12.386 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.450      ;
; 12.401 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_apu_cycle_cnt[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.465      ;
; 12.401 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_apu_cycle_cnt[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.465      ;
; 12.401 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_apu_cycle_cnt[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.465      ;
; 12.401 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_apu_cycle_cnt[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.465      ;
; 12.402 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.434      ;
; 12.404 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.432      ;
; 12.415 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 7.443      ;
; 12.415 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 7.443      ;
; 12.415 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 7.443      ;
; 12.415 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 7.443      ;
; 12.445 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.412      ;
; 12.445 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.412      ;
; 12.445 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.412      ;
; 12.445 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.412      ;
; 12.448 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.409      ;
; 12.456 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.399      ;
; 12.521 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_v                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 7.335      ;
; 12.555 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.304      ;
; 12.615 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.221      ;
; 12.619 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[7]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.217      ;
; 12.651 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_timer_period[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 7.178      ;
; 12.651 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_timer_period[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 7.178      ;
; 12.651 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_y[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.204      ;
; 12.651 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_y[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.204      ;
; 12.651 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_y[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.204      ;
; 12.651 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_y[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.204      ;
; 12.651 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_timer_period[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 7.178      ;
; 12.657 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_timer_period[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.176      ;
; 12.657 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_timer_period[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.176      ;
; 12.670 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.187      ;
; 12.670 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.187      ;
; 12.688 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.169      ;
; 12.688 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.169      ;
; 12.688 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.169      ;
; 12.688 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.169      ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mem_clk'                                                                                                                                                    ;
+--------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 12.532 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 8.499      ;
; 12.945 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.646      ; 8.091      ;
; 13.092 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.646      ; 7.944      ;
; 13.145 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.642      ; 7.887      ;
; 13.188 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.843      ;
; 13.188 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.843      ;
; 13.188 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.843      ;
; 13.221 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.646      ; 7.815      ;
; 13.298 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.642      ; 7.734      ;
; 13.328 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.642      ; 7.704      ;
; 13.373 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.646      ; 7.663      ;
; 13.562 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.645      ; 7.473      ;
; 13.567 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.646      ; 7.469      ;
; 13.599 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.646      ; 7.437      ;
; 13.609 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.422      ;
; 13.609 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.422      ;
; 13.609 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.422      ;
; 13.612 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.419      ;
; 13.612 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.419      ;
; 13.622 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.646      ; 7.414      ;
; 13.626 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.400      ;
; 13.656 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.642      ; 7.376      ;
; 13.668 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.642      ; 7.364      ;
; 13.668 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.358      ;
; 13.687 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.642      ; 7.345      ;
; 13.692 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.642      ; 7.340      ;
; 13.704 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.322      ;
; 13.726 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.642      ; 7.306      ;
; 13.731 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.295      ;
; 13.758 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.268      ;
; 13.802 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.642      ; 7.230      ;
; 13.818 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.208      ;
+--------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.451 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[0]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[0]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3]  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0]  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1]  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2]  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_start_flag              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_start_flag              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[11]                                            ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[11]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[1]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[1]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[2]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[2]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[3]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[3]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[4]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[4]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[5]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[5]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[6]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[6]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[7]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[7]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[8]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[8]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[9]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[9]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[10]                                            ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[10]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider|q_cnt[2]                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider|q_cnt[2]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider|q_cnt[1]                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider|q_cnt[1]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sweep_reload                                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sweep_reload                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_blk|spr0_hit                                                                                                 ; PPU_gen2:ppu_blk|spr0_hit                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_blk|spr_primary_exists                                                                                       ; PPU_gen2:ppu_blk|spr_primary_exists                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_blk|gate_sec_OAM                                                                                             ; PPU_gen2:ppu_blk|gate_sec_OAM                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_seq_mode                                          ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_seq_mode                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_n                                                                                         ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_n                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                                                                       ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_clk_phase[0]                                                                              ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_clk_phase[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[10]                                       ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[10]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[9]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[9]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[0]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[1]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[2]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[3]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[4]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[4]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[5]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[5]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[6]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[6]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[7]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[7]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[8]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[8]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[2]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[1]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[0]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_start_flag             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_start_flag             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|sec_OAM_address[5]                                                                                       ; PPU_gen2:ppu_blk|sec_OAM_address[5]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|OAM_address[0]                                                                                           ; PPU_gen2:ppu_blk|OAM_address[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|OAM_address[1]                                                                                           ; PPU_gen2:ppu_blk|OAM_address[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|state.S_FETCH_NOP                                                                                        ; PPU_gen2:ppu_blk|state.S_FETCH_NOP                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|spr_vram_a[4]                                                                                            ; PPU_gen2:ppu_blk|spr_vram_a[4]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_halt                                         ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_halt                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|ri_v_fine[2]                                                                                             ; PPU_gen2:ppu_blk|ri_v_fine[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|ri_vblank                                                                                                ; PPU_gen2:ppu_blk|ri_vblank                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|ri_cpu_data_out[5]                                                                                       ; PPU_gen2:ppu_blk|ri_cpu_data_out[5]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|ri_byte_sel                                                                                              ; PPU_gen2:ppu_blk|ri_byte_sel                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|spr_vram_a[3]                                                                                            ; PPU_gen2:ppu_blk|spr_vram_a[3]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|active_draw_area                                                                                         ; PPU_gen2:ppu_blk|active_draw_area                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|prev_active_rows                                                                                         ; PPU_gen2:ppu_blk|prev_active_rows                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_div:apu_pulse_gen|q_cnt[0]                                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_div:apu_pulse_gen|q_cnt[0]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|vert_scaler                                                                                              ; PPU_gen2:ppu_blk|vert_scaler                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|active_render_area                                                                                       ; PPU_gen2:ppu_blk|active_render_area                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|active_rows                                                                                              ; PPU_gen2:ppu_blk|active_rows                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|horiz_scaler[2]                                                                                          ; PPU_gen2:ppu_blk|horiz_scaler[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_blk|horiz_scaler[1]                                                                                          ; PPU_gen2:ppu_blk|horiz_scaler[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[11]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[11]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[1]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[1]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[2]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[2]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[3]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[3]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[4]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[4]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[5]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[5]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[6]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[6]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[7]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[7]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[8]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[8]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[9]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[9]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[10]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[10]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[2]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[1]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[0]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[11]                                            ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[11]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[0]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[0]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[1]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[1]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[2]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[2]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[3]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[3]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[4]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[4]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[5]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[5]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[6]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[6]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[7]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[7]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[8]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[8]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[9]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[9]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[10]                                            ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[10]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|reset_hold                                                 ; cart_02:cart_blk|reset_hold                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_req                            ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|read_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.483 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[3]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.776      ;
; 0.501 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[7]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[1]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[5]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[4]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[2]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_02:cart_blk|reset_hold                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[6]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.508 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[0]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.800      ;
; 0.509 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.513 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[1]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.805      ;
; 0.526 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.818      ;
; 0.526 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.818      ;
; 0.527 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[8]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[9]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_RESET                       ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.529 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.529 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.531 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.823      ;
; 0.532 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.824      ;
; 0.624 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[2]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.917      ;
; 0.624 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[7]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[9]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.917      ;
; 0.626 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[4]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.919      ;
; 0.642 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[0]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.934      ;
; 0.644 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.936      ;
; 0.645 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.937      ;
; 0.648 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[4]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.941      ;
; 0.650 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_NOP                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_INC                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.942      ;
; 0.651 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP2                ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP3                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.943      ;
; 0.654 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|i2c_write_req                       ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|prev_write_req ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.947      ;
; 0.656 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP1                   ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.949      ;
; 0.658 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP2                   ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_READ_DATA                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.951      ;
; 0.661 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.953      ;
; 0.667 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.959      ;
; 0.668 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.960      ;
; 0.668 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE                 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE_NOP             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.960      ;
; 0.669 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_MODE_NOP                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.961      ;
; 0.671 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.963      ;
; 0.689 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|start_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.981      ;
; 0.695 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE_NOP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.988      ;
; 0.700 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP                        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.992      ;
; 0.702 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[0]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.995      ;
; 0.704 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.996      ;
; 0.735 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP                        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|i2c_stop_req                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.026      ;
; 0.740 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_IDLE                        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|read_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.032      ;
; 0.742 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_IDLE                        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_START                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.745 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[3]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[6]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[6]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE_NOP             ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE_NOP           ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_WRITE                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.043      ;
; 0.751 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[5]                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.043      ;
; 0.751 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START                ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.043      ;
; 0.752 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[3]                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.044      ;
; 0.752 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[9]                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[9]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.044      ;
; 0.753 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[11]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.045      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mem_clk'                                                                                                                                                    ;
+-------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.609 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.592      ;
; 2.609 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.592      ;
; 2.614 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.597      ;
; 2.614 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.597      ;
; 2.631 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.074      ; 6.615      ;
; 2.645 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.624      ;
; 2.701 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.074      ; 6.685      ;
; 2.717 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.696      ;
; 2.733 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.074      ; 6.717      ;
; 2.740 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.719      ;
; 2.752 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.731      ;
; 2.753 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.074      ; 6.737      ;
; 2.767 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.074      ; 6.751      ;
; 2.795 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.774      ;
; 2.799 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.074      ; 6.783      ;
; 2.846 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.829      ;
; 2.882 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.861      ;
; 2.967 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.079      ; 6.956      ;
; 2.971 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.954      ;
; 2.971 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.954      ;
; 2.971 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.954      ;
; 2.985 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.079      ; 6.974      ;
; 2.987 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.079      ; 6.976      ;
; 3.123 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.074      ; 7.107      ;
; 3.123 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.077      ; 7.110      ;
; 3.232 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.079      ; 7.221      ;
; 3.403 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.079      ; 7.392      ;
; 3.476 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.079      ; 7.465      ;
; 3.490 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.074      ; 7.474      ;
; 3.673 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.074      ; 7.657      ;
; 3.857 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.079      ; 7.846      ;
; 3.994 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 7.977      ;
+-------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+--------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.465      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|ri_address_inc       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.465      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf_update   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.465      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|ri_inc_sel           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.468      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|ri_sprite_select     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.468      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|ri_nmi_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.468      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|ri_bg_clip_enable    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.473      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|ri_byte_sel          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.465      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.464      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.466      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.466      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.466      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.465      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.466      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.469      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.469      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.469      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.469      ;
; 35.457 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.469      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_sprite_height     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.472      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_background_select ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.472      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_spr_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_bg_enable         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_spr_clip_enable   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.466      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.466      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.466      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.466      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.466      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.472      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.472      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.472      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_vblank            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.472      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.472      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.469      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.471      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.471      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.471      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.469      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.469      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.469      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.469      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.469      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.469      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.469      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.469      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|h_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.467      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|v_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.467      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.470      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.474      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.473      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.471      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.471      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.471      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.471      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.471      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.471      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.471      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.471      ;
; 35.458 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift3[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.477      ;
+--------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+-------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.904 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.222      ;
; 3.904 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.222      ;
; 3.905 ; reset_s   ; PPU_gen2:ppu_blk|tile_attribute[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.226      ;
; 3.905 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift3[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.225      ;
; 3.905 ; reset_s   ; PPU_gen2:ppu_blk|tile_attribute[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.226      ;
; 3.905 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift2[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 4.225      ;
; 3.906 ; reset_s   ; PPU_gen2:ppu_blk|ri_address_update    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.221      ;
; 3.906 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.224      ;
; 3.906 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.224      ;
; 3.906 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.224      ;
; 3.906 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.224      ;
; 3.906 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.222      ;
; 3.906 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.224      ;
; 3.906 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.224      ;
; 3.906 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.224      ;
; 3.906 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.224      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_spr_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.220      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_bg_enable         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.220      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_spr_clip_enable   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.220      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_bg_clip_enable    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.223      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_vblank            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.220      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.219      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.221      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.221      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.221      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.219      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.219      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.219      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.219      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.219      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.219      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.219      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.219      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.218      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.218      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.218      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.218      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.218      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.221      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.221      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.221      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.221      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.221      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.221      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.221      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.221      ;
; 3.907 ; reset_s   ; PPU_gen2:ppu_blk|ri_prev_vblank       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.220      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.215      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_address_inc       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.215      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf_update   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.215      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_sprite_height     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.223      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_inc_sel           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.218      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_background_select ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.223      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_sprite_select     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.218      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_nmi_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.218      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_byte_sel          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.215      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.216      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.216      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.216      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.221      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.221      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.221      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 4.215      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.223      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.223      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.223      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.223      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.223      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.216      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.221      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.221      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.221      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.221      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|h_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.218      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|v_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 4.218      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.221      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.221      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.221      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.221      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.225      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.224      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.224      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.224      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.224      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.224      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.224      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.224      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.224      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.225      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.224      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.225      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.225      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.225      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.225      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.224      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.224      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.225      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.224      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.224      ;
; 3.908 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.225      ;
+-------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.829 ns




+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 57.84 MHz  ; 57.84 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 130.01 MHz ; 130.01 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.698  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.207 ; 0.000         ;
; mem_clk                                              ; 13.190 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
; mem_clk                                              ; 2.177 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.795 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.512 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.314  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.718  ; 0.000         ;
; CLK_50MHZ                                            ; 9.855  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.716 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                              ;
+--------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.698  ; sdram_dq[2]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[2]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.713     ; 4.501      ;
; 6.727  ; sdram_dq[0]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[0]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.713     ; 4.472      ;
; 6.783  ; sdram_dq[6]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[6]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.713     ; 4.416      ;
; 6.849  ; sdram_dq[1]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[1]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.713     ; 4.350      ;
; 6.853  ; sdram_dq[4]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[4]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.713     ; 4.346      ;
; 6.896  ; sdram_dq[5]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[5]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.713     ; 4.303      ;
; 6.950  ; sdram_dq[3]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[3]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.713     ; 4.249      ;
; 6.966  ; sdram_dq[7]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[7]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.713     ; 4.233      ;
; 10.253 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 9.546      ;
; 10.253 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 9.546      ;
; 10.253 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 9.546      ;
; 10.327 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 9.473      ;
; 10.327 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 9.473      ;
; 10.327 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 9.473      ;
; 10.457 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 9.343      ;
; 10.457 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 9.343      ;
; 10.457 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 9.343      ;
; 10.457 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 9.343      ;
; 10.478 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 9.326      ;
; 10.478 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 9.326      ;
; 10.478 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 9.326      ;
; 10.531 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 9.270      ;
; 10.531 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 9.270      ;
; 10.531 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 9.270      ;
; 10.531 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 9.270      ;
; 10.531 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 9.273      ;
; 10.531 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 9.273      ;
; 10.531 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 9.273      ;
; 10.539 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 9.260      ;
; 10.539 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 9.260      ;
; 10.539 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 9.260      ;
; 10.682 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 9.123      ;
; 10.682 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 9.123      ;
; 10.682 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 9.123      ;
; 10.682 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 9.123      ;
; 10.735 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 9.070      ;
; 10.735 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 9.070      ;
; 10.735 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 9.070      ;
; 10.735 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 9.070      ;
; 10.743 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 9.057      ;
; 10.743 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 9.057      ;
; 10.743 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 9.057      ;
; 10.743 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 9.057      ;
; 10.833 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 8.967      ;
; 10.833 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 8.967      ;
; 10.833 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 8.967      ;
; 10.899 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 8.896      ;
; 10.899 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 8.896      ;
; 10.899 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 8.896      ;
; 10.899 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 8.896      ;
; 10.899 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 8.896      ;
; 10.899 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 8.896      ;
; 10.899 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 8.896      ;
; 10.899 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 8.896      ;
; 10.899 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 8.896      ;
; 10.899 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 8.896      ;
; 10.899 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 8.896      ;
; 10.899 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 8.896      ;
; 10.899 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 8.896      ;
; 10.899 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.207     ; 8.896      ;
; 10.913 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 8.886      ;
; 10.913 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 8.886      ;
; 10.913 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 8.886      ;
; 10.929 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 8.871      ;
; 10.929 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 8.871      ;
; 10.929 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 8.871      ;
; 10.930 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 8.869      ;
; 10.930 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 8.869      ;
; 10.930 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 8.869      ;
; 10.949 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 8.850      ;
; 10.949 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 8.850      ;
; 10.949 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 8.850      ;
; 10.949 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 8.850      ;
; 10.949 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 8.850      ;
; 10.949 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 8.850      ;
; 10.949 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 8.850      ;
; 10.949 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 8.850      ;
; 10.973 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 8.823      ;
; 10.973 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 8.823      ;
; 10.973 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 8.823      ;
; 10.973 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 8.823      ;
; 10.973 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 8.823      ;
; 10.973 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 8.823      ;
; 10.973 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 8.823      ;
; 10.973 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 8.823      ;
; 10.973 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 8.823      ;
; 10.973 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 8.823      ;
; 10.973 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 8.823      ;
; 10.973 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 8.823      ;
; 10.973 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 8.823      ;
; 10.973 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 8.823      ;
; 11.023 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 8.777      ;
; 11.023 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 8.777      ;
; 11.023 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 8.777      ;
; 11.023 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 8.777      ;
; 11.023 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 8.777      ;
; 11.023 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 8.777      ;
; 11.023 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 8.777      ;
; 11.023 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 8.777      ;
; 11.037 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 8.764      ;
+--------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.207 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 7.670      ;
; 12.223 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 7.652      ;
; 12.223 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 7.652      ;
; 12.223 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 7.652      ;
; 12.223 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 7.652      ;
; 12.223 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 7.652      ;
; 12.245 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 7.637      ;
; 12.248 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 7.634      ;
; 12.269 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 7.614      ;
; 12.278 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 7.604      ;
; 12.388 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 7.495      ;
; 12.444 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[7]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 7.438      ;
; 12.461 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.418      ;
; 12.461 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[6]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.418      ;
; 12.461 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[7]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.418      ;
; 12.461 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[2]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.418      ;
; 12.461 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[5]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.418      ;
; 12.461 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[4]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.418      ;
; 12.461 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[1]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.418      ;
; 12.482 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.397      ;
; 12.482 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[2]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.397      ;
; 12.482 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[5]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.397      ;
; 12.482 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[4]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.397      ;
; 12.482 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[6]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.397      ;
; 12.493 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[7]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.385      ;
; 12.531 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 7.346      ;
; 12.531 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 7.346      ;
; 12.531 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 7.346      ;
; 12.531 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 7.346      ;
; 12.533 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[1]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.346      ;
; 12.551 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_acr                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.315      ;
; 12.593 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 7.290      ;
; 12.648 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.231      ;
; 12.648 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.231      ;
; 12.648 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.231      ;
; 12.648 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.231      ;
; 12.648 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.231      ;
; 12.648 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.231      ;
; 12.648 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.231      ;
; 12.657 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.222      ;
; 12.698 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 7.185      ;
; 12.700 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 7.183      ;
; 12.700 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[9]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 7.183      ;
; 12.700 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 7.183      ;
; 12.711 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.167      ;
; 12.765 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 7.092      ;
; 12.779 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_apu_cycle_cnt[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 7.107      ;
; 12.779 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_apu_cycle_cnt[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 7.107      ;
; 12.779 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_apu_cycle_cnt[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 7.107      ;
; 12.779 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_apu_cycle_cnt[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 7.107      ;
; 12.784 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_cntl[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 7.068      ;
; 12.784 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_cntl[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 7.068      ;
; 12.784 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_cntl[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 7.068      ;
; 12.784 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_cntl[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 7.068      ;
; 12.817 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 7.040      ;
; 12.834 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.044      ;
; 12.834 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.044      ;
; 12.834 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.044      ;
; 12.834 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.044      ;
; 12.838 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.040      ;
; 12.839 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 7.013      ;
; 12.839 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 7.013      ;
; 12.839 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 7.013      ;
; 12.849 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[3]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 7.028      ;
; 12.849 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[3]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 7.028      ;
; 12.853 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.021      ;
; 12.853 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_z                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.021      ;
; 12.855 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T1                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.012      ;
; 12.855 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T5                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.012      ;
; 12.855 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T3                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.012      ;
; 12.855 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T2                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.012      ;
; 12.855 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T4                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.012      ;
; 12.855 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T0                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.012      ;
; 12.865 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.014      ;
; 12.865 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.014      ;
; 12.865 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.014      ;
; 12.865 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.014      ;
; 12.874 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 7.001      ;
; 12.881 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 6.976      ;
; 12.891 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 6.966      ;
; 12.893 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 6.964      ;
; 13.039 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 6.840      ;
; 13.039 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 6.840      ;
; 13.052 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_v                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 6.826      ;
; 13.054 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_timer_period[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.797      ;
; 13.054 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_timer_period[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.797      ;
; 13.054 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_timer_period[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.797      ;
; 13.064 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 6.815      ;
; 13.064 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_apu_cycle_cnt[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 6.819      ;
; 13.067 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_timer_period[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 6.787      ;
; 13.067 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_timer_period[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 6.787      ;
; 13.074 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 6.783      ;
; 13.079 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[7]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 6.778      ;
; 13.082 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 6.796      ;
; 13.082 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 6.796      ;
; 13.082 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 6.796      ;
; 13.082 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 6.796      ;
; 13.082 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 6.796      ;
; 13.082 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 6.796      ;
; 13.082 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 6.796      ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                                     ;
+--------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.190 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 7.536      ;
; 13.396 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 7.330      ;
; 13.396 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 7.330      ;
; 13.396 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 7.330      ;
; 13.419 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.344      ; 7.315      ;
; 13.551 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.344      ; 7.183      ;
; 13.571 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.344      ; 7.163      ;
; 13.581 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 7.146      ;
; 13.691 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.344      ; 7.043      ;
; 13.763 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.964      ;
; 13.796 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 6.930      ;
; 13.796 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 6.930      ;
; 13.801 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 6.925      ;
; 13.801 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 6.925      ;
; 13.833 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 6.893      ;
; 13.834 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.344      ; 6.900      ;
; 13.834 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.344      ; 6.900      ;
; 13.845 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.334      ; 6.879      ;
; 13.851 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.343      ; 6.882      ;
; 13.879 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.848      ;
; 13.890 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.334      ; 6.834      ;
; 13.892 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.835      ;
; 13.905 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.334      ; 6.819      ;
; 13.911 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.344      ; 6.823      ;
; 13.919 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.808      ;
; 13.924 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.803      ;
; 13.943 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.784      ;
; 13.964 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.334      ; 6.760      ;
; 13.966 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.761      ;
; 13.988 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.334      ; 6.736      ;
; 13.992 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.735      ;
; 14.054 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.334      ; 6.670      ;
+--------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_start_flag              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_start_flag              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[11]                                            ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[11]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[1]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[1]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[2]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[2]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[3]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[3]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[4]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[4]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[5]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[5]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[6]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[6]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[7]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[7]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[8]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[8]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[9]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[9]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[10]                                            ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[10]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_seq_mode                                          ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_seq_mode                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_n                                                                                         ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_n                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3]  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0]  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1]  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2]  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[10]                                       ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[10]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[9]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[9]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[0]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[1]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[2]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[3]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[4]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[4]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[5]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[5]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[6]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[6]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[7]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[7]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[8]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[8]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[0]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[0]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider|q_cnt[2]                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider|q_cnt[2]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider|q_cnt[1]                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider|q_cnt[1]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sweep_reload                                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sweep_reload                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_start_flag             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_start_flag             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_blk|spr0_hit                                                                                                 ; PPU_gen2:ppu_blk|spr0_hit                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_blk|spr_primary_exists                                                                                       ; PPU_gen2:ppu_blk|spr_primary_exists                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_blk|sec_OAM_address[5]                                                                                       ; PPU_gen2:ppu_blk|sec_OAM_address[5]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_blk|gate_sec_OAM                                                                                             ; PPU_gen2:ppu_blk|gate_sec_OAM                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_blk|spr_vram_a[4]                                                                                            ; PPU_gen2:ppu_blk|spr_vram_a[4]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_blk|active_draw_area                                                                                         ; PPU_gen2:ppu_blk|active_draw_area                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_blk|prev_active_rows                                                                                         ; PPU_gen2:ppu_blk|prev_active_rows                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_blk|vert_scaler                                                                                              ; PPU_gen2:ppu_blk|vert_scaler                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_blk|active_render_area                                                                                       ; PPU_gen2:ppu_blk|active_render_area                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_blk|active_rows                                                                                              ; PPU_gen2:ppu_blk|active_rows                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_blk|horiz_scaler[2]                                                                                          ; PPU_gen2:ppu_blk|horiz_scaler[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_blk|horiz_scaler[1]                                                                                          ; PPU_gen2:ppu_blk|horiz_scaler[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[5]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[5]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[6]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[6]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[7]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[7]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[8]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[8]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[9]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[9]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[10]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[10]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[2]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[1]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[0]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[11]                                            ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[11]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[0]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[0]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[1]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[1]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[2]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[2]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[6]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[6]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[7]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[7]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[8]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[8]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[9]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[9]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[10]                                            ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[10]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_READY                                                                       ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_READY                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|jp:jp_blk|q_strobe_state                                                                                ; rp2a03:rp2a03_blk|jp:jp_blk|q_strobe_state                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_d                                                                                         ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_d                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                                                                       ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_clk_phase[0]                                                                              ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_clk_phase[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|horiz_scaler[1]                                                                                         ; rp2a03:rp2a03_blk|horiz_scaler[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|horiz_scaler[2]                                                                                         ; rp2a03:rp2a03_blk|horiz_scaler[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|q_mode                                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|q_mode                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[2]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[1]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[0]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_start_flag             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_start_flag             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[2]                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[2]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[1]                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[1]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sweep_reload                                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sweep_reload                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_blk|OAM_address[0]                                                                                           ; PPU_gen2:ppu_blk|OAM_address[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_blk|OAM_address[1]                                                                                           ; PPU_gen2:ppu_blk|OAM_address[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_blk|state.S_FETCH_NOP                                                                                        ; PPU_gen2:ppu_blk|state.S_FETCH_NOP                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_halt                                         ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_halt                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|reset_hold                                                 ; cart_02:cart_blk|reset_hold                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_req                            ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|read_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[3]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.715      ;
; 0.472 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[7]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[5]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[1]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_02:cart_blk|reset_hold                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[4]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[6]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[2]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.740      ;
; 0.478 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[0]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.746      ;
; 0.481 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[1]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.748      ;
; 0.486 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_RESET                       ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.753      ;
; 0.492 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.758      ;
; 0.492 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.758      ;
; 0.493 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[8]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[9]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.760      ;
; 0.495 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.761      ;
; 0.495 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.761      ;
; 0.495 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.762      ;
; 0.497 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.764      ;
; 0.579 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[2]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.846      ;
; 0.579 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[7]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[9]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.846      ;
; 0.581 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[4]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.848      ;
; 0.600 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[0]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.606 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[4]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.873      ;
; 0.608 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP2                ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP3                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.875      ;
; 0.608 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_NOP                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_INC                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.875      ;
; 0.612 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|i2c_write_req                       ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|prev_write_req ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.879      ;
; 0.614 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP1                   ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.881      ;
; 0.614 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE_NOP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.883      ;
; 0.615 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP2                   ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_READ_DATA                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.882      ;
; 0.619 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.886      ;
; 0.620 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE                 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE_NOP             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.887      ;
; 0.621 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.887      ;
; 0.621 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.887      ;
; 0.621 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP                        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.888      ;
; 0.622 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_MODE_NOP                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.889      ;
; 0.625 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.891      ;
; 0.639 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.906      ;
; 0.642 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|start_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.909      ;
; 0.651 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[0]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.917      ;
; 0.653 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP                        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|i2c_stop_req                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.919      ;
; 0.686 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_IDLE                        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|read_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.953      ;
; 0.694 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[3]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.698 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE_NOP           ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_WRITE                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[11]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[6]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[6]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.967      ;
; 0.699 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE_NOP             ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[5]                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_div[1]     ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_div[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START                ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[3]                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.968      ;
; 0.701 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[9]                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[9]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.968      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                                     ;
+-------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.177 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 5.827      ;
; 2.177 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 5.827      ;
; 2.180 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 5.830      ;
; 2.180 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 5.830      ;
; 2.209 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 5.860      ;
; 2.249 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.738      ; 5.897      ;
; 2.286 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 5.937      ;
; 2.314 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.738      ; 5.962      ;
; 2.315 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 5.966      ;
; 2.321 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.738      ; 5.969      ;
; 2.335 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 5.986      ;
; 2.335 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.738      ; 5.983      ;
; 2.353 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 6.004      ;
; 2.362 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.738      ; 6.010      ;
; 2.378 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 6.029      ;
; 2.425 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 6.075      ;
; 2.439 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.738      ; 6.087      ;
; 2.500 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 6.150      ;
; 2.500 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 6.150      ;
; 2.500 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 6.150      ;
; 2.553 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.747      ; 6.210      ;
; 2.576 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.747      ; 6.233      ;
; 2.588 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.747      ; 6.245      ;
; 2.681 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 6.332      ;
; 2.708 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.746      ; 6.364      ;
; 2.810 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.747      ; 6.467      ;
; 2.887 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 6.538      ;
; 2.980 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.747      ; 6.637      ;
; 3.021 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 6.672      ;
; 3.032 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.747      ; 6.689      ;
; 3.187 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.747      ; 6.844      ;
; 3.291 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 6.941      ;
+-------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.137      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|ri_address_inc       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.137      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf_update   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.137      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|ri_byte_sel          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.137      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.137      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.148      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.148      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.148      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.148      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.148      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.148      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.148      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.146      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.795 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.147      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|ri_address_update    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.142      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|ri_bg_clip_enable    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.145      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.143      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.143      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.143      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.143      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.143      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.143      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.143      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|h_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.140      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|v_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.140      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.143      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.143      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.143      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.143      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.146      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.146      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.146      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.146      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.146      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.143      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.146      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.146      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.146      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.146      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|tile_attribute[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 4.148      ;
; 35.796 ; reset_s   ; PPU_gen2:ppu_blk|tile_attribute[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 4.148      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_sprite_height     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.144      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_inc_sel           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.140      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_background_select ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.144      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_sprite_select     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.140      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_nmi_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.140      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_spr_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.142      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_bg_enable         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.142      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_spr_clip_enable   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.142      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.137      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.137      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.137      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.134      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.137      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.137      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 4.138      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 4.138      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 4.138      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.144      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.144      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.144      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_vblank            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.142      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.144      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.144      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.141      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 4.138      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.143      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.143      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.143      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.144      ;
; 35.797 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 4.144      ;
+--------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+-------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.512 ; reset_s   ; PPU_gen2:ppu_blk|ri_inc_sel           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.796      ;
; 3.512 ; reset_s   ; PPU_gen2:ppu_blk|ri_sprite_select     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.796      ;
; 3.512 ; reset_s   ; PPU_gen2:ppu_blk|ri_nmi_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.796      ;
; 3.512 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.794      ;
; 3.512 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.794      ;
; 3.512 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.794      ;
; 3.512 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.794      ;
; 3.512 ; reset_s   ; PPU_gen2:ppu_blk|h_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.796      ;
; 3.512 ; reset_s   ; PPU_gen2:ppu_blk|v_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.796      ;
; 3.513 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.802      ;
; 3.513 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.802      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.793      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_address_inc       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.793      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf_update   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.793      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_sprite_height     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_background_select ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_spr_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.800      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_bg_enable         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.800      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_spr_clip_enable   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.800      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_bg_clip_enable    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_byte_sel          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.793      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.795      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.795      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.795      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.792      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.795      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.795      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.793      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_vblank            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.800      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.799      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.799      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.799      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.799      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.799      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.799      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.799      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.799      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.799      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.797      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.797      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.797      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.797      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.797      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.803      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.801      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift3[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.805      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift2[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.805      ;
; 3.514 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.804      ;
+-------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.030 ns




+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.444  ; 0.000         ;
; mem_clk                                              ; 14.977 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 16.129 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; mem_clk                                              ; 0.697 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.821 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.737 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK_50MHZ                                            ; 9.423  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.543  ; 0.000         ;
; mem_clk                                              ; 9.543  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.796  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.732 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                              ;
+--------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 9.444  ; sdram_dq[2]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[2]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.604     ; 2.849      ;
; 9.470  ; sdram_dq[0]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[0]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.604     ; 2.823      ;
; 9.478  ; sdram_dq[6]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[6]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.604     ; 2.815      ;
; 9.518  ; sdram_dq[4]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[4]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.604     ; 2.775      ;
; 9.546  ; sdram_dq[5]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[5]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.604     ; 2.747      ;
; 9.560  ; sdram_dq[1]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[1]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.604     ; 2.733      ;
; 9.594  ; sdram_dq[3]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[3]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.604     ; 2.699      ;
; 9.599  ; sdram_dq[7]                                          ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|from_mem[7]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.604     ; 2.694      ;
; 15.318 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.555      ;
; 15.318 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.555      ;
; 15.318 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.555      ;
; 15.363 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.510      ;
; 15.363 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.510      ;
; 15.363 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.510      ;
; 15.418 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.456      ;
; 15.418 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.456      ;
; 15.418 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.456      ;
; 15.418 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.456      ;
; 15.423 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 4.452      ;
; 15.423 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 4.452      ;
; 15.423 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 4.452      ;
; 15.446 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.427      ;
; 15.446 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.427      ;
; 15.446 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.427      ;
; 15.463 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.411      ;
; 15.463 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.411      ;
; 15.463 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.411      ;
; 15.463 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.411      ;
; 15.483 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 4.392      ;
; 15.483 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 4.392      ;
; 15.483 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 4.392      ;
; 15.523 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 4.353      ;
; 15.523 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 4.353      ;
; 15.523 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 4.353      ;
; 15.523 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_cnt.10         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 4.353      ;
; 15.546 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.328      ;
; 15.546 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.328      ;
; 15.546 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.328      ;
; 15.546 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.328      ;
; 15.583 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 4.293      ;
; 15.583 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 4.293      ;
; 15.583 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 4.293      ;
; 15.583 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_state.S_ACTIVE ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 4.293      ;
; 15.617 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.256      ;
; 15.617 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.256      ;
; 15.617 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.256      ;
; 15.640 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.231      ;
; 15.640 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.231      ;
; 15.640 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.231      ;
; 15.640 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.231      ;
; 15.640 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.231      ;
; 15.640 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.231      ;
; 15.640 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.231      ;
; 15.640 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.231      ;
; 15.640 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.231      ;
; 15.640 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.231      ;
; 15.640 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.231      ;
; 15.640 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.231      ;
; 15.640 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.231      ;
; 15.640 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.231      ;
; 15.673 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.199      ;
; 15.673 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.199      ;
; 15.673 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.199      ;
; 15.676 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.198      ;
; 15.676 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.198      ;
; 15.676 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.198      ;
; 15.676 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.198      ;
; 15.676 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.198      ;
; 15.676 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.198      ;
; 15.676 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.198      ;
; 15.676 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.198      ;
; 15.685 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.186      ;
; 15.685 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.186      ;
; 15.685 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.186      ;
; 15.685 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.186      ;
; 15.685 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.186      ;
; 15.685 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.186      ;
; 15.685 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.186      ;
; 15.685 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.186      ;
; 15.685 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.186      ;
; 15.685 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.186      ;
; 15.685 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.186      ;
; 15.685 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.186      ;
; 15.685 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.186      ;
; 15.685 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 4.186      ;
; 15.689 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.184      ;
; 15.689 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.184      ;
; 15.689 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.184      ;
; 15.717 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.157      ;
; 15.717 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.157      ;
; 15.717 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.157      ;
; 15.717 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[8]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.157      ;
; 15.721 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[7]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.152      ;
; 15.721 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[7]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.152      ;
; 15.721 ; rp2a03:rp2a03_blk|sprdma:sprdma_blk|q_addr[7]        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 4.152      ;
; 15.721 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.153      ;
; 15.721 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.153      ;
; 15.721 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.153      ;
; 15.721 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.153      ;
; 15.721 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 4.153      ;
+--------+------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                                     ;
+--------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 14.977 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 4.831      ;
; 15.093 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.425      ; 4.722      ;
; 15.205 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.420      ; 4.605      ;
; 15.282 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.420      ; 4.528      ;
; 15.639 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.425      ; 4.176      ;
; 15.659 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.425      ; 4.156      ;
; 15.773 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.425      ; 4.042      ;
; 15.864 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.424      ; 3.950      ;
; 15.905 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.420      ; 3.905      ;
; 15.928 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.425      ; 3.887      ;
; 15.938 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.425      ; 3.877      ;
; 15.963 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.425      ; 3.852      ;
; 16.052 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.756      ;
; 16.052 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.756      ;
; 16.052 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.756      ;
; 16.124 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.684      ;
; 16.131 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.415      ; 3.674      ;
; 16.155 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.415      ; 3.650      ;
; 16.156 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.420      ; 3.654      ;
; 16.159 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.415      ; 3.646      ;
; 16.177 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.420      ; 3.633      ;
; 16.181 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.420      ; 3.629      ;
; 16.182 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.415      ; 3.623      ;
; 16.189 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.420      ; 3.621      ;
; 16.204 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.415      ; 3.601      ;
; 16.206 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.415      ; 3.599      ;
; 16.224 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.420      ; 3.586      ;
; 16.246 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.420      ; 3.564      ;
; 16.246 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.562      ;
; 16.246 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.562      ;
; 16.249 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.559      ;
; 16.249 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.559      ;
+--------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.129 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 3.792      ;
; 16.133 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.787      ;
; 16.133 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.787      ;
; 16.133 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.787      ;
; 16.133 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.787      ;
; 16.133 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.787      ;
; 16.226 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.696      ;
; 16.226 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[6]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.696      ;
; 16.226 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[7]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.696      ;
; 16.226 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[2]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.696      ;
; 16.226 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[5]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.696      ;
; 16.226 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[4]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.696      ;
; 16.226 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[1]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.696      ;
; 16.237 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.686      ;
; 16.239 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.683      ;
; 16.239 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[2]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.683      ;
; 16.239 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[5]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.683      ;
; 16.239 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[4]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.683      ;
; 16.239 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[6]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.683      ;
; 16.240 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.683      ;
; 16.243 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 3.678      ;
; 16.243 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 3.678      ;
; 16.243 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 3.678      ;
; 16.243 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 3.678      ;
; 16.252 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[7]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.670      ;
; 16.258 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.665      ;
; 16.263 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.662      ;
; 16.266 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[1]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.657      ;
; 16.270 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_acr                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.646      ;
; 16.295 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.630      ;
; 16.321 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[7]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.602      ;
; 16.348 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.574      ;
; 16.348 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.574      ;
; 16.348 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.574      ;
; 16.348 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.574      ;
; 16.348 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.574      ;
; 16.348 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.574      ;
; 16.348 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.574      ;
; 16.353 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.570      ;
; 16.414 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.488      ;
; 16.414 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.488      ;
; 16.414 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.488      ;
; 16.418 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.507      ;
; 16.419 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.504      ;
; 16.419 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.504      ;
; 16.419 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.504      ;
; 16.419 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_s[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.504      ;
; 16.419 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.503      ;
; 16.420 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[3]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.502      ;
; 16.420 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[3]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.502      ;
; 16.420 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.500      ;
; 16.420 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_z                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.500      ;
; 16.431 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T1                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.486      ;
; 16.431 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T5                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.486      ;
; 16.431 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T3                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.486      ;
; 16.431 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T2                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.486      ;
; 16.431 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T4                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.486      ;
; 16.431 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T0                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.486      ;
; 16.442 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.480      ;
; 16.456 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.469      ;
; 16.459 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[9]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.466      ;
; 16.460 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_cntl[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.442      ;
; 16.460 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_cntl[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.442      ;
; 16.460 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_cntl[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.442      ;
; 16.460 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_cntl[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.442      ;
; 16.460 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.465      ;
; 16.461 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.464      ;
; 16.463 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_apu_cycle_cnt[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.463      ;
; 16.463 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_apu_cycle_cnt[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.463      ;
; 16.463 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_apu_cycle_cnt[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.463      ;
; 16.463 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_apu_cycle_cnt[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.463      ;
; 16.468 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.444      ;
; 16.473 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.449      ;
; 16.473 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.449      ;
; 16.473 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.449      ;
; 16.473 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.449      ;
; 16.477 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.446      ;
; 16.491 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.421      ;
; 16.531 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 3.393      ;
; 16.537 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_v                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 3.384      ;
; 16.540 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.372      ;
; 16.541 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[10]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.371      ;
; 16.543 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_y[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.379      ;
; 16.543 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_y[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.379      ;
; 16.543 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_y[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.379      ;
; 16.543 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_y[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.379      ;
; 16.543 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.369      ;
; 16.556 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.366      ;
; 16.556 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.366      ;
; 16.556 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.366      ;
; 16.556 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.366      ;
; 16.556 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.366      ;
; 16.556 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.366      ;
; 16.556 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.366      ;
; 16.572 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_y[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.351      ;
; 16.572 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_y[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.351      ;
; 16.572 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_y[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.351      ;
; 16.572 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_y[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.351      ;
; 16.576 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.347      ;
; 16.576 ; cart_02:cart_blk|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.347      ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|q_mode                                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|q_mode                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3]  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0]  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1]  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2]  ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_start_flag              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_envelope_generator:envelope_generator|q_start_flag              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[10]                                       ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[10]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[9]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[9]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[0]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[1]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[2]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[3]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[4]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[4]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[5]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[5]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[6]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[6]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[7]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[7]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[8]                                        ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|apu_div:timer|q_cnt[8]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[11]                                            ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[11]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[0]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[0]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[1]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[1]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[2]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[2]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[3]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[3]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[4]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[4]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[5]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[5]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[6]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[6]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[7]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[7]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[8]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[8]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[9]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[9]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[10]                                            ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:timer|q_cnt[10]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider|q_cnt[2]                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider|q_cnt[2]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider|q_cnt[1]                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_div:sweep_divider|q_cnt[1]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sweep_reload                                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sweep_reload                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_start_flag             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|apu_envelope_generator:envelope_generator|q_start_flag             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_cnt[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_start_flag             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|q_start_flag             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[2]                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[2]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[1]                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:sweep_divider|q_cnt[1]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sweep_reload                                                     ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sweep_reload                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_blk|spr0_hit                                                                                                 ; PPU_gen2:ppu_blk|spr0_hit                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_blk|spr_primary_exists                                                                                       ; PPU_gen2:ppu_blk|spr_primary_exists                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_blk|sec_OAM_address[5]                                                                                       ; PPU_gen2:ppu_blk|sec_OAM_address[5]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_blk|gate_sec_OAM                                                                                             ; PPU_gen2:ppu_blk|gate_sec_OAM                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_blk|OAM_address[0]                                                                                           ; PPU_gen2:ppu_blk|OAM_address[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_blk|OAM_address[1]                                                                                           ; PPU_gen2:ppu_blk|OAM_address[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_blk|spr_vram_a[4]                                                                                            ; PPU_gen2:ppu_blk|spr_vram_a[4]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_seq_mode                                          ; rp2a03:rp2a03_blk|apu:apu_blk|apu_frame_counter:apu_frame_counter_blk|q_seq_mode                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_blk|ri_vblank                                                                                                ; PPU_gen2:ppu_blk|ri_vblank                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[5]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[5]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[6]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[6]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[7]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[7]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[8]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[8]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[9]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[9]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[10]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[10]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|jp:jp_blk|q_strobe_state                                                                                ; rp2a03:rp2a03_blk|jp:jp_blk|q_strobe_state                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_n                                                                                         ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_n                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[2]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[1]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[0]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse0_blk|q_sequencer_cnt[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2] ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_envelope_generator:envelope_generator|apu_div:divider|q_cnt[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_blk|state.S_FETCH_NOP                                                                                        ; PPU_gen2:ppu_blk|state.S_FETCH_NOP                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_halt                                         ; rp2a03:rp2a03_blk|apu:apu_blk|apu_triangle:apu_triangle_blk|q_linear_counter_halt                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_blk|ri_v_fine[2]                                                                                             ; PPU_gen2:ppu_blk|ri_v_fine[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_blk|ri_cpu_data_out[5]                                                                                       ; PPU_gen2:ppu_blk|ri_cpu_data_out[5]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_blk|ri_byte_sel                                                                                              ; PPU_gen2:ppu_blk|ri_byte_sel                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_blk|spr_vram_a[3]                                                                                            ; PPU_gen2:ppu_blk|spr_vram_a[3]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_blk|active_draw_area                                                                                         ; PPU_gen2:ppu_blk|active_draw_area                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_blk|prev_active_rows                                                                                         ; PPU_gen2:ppu_blk|prev_active_rows                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_div:apu_pulse_gen|q_cnt[0]                                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_div:apu_pulse_gen|q_cnt[0]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_blk|vert_scaler                                                                                              ; PPU_gen2:ppu_blk|vert_scaler                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_blk|active_render_area                                                                                       ; PPU_gen2:ppu_blk|active_render_area                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_blk|active_rows                                                                                              ; PPU_gen2:ppu_blk|active_rows                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_blk|horiz_scaler[2]                                                                                          ; PPU_gen2:ppu_blk|horiz_scaler[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_blk|horiz_scaler[1]                                                                                          ; PPU_gen2:ppu_blk|horiz_scaler[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[11]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[11]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[1]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[1]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[2]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[2]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[3]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[3]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[4]                                              ; rp2a03:rp2a03_blk|apu:apu_blk|apu_noise:apu_noise_blk|apu_div:timer|q_cnt[4]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[2]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[1]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[0]                                                 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|q_sequencer_cnt[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[11]                                            ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[11]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[0]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[0]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[1]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[1]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[2]                                             ; rp2a03:rp2a03_blk|apu:apu_blk|apu_pulse:apu_pulse1_blk|apu_div:timer|q_cnt[2]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_02:cart_blk|reset_hold                                                 ; cart_02:cart_blk|reset_hold                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|read_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_req                            ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[7]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[5]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[1]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_02:cart_blk|reset_hold                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[4]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[6]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[2]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[0]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[3]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.319      ;
; 0.201 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[1]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.321      ;
; 0.204 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[8]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[9]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.330      ;
; 0.220 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_RESET                       ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.340      ;
; 0.225 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.345      ;
; 0.252 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[2]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[7]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[9]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[0]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|data_from_master[4]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.257 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_NOP                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_INC                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[4]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP2                ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP3                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.379      ;
; 0.261 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP1                   ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP2                   ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_READ_DATA                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|i2c_write_req                       ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|prev_write_req ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.382      ;
; 0.264 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP                        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE_NOP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE                 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE_NOP             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_MODE_NOP                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_hold[0]                        ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.275 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|start_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.277 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_STOP                        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|i2c_stop_req                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.396      ;
; 0.289 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_IDLE                        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|read_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.409      ;
; 0.294 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_IDLE                        ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|state.S_START                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.298 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[3]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE_NOP           ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_WRITE                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[6]                    ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|refresh_timer[6]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[8]                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[11]                 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE_NOP             ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[5]                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[9]                  ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|address_counter[9]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_div[1]     ; cart_02:cart_blk|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_div[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                                     ;
+-------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.697 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.225      ;
; 0.697 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.225      ;
; 0.701 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.229      ;
; 0.701 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.229      ;
; 0.715 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.619      ; 3.244      ;
; 0.745 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.619      ; 3.274      ;
; 0.750 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.615      ; 3.275      ;
; 0.761 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.615      ; 3.286      ;
; 0.762 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.619      ; 3.291      ;
; 0.784 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.615      ; 3.309      ;
; 0.786 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.619      ; 3.315      ;
; 0.791 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.615      ; 3.316      ;
; 0.792 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.619      ; 3.321      ;
; 0.792 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.615      ; 3.317      ;
; 0.793 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.615      ; 3.318      ;
; 0.803 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.619      ; 3.332      ;
; 0.830 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.358      ;
; 0.863 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.391      ;
; 0.863 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.391      ;
; 0.863 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.391      ;
; 0.921 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.624      ; 3.455      ;
; 0.942 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.624      ; 3.476      ;
; 0.952 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.624      ; 3.486      ;
; 0.983 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.619      ; 3.512      ;
; 1.000 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.623      ; 3.533      ;
; 1.055 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.624      ; 3.589      ;
; 1.146 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.624      ; 3.680      ;
; 1.194 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.624      ; 3.728      ;
; 1.558 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.619      ; 4.087      ;
; 1.610 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.619      ; 4.139      ;
; 1.710 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.624      ; 4.244      ;
; 1.831 ; cart_02:cart_blk|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 4.359      ;
+-------+------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_inc_sel           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.132      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_sprite_select     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.132      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_nmi_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.132      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_bg_clip_enable    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.136      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.136      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.136      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 2.140      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 2.140      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 2.140      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 2.140      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 2.140      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 2.140      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 2.140      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.136      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.136      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.136      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.136      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.136      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.136      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.136      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.136      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.136      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.138      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|tile_attribute[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.141      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift3[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 2.140      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift3[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift3[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift3[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift3[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift3[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift3[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift3[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift3[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|tile_attribute[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.141      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift2[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 2.140      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift2[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift2[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift2[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift2[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift2[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift2[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift2[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift2[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.821 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.139      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_address_update    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.135      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.128      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_address_inc       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.128      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf_update   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.128      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_sprite_height     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.137      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_background_select ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 2.137      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_spr_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.134      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_bg_enable         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.134      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_spr_clip_enable   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.134      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_byte_sel          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.128      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.130      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.130      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.130      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.127      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.130      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.130      ;
; 37.822 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.130      ;
+--------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+-------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|ri_spr_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.871      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|ri_bg_enable         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.871      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|ri_spr_clip_enable   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.871      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|ri_bg_clip_enable    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.874      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|ri_vblank            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.871      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.872      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.872      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.872      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.873      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.873      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.872      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.872      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.872      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.872      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.872      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.872      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.872      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.872      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.872      ;
; 1.737 ; reset_s   ; PPU_gen2:ppu_blk|ri_prev_vblank       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.871      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_address_update    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_address_inc       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_read_buf_update   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_sprite_height     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.874      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_inc_sel           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.868      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_background_select ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.874      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_sprite_select     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.868      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_nmi_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.868      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_byte_sel          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.867      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.867      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.867      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.864      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.867      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.867      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.867      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.867      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.867      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.865      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.874      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.874      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.874      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.874      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_cpu_data_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.874      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_h_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.870      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_v_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.867      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.870      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.870      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.870      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.870      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.870      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.870      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.870      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|ri_oam_address[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.870      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.869      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.869      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.869      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.869      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|h_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.869      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|h_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.869      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|v_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.869      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|v_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|v_fine[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|picture_address[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift1[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|pattern_data0[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift0[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|tile_attribute[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.877      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift3[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.876      ;
; 1.738 ; reset_s   ; PPU_gen2:ppu_blk|bg_shift3[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.875      ;
+-------+-----------+---------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.595 ns




+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 5.821  ; 0.186 ; 35.457   ; 1.737   ; 4.314               ;
;  CLK_50MHZ                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.554 ; 0.186 ; 35.457   ; 1.737   ; 19.716              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.821  ; 0.186 ; N/A      ; N/A     ; 9.718               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 4.314               ;
;  mem_clk                                              ; 12.532 ; 0.697 ; N/A      ; N/A     ; 4.314               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_50MHZ                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_clk                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jp_clk1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jp_clk2       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jp_latch1     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jp_latch2     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_RED[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_RED[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLUE[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLUE[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i2c_sda                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i2c_scl                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK_50MHZ               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; jp_data2                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; jp_data1                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; jp_clk1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; jp_clk2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; jp_latch1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; jp_latch2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VGA_RED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_RED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_GREEN[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VGA_GREEN[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLUE[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUDIO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; jp_clk1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; jp_clk2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; jp_latch1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; jp_latch2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VGA_RED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VGA_GREEN[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VGA_BLUE[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUDIO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; jp_clk1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; jp_clk2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; jp_latch1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; jp_latch2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_RED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_RED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_GREEN[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_GREEN[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_BLUE[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VGA_BLUE[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUDIO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dqm     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 32       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 509736   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 987      ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2718     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2779     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 32       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 509736   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 987      ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2718     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2779     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 141      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 141      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLK_50MHZ                                            ; CLK_50MHZ                                            ; Base      ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; sdram_clk                                            ; mem_clk                                              ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jan 20 17:04:58 2022
Info: Command: quartus_sta NES_DragonBoard -c NES_DragonBoard
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.821
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.821               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.554               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.532               0.000 mem_clk 
Info (332146): Worst-case hold slack is 0.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.451               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.609               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 35.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.457               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.904
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.904               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.314               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.719               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.858               0.000 CLK_50MHZ 
    Info (332119):    19.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.829 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.698
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.698               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.207               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.190               0.000 mem_clk 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.177               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 35.795
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.795               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.512
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.512               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.314               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.855               0.000 CLK_50MHZ 
    Info (332119):    19.716               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.030 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.444
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.444               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.977               0.000 mem_clk 
    Info (332119):    16.129               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.697               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 37.821
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.821               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.737               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 CLK_50MHZ 
    Info (332119):     9.543               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.543               0.000 mem_clk 
    Info (332119):     9.796               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.732               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.595 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 709 megabytes
    Info: Processing ended: Thu Jan 20 17:05:05 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


