static inline unsigned int F_1 ( int V_1 )\r\n{\r\nswitch ( V_1 ) {\r\ncase 0 :\r\nif ( F_2 ( V_2 ) & V_3 )\r\nreturn V_4 ;\r\nelse if ( V_5 )\r\nreturn V_6 ;\r\nelse\r\nreturn V_7 ;\r\ncase 1 :\r\nif ( V_8 )\r\nreturn V_4 ;\r\nelse if ( V_5 )\r\nreturn V_6 ;\r\nelse\r\nreturn V_7 ;\r\ncase 2 :\r\nswitch ( V_9 ) {\r\ncase 0 :\r\nreturn F_3 () ;\r\ncase 1 :\r\nreturn V_10 ?\r\nV_6 :\r\nV_7 ;\r\ncase 2 :\r\nreturn V_4 ;\r\n}\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic inline unsigned int F_4 ( int V_1 , unsigned int V_11 , unsigned int V_12 )\r\n{\r\nT_1 V_13 , clock = F_1 ( V_1 ) ;\r\nV_13 = V_11 * clock ;\r\nF_5 ( V_13 , V_12 ) ;\r\nreturn V_13 ;\r\n}\r\nstatic inline unsigned int F_6 ( int V_1 , unsigned int V_14 , unsigned int V_15 ,\r\nunsigned int V_16 )\r\n{\r\nunsigned int V_11 = ( ( V_15 + 1 ) << 10 ) + V_16 ;\r\nunsigned int V_12 = ( V_14 + 1 ) << 10 ;\r\nreturn F_4 ( V_1 , V_11 , V_12 ) ;\r\n}\r\nstatic inline unsigned int F_7 ( int V_1 , unsigned int V_14 , unsigned int V_15 ,\r\nunsigned int V_16 )\r\n{\r\nunsigned int V_11 = ( ( V_15 + 1 ) << 11 ) + V_16 + 512 ;\r\nunsigned int V_12 = ( V_14 + 1 ) << 11 ;\r\nreturn F_4 ( V_1 , V_11 , V_12 ) ;\r\n}\r\nstatic inline unsigned int F_8 ( int V_1 , unsigned int V_14 , unsigned int V_15 ,\r\nunsigned int V_16 )\r\n{\r\nunsigned int V_11 = V_16 >= 512 ?\r\n( ( V_15 + 1 ) << 12 ) + V_16 - 512 : ( ( V_15 + 1 ) << 12 ) + V_16 + 3584 ;\r\nunsigned int V_12 = ( V_14 + 1 ) << 12 ;\r\nreturn F_4 ( V_1 , V_11 , V_12 ) ;\r\n}\r\nstatic inline unsigned int F_9 ( int V_1 , unsigned int V_14 , unsigned int V_15 ,\r\nunsigned int V_16 , unsigned int V_17 , unsigned int V_18 )\r\n{\r\nif ( ! V_17 )\r\nreturn F_6 ( V_1 , V_14 , V_15 , V_16 ) ;\r\nelse if ( ! V_18 )\r\nreturn F_6 ( V_1 , V_14 , V_15 , V_16 ) ;\r\nelse\r\nreturn F_8 ( V_1 , V_14 , V_15 , V_16 ) ;\r\n}\r\nstatic inline unsigned int F_10 ( void )\r\n{\r\nif ( V_19 )\r\nreturn F_1 ( 0 ) ;\r\nelse\r\nreturn ! V_20\r\n? F_9 ( 0 , V_21 , V_22 , 0 ,\r\nV_23 ,\r\nV_5 )\r\n: F_9 ( 0 , V_21 , V_22 ,\r\nV_24 , V_23 ,\r\nV_5 ) ;\r\n}\r\nstatic unsigned int F_3 ( void )\r\n{\r\nunsigned int div = V_25 + 1 ;\r\nreturn ( F_10 () + ( div >> 1 ) ) / div ;\r\n}\r\nunsigned int F_11 ( void )\r\n{\r\nunsigned int V_26 = F_10 () ;\r\nswitch ( F_2 ( V_27 ) & V_28 ) {\r\ndefault:\r\ncase 0 :\r\nreturn ( V_26 + 1 ) / 2 ;\r\ncase 1 :\r\nreturn ( V_26 * 2 + 2 ) / 5 ;\r\ncase 2 :\r\nreturn ( V_26 + 1 ) / 3 ;\r\ncase 3 :\r\nreturn ( V_26 + 2 ) / 4 ;\r\n}\r\n}\r\nunsigned int F_12 ( int V_29 )\r\n{\r\nunsigned int V_26 = F_11 () ;\r\nif ( ( V_29 == 2 ) && ( F_2 ( V_30 ) & V_31 ) )\r\nV_26 >>= 1 ;\r\nreturn V_26 ;\r\n}\r\nunsigned int F_13 ( void )\r\n{\r\nswitch ( F_2 ( V_30 ) & 0xc ) {\r\ncase 0 :\r\nreturn V_32 ;\r\ncase 4 :\r\nreturn V_33 ;\r\ncase 8 :\r\nreturn V_33 << 1 ;\r\ndefault:\r\nreturn V_33 >> 1 ;\r\n}\r\n}\r\nunsigned int F_14 ( void )\r\n{\r\nunsigned int V_34 = V_33 ;\r\nif ( F_2 ( V_30 ) & 0x40 )\r\nreturn V_34 >> 1 ;\r\nreturn V_34 ;\r\n}
