// Seed: 714477168
module module_0;
  tri   id_1 = 'd0;
  logic id_2;
  ;
  assign module_1.id_10 = 0;
endmodule
macromodule module_1 (
    output uwire id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    output supply0 id_5,
    output tri1 id_6,
    input supply0 id_7,
    output tri id_8,
    output supply1 id_9,
    input supply1 id_10,
    output wor id_11
);
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire id_1;
  wire id_11;
endmodule
