#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e754479df0 .scope module, "mips_tb" "mips_tb" 2 2;
 .timescale 0 0;
v000001e7544f7a20_0 .var "clk", 0 0;
v000001e7544f7020_0 .var "reset", 0 0;
v000001e7544f6a80_0 .net "writedata", 31 0, L_000001e754553ec0;  1 drivers
S_000001e7543fafc0 .scope module, "dut" "mips" 2 8, 3 3 0, S_000001e754479df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
v000001e7544f44d0_0 .net "aluen", 0 0, L_000001e754552340;  1 drivers
v000001e7544f4610_0 .net "alufunc", 3 0, L_000001e754553e20;  1 drivers
v000001e7544f4cf0_0 .net "aluout", 31 0, v000001e7544f24c0_0;  1 drivers
v000001e7544f4430_0 .net "alusel1", 0 0, L_000001e754552d40;  1 drivers
v000001e7544f4250_0 .net "alusel2", 0 0, L_000001e7545534c0;  1 drivers
v000001e7544f42f0_0 .net "branch", 0 0, L_000001e754552660;  1 drivers
v000001e7544f4390_0 .net "clk", 0 0, v000001e7544f7a20_0;  1 drivers
v000001e7544f5470_0 .net "irout", 31 0, v000001e754497cd0_0;  1 drivers
v000001e7544f46b0_0 .net "ldA", 0 0, L_000001e7545525c0;  1 drivers
v000001e7544f4570_0 .net "ldB", 0 0, L_000001e754553100;  1 drivers
v000001e7544f5150_0 .net "ldaluout", 0 0, L_000001e7545523e0;  1 drivers
v000001e7544f51f0_0 .net "ldimm", 0 0, L_000001e754553d80;  1 drivers
v000001e7544f5290_0 .net "ldir", 0 0, L_000001e754552f20;  1 drivers
v000001e7544f4750_0 .net "ldlmd", 0 0, L_000001e754552840;  1 drivers
v000001e7544f4d90_0 .net "ldnpc", 0 0, L_000001e754552980;  1 drivers
v000001e7544f4f70_0 .net "ldpc", 0 0, L_000001e754552fc0;  1 drivers
v000001e7544f5510_0 .net "opcond", 1 0, L_000001e754552700;  1 drivers
v000001e7544f56f0_0 .net "readdmem", 0 0, L_000001e754553420;  1 drivers
v000001e7544f47f0_0 .net "readim", 0 0, L_000001e754552160;  1 drivers
v000001e7544f5790_0 .net "regwrite", 0 0, L_000001e754552de0;  1 drivers
v000001e7544f4890_0 .net "reset", 0 0, v000001e7544f7020_0;  1 drivers
v000001e7544f4a70_0 .net "seldest", 0 0, L_000001e754552a20;  1 drivers
v000001e7544f5830_0 .net "selwb", 0 0, L_000001e754553380;  1 drivers
v000001e7544f7660_0 .net "writedata", 31 0, L_000001e754553ec0;  alias, 1 drivers
v000001e7544f7160_0 .net "writedmem", 0 0, L_000001e7545527a0;  1 drivers
S_000001e7543fb150 .scope module, "ctrl" "controller" 3 17, 4 1 0, S_000001e7543fafc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "irout";
    .port_info 3 /OUTPUT 1 "readim";
    .port_info 4 /OUTPUT 1 "ldir";
    .port_info 5 /OUTPUT 1 "ldnpc";
    .port_info 6 /OUTPUT 1 "ldA";
    .port_info 7 /OUTPUT 1 "ldB";
    .port_info 8 /OUTPUT 1 "ldimm";
    .port_info 9 /OUTPUT 2 "opcond";
    .port_info 10 /OUTPUT 1 "alusel1";
    .port_info 11 /OUTPUT 1 "alusel2";
    .port_info 12 /OUTPUT 1 "aluen";
    .port_info 13 /OUTPUT 1 "ldaluout";
    .port_info 14 /OUTPUT 4 "alufunc";
    .port_info 15 /OUTPUT 1 "seldest";
    .port_info 16 /OUTPUT 1 "regwrite";
    .port_info 17 /OUTPUT 1 "writedmem";
    .port_info 18 /OUTPUT 1 "readdmem";
    .port_info 19 /OUTPUT 1 "ldlmd";
    .port_info 20 /OUTPUT 1 "selwb";
    .port_info 21 /OUTPUT 1 "branch";
    .port_info 22 /OUTPUT 1 "ldpc";
P_000001e7543fb2e0 .param/l "EX" 0 4 14, C4<010>;
P_000001e7543fb318 .param/l "HLT" 0 4 14, C4<101>;
P_000001e7543fb350 .param/l "ID" 0 4 14, C4<001>;
P_000001e7543fb388 .param/l "IF" 0 4 14, C4<000>;
P_000001e7543fb3c0 .param/l "MEM" 0 4 14, C4<011>;
P_000001e7543fb3f8 .param/l "WB" 0 4 14, C4<100>;
v000001e7544648d0_0 .net *"_ivl_22", 23 0, v000001e7544f2ce0_0;  1 drivers
v000001e754465230_0 .net "aluen", 0 0, L_000001e754552340;  alias, 1 drivers
v000001e754464fb0_0 .net "alufunc", 3 0, L_000001e754553e20;  alias, 1 drivers
v000001e7544560c0_0 .net "alusel1", 0 0, L_000001e754552d40;  alias, 1 drivers
v000001e754455da0_0 .net "alusel2", 0 0, L_000001e7545534c0;  alias, 1 drivers
v000001e754456340_0 .net "branch", 0 0, L_000001e754552660;  alias, 1 drivers
v000001e7544f2ec0_0 .net "clk", 0 0, v000001e7544f7a20_0;  alias, 1 drivers
v000001e7544f2ce0_0 .var "control_signals", 23 0;
v000001e7544f31e0_0 .net "irout", 31 0, v000001e754497cd0_0;  alias, 1 drivers
v000001e7544f3140_0 .net "ldA", 0 0, L_000001e7545525c0;  alias, 1 drivers
v000001e7544f30a0_0 .net "ldB", 0 0, L_000001e754553100;  alias, 1 drivers
v000001e7544f2100_0 .net "ldaluout", 0 0, L_000001e7545523e0;  alias, 1 drivers
v000001e7544f2240_0 .net "ldimm", 0 0, L_000001e754553d80;  alias, 1 drivers
v000001e7544f26a0_0 .net "ldir", 0 0, L_000001e754552f20;  alias, 1 drivers
v000001e7544f2d80_0 .net "ldlmd", 0 0, L_000001e754552840;  alias, 1 drivers
v000001e7544f3e60_0 .net "ldnpc", 0 0, L_000001e754552980;  alias, 1 drivers
v000001e7544f38c0_0 .net "ldpc", 0 0, L_000001e754552fc0;  alias, 1 drivers
v000001e7544f2a60_0 .net "opcond", 1 0, L_000001e754552700;  alias, 1 drivers
v000001e7544f2c40_0 .net "readdmem", 0 0, L_000001e754553420;  alias, 1 drivers
v000001e7544f2ba0_0 .net "readim", 0 0, L_000001e754552160;  alias, 1 drivers
v000001e7544f2f60_0 .net "regwrite", 0 0, L_000001e754552de0;  alias, 1 drivers
v000001e7544f3aa0_0 .net "reset", 0 0, v000001e7544f7020_0;  alias, 1 drivers
v000001e7544f2e20_0 .net "seldest", 0 0, L_000001e754552a20;  alias, 1 drivers
v000001e7544f3000_0 .net "selwb", 0 0, L_000001e754553380;  alias, 1 drivers
v000001e7544f3280_0 .var "state", 2 0;
v000001e7544f2b00_0 .net "writedmem", 0 0, L_000001e7545527a0;  alias, 1 drivers
E_000001e75446ed40/0 .event negedge, v000001e7544f3aa0_0;
E_000001e75446ed40/1 .event posedge, v000001e7544f2ec0_0;
E_000001e75446ed40 .event/or E_000001e75446ed40/0, E_000001e75446ed40/1;
L_000001e754552160 .part v000001e7544f2ce0_0, 23, 1;
L_000001e754552f20 .part v000001e7544f2ce0_0, 22, 1;
L_000001e754552980 .part v000001e7544f2ce0_0, 21, 1;
L_000001e7545525c0 .part v000001e7544f2ce0_0, 20, 1;
L_000001e754553100 .part v000001e7544f2ce0_0, 19, 1;
L_000001e754553d80 .part v000001e7544f2ce0_0, 18, 1;
L_000001e754552700 .part v000001e7544f2ce0_0, 16, 2;
L_000001e754552d40 .part v000001e7544f2ce0_0, 15, 1;
L_000001e7545534c0 .part v000001e7544f2ce0_0, 14, 1;
L_000001e754552340 .part v000001e7544f2ce0_0, 13, 1;
L_000001e7545523e0 .part v000001e7544f2ce0_0, 12, 1;
L_000001e754553e20 .part v000001e7544f2ce0_0, 8, 4;
L_000001e754552a20 .part v000001e7544f2ce0_0, 7, 1;
L_000001e754552de0 .part v000001e7544f2ce0_0, 6, 1;
L_000001e7545527a0 .part v000001e7544f2ce0_0, 5, 1;
L_000001e754553420 .part v000001e7544f2ce0_0, 4, 1;
L_000001e754552840 .part v000001e7544f2ce0_0, 3, 1;
L_000001e754553380 .part v000001e7544f2ce0_0, 2, 1;
L_000001e754552660 .part v000001e7544f2ce0_0, 1, 1;
L_000001e754552fc0 .part v000001e7544f2ce0_0, 0, 1;
S_000001e7544ad480 .scope module, "dpath" "datapath" 3 16, 5 11 0, S_000001e7543fafc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "readim";
    .port_info 3 /INPUT 1 "ldir";
    .port_info 4 /INPUT 1 "ldnpc";
    .port_info 5 /INPUT 1 "ldA";
    .port_info 6 /INPUT 1 "ldB";
    .port_info 7 /INPUT 1 "ldimm";
    .port_info 8 /INPUT 2 "opcond";
    .port_info 9 /INPUT 1 "alusel1";
    .port_info 10 /INPUT 1 "alusel2";
    .port_info 11 /INPUT 1 "aluen";
    .port_info 12 /INPUT 1 "ldaluout";
    .port_info 13 /INPUT 4 "alufunc";
    .port_info 14 /INPUT 1 "seldest";
    .port_info 15 /INPUT 1 "regwrite";
    .port_info 16 /INPUT 1 "writedmem";
    .port_info 17 /INPUT 1 "readdmem";
    .port_info 18 /INPUT 1 "ldlmd";
    .port_info 19 /INPUT 1 "selwb";
    .port_info 20 /INPUT 1 "branch";
    .port_info 21 /INPUT 1 "ldpc";
    .port_info 22 /OUTPUT 32 "irout";
    .port_info 23 /OUTPUT 32 "aluout";
    .port_info 24 /OUTPUT 32 "writedata";
v000001e75449c760_0 .net "Ain", 31 0, L_000001e7544660b0;  1 drivers
v000001e75449dac0_0 .net "Aout", 31 0, v000001e7544f33c0_0;  1 drivers
v000001e75449d2a0_0 .net "Bin", 31 0, L_000001e754465cc0;  1 drivers
v000001e75449c1c0_0 .net "Bout", 31 0, v000001e7544f21a0_0;  1 drivers
L_000001e7544f8120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e75449c440_0 .net/2u *"_ivl_10", 1 0, L_000001e7544f8120;  1 drivers
L_000001e7544f8168 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e75449d3e0_0 .net/2u *"_ivl_14", 26 0, L_000001e7544f8168;  1 drivers
v000001e75449c4e0_0 .net *"_ivl_17", 4 0, L_000001e7544f6620;  1 drivers
L_000001e7544f81b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e75449d840_0 .net/2u *"_ivl_20", 26 0, L_000001e7544f81b0;  1 drivers
v000001e75449bf40_0 .net *"_ivl_23", 4 0, L_000001e7544f6c60;  1 drivers
v000001e75449dd40_0 .net *"_ivl_5", 0 0, L_000001e7544f7ac0;  1 drivers
v000001e75449c580_0 .net *"_ivl_6", 3 0, L_000001e7544f7c00;  1 drivers
v000001e75449d8e0_0 .net *"_ivl_9", 25 0, L_000001e7544f6120;  1 drivers
v000001e75449d520_0 .net "aluen", 0 0, L_000001e754552340;  alias, 1 drivers
v000001e75449dde0_0 .net "alufunc", 3 0, L_000001e754553e20;  alias, 1 drivers
v000001e75449d5c0_0 .net "aluin1", 31 0, L_000001e7544f6260;  1 drivers
v000001e75449d660_0 .net "aluin2", 31 0, L_000001e7544f7de0;  1 drivers
v000001e75449cd00_0 .net "aluout", 31 0, v000001e7544f24c0_0;  alias, 1 drivers
v000001e75449c300_0 .net "alusel1", 0 0, L_000001e754552d40;  alias, 1 drivers
v000001e75449cda0_0 .net "alusel2", 0 0, L_000001e7545534c0;  alias, 1 drivers
v000001e75449db60_0 .net "branch", 0 0, L_000001e754552660;  alias, 1 drivers
v000001e75449d700_0 .net "clk", 0 0, v000001e7544f7a20_0;  alias, 1 drivers
v000001e75449dca0_0 .net "destadd", 31 0, L_000001e7544f7b60;  1 drivers
v000001e75449c620_0 .net "dmemout", 31 0, L_000001e7544f6300;  1 drivers
v000001e75449c6c0_0 .net "imm", 31 0, L_000001e7544f75c0;  1 drivers
v000001e75449c800_0 .net "immout", 31 0, v000001e7544972d0_0;  1 drivers
v000001e75449c940_0 .net "instr", 31 0, L_000001e7544f6d00;  1 drivers
v000001e7544f4ed0_0 .net "irout", 31 0, v000001e754497cd0_0;  alias, 1 drivers
v000001e7544f5330_0 .net "ldA", 0 0, L_000001e7545525c0;  alias, 1 drivers
v000001e7544f50b0_0 .net "ldB", 0 0, L_000001e754553100;  alias, 1 drivers
v000001e7544f58d0_0 .net "ldaluout", 0 0, L_000001e7545523e0;  alias, 1 drivers
v000001e7544f5ab0_0 .net "ldimm", 0 0, L_000001e754553d80;  alias, 1 drivers
v000001e7544f5970_0 .net "ldir", 0 0, L_000001e754552f20;  alias, 1 drivers
v000001e7544f53d0_0 .net "ldlmd", 0 0, L_000001e754552840;  alias, 1 drivers
v000001e7544f5a10_0 .net "ldnpc", 0 0, L_000001e754552980;  alias, 1 drivers
v000001e7544f5bf0_0 .net "ldpc", 0 0, L_000001e754552fc0;  alias, 1 drivers
v000001e7544f4930_0 .net "lmdout", 31 0, v000001e754498270_0;  1 drivers
v000001e7544f4b10_0 .net "memmuxout", 31 0, L_000001e7544f63a0;  1 drivers
v000001e7544f5b50_0 .net "npcout", 31 0, v000001e7544977d0_0;  1 drivers
v000001e7544f4bb0_0 .net "opcond", 1 0, L_000001e754552700;  alias, 1 drivers
v000001e7544f5c90_0 .net "pcbranch", 31 0, L_000001e7544f70c0;  1 drivers
v000001e7544f4c50_0 .net "pcnext", 31 0, L_000001e7544f6f80;  1 drivers
v000001e7544f4110_0 .net "pcout", 31 0, v000001e754496fb0_0;  1 drivers
v000001e7544f55b0_0 .net "pcplus4", 31 0, L_000001e7544f72a0;  1 drivers
v000001e7544f5d30_0 .net "readdmem", 0 0, L_000001e754553420;  alias, 1 drivers
v000001e7544f5dd0_0 .net "readim", 0 0, L_000001e754552160;  alias, 1 drivers
v000001e7544f5e70_0 .net "regwrite", 0 0, L_000001e754552de0;  alias, 1 drivers
v000001e7544f5010_0 .net "reset", 0 0, v000001e7544f7020_0;  alias, 1 drivers
v000001e7544f49d0_0 .net "result", 31 0, L_000001e7544658d0;  1 drivers
v000001e7544f5f10_0 .net "seldest", 0 0, L_000001e754552a20;  alias, 1 drivers
v000001e7544f41b0_0 .net "selmem", 0 0, L_000001e7544654e0;  1 drivers
v000001e7544f4e30_0 .net "selwb", 0 0, L_000001e754553380;  alias, 1 drivers
v000001e7544f5650_0 .net "writedata", 31 0, L_000001e754553ec0;  alias, 1 drivers
v000001e7544f4070_0 .net "writedmem", 0 0, L_000001e7545527a0;  alias, 1 drivers
L_000001e7544f7700 .part v000001e754496fb0_0, 2, 6;
L_000001e7544f7ac0 .part v000001e754497cd0_0, 25, 1;
L_000001e7544f7c00 .concat [ 1 1 1 1], L_000001e7544f7ac0, L_000001e7544f7ac0, L_000001e7544f7ac0, L_000001e7544f7ac0;
L_000001e7544f6120 .part v000001e754497cd0_0, 0, 26;
L_000001e7544f7200 .concat [ 2 26 4 0], L_000001e7544f8120, L_000001e7544f6120, L_000001e7544f7c00;
L_000001e7544f6620 .part v000001e754497cd0_0, 11, 5;
L_000001e7544f7340 .concat [ 5 27 0 0], L_000001e7544f6620, L_000001e7544f8168;
L_000001e7544f6c60 .part v000001e754497cd0_0, 16, 5;
L_000001e7544f73e0 .concat [ 5 27 0 0], L_000001e7544f6c60, L_000001e7544f81b0;
L_000001e7544f7ca0 .part v000001e754497cd0_0, 21, 5;
L_000001e7544f7520 .part v000001e754497cd0_0, 16, 5;
L_000001e7544f6440 .part L_000001e7544f7b60, 0, 5;
L_000001e7544f6580 .part L_000001e7544f6d00, 0, 16;
S_000001e754494d20 .scope module, "A" "register" 5 48, 6 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e7544f3320_0 .net "clk", 0 0, v000001e7544f7a20_0;  alias, 1 drivers
v000001e7544f2560_0 .net/s "din", 31 0, L_000001e7544660b0;  alias, 1 drivers
v000001e7544f33c0_0 .var/s "dout", 31 0;
v000001e7544f3a00_0 .net "ld", 0 0, L_000001e7545525c0;  alias, 1 drivers
v000001e7544f3960_0 .net "reset", 0 0, v000001e7544f7020_0;  alias, 1 drivers
E_000001e75446f280 .event posedge, v000001e7544f2ec0_0;
S_000001e7543e59f0 .scope module, "B" "register" 5 49, 6 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e7544f2920_0 .net "clk", 0 0, v000001e7544f7a20_0;  alias, 1 drivers
v000001e7544f3460_0 .net/s "din", 31 0, L_000001e754465cc0;  alias, 1 drivers
v000001e7544f21a0_0 .var/s "dout", 31 0;
v000001e7544f3500_0 .net "ld", 0 0, L_000001e754553100;  alias, 1 drivers
v000001e7544f3b40_0 .net "reset", 0 0, v000001e7544f7020_0;  alias, 1 drivers
S_000001e7543e5b80 .scope module, "addpc" "adder" 5 39, 7 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000001e7544f22e0_0 .net "a", 31 0, v000001e754496fb0_0;  alias, 1 drivers
L_000001e7544f80d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e7544f35a0_0 .net "b", 31 0, L_000001e7544f80d8;  1 drivers
v000001e7544f3820_0 .net "out", 31 0, L_000001e7544f72a0;  alias, 1 drivers
L_000001e7544f72a0 .arith/sum 32, v000001e754496fb0_0, L_000001e7544f80d8;
S_000001e7544334d0 .scope module, "alu" "ALU" 5 56, 8 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 32 "out";
L_000001e7544658d0 .functor BUFZ 32, v000001e7544f3be0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e7544f3be0_0 .var/s "ALUout", 31 0;
v000001e7544f3640_0 .net "en", 0 0, L_000001e754552340;  alias, 1 drivers
v000001e7544f3c80_0 .net "mode", 3 0, L_000001e754553e20;  alias, 1 drivers
v000001e7544f36e0_0 .net/s "operand1", 31 0, L_000001e7544f6260;  alias, 1 drivers
v000001e7544f3780_0 .net/s "operand2", 31 0, L_000001e7544f7de0;  alias, 1 drivers
v000001e7544f3d20_0 .net/s "out", 31 0, L_000001e7544658d0;  alias, 1 drivers
E_000001e75446ed80 .event anyedge, v000001e754465230_0, v000001e754464fb0_0, v000001e7544f36e0_0, v000001e7544f3780_0;
S_000001e754433660 .scope module, "aluoutreg" "register" 5 57, 6 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e7544f3dc0_0 .net "clk", 0 0, v000001e7544f7a20_0;  alias, 1 drivers
v000001e7544f2380_0 .net/s "din", 31 0, L_000001e7544658d0;  alias, 1 drivers
v000001e7544f24c0_0 .var/s "dout", 31 0;
v000001e7544f29c0_0 .net "ld", 0 0, L_000001e7545523e0;  alias, 1 drivers
v000001e7544f2420_0 .net "reset", 0 0, v000001e7544f7020_0;  alias, 1 drivers
S_000001e754429e80 .scope module, "bradd" "adder" 5 41, 7 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000001e7544f3f00_0 .net "a", 31 0, v000001e7544977d0_0;  alias, 1 drivers
v000001e7544f2060_0 .net "b", 31 0, L_000001e7544f7200;  1 drivers
v000001e7544f2600_0 .net "out", 31 0, L_000001e7544f70c0;  alias, 1 drivers
L_000001e7544f70c0 .arith/sum 32, v000001e7544977d0_0, L_000001e7544f7200;
S_000001e75442a010 .scope module, "cond" "condition" 5 53, 9 11 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
L_000001e7544655c0 .functor NOT 1, L_000001e7544f6800, C4<0>, C4<0>, C4<0>;
L_000001e754466190 .functor NOT 1, L_000001e7544f68a0, C4<0>, C4<0>, C4<0>;
L_000001e754466040 .functor AND 1, L_000001e7544655c0, L_000001e754466190, C4<1>, C4<1>;
L_000001e754465630 .functor AND 1, L_000001e754466040, L_000001e7544f6760, C4<1>, C4<1>;
L_000001e7544657f0 .functor NOT 1, L_000001e7544f7d40, C4<0>, C4<0>, C4<0>;
L_000001e754465940 .functor AND 1, L_000001e7544657f0, L_000001e7544f69e0, C4<1>, C4<1>;
L_000001e754466270 .functor AND 1, L_000001e754465940, L_000001e7544f77a0, C4<1>, C4<1>;
L_000001e7544662e0 .functor OR 1, L_000001e754465630, L_000001e754466270, C4<0>, C4<0>;
L_000001e754465c50 .functor NOT 1, L_000001e7544f7840, C4<0>, C4<0>, C4<0>;
L_000001e754466350 .functor AND 1, L_000001e7544f6e40, L_000001e754465c50, C4<1>, C4<1>;
L_000001e754465d30 .functor AND 1, L_000001e754466350, L_000001e7544f6da0, C4<1>, C4<1>;
L_000001e7544663c0 .functor OR 1, L_000001e7544662e0, L_000001e754465d30, C4<0>, C4<0>;
L_000001e754465780 .functor AND 1, L_000001e7544f78e0, L_000001e7544f7980, C4<1>, C4<1>;
L_000001e7544f82d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e754465860 .functor AND 1, L_000001e754465780, L_000001e7544f82d0, C4<1>, C4<1>;
L_000001e7544654e0 .functor OR 1, L_000001e7544663c0, L_000001e754465860, C4<0>, C4<0>;
v000001e754496940_0 .net *"_ivl_10", 0 0, L_000001e754466040;  1 drivers
v000001e754496080_0 .net *"_ivl_12", 0 0, L_000001e754465630;  1 drivers
v000001e7544959a0_0 .net *"_ivl_15", 0 0, L_000001e7544f7d40;  1 drivers
v000001e754496800_0 .net *"_ivl_16", 0 0, L_000001e7544657f0;  1 drivers
v000001e754496440_0 .net *"_ivl_19", 0 0, L_000001e7544f69e0;  1 drivers
v000001e7544966c0_0 .net *"_ivl_20", 0 0, L_000001e754465940;  1 drivers
v000001e7544957c0_0 .net *"_ivl_22", 0 0, L_000001e754466270;  1 drivers
v000001e754495ea0_0 .net *"_ivl_24", 0 0, L_000001e7544662e0;  1 drivers
v000001e754495220_0 .net *"_ivl_27", 0 0, L_000001e7544f6e40;  1 drivers
v000001e7544968a0_0 .net *"_ivl_29", 0 0, L_000001e7544f7840;  1 drivers
v000001e754495ae0_0 .net *"_ivl_3", 0 0, L_000001e7544f6800;  1 drivers
v000001e754494fa0_0 .net *"_ivl_30", 0 0, L_000001e754465c50;  1 drivers
v000001e7544964e0_0 .net *"_ivl_32", 0 0, L_000001e754466350;  1 drivers
v000001e7544969e0_0 .net *"_ivl_34", 0 0, L_000001e754465d30;  1 drivers
v000001e754495b80_0 .net *"_ivl_36", 0 0, L_000001e7544663c0;  1 drivers
v000001e754495f40_0 .net *"_ivl_39", 0 0, L_000001e7544f78e0;  1 drivers
v000001e754496a80_0 .net *"_ivl_4", 0 0, L_000001e7544655c0;  1 drivers
v000001e754495860_0 .net *"_ivl_41", 0 0, L_000001e7544f7980;  1 drivers
v000001e754496580_0 .net *"_ivl_42", 0 0, L_000001e754465780;  1 drivers
v000001e754496760_0 .net/2u *"_ivl_44", 0 0, L_000001e7544f82d0;  1 drivers
v000001e754495d60_0 .net *"_ivl_46", 0 0, L_000001e754465860;  1 drivers
v000001e754496620_0 .net *"_ivl_7", 0 0, L_000001e7544f68a0;  1 drivers
v000001e754496b20_0 .net *"_ivl_8", 0 0, L_000001e754466190;  1 drivers
v000001e754495040_0 .net "a", 31 0, v000001e7544f33c0_0;  alias, 1 drivers
v000001e7544950e0_0 .net "eq", 0 0, L_000001e7544f6da0;  1 drivers
v000001e754496bc0_0 .net "gt", 0 0, L_000001e7544f6760;  1 drivers
v000001e754496c60_0 .net "lt", 0 0, L_000001e7544f77a0;  1 drivers
v000001e754495a40_0 .net "opcond", 1 0, L_000001e754552700;  alias, 1 drivers
v000001e754495900_0 .net "y", 0 0, L_000001e7544654e0;  alias, 1 drivers
L_000001e7544f6800 .part L_000001e754552700, 1, 1;
L_000001e7544f68a0 .part L_000001e754552700, 0, 1;
L_000001e7544f7d40 .part L_000001e754552700, 1, 1;
L_000001e7544f69e0 .part L_000001e754552700, 0, 1;
L_000001e7544f6e40 .part L_000001e754552700, 1, 1;
L_000001e7544f7840 .part L_000001e754552700, 0, 1;
L_000001e7544f78e0 .part L_000001e754552700, 1, 1;
L_000001e7544f7980 .part L_000001e754552700, 0, 1;
S_000001e7543ebe60 .scope module, "cmp" "COMPARE" 9 18, 9 1 0, S_000001e75442a010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
v000001e7544f2740_0 .net/s "data1", 31 0, v000001e7544f33c0_0;  alias, 1 drivers
L_000001e7544f8288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e7544f27e0_0 .net/s "data2", 31 0, L_000001e7544f8288;  1 drivers
v000001e7544f2880_0 .net "eq", 0 0, L_000001e7544f6da0;  alias, 1 drivers
v000001e754495720_0 .net "gt", 0 0, L_000001e7544f6760;  alias, 1 drivers
v000001e754495400_0 .net "lt", 0 0, L_000001e7544f77a0;  alias, 1 drivers
L_000001e7544f77a0 .cmp/gt.s 32, L_000001e7544f8288, v000001e7544f33c0_0;
L_000001e7544f6760 .cmp/gt.s 32, v000001e7544f33c0_0, L_000001e7544f8288;
L_000001e7544f6da0 .cmp/eq 32, v000001e7544f33c0_0, L_000001e7544f8288;
S_000001e7543ebff0 .scope module, "destmux" "mux" 5 45, 10 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e75446ef80 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001e7544952c0_0 .net/s "a", 31 0, L_000001e7544f7340;  1 drivers
v000001e7544954a0_0 .net/s "b", 31 0, L_000001e7544f73e0;  1 drivers
v000001e754495360_0 .net/s "out", 31 0, L_000001e7544f7b60;  alias, 1 drivers
v000001e754494f00_0 .net "s", 0 0, L_000001e754552a20;  alias, 1 drivers
L_000001e7544f7b60 .functor MUXZ 32, L_000001e7544f7340, L_000001e7544f73e0, L_000001e754552a20, C4<>;
S_000001e754400610 .scope module, "dmem" "data_mem" 5 60, 11 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v000001e754495180_0 .net *"_ivl_0", 31 0, L_000001e7544f7f20;  1 drivers
v000001e754496d00_0 .net *"_ivl_3", 9 0, L_000001e7544f6080;  1 drivers
v000001e754495680_0 .net *"_ivl_4", 11 0, L_000001e7544f61c0;  1 drivers
L_000001e7544f8318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e754496da0_0 .net *"_ivl_7", 1 0, L_000001e7544f8318;  1 drivers
L_000001e7544f8360 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001e754495c20_0 .net *"_ivl_8", 31 0, L_000001e7544f8360;  1 drivers
v000001e754495cc0_0 .net "addr", 31 0, v000001e7544f24c0_0;  alias, 1 drivers
v000001e7544955e0_0 .net "clk", 0 0, v000001e7544f7a20_0;  alias, 1 drivers
v000001e754495540_0 .net "din", 31 0, v000001e7544f21a0_0;  alias, 1 drivers
v000001e754496120 .array/s "dmem", 1023 0, 31 0;
v000001e754495e00_0 .net "dout", 31 0, L_000001e7544f6300;  alias, 1 drivers
v000001e754495fe0_0 .var/i "k", 31 0;
v000001e7544961c0_0 .net "read", 0 0, L_000001e754553420;  alias, 1 drivers
v000001e754496260_0 .net "reset", 0 0, v000001e7544f7020_0;  alias, 1 drivers
v000001e754496300_0 .net "write", 0 0, L_000001e7545527a0;  alias, 1 drivers
L_000001e7544f7f20 .array/port v000001e754496120, L_000001e7544f61c0;
L_000001e7544f6080 .part v000001e7544f24c0_0, 0, 10;
L_000001e7544f61c0 .concat [ 10 2 0 0], L_000001e7544f6080, L_000001e7544f8318;
L_000001e7544f6300 .functor MUXZ 32, L_000001e7544f8360, L_000001e7544f7f20, L_000001e754553420, C4<>;
S_000001e7544007a0 .scope module, "ext" "signext" 5 47, 12 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001e7544963a0_0 .net *"_ivl_1", 0 0, L_000001e7544f6940;  1 drivers
v000001e754498130_0 .net *"_ivl_2", 15 0, L_000001e7544f6ee0;  1 drivers
v000001e7544975f0_0 .net "a", 15 0, L_000001e7544f6580;  1 drivers
v000001e754497690_0 .net "y", 31 0, L_000001e7544f75c0;  alias, 1 drivers
L_000001e7544f6940 .part L_000001e7544f6580, 15, 1;
LS_000001e7544f6ee0_0_0 .concat [ 1 1 1 1], L_000001e7544f6940, L_000001e7544f6940, L_000001e7544f6940, L_000001e7544f6940;
LS_000001e7544f6ee0_0_4 .concat [ 1 1 1 1], L_000001e7544f6940, L_000001e7544f6940, L_000001e7544f6940, L_000001e7544f6940;
LS_000001e7544f6ee0_0_8 .concat [ 1 1 1 1], L_000001e7544f6940, L_000001e7544f6940, L_000001e7544f6940, L_000001e7544f6940;
LS_000001e7544f6ee0_0_12 .concat [ 1 1 1 1], L_000001e7544f6940, L_000001e7544f6940, L_000001e7544f6940, L_000001e7544f6940;
L_000001e7544f6ee0 .concat [ 4 4 4 4], LS_000001e7544f6ee0_0_0, LS_000001e7544f6ee0_0_4, LS_000001e7544f6ee0_0_8, LS_000001e7544f6ee0_0_12;
L_000001e7544f75c0 .concat [ 16 16 0 0], L_000001e7544f6580, L_000001e7544f6ee0;
S_000001e7543ee9a0 .scope module, "imem" "instr_mem" 5 37, 13 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "read";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "I";
v000001e754497550_0 .net "I", 31 0, L_000001e7544f6d00;  alias, 1 drivers
v000001e754497230_0 .net *"_ivl_0", 31 0, L_000001e7544f6b20;  1 drivers
v000001e754498bd0_0 .net *"_ivl_2", 7 0, L_000001e7544f64e0;  1 drivers
L_000001e7544f8048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e754497e10_0 .net *"_ivl_5", 1 0, L_000001e7544f8048;  1 drivers
L_000001e7544f8090 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001e754497870_0 .net *"_ivl_6", 31 0, L_000001e7544f8090;  1 drivers
v000001e754496f10_0 .net "addr", 5 0, L_000001e7544f7700;  1 drivers
v000001e754498590 .array "imem", 63 0, 31 0;
v000001e7544981d0_0 .net "read", 0 0, L_000001e754552160;  alias, 1 drivers
L_000001e7544f6b20 .array/port v000001e754498590, L_000001e7544f64e0;
L_000001e7544f64e0 .concat [ 6 2 0 0], L_000001e7544f7700, L_000001e7544f8048;
L_000001e7544f6d00 .functor MUXZ 32, L_000001e7544f8090, L_000001e7544f6b20, L_000001e754552160, C4<>;
S_000001e7543eeb30 .scope module, "immreg" "register" 5 50, 6 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e754497910_0 .net "clk", 0 0, v000001e7544f7a20_0;  alias, 1 drivers
v000001e754497b90_0 .net/s "din", 31 0, L_000001e7544f75c0;  alias, 1 drivers
v000001e7544972d0_0 .var/s "dout", 31 0;
v000001e754498c70_0 .net "ld", 0 0, L_000001e754553d80;  alias, 1 drivers
v000001e7544979b0_0 .net "reset", 0 0, v000001e7544f7020_0;  alias, 1 drivers
S_000001e7544996f0 .scope module, "irreg" "register" 5 38, 6 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e754497eb0_0 .net "clk", 0 0, v000001e7544f7a20_0;  alias, 1 drivers
v000001e754498770_0 .net/s "din", 31 0, L_000001e7544f6d00;  alias, 1 drivers
v000001e754497cd0_0 .var/s "dout", 31 0;
v000001e754497d70_0 .net "ld", 0 0, L_000001e754552f20;  alias, 1 drivers
v000001e754497ff0_0 .net "reset", 0 0, v000001e7544f7020_0;  alias, 1 drivers
S_000001e754499880 .scope module, "lmdreg" "register" 5 61, 6 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e754497a50_0 .net "clk", 0 0, v000001e7544f7a20_0;  alias, 1 drivers
v000001e7544989f0_0 .net/s "din", 31 0, L_000001e7544f6300;  alias, 1 drivers
v000001e754498270_0 .var/s "dout", 31 0;
v000001e754498b30_0 .net "ld", 0 0, L_000001e754552840;  alias, 1 drivers
v000001e754497af0_0 .net "reset", 0 0, v000001e7544f7020_0;  alias, 1 drivers
S_000001e7544990b0 .scope module, "memmux" "mux" 5 62, 10 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e75446f3c0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001e7544974b0_0 .net/s "a", 31 0, v000001e7544977d0_0;  alias, 1 drivers
v000001e754498310_0 .net/s "b", 31 0, v000001e7544f24c0_0;  alias, 1 drivers
v000001e754498950_0 .net/s "out", 31 0, L_000001e7544f63a0;  alias, 1 drivers
v000001e754498d10_0 .net "s", 0 0, L_000001e7544654e0;  alias, 1 drivers
L_000001e7544f63a0 .functor MUXZ 32, v000001e7544977d0_0, v000001e7544f24c0_0, L_000001e7544654e0, C4<>;
S_000001e7544993d0 .scope module, "muxalu1" "mux" 5 54, 10 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e75446f000 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001e754498810_0 .net/s "a", 31 0, v000001e7544977d0_0;  alias, 1 drivers
v000001e7544983b0_0 .net/s "b", 31 0, v000001e7544f33c0_0;  alias, 1 drivers
v000001e754497f50_0 .net/s "out", 31 0, L_000001e7544f6260;  alias, 1 drivers
v000001e754497050_0 .net "s", 0 0, L_000001e754552d40;  alias, 1 drivers
L_000001e7544f6260 .functor MUXZ 32, v000001e7544977d0_0, v000001e7544f33c0_0, L_000001e754552d40, C4<>;
S_000001e754499a10 .scope module, "muxalu2" "mux" 5 55, 10 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e75446f400 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001e754497370_0 .net/s "a", 31 0, v000001e7544f21a0_0;  alias, 1 drivers
v000001e754497c30_0 .net/s "b", 31 0, v000001e7544972d0_0;  alias, 1 drivers
v000001e754497190_0 .net/s "out", 31 0, L_000001e7544f7de0;  alias, 1 drivers
v000001e754498a90_0 .net "s", 0 0, L_000001e7545534c0;  alias, 1 drivers
L_000001e7544f7de0 .functor MUXZ 32, v000001e7544f21a0_0, v000001e7544972d0_0, L_000001e7545534c0, C4<>;
S_000001e754499560 .scope module, "muxbr" "mux" 5 42, 10 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e75446f440 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001e7544988b0_0 .net/s "a", 31 0, L_000001e7544f63a0;  alias, 1 drivers
v000001e754497410_0 .net/s "b", 31 0, L_000001e7544f70c0;  alias, 1 drivers
v000001e754497730_0 .net/s "out", 31 0, L_000001e7544f6f80;  alias, 1 drivers
v000001e7544970f0_0 .net "s", 0 0, L_000001e754552660;  alias, 1 drivers
L_000001e7544f6f80 .functor MUXZ 32, L_000001e7544f63a0, L_000001e7544f70c0, L_000001e754552660, C4<>;
S_000001e754499ba0 .scope module, "npcreg" "register" 5 40, 6 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e754498450_0 .net "clk", 0 0, v000001e7544f7a20_0;  alias, 1 drivers
v000001e7544984f0_0 .net/s "din", 31 0, L_000001e7544f72a0;  alias, 1 drivers
v000001e7544977d0_0 .var/s "dout", 31 0;
v000001e754498090_0 .net "ld", 0 0, L_000001e754552980;  alias, 1 drivers
v000001e754498630_0 .net "reset", 0 0, v000001e7544f7020_0;  alias, 1 drivers
S_000001e754498f20 .scope module, "pcreg" "register" 5 36, 6 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e7544986d0_0 .net "clk", 0 0, v000001e7544f7a20_0;  alias, 1 drivers
v000001e754498db0_0 .net/s "din", 31 0, L_000001e7544f6f80;  alias, 1 drivers
v000001e754496fb0_0 .var/s "dout", 31 0;
v000001e75449d980_0 .net "ld", 0 0, L_000001e754552fc0;  alias, 1 drivers
v000001e75449cee0_0 .net "reset", 0 0, v000001e7544f7020_0;  alias, 1 drivers
S_000001e754499d30 .scope module, "rbank" "register_bank" 5 46, 14 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_000001e7544660b0 .functor BUFZ 32, L_000001e7544f66c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e754465cc0 .functor BUFZ 32, L_000001e7544f7480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e75449ce40_0 .net *"_ivl_0", 31 0, L_000001e7544f66c0;  1 drivers
v000001e75449cf80_0 .net *"_ivl_10", 6 0, L_000001e7544f6bc0;  1 drivers
L_000001e7544f8240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e75449bfe0_0 .net *"_ivl_13", 1 0, L_000001e7544f8240;  1 drivers
v000001e75449c3a0_0 .net *"_ivl_2", 6 0, L_000001e7544f7e80;  1 drivers
L_000001e7544f81f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e75449d160_0 .net *"_ivl_5", 1 0, L_000001e7544f81f8;  1 drivers
v000001e75449d200_0 .net *"_ivl_8", 31 0, L_000001e7544f7480;  1 drivers
v000001e75449cbc0_0 .net "clk", 0 0, v000001e7544f7a20_0;  alias, 1 drivers
v000001e75449da20_0 .net "dr", 4 0, L_000001e7544f6440;  1 drivers
v000001e75449cb20_0 .var/i "k", 31 0;
v000001e75449c260_0 .net/s "rData1", 31 0, L_000001e7544660b0;  alias, 1 drivers
v000001e75449c080_0 .net/s "rData2", 31 0, L_000001e754465cc0;  alias, 1 drivers
v000001e75449c8a0 .array/s "regfile", 31 0, 31 0;
v000001e75449c9e0_0 .net "reset", 0 0, v000001e7544f7020_0;  alias, 1 drivers
v000001e75449cc60_0 .net "sr1", 4 0, L_000001e7544f7ca0;  1 drivers
v000001e75449d340_0 .net "sr2", 4 0, L_000001e7544f7520;  1 drivers
v000001e75449d020_0 .net/s "wrData", 31 0, L_000001e754553ec0;  alias, 1 drivers
v000001e75449d7a0_0 .net "write", 0 0, L_000001e754552de0;  alias, 1 drivers
L_000001e7544f66c0 .array/port v000001e75449c8a0, L_000001e7544f7e80;
L_000001e7544f7e80 .concat [ 5 2 0 0], L_000001e7544f7ca0, L_000001e7544f81f8;
L_000001e7544f7480 .array/port v000001e75449c8a0, L_000001e7544f6bc0;
L_000001e7544f6bc0 .concat [ 5 2 0 0], L_000001e7544f7520, L_000001e7544f8240;
S_000001e754499240 .scope module, "wbmux" "mux" 5 65, 10 1 0, S_000001e7544ad480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e75446f480 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001e75449d0c0_0 .net/s "a", 31 0, v000001e754498270_0;  alias, 1 drivers
v000001e75449ca80_0 .net/s "b", 31 0, v000001e7544f24c0_0;  alias, 1 drivers
v000001e75449c120_0 .net/s "out", 31 0, L_000001e754553ec0;  alias, 1 drivers
v000001e75449d480_0 .net "s", 0 0, L_000001e754553380;  alias, 1 drivers
L_000001e754553ec0 .functor MUXZ 32, v000001e754498270_0, v000001e7544f24c0_0, L_000001e754553380, C4<>;
    .scope S_000001e754498f20;
T_0 ;
    %wait E_000001e75446f280;
    %load/vec4 v000001e75449cee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e754496fb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e75449d980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001e754498db0_0;
    %assign/vec4 v000001e754496fb0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e7544996f0;
T_1 ;
    %wait E_000001e75446f280;
    %load/vec4 v000001e754497ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e754497cd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e754497d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001e754498770_0;
    %assign/vec4 v000001e754497cd0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e754499ba0;
T_2 ;
    %wait E_000001e75446f280;
    %load/vec4 v000001e754498630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7544977d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e754498090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001e7544984f0_0;
    %assign/vec4 v000001e7544977d0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e754499d30;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e75449c8a0, 0, 4;
    %end;
    .thread T_3;
    .scope S_000001e754499d30;
T_4 ;
    %wait E_000001e75446f280;
    %load/vec4 v000001e75449c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e75449cb20_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e75449cb20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e75449cb20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e75449c8a0, 0, 4;
    %load/vec4 v000001e75449cb20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e75449cb20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e75449d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e75449da20_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001e75449da20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e75449c8a0, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001e75449d020_0;
    %load/vec4 v000001e75449da20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e75449c8a0, 0, 4;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e754494d20;
T_5 ;
    %wait E_000001e75446f280;
    %load/vec4 v000001e7544f3960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7544f33c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e7544f3a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001e7544f2560_0;
    %assign/vec4 v000001e7544f33c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e7543e59f0;
T_6 ;
    %wait E_000001e75446f280;
    %load/vec4 v000001e7544f3b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7544f21a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e7544f3500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001e7544f3460_0;
    %assign/vec4 v000001e7544f21a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e7543eeb30;
T_7 ;
    %wait E_000001e75446f280;
    %load/vec4 v000001e7544979b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7544972d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001e754498c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001e754497b90_0;
    %assign/vec4 v000001e7544972d0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e7544334d0;
T_8 ;
    %wait E_000001e75446ed80;
    %load/vec4 v000001e7544f3640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001e7544f3c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.2 ;
    %load/vec4 v000001e7544f36e0_0;
    %load/vec4 v000001e7544f3780_0;
    %add;
    %store/vec4 v000001e7544f3be0_0, 0, 32;
    %jmp T_8.13;
T_8.3 ;
    %load/vec4 v000001e7544f36e0_0;
    %load/vec4 v000001e7544f3780_0;
    %sub;
    %store/vec4 v000001e7544f3be0_0, 0, 32;
    %jmp T_8.13;
T_8.4 ;
    %load/vec4 v000001e7544f36e0_0;
    %load/vec4 v000001e7544f3780_0;
    %and;
    %store/vec4 v000001e7544f3be0_0, 0, 32;
    %jmp T_8.13;
T_8.5 ;
    %load/vec4 v000001e7544f36e0_0;
    %load/vec4 v000001e7544f3780_0;
    %or;
    %store/vec4 v000001e7544f3be0_0, 0, 32;
    %jmp T_8.13;
T_8.6 ;
    %load/vec4 v000001e7544f36e0_0;
    %load/vec4 v000001e7544f3780_0;
    %xor;
    %store/vec4 v000001e7544f3be0_0, 0, 32;
    %jmp T_8.13;
T_8.7 ;
    %load/vec4 v000001e7544f36e0_0;
    %inv;
    %store/vec4 v000001e7544f3be0_0, 0, 32;
    %jmp T_8.13;
T_8.8 ;
    %load/vec4 v000001e7544f36e0_0;
    %load/vec4 v000001e7544f3780_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001e7544f3be0_0, 0, 32;
    %jmp T_8.13;
T_8.9 ;
    %load/vec4 v000001e7544f36e0_0;
    %load/vec4 v000001e7544f3780_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001e7544f3be0_0, 0, 32;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v000001e7544f36e0_0;
    %load/vec4 v000001e7544f3780_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001e7544f3be0_0, 0, 32;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v000001e7544f36e0_0;
    %load/vec4 v000001e7544f3780_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001e7544f3be0_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v000001e7544f36e0_0;
    %load/vec4 v000001e7544f3780_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v000001e7544f3be0_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e754433660;
T_9 ;
    %wait E_000001e75446f280;
    %load/vec4 v000001e7544f2420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e7544f24c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001e7544f29c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001e7544f2380_0;
    %assign/vec4 v000001e7544f24c0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e754400610;
T_10 ;
    %wait E_000001e75446f280;
    %load/vec4 v000001e754496260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e754495fe0_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001e754495fe0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e754495fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e754496120, 0, 4;
    %load/vec4 v000001e754495fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e754495fe0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e754496300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v000001e754495540_0;
    %load/vec4 v000001e754495cc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e754496120, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e754499880;
T_11 ;
    %wait E_000001e75446f280;
    %load/vec4 v000001e754497af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e754498270_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001e754498b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001e7544989f0_0;
    %assign/vec4 v000001e754498270_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001e7543fb150;
T_12 ;
    %wait E_000001e75446ed40;
    %load/vec4 v000001e7544f3aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e7544f2ce0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001e7544f3280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e7544f3280_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %delay 1, 0;
    %load/vec4 v000001e7544f31e0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e7544f2ce0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e7544f3280_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %pushi/vec4 0, 0, 21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e7544f3280_0, 0;
T_12.11 ;
    %jmp T_12.9;
T_12.3 ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e7544f3280_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %delay 1, 0;
    %load/vec4 v000001e7544f31e0_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.12 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %load/vec4 v000001e7544f31e0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %jmp T_12.27;
T_12.17 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.27;
T_12.18 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.27;
T_12.19 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.27;
T_12.20 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.27;
T_12.21 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.27;
T_12.22 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.27;
T_12.23 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.27;
T_12.24 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.27;
T_12.25 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.27;
T_12.26 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.27;
T_12.27 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.13 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %load/vec4 v000001e7544f31e0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %jmp T_12.39;
T_12.28 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.39;
T_12.29 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.39;
T_12.30 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.39;
T_12.31 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.39;
T_12.32 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.39;
T_12.33 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.39;
T_12.34 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.39;
T_12.35 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.39;
T_12.36 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.39;
T_12.37 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.39;
T_12.38 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.39;
T_12.39 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %load/vec4 v000001e7544f31e0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %jmp T_12.42;
T_12.40 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.42;
T_12.42 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %load/vec4 v000001e7544f31e0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %jmp T_12.47;
T_12.43 ;
    %pushi/vec4 58, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.47;
T_12.44 ;
    %pushi/vec4 26, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.47;
T_12.45 ;
    %pushi/vec4 10, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.47;
T_12.46 ;
    %pushi/vec4 42, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.47;
T_12.47 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e7544f3280_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %delay 1, 0;
    %load/vec4 v000001e7544f31e0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %jmp T_12.50;
T_12.48 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.50;
T_12.49 ;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.50;
T_12.50 ;
    %pop/vec4 1;
    %load/vec4 v000001e7544f31e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 48, 0, 6;
    %jmp/0xz  T_12.51, 4;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.52;
T_12.51 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
T_12.52 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e7544f3280_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %delay 1, 0;
    %load/vec4 v000001e7544f31e0_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.56, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.58;
T_12.53 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.58;
T_12.54 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.58;
T_12.55 ;
    %load/vec4 v000001e7544f31e0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.60, 6;
    %jmp T_12.61;
T_12.59 ;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.61;
T_12.60 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.61;
T_12.61 ;
    %pop/vec4 1;
    %jmp T_12.58;
T_12.56 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e7544f2ce0_0, 4, 5;
    %jmp T_12.58;
T_12.58 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e7544f3280_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e7544f2ce0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e7544f3280_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e754479df0;
T_13 ;
    %delay 5, 0;
    %load/vec4 v000001e7544f7a20_0;
    %inv;
    %store/vec4 v000001e7544f7a20_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001e754479df0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7544f7a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e7544f7020_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e7544f7020_0, 0, 1;
    %vpi_call 2 23 "$readmemh", "instr_test.txt", v000001e754498590 {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001e754479df0;
T_15 ;
    %vpi_call 2 32 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e754479df0 {0 0 0};
    %vpi_call 2 38 "$monitor", $time, " register values : %d  %d  %d  %d  %d", &A<v000001e75449c8a0, 1>, &A<v000001e75449c8a0, 2>, &A<v000001e75449c8a0, 3>, &A<v000001e75449c8a0, 4>, &A<v000001e75449c8a0, 5>, &A<v000001e754496120, 7> {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "./mips.v";
    "./controller.v";
    "./datapath.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./condition.v";
    "./mux.v";
    "./data_mem.v";
    "./signext.v";
    "./instr_mem.v";
    "./register_bank.v";
