#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 26 00:51:26 2021
# Process ID: 6080
# Current directory: C:/Users/Romeo/Desktop/proiect
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11324 C:\Users\Romeo\Desktop\proiect\proiect.xpr
# Log file: C:/Users/Romeo/Desktop/proiect/vivado.log
# Journal file: C:/Users/Romeo/Desktop/proiect\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Romeo/Desktop/proiect/proiect.xpr
CRITICAL WARNING: [Board 49-57] Problem parsing pin file - C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys4_ddr/C.1/part0_pins.xml
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys4_ddr/C.1/board.xml:
 Pin Map file does not provide LOC constraints for acl_miso_iCOMP : digilentinc.com:nexys4_ddr:part0:1.1

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys4_ddr/C.1/board.xml
INFO: [Project 1-313] Project file moved from 'D:/UTC/AN3/SEM1/SSC/Proiect/proiect' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Romeo/Desktop/proiect/vivado-library-hotfix-PmodOLED_RGB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_clk_wiz_1_0
design_1_PmodMAXSONAR_0_0
design_1_axi_uartlite_0_0
design_1_rst_clk_wiz_1_100M_0
design_1_PmodBT2_0_0

open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 824.500 ; gain = 247.668
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 26 00:52:30 2021...
