
==============================================================================
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-14 17:43:11
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.1) on 2022-04-13-17:42:45
   Version:                2.13.466
   Kernels:                dut
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          4fcb4926-52b1-9514-3175-39fbc8b89bf0
   UUID (IINTF):           16e2362f82d2feab35529da27134b76d
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u50
   Name:                   gen3x16_xdma_5
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3481164)
   Created:                Thu Mar  3 20:48:35 2022
   FPGA Device:            xcu50
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au50:1.1
   Board Part:             xilinx.com:au50:part0:1.1
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
------
   No scalable clock data available.

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x3
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        4
   Type:         MEM_DDR4
   Base Address: 0x4
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        5
   Type:         MEM_DDR4
   Base Address: 0x5
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        6
   Type:         MEM_DDR4
   Base Address: 0x6
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        7
   Type:         MEM_DDR4
   Base Address: 0x7
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        8
   Type:         MEM_DDR4
   Base Address: 0x8
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        9
   Type:         MEM_DDR4
   Base Address: 0x9
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        10
   Type:         MEM_DDR4
   Base Address: 0xa
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        11
   Type:         MEM_DDR4
   Base Address: 0xb
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        12
   Type:         MEM_DDR4
   Base Address: 0xc
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        13
   Type:         MEM_DDR4
   Base Address: 0xd
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        14
   Type:         MEM_DDR4
   Base Address: 0xe
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        15
   Type:         MEM_DDR4
   Base Address: 0xf
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        16
   Type:         MEM_DDR4
   Base Address: 0x10
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        17
   Type:         MEM_DDR4
   Base Address: 0x11
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        18
   Type:         MEM_DDR4
   Base Address: 0x12
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        19
   Type:         MEM_DDR4
   Base Address: 0x13
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        20
   Type:         MEM_DDR4
   Base Address: 0x14
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        21
   Type:         MEM_DDR4
   Base Address: 0x15
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        22
   Type:         MEM_DDR4
   Base Address: 0x16
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        23
   Type:         MEM_DDR4
   Base Address: 0x17
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        24
   Type:         MEM_DDR4
   Base Address: 0x18
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        25
   Type:         MEM_DDR4
   Base Address: 0x19
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        26
   Type:         MEM_DDR4
   Base Address: 0x1a
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        27
   Type:         MEM_DDR4
   Base Address: 0x1b
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        28
   Type:         MEM_DDR4
   Base Address: 0x1c
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        29
   Type:         MEM_DDR4
   Base Address: 0x1d
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        30
   Type:         MEM_DDR4
   Base Address: 0x1e
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        31
   Type:         MEM_DDR4
   Base Address: 0x1f
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HOST[0]
   Index:        32
   Type:         MEM_DDR4
   Base Address: 0x20
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        33
   Type:         MEM_DDR4
   Base Address: 0x21
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        34
   Type:         MEM_DDR4
   Base Address: 0x22
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[2]
   Index:        35
   Type:         MEM_DDR4
   Base Address: 0x23
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[3]
   Index:        36
   Type:         MEM_DDR4
   Base Address: 0x24
   Address Size: 0x100000000000
   Bank Used:    Yes
==============================================================================
Kernel: dut

Definition
----------
   Signature: dut (unsigned int numVert, unsigned int numEdge, void* offset, void* column, void* btwn, void* tmp0, void* tmp1, void* tmp2, void* tmp3)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM9
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x74
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        dut
   Base Address: 0x0

   Argument:          numVert
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          numEdge
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          offset
   Register Offset:   0x20
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          column
   Register Offset:   0x2C
   Port:              M_AXI_GMEM1
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          btwn
   Register Offset:   0x38
   Port:              M_AXI_GMEM3
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          tmp0
   Register Offset:   0x44
   Port:              M_AXI_GMEM6
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          tmp1
   Register Offset:   0x50
   Port:              M_AXI_GMEM7
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          tmp2
   Register Offset:   0x5C
   Port:              M_AXI_GMEM8
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          tmp3
   Register Offset:   0x68
   Port:              M_AXI_GMEM9
   Memory:            HBM[0] (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.1 - 2022-04-13-17:42:45 (SW BUILD: 3524075)
   Command Line:  v++ --config /mnt/HLSNAS/02.RwqpZQ/tseng_betweenness/conn_u50.cfg --connectivity.nk dut:1:dut --connectivity.sp dut.offset:HBM[0] --connectivity.sp dut.column:HBM[1] --connectivity.sp dut.btwn:HBM[2] --connectivity.sp dut.tmp0:HBM[3] --connectivity.sp dut.tmp1:HBM[4] --connectivity.sp dut.tmp2:HBM[5] --connectivity.sp dut.tmp3:HBM[6] --include /mnt/HLSNAS/02.RwqpZQ/tseng_betweenness/problems/betweenness/kernel --input_files _x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/dut.xo --kernel_frequency 300 --link --optimize 2 --output build_dir.sw_emu.u50/dut.xclbin --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm --report_dir /mnt/HLSNAS/02.RwqpZQ/tseng_betweenness/reports/_build.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/dut --report_level 2 --save-temps --target sw_emu --temp_dir _x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1 
   Options:       --config /mnt/HLSNAS/02.RwqpZQ/tseng_betweenness/conn_u50.cfg
                  --connectivity.nk dut:1:dut
                  --connectivity.sp dut.offset:HBM[0]
                  --connectivity.sp dut.column:HBM[1]
                  --connectivity.sp dut.btwn:HBM[2]
                  --connectivity.sp dut.tmp0:HBM[3]
                  --connectivity.sp dut.tmp1:HBM[4]
                  --connectivity.sp dut.tmp2:HBM[5]
                  --connectivity.sp dut.tmp3:HBM[6]
                  --include /mnt/HLSNAS/02.RwqpZQ/tseng_betweenness/problems/betweenness/kernel
                  --input_files _x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/dut.xo
                  --kernel_frequency 300
                  --link
                  --optimize 2
                  --output build_dir.sw_emu.u50/dut.xclbin
                  --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
                  --report_dir /mnt/HLSNAS/02.RwqpZQ/tseng_betweenness/reports/_build.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1/dut
                  --report_level 2
                  --save-temps
                  --target sw_emu
                  --temp_dir _x_temp.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
