<h1>Documentation for: </h1>

Generated by <strong>TerosHDL</strong> Â© 2020-2021 License GPLv3<br>Carlos Alberto Ruiz Naranjo (carlosruiznaranjo@gmail.com)<br>Ismael Perez Rojo (ismaelprojo@gmail.com)<br><br>Project revision 2021-09-06 13:30:40<br><br>
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: %0 Pages: 1 -->
<svg width="27848pt" height="476pt"
 viewBox="0.00 0.00 27848.19 476.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 472)">
<title>%0</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-472 27844.1879,-472 27844.1879,4 -4,4"/>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_handComm.vhd -->
<g id="node1" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="235.5409,-324 -.1805,-324 -.1805,-320 -4.1805,-320 -4.1805,-316 -.1805,-316 -.1805,-296 -4.1805,-296 -4.1805,-292 -.1805,-292 -.1805,-288 235.5409,-288 235.5409,-324"/>
<polyline fill="none" stroke="#069302" points="-.1805,-320 3.8195,-320 3.8195,-316 -.1805,-316 "/>
<polyline fill="none" stroke="#069302" points="-.1805,-296 3.8195,-296 3.8195,-292 -.1805,-292 "/>
<text text-anchor="middle" x="117.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">MUXcomplexNto1_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_synch.vhd -->
<g id="node2" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_synch.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="295.2654,-396 96.095,-396 96.095,-392 92.095,-392 92.095,-388 96.095,-388 96.095,-368 92.095,-368 92.095,-364 96.095,-364 96.095,-360 295.2654,-360 295.2654,-396"/>
<polyline fill="none" stroke="#069302" points="96.095,-392 100.095,-392 100.095,-388 96.095,-388 "/>
<polyline fill="none" stroke="#069302" points="96.095,-368 100.095,-368 100.095,-364 96.095,-364 "/>
<text text-anchor="middle" x="195.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">MUXcomplexNto1_synch.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_wb.vhd -->
<g id="node3" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_wb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="540.089,-324 359.2714,-324 359.2714,-320 355.2714,-320 355.2714,-316 359.2714,-316 359.2714,-296 355.2714,-296 355.2714,-292 359.2714,-292 359.2714,-288 540.089,-288 540.089,-324"/>
<polyline fill="none" stroke="#069302" points="359.2714,-320 363.2714,-320 363.2714,-316 359.2714,-316 "/>
<polyline fill="none" stroke="#069302" points="359.2714,-296 363.2714,-296 363.2714,-292 359.2714,-292 "/>
<text text-anchor="middle" x="449.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">MUXcomplexNto1_wb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1top.vhd -->
<g id="node4" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="382.8733,-468 208.4871,-468 208.4871,-464 204.4871,-464 204.4871,-460 208.4871,-460 208.4871,-440 204.4871,-440 204.4871,-436 208.4871,-436 208.4871,-432 382.8733,-432 382.8733,-468"/>
<polyline fill="none" stroke="#069302" points="208.4871,-464 212.4871,-464 212.4871,-460 208.4871,-460 "/>
<polyline fill="none" stroke="#069302" points="208.4871,-440 212.4871,-440 212.4871,-436 208.4871,-436 "/>
<text text-anchor="middle" x="295.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">MUXcomplexNto1top.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_handComm.vhd -->
<g id="edge1" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M208.4332,-438.3251C158.1759,-429.6129 101.9973,-415.7777 86.6802,-396 72.2892,-377.4181 83.4552,-351.7058 96.2237,-332.5205"/>
<polygon fill="#000000" stroke="#000000" points="99.1852,-334.3951 102.1171,-324.214 93.4761,-330.3446 99.1852,-334.3951"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_synch.vhd -->
<g id="edge4" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_synch.vhd</title>
<path fill="none" stroke="#000000" d="M270.446,-431.8314C257.8922,-422.7927 242.5519,-411.7476 229.0411,-402.0198"/>
<polygon fill="#000000" stroke="#000000" points="231.0668,-399.1655 220.9063,-396.1628 226.9766,-404.8463 231.0668,-399.1655"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_wb.vhd -->
<g id="edge3" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_wb.vhd</title>
<path fill="none" stroke="#000000" d="M383.092,-435.6491C426.6109,-426.5365 472.6841,-413.2045 485.6802,-396 500.0827,-376.9337 487.4342,-351.3309 473.3113,-332.3077"/>
<polygon fill="#000000" stroke="#000000" points="475.9672,-330.0233 467.0275,-324.3372 470.4701,-334.3571 475.9672,-330.0233"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/_MUXcomplexNto1.vhd -->
<g id="node5" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/_MUXcomplexNto1.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="476.1998,-396 313.1606,-396 313.1606,-392 309.1606,-392 309.1606,-388 313.1606,-388 313.1606,-368 309.1606,-368 309.1606,-364 313.1606,-364 313.1606,-360 476.1998,-360 476.1998,-396"/>
<polyline fill="none" stroke="#069302" points="313.1606,-392 317.1606,-392 317.1606,-388 313.1606,-388 "/>
<polyline fill="none" stroke="#069302" points="313.1606,-368 317.1606,-368 317.1606,-364 313.1606,-364 "/>
<text text-anchor="middle" x="394.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">_MUXcomplexNto1.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/_MUXcomplexNto1.vhd -->
<g id="edge2" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/_MUXcomplexNto1.vhd</title>
<path fill="none" stroke="#000000" d="M320.6621,-431.8314C332.973,-422.8779 347.9909,-411.9558 361.2739,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="363.6775,-404.8752 369.7063,-396.1628 359.5603,-399.214 363.6775,-404.8752"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/_MUXcomplexNto1.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_handComm.vhd -->
<g id="edge5" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/_MUXcomplexNto1.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M325.1389,-359.9243C286.2013,-349.8033 237.5008,-337.1447 197.0717,-326.6361"/>
<polygon fill="#000000" stroke="#000000" points="197.809,-323.2115 187.2501,-324.0831 196.0479,-329.9863 197.809,-323.2115"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/_MUXcomplexNto1.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_wb.vhd -->
<g id="edge6" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/_MUXcomplexNto1.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/MUXcomplexNto1_wb.vhd</title>
<path fill="none" stroke="#000000" d="M408.559,-359.8314C414.8938,-351.5386 422.5186,-341.557 429.4728,-332.4533"/>
<polygon fill="#000000" stroke="#000000" points="432.3254,-334.4847 435.6145,-324.4133 426.7627,-330.2353 432.3254,-334.4847"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/mylib.vhd -->
<g id="node6" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/mylib.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="608.2925,-468 533.0679,-468 533.0679,-464 529.0679,-464 529.0679,-460 533.0679,-460 533.0679,-440 529.0679,-440 529.0679,-436 533.0679,-436 533.0679,-432 608.2925,-432 608.2925,-468"/>
<polyline fill="none" stroke="#069302" points="533.0679,-464 537.0679,-464 537.0679,-460 533.0679,-460 "/>
<polyline fill="none" stroke="#069302" points="533.0679,-440 537.0679,-440 537.0679,-436 533.0679,-436 "/>
<text text-anchor="middle" x="570.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mylib.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/mylib.vhd -->
<g id="node11" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/mylib.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="608.2925,-396 533.0679,-396 533.0679,-392 529.0679,-392 529.0679,-388 533.0679,-388 533.0679,-368 529.0679,-368 529.0679,-364 533.0679,-364 533.0679,-360 608.2925,-360 608.2925,-396"/>
<polyline fill="none" stroke="#069302" points="533.0679,-392 537.0679,-392 537.0679,-388 533.0679,-388 "/>
<polyline fill="none" stroke="#069302" points="533.0679,-368 537.0679,-368 537.0679,-364 533.0679,-364 "/>
<text text-anchor="middle" x="570.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mylib.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/mylib.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/mylib.vhd -->
<g id="edge7" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXcomplexNto1/hdl/mylib.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/mylib.vhd</title>
<path fill="none" stroke="#000000" d="M570.6802,-431.8314C570.6802,-424.131 570.6802,-414.9743 570.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="574.1803,-406.4132 570.6802,-396.4133 567.1803,-406.4133 574.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1_handcomm.vhd -->
<g id="node7" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="829.6519,-396 625.7085,-396 625.7085,-392 621.7085,-392 621.7085,-388 625.7085,-388 625.7085,-368 621.7085,-368 621.7085,-364 625.7085,-364 625.7085,-360 829.6519,-360 829.6519,-396"/>
<polyline fill="none" stroke="#069302" points="625.7085,-392 629.7085,-392 629.7085,-388 625.7085,-388 "/>
<polyline fill="none" stroke="#069302" points="625.7085,-368 629.7085,-368 629.7085,-364 625.7085,-364 "/>
<text text-anchor="middle" x="727.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">MUXrealNto1_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1_synch.vhd -->
<g id="node8" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1_synch.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1017.9825,-396 847.3779,-396 847.3779,-392 843.3779,-392 843.3779,-388 847.3779,-388 847.3779,-368 843.3779,-368 843.3779,-364 847.3779,-364 847.3779,-360 1017.9825,-360 1017.9825,-396"/>
<polyline fill="none" stroke="#069302" points="847.3779,-392 851.3779,-392 851.3779,-388 847.3779,-388 "/>
<polyline fill="none" stroke="#069302" points="847.3779,-368 851.3779,-368 851.3779,-364 847.3779,-364 "/>
<text text-anchor="middle" x="932.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">MUXrealNto1_synch.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1_wb.vhd -->
<g id="node9" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1_wb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1187.8065,-396 1035.5539,-396 1035.5539,-392 1031.5539,-392 1031.5539,-388 1035.5539,-388 1035.5539,-368 1031.5539,-368 1031.5539,-364 1035.5539,-364 1035.5539,-360 1187.8065,-360 1187.8065,-396"/>
<polyline fill="none" stroke="#069302" points="1035.5539,-392 1039.5539,-392 1039.5539,-388 1035.5539,-388 "/>
<polyline fill="none" stroke="#069302" points="1035.5539,-368 1039.5539,-368 1039.5539,-364 1035.5539,-364 "/>
<text text-anchor="middle" x="1111.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">MUXrealNto1_wb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1top.vhd -->
<g id="node10" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1005.5904,-468 859.77,-468 859.77,-464 855.77,-464 855.77,-460 859.77,-460 859.77,-440 855.77,-440 855.77,-436 859.77,-436 859.77,-432 1005.5904,-432 1005.5904,-468"/>
<polyline fill="none" stroke="#069302" points="859.77,-464 863.77,-464 863.77,-460 859.77,-460 "/>
<polyline fill="none" stroke="#069302" points="859.77,-440 863.77,-440 863.77,-436 859.77,-436 "/>
<text text-anchor="middle" x="932.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">MUXrealNto1top.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1_handcomm.vhd -->
<g id="edge9" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M881.2147,-431.9243C853.19,-422.0815 818.3318,-409.8386 788.9162,-399.5073"/>
<polygon fill="#000000" stroke="#000000" points="789.7618,-396.0947 779.1669,-396.0831 787.4421,-402.6992 789.7618,-396.0947"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1_synch.vhd -->
<g id="edge8" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1_synch.vhd</title>
<path fill="none" stroke="#000000" d="M932.6802,-431.8314C932.6802,-424.131 932.6802,-414.9743 932.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="936.1803,-406.4132 932.6802,-396.4133 929.1803,-406.4133 936.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1_wb.vhd -->
<g id="edge10" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/MUXrealNto1/hdl/MUXrealNto1_wb.vhd</title>
<path fill="none" stroke="#000000" d="M977.8495,-431.8314C1002.0025,-422.1162 1031.918,-410.0831 1057.3358,-399.8592"/>
<polygon fill="#000000" stroke="#000000" points="1058.8643,-403.017 1066.8358,-396.038 1056.252,-396.5227 1058.8643,-403.017"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ad9767/hdl/ad9767.v -->
<g id="node12" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ad9767/hdl/ad9767.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1328.2676,-468 1255.0928,-468 1255.0928,-464 1251.0928,-464 1251.0928,-460 1255.0928,-460 1255.0928,-440 1251.0928,-440 1251.0928,-436 1255.0928,-436 1255.0928,-432 1328.2676,-432 1328.2676,-468"/>
<polyline fill="none" stroke="#069302" points="1255.0928,-464 1259.0928,-464 1259.0928,-460 1255.0928,-460 "/>
<polyline fill="none" stroke="#069302" points="1255.0928,-440 1259.0928,-440 1259.0928,-436 1255.0928,-436 "/>
<text text-anchor="middle" x="1291.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ad9767.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd -->
<g id="node13" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1692.944,-468 1530.4164,-468 1530.4164,-464 1526.4164,-464 1526.4164,-460 1530.4164,-460 1530.4164,-440 1526.4164,-440 1526.4164,-436 1530.4164,-436 1530.4164,-432 1692.944,-432 1692.944,-468"/>
<polyline fill="none" stroke="#069302" points="1530.4164,-464 1534.4164,-464 1534.4164,-460 1530.4164,-460 "/>
<polyline fill="none" stroke="#069302" points="1530.4164,-440 1534.4164,-440 1534.4164,-436 1530.4164,-436 "/>
<text text-anchor="middle" x="1611.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_handComm.vhd -->
<g id="node14" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1448.0675,-396 1205.2929,-396 1205.2929,-392 1201.2929,-392 1201.2929,-388 1205.2929,-388 1205.2929,-368 1201.2929,-368 1201.2929,-364 1205.2929,-364 1205.2929,-360 1448.0675,-360 1448.0675,-396"/>
<polyline fill="none" stroke="#069302" points="1205.2929,-392 1209.2929,-392 1209.2929,-388 1205.2929,-388 "/>
<polyline fill="none" stroke="#069302" points="1205.2929,-368 1209.2929,-368 1209.2929,-364 1205.2929,-364 "/>
<text text-anchor="middle" x="1326.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_handComm.vhd -->
<g id="edge14" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M1540.1305,-431.9243C1499.9836,-421.7819 1449.7494,-409.0912 1408.1009,-398.5694"/>
<polygon fill="#000000" stroke="#000000" points="1408.812,-395.1392 1398.2593,-396.0831 1407.0974,-401.926 1408.812,-395.1392"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_logic.vhd -->
<g id="node15" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1665.0049,-396 1466.3555,-396 1466.3555,-392 1462.3555,-392 1462.3555,-388 1466.3555,-388 1466.3555,-368 1462.3555,-368 1462.3555,-364 1466.3555,-364 1466.3555,-360 1665.0049,-360 1665.0049,-396"/>
<polyline fill="none" stroke="#069302" points="1466.3555,-392 1470.3555,-392 1470.3555,-388 1466.3555,-388 "/>
<polyline fill="none" stroke="#069302" points="1466.3555,-368 1470.3555,-368 1470.3555,-364 1466.3555,-364 "/>
<text text-anchor="middle" x="1565.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_logic.vhd -->
<g id="edge12" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_logic.vhd</title>
<path fill="none" stroke="#000000" d="M1600.0725,-431.8314C1594.8824,-423.7079 1588.657,-413.9637 1582.9377,-405.0118"/>
<polygon fill="#000000" stroke="#000000" points="1585.7776,-402.9559 1577.4442,-396.4133 1579.8787,-406.7246 1585.7776,-402.9559"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_synchronizer_vector.vhd -->
<g id="node17" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1978.4663,-396 1682.8941,-396 1682.8941,-392 1678.8941,-392 1678.8941,-388 1682.8941,-388 1682.8941,-368 1678.8941,-368 1678.8941,-364 1682.8941,-364 1682.8941,-360 1978.4663,-360 1978.4663,-396"/>
<polyline fill="none" stroke="#069302" points="1682.8941,-392 1686.8941,-392 1686.8941,-388 1682.8941,-388 "/>
<polyline fill="none" stroke="#069302" points="1682.8941,-368 1686.8941,-368 1686.8941,-364 1682.8941,-364 "/>
<text text-anchor="middle" x="1830.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_synchronizer_vector.vhd -->
<g id="edge13" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M1666.6605,-431.9243C1696.8594,-421.9959 1734.486,-409.6255 1766.0806,-399.2382"/>
<polygon fill="#000000" stroke="#000000" points="1767.2707,-402.5313 1775.6773,-396.0831 1765.0844,-395.8815 1767.2707,-402.5313"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/wb_add_constComplex.vhd -->
<g id="node18" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/wb_add_constComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2184.6156,-396 1996.7448,-396 1996.7448,-392 1992.7448,-392 1992.7448,-388 1996.7448,-388 1996.7448,-368 1992.7448,-368 1992.7448,-364 1996.7448,-364 1996.7448,-360 2184.6156,-360 2184.6156,-396"/>
<polyline fill="none" stroke="#069302" points="1996.7448,-392 2000.7448,-392 2000.7448,-388 1996.7448,-388 "/>
<polyline fill="none" stroke="#069302" points="1996.7448,-368 2000.7448,-368 2000.7448,-364 1996.7448,-364 "/>
<text text-anchor="middle" x="2090.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_add_constComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/wb_add_constComplex.vhd -->
<g id="edge11" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/wb_add_constComplex.vhd</title>
<path fill="none" stroke="#000000" d="M1692.8348,-439.0697C1766.7512,-428.9477 1879.1859,-413.1364 1986.6289,-396.144"/>
<polygon fill="#000000" stroke="#000000" points="1987.348,-399.5737 1996.6757,-394.5492 1986.2506,-392.6603 1987.348,-399.5737"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_rst.vhd -->
<g id="node16" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/hdl/add_constComplex_rst.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1985.278,-468 1800.0824,-468 1800.0824,-464 1796.0824,-464 1796.0824,-460 1800.0824,-460 1800.0824,-440 1796.0824,-440 1796.0824,-436 1800.0824,-436 1800.0824,-432 1985.278,-432 1985.278,-468"/>
<polyline fill="none" stroke="#069302" points="1800.0824,-464 1804.0824,-464 1804.0824,-460 1800.0824,-460 "/>
<polyline fill="none" stroke="#069302" points="1800.0824,-440 1804.0824,-440 1804.0824,-436 1800.0824,-436 "/>
<text text-anchor="middle" x="1892.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constComplex_rst.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation/top_enable_tb.vhd -->
<g id="node19" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2376.3499,-468 2245.0105,-468 2245.0105,-464 2241.0105,-464 2241.0105,-460 2245.0105,-460 2245.0105,-440 2241.0105,-440 2241.0105,-436 2245.0105,-436 2245.0105,-432 2376.3499,-432 2376.3499,-468"/>
<polyline fill="none" stroke="#069302" points="2245.0105,-464 2249.0105,-464 2249.0105,-460 2245.0105,-460 "/>
<polyline fill="none" stroke="#069302" points="2245.0105,-440 2249.0105,-440 2249.0105,-436 2245.0105,-436 "/>
<text text-anchor="middle" x="2310.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="node156" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2334.3499,-396 2203.0105,-396 2203.0105,-392 2199.0105,-392 2199.0105,-388 2203.0105,-388 2203.0105,-368 2199.0105,-368 2199.0105,-364 2203.0105,-364 2203.0105,-360 2334.3499,-360 2334.3499,-396"/>
<polyline fill="none" stroke="#069302" points="2203.0105,-392 2207.0105,-392 2207.0105,-388 2203.0105,-388 "/>
<polyline fill="none" stroke="#069302" points="2203.0105,-368 2207.0105,-368 2207.0105,-364 2203.0105,-364 "/>
<text text-anchor="middle" x="2268.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge15" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M2300.0818,-431.8314C2295.3925,-423.7925 2289.7774,-414.1666 2284.6004,-405.2918"/>
<polygon fill="#000000" stroke="#000000" points="2287.4833,-403.2875 2279.4213,-396.4133 2281.4368,-406.8146 2287.4833,-403.2875"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation_signed_ext/top_enable_tb.vhd -->
<g id="node20" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation_signed_ext/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2227.3499,-468 2096.0105,-468 2096.0105,-464 2092.0105,-464 2092.0105,-460 2096.0105,-460 2096.0105,-440 2092.0105,-440 2092.0105,-436 2096.0105,-436 2096.0105,-432 2227.3499,-432 2227.3499,-468"/>
<polyline fill="none" stroke="#069302" points="2096.0105,-464 2100.0105,-464 2100.0105,-460 2096.0105,-460 "/>
<polyline fill="none" stroke="#069302" points="2096.0105,-440 2100.0105,-440 2100.0105,-436 2096.0105,-436 "/>
<text text-anchor="middle" x="2161.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge16" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constComplex/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M2188.6808,-431.8314C2202.1133,-422.7927 2218.5275,-411.7476 2232.9841,-402.0198"/>
<polygon fill="#000000" stroke="#000000" points="2235.3456,-404.6494 2241.6882,-396.1628 2231.4377,-398.8418 2235.3456,-404.6494"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd -->
<g id="node21" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2729.5007,-396 2593.8597,-396 2593.8597,-392 2589.8597,-392 2589.8597,-388 2593.8597,-388 2593.8597,-368 2589.8597,-368 2589.8597,-364 2593.8597,-364 2593.8597,-360 2729.5007,-360 2729.5007,-396"/>
<polyline fill="none" stroke="#069302" points="2593.8597,-392 2597.8597,-392 2597.8597,-388 2593.8597,-388 "/>
<polyline fill="none" stroke="#069302" points="2593.8597,-368 2597.8597,-368 2597.8597,-364 2593.8597,-364 "/>
<text text-anchor="middle" x="2661.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_handComm.vhd -->
<g id="node22" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2700.624,-324 2484.7364,-324 2484.7364,-320 2480.7364,-320 2480.7364,-316 2484.7364,-316 2484.7364,-296 2480.7364,-296 2480.7364,-292 2484.7364,-292 2484.7364,-288 2700.624,-288 2700.624,-324"/>
<polyline fill="none" stroke="#069302" points="2484.7364,-320 2488.7364,-320 2488.7364,-316 2484.7364,-316 "/>
<polyline fill="none" stroke="#069302" points="2484.7364,-296 2488.7364,-296 2488.7364,-292 2484.7364,-292 "/>
<text text-anchor="middle" x="2592.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_handComm.vhd -->
<g id="edge17" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M2644.2686,-359.8314C2636.1592,-351.3694 2626.3646,-341.1489 2617.4982,-331.8971"/>
<polygon fill="#000000" stroke="#000000" points="2619.7723,-329.2115 2610.3262,-324.4133 2614.7184,-334.0549 2619.7723,-329.2115"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_logic.vhd -->
<g id="node23" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2891.062,-324 2718.2984,-324 2718.2984,-320 2714.2984,-320 2714.2984,-316 2718.2984,-316 2718.2984,-296 2714.2984,-296 2714.2984,-292 2718.2984,-292 2718.2984,-288 2891.062,-288 2891.062,-324"/>
<polyline fill="none" stroke="#069302" points="2718.2984,-320 2722.2984,-320 2722.2984,-316 2718.2984,-316 "/>
<polyline fill="none" stroke="#069302" points="2718.2984,-296 2722.2984,-296 2722.2984,-292 2718.2984,-292 "/>
<text text-anchor="middle" x="2804.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_logic.vhd -->
<g id="edge19" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_logic.vhd</title>
<path fill="none" stroke="#000000" d="M2697.7651,-359.8314C2716.4791,-350.4089 2739.5234,-338.8062 2759.4202,-328.7883"/>
<polygon fill="#000000" stroke="#000000" points="2761.2491,-331.7861 2768.6068,-324.1628 2758.101,-325.5339 2761.2491,-331.7861"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_synchronizer_vector.vhd -->
<g id="node25" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3178.023,-324 2909.3374,-324 2909.3374,-320 2905.3374,-320 2905.3374,-316 2909.3374,-316 2909.3374,-296 2905.3374,-296 2905.3374,-292 2909.3374,-292 2909.3374,-288 3178.023,-288 3178.023,-324"/>
<polyline fill="none" stroke="#069302" points="2909.3374,-320 2913.3374,-320 2913.3374,-316 2909.3374,-316 "/>
<polyline fill="none" stroke="#069302" points="2909.3374,-296 2913.3374,-296 2913.3374,-292 2909.3374,-292 "/>
<text text-anchor="middle" x="3043.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_synchronizer_vector.vhd -->
<g id="edge18" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M2729.534,-365.2108C2787.3478,-354.314 2871.4032,-338.4711 2938.022,-325.9146"/>
<polygon fill="#000000" stroke="#000000" points="2938.9591,-329.2997 2948.1378,-324.008 2937.6625,-322.4208 2938.9591,-329.2997"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/wb_add_constReal.vhd -->
<g id="node26" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/wb_add_constReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3357.6732,-324 3195.6872,-324 3195.6872,-320 3191.6872,-320 3191.6872,-316 3195.6872,-316 3195.6872,-296 3191.6872,-296 3191.6872,-292 3195.6872,-292 3195.6872,-288 3357.6732,-288 3357.6732,-324"/>
<polyline fill="none" stroke="#069302" points="3195.6872,-320 3199.6872,-320 3199.6872,-316 3195.6872,-316 "/>
<polyline fill="none" stroke="#069302" points="3195.6872,-296 3199.6872,-296 3199.6872,-292 3195.6872,-292 "/>
<text text-anchor="middle" x="3276.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_add_constReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/wb_add_constReal.vhd -->
<g id="edge20" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/wb_add_constReal.vhd</title>
<path fill="none" stroke="#000000" d="M2729.594,-366.8904C2745.9669,-364.4197 2763.4263,-361.9566 2779.6802,-360 2956.7165,-338.6892 3005.1934,-349.4389 3185.7001,-324.048"/>
<polygon fill="#000000" stroke="#000000" points="3186.3927,-327.4847 3195.7991,-322.6093 3185.4054,-320.5547 3186.3927,-327.4847"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_rst.vhd -->
<g id="node24" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal_rst.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6391.3345,-468 6232.0259,-468 6232.0259,-464 6228.0259,-464 6228.0259,-460 6232.0259,-460 6232.0259,-440 6228.0259,-440 6228.0259,-436 6232.0259,-436 6232.0259,-432 6391.3345,-432 6391.3345,-468"/>
<polyline fill="none" stroke="#069302" points="6232.0259,-464 6236.0259,-464 6236.0259,-460 6232.0259,-460 "/>
<polyline fill="none" stroke="#069302" points="6232.0259,-440 6236.0259,-440 6236.0259,-436 6232.0259,-436 "/>
<text text-anchor="middle" x="6311.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">add_constReal_rst.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd -->
<g id="node27" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2684.3499,-468 2553.0105,-468 2553.0105,-464 2549.0105,-464 2549.0105,-460 2553.0105,-460 2553.0105,-440 2549.0105,-440 2549.0105,-436 2553.0105,-436 2553.0105,-432 2684.3499,-432 2684.3499,-468"/>
<polyline fill="none" stroke="#069302" points="2553.0105,-464 2557.0105,-464 2557.0105,-460 2553.0105,-460 "/>
<polyline fill="none" stroke="#069302" points="2553.0105,-440 2557.0105,-440 2557.0105,-436 2553.0105,-436 "/>
<text text-anchor="middle" x="2618.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd -->
<g id="edge21" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd</title>
<path fill="none" stroke="#000000" d="M2629.5309,-431.8314C2634.3825,-423.7079 2640.2019,-413.9637 2645.5482,-405.0118"/>
<polygon fill="#000000" stroke="#000000" points="2648.5608,-406.7933 2650.6834,-396.4133 2642.551,-403.2041 2648.5608,-406.7933"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge22" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M2552.7813,-434.3676C2549.0297,-433.5485 2545.3095,-432.7536 2541.6802,-432 2457.1845,-414.4538 2432.8911,-414.4229 2344.4164,-396.0905"/>
<polygon fill="#000000" stroke="#000000" points="2344.9883,-392.6344 2334.4834,-394.0119 2343.5545,-399.486 2344.9883,-392.6344"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd -->
<g id="node28" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2532.3499,-468 2401.0105,-468 2401.0105,-464 2397.0105,-464 2397.0105,-460 2401.0105,-460 2401.0105,-440 2397.0105,-440 2397.0105,-436 2401.0105,-436 2401.0105,-432 2532.3499,-432 2532.3499,-468"/>
<polyline fill="none" stroke="#069302" points="2401.0105,-464 2405.0105,-464 2405.0105,-460 2401.0105,-460 "/>
<polyline fill="none" stroke="#069302" points="2401.0105,-440 2405.0105,-440 2405.0105,-436 2401.0105,-436 "/>
<text text-anchor="middle" x="2466.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd -->
<g id="edge23" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/hdl/add_constReal.vhd</title>
<path fill="none" stroke="#000000" d="M2515.6352,-431.9243C2542.177,-422.1243 2575.1625,-409.945 2603.066,-399.6422"/>
<polygon fill="#000000" stroke="#000000" points="2604.5364,-402.8303 2612.705,-396.0831 2602.1117,-396.2636 2604.5364,-402.8303"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge24" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/add_constReal/simulation_signed_ext/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M2416.972,-431.9243C2389.9043,-422.0815 2356.2363,-409.8386 2327.8253,-399.5073"/>
<polygon fill="#000000" stroke="#000000" points="2329.0029,-396.2114 2318.4088,-396.0831 2326.6107,-402.7899 2329.0029,-396.2114"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/adder_substracter_complex/hdl/adder_substracter_complex.vhd -->
<g id="node29" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/adder_substracter_complex/hdl/adder_substracter_complex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6624.3401,-468 6409.0203,-468 6409.0203,-464 6405.0203,-464 6405.0203,-460 6409.0203,-460 6409.0203,-440 6405.0203,-440 6405.0203,-436 6409.0203,-436 6409.0203,-432 6624.3401,-432 6624.3401,-468"/>
<polyline fill="none" stroke="#069302" points="6409.0203,-464 6413.0203,-464 6413.0203,-460 6409.0203,-460 "/>
<polyline fill="none" stroke="#069302" points="6409.0203,-440 6413.0203,-440 6413.0203,-436 6409.0203,-436 "/>
<text text-anchor="middle" x="6516.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">adder_substracter_complex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/adder_substracter_real/hdl/adder_substracter_real.vhd -->
<g id="node30" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/adder_substracter_real/hdl/adder_substracter_real.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6829.0578,-468 6642.3026,-468 6642.3026,-464 6638.3026,-464 6638.3026,-460 6642.3026,-460 6642.3026,-440 6638.3026,-440 6638.3026,-436 6642.3026,-436 6642.3026,-432 6829.0578,-432 6829.0578,-468"/>
<polyline fill="none" stroke="#069302" points="6642.3026,-464 6646.3026,-464 6646.3026,-460 6642.3026,-460 "/>
<polyline fill="none" stroke="#069302" points="6642.3026,-440 6646.3026,-440 6646.3026,-436 6642.3026,-436 "/>
<text text-anchor="middle" x="6735.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">adder_substracter_real.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axiStreamToComplex/hdl/axiStreamToComplex.vhd -->
<g id="node31" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axiStreamToComplex/hdl/axiStreamToComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7024.1956,-468 6847.1648,-468 6847.1648,-464 6843.1648,-464 6843.1648,-460 6847.1648,-460 6847.1648,-440 6843.1648,-440 6843.1648,-436 6847.1648,-436 6847.1648,-432 7024.1956,-432 7024.1956,-468"/>
<polyline fill="none" stroke="#069302" points="6847.1648,-464 6851.1648,-464 6851.1648,-460 6847.1648,-460 "/>
<polyline fill="none" stroke="#069302" points="6847.1648,-440 6851.1648,-440 6851.1648,-436 6847.1648,-436 "/>
<text text-anchor="middle" x="6935.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axiStreamToComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axiStreamToReal/hdl/axiStreamToReal.vhd -->
<g id="node32" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axiStreamToReal/hdl/axiStreamToReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7192.753,-468 7042.6074,-468 7042.6074,-464 7038.6074,-464 7038.6074,-460 7042.6074,-460 7042.6074,-440 7038.6074,-440 7038.6074,-436 7042.6074,-436 7042.6074,-432 7192.753,-432 7192.753,-468"/>
<polyline fill="none" stroke="#069302" points="7042.6074,-464 7046.6074,-464 7046.6074,-460 7042.6074,-460 "/>
<polyline fill="none" stroke="#069302" points="7042.6074,-440 7046.6074,-440 7046.6074,-436 7042.6074,-436 "/>
<text text-anchor="middle" x="7117.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axiStreamToReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_ctrlif.vhd -->
<g id="node33" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_ctrlif.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7172.4631,-396 7078.8973,-396 7078.8973,-392 7074.8973,-392 7074.8973,-388 7078.8973,-388 7078.8973,-368 7074.8973,-368 7074.8973,-364 7078.8973,-364 7078.8973,-360 7172.4631,-360 7172.4631,-396"/>
<polyline fill="none" stroke="#069302" points="7078.8973,-392 7082.8973,-392 7082.8973,-388 7078.8973,-388 "/>
<polyline fill="none" stroke="#069302" points="7078.8973,-368 7082.8973,-368 7082.8973,-364 7078.8973,-364 "/>
<text text-anchor="middle" x="7125.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_ctrlif.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd -->
<g id="node34" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7348.8219,-468 7210.5385,-468 7210.5385,-464 7206.5385,-464 7206.5385,-460 7210.5385,-460 7210.5385,-440 7206.5385,-440 7206.5385,-436 7210.5385,-436 7210.5385,-432 7348.8219,-432 7348.8219,-468"/>
<polyline fill="none" stroke="#069302" points="7210.5385,-464 7214.5385,-464 7214.5385,-460 7210.5385,-460 "/>
<polyline fill="none" stroke="#069302" points="7210.5385,-440 7214.5385,-440 7214.5385,-436 7210.5385,-436 "/>
<text text-anchor="middle" x="7279.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_deltaSigma.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_ctrlif.vhd -->
<g id="edge26" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_ctrlif.vhd</title>
<path fill="none" stroke="#000000" d="M7240.8195,-431.8314C7220.406,-422.2874 7195.2079,-410.5065 7173.5942,-400.4013"/>
<polygon fill="#000000" stroke="#000000" points="7174.8027,-397.1027 7164.2615,-396.038 7171.8379,-403.4439 7174.8027,-397.1027"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd -->
<g id="node37" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7368.4881,-396 7190.8723,-396 7190.8723,-392 7186.8723,-392 7186.8723,-388 7190.8723,-388 7190.8723,-368 7186.8723,-368 7186.8723,-364 7190.8723,-364 7190.8723,-360 7368.4881,-360 7368.4881,-396"/>
<polyline fill="none" stroke="#069302" points="7190.8723,-392 7194.8723,-392 7194.8723,-388 7190.8723,-388 "/>
<polyline fill="none" stroke="#069302" points="7190.8723,-368 7194.8723,-368 7194.8723,-364 7190.8723,-364 "/>
<text text-anchor="middle" x="7279.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">deltaSigma_controller.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd -->
<g id="edge27" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd</title>
<path fill="none" stroke="#000000" d="M7279.6802,-431.8314C7279.6802,-424.131 7279.6802,-414.9743 7279.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="7283.1803,-406.4132 7279.6802,-396.4133 7276.1803,-406.4133 7283.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd -->
<g id="node40" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7524.8345,-396 7386.5259,-396 7386.5259,-392 7382.5259,-392 7382.5259,-388 7386.5259,-388 7386.5259,-368 7382.5259,-368 7382.5259,-364 7386.5259,-364 7386.5259,-360 7524.8345,-360 7524.8345,-396"/>
<polyline fill="none" stroke="#069302" points="7386.5259,-392 7390.5259,-392 7390.5259,-388 7386.5259,-388 "/>
<polyline fill="none" stroke="#069302" points="7386.5259,-368 7390.5259,-368 7390.5259,-364 7386.5259,-364 "/>
<text text-anchor="middle" x="7455.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pl330_dma_fifo.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd -->
<g id="edge25" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/axi_deltaSigma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd</title>
<path fill="none" stroke="#000000" d="M7324.0924,-431.8314C7347.8406,-422.1162 7377.2548,-410.0831 7402.2466,-399.8592"/>
<polygon fill="#000000" stroke="#000000" points="7403.6571,-403.0638 7411.5873,-396.038 7401.0066,-396.585 7403.6571,-403.0638"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma.v -->
<g id="node35" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7800.0848,-396 7703.2756,-396 7703.2756,-392 7699.2756,-392 7699.2756,-388 7703.2756,-388 7703.2756,-368 7699.2756,-368 7699.2756,-364 7703.2756,-364 7703.2756,-360 7800.0848,-360 7800.0848,-396"/>
<polyline fill="none" stroke="#069302" points="7703.2756,-392 7707.2756,-392 7707.2756,-388 7703.2756,-388 "/>
<polyline fill="none" stroke="#069302" points="7703.2756,-368 7707.2756,-368 7707.2756,-364 7703.2756,-364 "/>
<text text-anchor="middle" x="7751.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">deltaSigma.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_clkgen.vhd -->
<g id="node36" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_clkgen.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7217.8873,-324 7057.4731,-324 7057.4731,-320 7053.4731,-320 7053.4731,-316 7057.4731,-316 7057.4731,-296 7053.4731,-296 7053.4731,-292 7057.4731,-292 7057.4731,-288 7217.8873,-288 7217.8873,-324"/>
<polyline fill="none" stroke="#069302" points="7057.4731,-320 7061.4731,-320 7061.4731,-316 7057.4731,-316 "/>
<polyline fill="none" stroke="#069302" points="7057.4731,-296 7061.4731,-296 7061.4731,-292 7057.4731,-292 "/>
<text text-anchor="middle" x="7137.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">deltaSigma_clkgen.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_clkgen.vhd -->
<g id="edge28" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_clkgen.vhd</title>
<path fill="none" stroke="#000000" d="M7243.8476,-359.8314C7225.2645,-350.4089 7202.3813,-338.8062 7182.6237,-328.7883"/>
<polygon fill="#000000" stroke="#000000" points="7184.0032,-325.5635 7173.5013,-324.1628 7180.8375,-331.8069 7184.0032,-325.5635"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_tx.vhd -->
<g id="node38" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_tx.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7367.3233,-324 7236.0371,-324 7236.0371,-320 7232.0371,-320 7232.0371,-316 7236.0371,-316 7236.0371,-296 7232.0371,-296 7232.0371,-292 7236.0371,-292 7236.0371,-288 7367.3233,-288 7367.3233,-324"/>
<polyline fill="none" stroke="#069302" points="7236.0371,-320 7240.0371,-320 7240.0371,-316 7236.0371,-316 "/>
<polyline fill="none" stroke="#069302" points="7236.0371,-296 7240.0371,-296 7240.0371,-292 7236.0371,-292 "/>
<text text-anchor="middle" x="7301.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">deltaSigma_tx.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_tx.vhd -->
<g id="edge29" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_controller.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma_tx.vhd</title>
<path fill="none" stroke="#000000" d="M7285.2317,-359.8314C7287.6105,-352.0463 7290.444,-342.7729 7293.0835,-334.1347"/>
<polygon fill="#000000" stroke="#000000" points="7296.4789,-334.9996 7296.0539,-324.4133 7289.7844,-332.954 7296.4789,-334.9996"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd -->
<g id="node39" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7582.8149,-324 7486.5455,-324 7486.5455,-320 7482.5455,-320 7482.5455,-316 7486.5455,-316 7486.5455,-296 7482.5455,-296 7482.5455,-292 7486.5455,-292 7486.5455,-288 7582.8149,-288 7582.8149,-324"/>
<polyline fill="none" stroke="#069302" points="7486.5455,-320 7490.5455,-320 7490.5455,-316 7486.5455,-316 "/>
<polyline fill="none" stroke="#069302" points="7486.5455,-296 7490.5455,-296 7490.5455,-292 7486.5455,-292 "/>
<text text-anchor="middle" x="7534.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dma_fifo.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd -->
<g id="edge30" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/pl330_dma_fifo.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd</title>
<path fill="none" stroke="#000000" d="M7475.6152,-359.8314C7485.1585,-351.1337 7496.7401,-340.5783 7507.1108,-331.1265"/>
<polygon fill="#000000" stroke="#000000" points="7509.7182,-333.4857 7514.7515,-324.1628 7505.003,-328.3121 7509.7182,-333.4857"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_deltaSigmaV/top_cs4344_tb.v -->
<g id="node41" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_deltaSigmaV/top_cs4344_tb.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7810.8957,-468 7692.4647,-468 7692.4647,-464 7688.4647,-464 7688.4647,-460 7692.4647,-460 7692.4647,-440 7688.4647,-440 7688.4647,-436 7692.4647,-436 7692.4647,-432 7810.8957,-432 7810.8957,-468"/>
<polyline fill="none" stroke="#069302" points="7692.4647,-464 7696.4647,-464 7696.4647,-460 7692.4647,-460 "/>
<polyline fill="none" stroke="#069302" points="7692.4647,-440 7696.4647,-440 7696.4647,-436 7692.4647,-436 "/>
<text text-anchor="middle" x="7751.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_cs4344_tb.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_deltaSigmaV/top_cs4344_tb.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma.v -->
<g id="edge31" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_deltaSigmaV/top_cs4344_tb.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/deltaSigma.v</title>
<path fill="none" stroke="#000000" d="M7751.6802,-431.8314C7751.6802,-424.131 7751.6802,-414.9743 7751.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="7755.1803,-406.4132 7751.6802,-396.4133 7748.1803,-406.4133 7755.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_dma_fifo/top_dma_fifo_tb.vhd -->
<g id="node42" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_dma_fifo/top_dma_fifo_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="7685.0091,-396 7542.3513,-396 7542.3513,-392 7538.3513,-392 7538.3513,-388 7542.3513,-388 7542.3513,-368 7538.3513,-368 7538.3513,-364 7542.3513,-364 7542.3513,-360 7685.0091,-360 7685.0091,-396"/>
<polyline fill="none" stroke="#069302" points="7542.3513,-392 7546.3513,-392 7546.3513,-388 7542.3513,-388 "/>
<polyline fill="none" stroke="#069302" points="7542.3513,-368 7546.3513,-368 7546.3513,-364 7542.3513,-364 "/>
<text text-anchor="middle" x="7613.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dma_fifo_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_dma_fifo/top_dma_fifo_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd -->
<g id="edge32" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/simu_dma_fifo/top_dma_fifo_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_deltaSigma/hdl/dma_fifo.vhd</title>
<path fill="none" stroke="#000000" d="M7593.7452,-359.8314C7584.2019,-351.1337 7572.6203,-340.5783 7562.2496,-331.1265"/>
<polygon fill="#000000" stroke="#000000" points="7564.3574,-328.3121 7554.6089,-324.1628 7559.6422,-333.4857 7564.3574,-328.3121"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd -->
<g id="node43" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8168.8289,-468 8058.5315,-468 8058.5315,-464 8054.5315,-464 8054.5315,-460 8058.5315,-460 8058.5315,-440 8054.5315,-440 8054.5315,-436 8058.5315,-436 8058.5315,-432 8168.8289,-432 8168.8289,-468"/>
<polyline fill="none" stroke="#069302" points="8058.5315,-464 8062.5315,-464 8062.5315,-460 8058.5315,-460 "/>
<polyline fill="none" stroke="#069302" points="8058.5315,-440 8062.5315,-440 8062.5315,-436 8058.5315,-436 "/>
<text text-anchor="middle" x="8113.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_to_dac.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_handcomm.vhd -->
<g id="node44" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8005.3457,-396 7818.0147,-396 7818.0147,-392 7814.0147,-392 7814.0147,-388 7818.0147,-388 7818.0147,-368 7814.0147,-368 7814.0147,-364 7818.0147,-364 7818.0147,-360 8005.3457,-360 8005.3457,-396"/>
<polyline fill="none" stroke="#069302" points="7818.0147,-392 7822.0147,-392 7822.0147,-388 7818.0147,-388 "/>
<polyline fill="none" stroke="#069302" points="7818.0147,-368 7822.0147,-368 7822.0147,-364 7818.0147,-364 "/>
<text text-anchor="middle" x="7911.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_to_dac_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_handcomm.vhd -->
<g id="edge34" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M8062.9678,-431.9243C8035.3532,-422.0815 8001.0052,-409.8386 7972.0201,-399.5073"/>
<polygon fill="#000000" stroke="#000000" points="7973.0081,-396.1438 7962.4135,-396.0831 7970.6579,-402.7375 7973.0081,-396.1438"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_sync_vect.vhd -->
<g id="node45" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_sync_vect.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8203.8499,-396 8023.5105,-396 8023.5105,-392 8019.5105,-392 8019.5105,-388 8023.5105,-388 8023.5105,-368 8019.5105,-368 8019.5105,-364 8023.5105,-364 8023.5105,-360 8203.8499,-360 8203.8499,-396"/>
<polyline fill="none" stroke="#069302" points="8023.5105,-392 8027.5105,-392 8027.5105,-388 8023.5105,-388 "/>
<polyline fill="none" stroke="#069302" points="8023.5105,-368 8027.5105,-368 8027.5105,-364 8023.5105,-364 "/>
<text text-anchor="middle" x="8113.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_to_dac_sync_vect.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_sync_vect.vhd -->
<g id="edge35" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac_sync_vect.vhd</title>
<path fill="none" stroke="#000000" d="M8113.6802,-431.8314C8113.6802,-424.131 8113.6802,-414.9743 8113.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="8117.1803,-406.4132 8113.6802,-396.4133 8110.1803,-406.4133 8117.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/wb_axi_to_dac.vhd -->
<g id="node46" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/wb_axi_to_dac.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8357.5007,-396 8221.8597,-396 8221.8597,-392 8217.8597,-392 8217.8597,-388 8221.8597,-388 8221.8597,-368 8217.8597,-368 8217.8597,-364 8221.8597,-364 8221.8597,-360 8357.5007,-360 8357.5007,-396"/>
<polyline fill="none" stroke="#069302" points="8221.8597,-392 8225.8597,-392 8225.8597,-388 8221.8597,-388 "/>
<polyline fill="none" stroke="#069302" points="8221.8597,-368 8225.8597,-368 8225.8597,-364 8221.8597,-364 "/>
<text text-anchor="middle" x="8289.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_axi_to_dac.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/wb_axi_to_dac.vhd -->
<g id="edge33" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/axi_to_dac.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/axi_to_dac/hdl/wb_axi_to_dac.vhd</title>
<path fill="none" stroke="#000000" d="M8158.0924,-431.8314C8181.8406,-422.1162 8211.2548,-410.0831 8236.2466,-399.8592"/>
<polygon fill="#000000" stroke="#000000" points="8237.6571,-403.0638 8245.5873,-396.038 8235.0066,-396.585 8237.6571,-403.0638"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd -->
<g id="node47" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8463.2674,-396 8376.093,-396 8376.093,-392 8372.093,-392 8372.093,-388 8376.093,-388 8376.093,-368 8372.093,-368 8372.093,-364 8376.093,-364 8376.093,-360 8463.2674,-360 8463.2674,-396"/>
<polyline fill="none" stroke="#069302" points="8376.093,-392 8380.093,-392 8380.093,-388 8376.093,-388 "/>
<polyline fill="none" stroke="#069302" points="8376.093,-368 8380.093,-368 8380.093,-364 8376.093,-364 "/>
<text text-anchor="middle" x="8419.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cacode.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g1_gen.vhd -->
<g id="node48" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g1_gen.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8330.7446,-324 8188.6158,-324 8188.6158,-320 8184.6158,-320 8184.6158,-316 8188.6158,-316 8188.6158,-296 8184.6158,-296 8184.6158,-292 8188.6158,-292 8188.6158,-288 8330.7446,-288 8330.7446,-324"/>
<polyline fill="none" stroke="#069302" points="8188.6158,-320 8192.6158,-320 8192.6158,-316 8188.6158,-316 "/>
<polyline fill="none" stroke="#069302" points="8188.6158,-296 8192.6158,-296 8192.6158,-292 8188.6158,-292 "/>
<text text-anchor="middle" x="8259.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cacode_g1_gen.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g1_gen.vhd -->
<g id="edge36" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g1_gen.vhd</title>
<path fill="none" stroke="#000000" d="M8379.3054,-359.8314C8358.0015,-350.2446 8331.6819,-338.4008 8309.1591,-328.2655"/>
<polygon fill="#000000" stroke="#000000" points="8310.3201,-324.95 8299.7646,-324.038 8307.4476,-331.3334 8310.3201,-324.95"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g2_gen.vhd -->
<g id="node49" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g2_gen.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8490.7446,-324 8348.6158,-324 8348.6158,-320 8344.6158,-320 8344.6158,-316 8348.6158,-316 8348.6158,-296 8344.6158,-296 8344.6158,-292 8348.6158,-292 8348.6158,-288 8490.7446,-288 8490.7446,-324"/>
<polyline fill="none" stroke="#069302" points="8348.6158,-320 8352.6158,-320 8352.6158,-316 8348.6158,-316 "/>
<polyline fill="none" stroke="#069302" points="8348.6158,-296 8352.6158,-296 8352.6158,-292 8348.6158,-292 "/>
<text text-anchor="middle" x="8419.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cacode_g2_gen.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g2_gen.vhd -->
<g id="edge37" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode_g2_gen.vhd</title>
<path fill="none" stroke="#000000" d="M8419.6802,-359.8314C8419.6802,-352.131 8419.6802,-342.9743 8419.6802,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="8423.1803,-334.4132 8419.6802,-324.4133 8416.1803,-334.4133 8423.1803,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/simulation/top_cacode_tb.vhd -->
<g id="node50" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/simulation/top_cacode_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8485.9609,-468 8351.3995,-468 8351.3995,-464 8347.3995,-464 8347.3995,-460 8351.3995,-460 8351.3995,-440 8347.3995,-440 8347.3995,-436 8351.3995,-436 8351.3995,-432 8485.9609,-432 8485.9609,-468"/>
<polyline fill="none" stroke="#069302" points="8351.3995,-464 8355.3995,-464 8355.3995,-460 8351.3995,-460 "/>
<polyline fill="none" stroke="#069302" points="8351.3995,-440 8355.3995,-440 8355.3995,-436 8351.3995,-436 "/>
<text text-anchor="middle" x="8418.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_cacode_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/simulation/top_cacode_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd -->
<g id="edge38" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/simulation/top_cacode_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd</title>
<path fill="none" stroke="#000000" d="M8418.9325,-431.8314C8419.0395,-424.131 8419.1667,-414.9743 8419.2855,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="8422.7851,-406.4609 8419.4245,-396.4133 8415.7858,-406.3637 8422.7851,-406.4609"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd -->
<g id="node51" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5661.162,-468 5506.1984,-468 5506.1984,-464 5502.1984,-464 5502.1984,-460 5506.1984,-460 5506.1984,-440 5502.1984,-440 5502.1984,-436 5506.1984,-436 5506.1984,-432 5661.162,-432 5661.162,-468"/>
<polyline fill="none" stroke="#069302" points="5506.1984,-464 5510.1984,-464 5510.1984,-460 5506.1984,-460 "/>
<polyline fill="none" stroke="#069302" points="5506.1984,-440 5510.1984,-440 5510.1984,-436 5506.1984,-436 "/>
<text text-anchor="middle" x="5583.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">check_valid_burst.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_handComm.vhd -->
<g id="node56" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5742.0425,-396 5597.3179,-396 5597.3179,-392 5593.3179,-392 5593.3179,-388 5597.3179,-388 5597.3179,-368 5593.3179,-368 5593.3179,-364 5597.3179,-364 5597.3179,-360 5742.0425,-360 5742.0425,-396"/>
<polyline fill="none" stroke="#069302" points="5597.3179,-392 5601.3179,-392 5601.3179,-388 5597.3179,-388 "/>
<polyline fill="none" stroke="#069302" points="5597.3179,-368 5601.3179,-368 5601.3179,-364 5597.3179,-364 "/>
<text text-anchor="middle" x="5669.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_handComm.vhd -->
<g id="edge41" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M5605.3816,-431.8314C5615.8723,-423.0485 5628.6257,-412.3712 5639.9996,-402.8489"/>
<polygon fill="#000000" stroke="#000000" points="5642.5649,-405.2659 5647.9857,-396.1628 5638.0713,-399.8986 5642.5649,-405.2659"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd -->
<g id="node57" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5299.9798,-396 5199.3806,-396 5199.3806,-392 5195.3806,-392 5195.3806,-388 5199.3806,-388 5199.3806,-368 5195.3806,-368 5195.3806,-364 5199.3806,-364 5199.3806,-360 5299.9798,-360 5299.9798,-396"/>
<polyline fill="none" stroke="#069302" points="5199.3806,-392 5203.3806,-392 5203.3806,-388 5199.3806,-388 "/>
<polyline fill="none" stroke="#069302" points="5199.3806,-368 5203.3806,-368 5203.3806,-364 5199.3806,-364 "/>
<text text-anchor="middle" x="5249.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd -->
<g id="edge40" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd</title>
<path fill="none" stroke="#000000" d="M5506.371,-433.943C5503.0978,-433.2828 5499.8569,-432.6327 5496.6802,-432 5416.3417,-415.998 5392.9777,-416.3874 5309.9804,-396.2014"/>
<polygon fill="#000000" stroke="#000000" points="5310.6586,-392.7639 5300.112,-393.7737 5308.9863,-399.5613 5310.6586,-392.7639"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/wb_cvb.vhd -->
<g id="node59" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/wb_cvb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5407.5904,-396 5317.77,-396 5317.77,-392 5313.77,-392 5313.77,-388 5317.77,-388 5317.77,-368 5313.77,-368 5313.77,-364 5317.77,-364 5317.77,-360 5407.5904,-360 5407.5904,-396"/>
<polyline fill="none" stroke="#069302" points="5317.77,-392 5321.77,-392 5321.77,-388 5317.77,-388 "/>
<polyline fill="none" stroke="#069302" points="5317.77,-368 5321.77,-368 5321.77,-364 5317.77,-364 "/>
<text text-anchor="middle" x="5362.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_cvb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/wb_cvb.vhd -->
<g id="edge39" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/check_valid_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/wb_cvb.vhd</title>
<path fill="none" stroke="#000000" d="M5527.2096,-431.8796C5497.1112,-422.1891 5459.2229,-409.9395 5417.3248,-396.1999"/>
<polygon fill="#000000" stroke="#000000" points="5418.3442,-392.8509 5407.7514,-393.0574 5416.161,-399.5017 5418.3442,-392.8509"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_check_mean.vhd -->
<g id="node52" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_check_mean.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5319.5579,-324 5167.8025,-324 5167.8025,-320 5163.8025,-320 5163.8025,-316 5167.8025,-316 5167.8025,-296 5163.8025,-296 5163.8025,-292 5167.8025,-292 5167.8025,-288 5319.5579,-288 5319.5579,-324"/>
<polyline fill="none" stroke="#069302" points="5167.8025,-320 5171.8025,-320 5171.8025,-316 5167.8025,-316 "/>
<polyline fill="none" stroke="#069302" points="5167.8025,-296 5171.8025,-296 5171.8025,-292 5167.8025,-292 "/>
<text text-anchor="middle" x="5243.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_check_mean.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_cpt_en.vhd -->
<g id="node53" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_cpt_en.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5451.7222,-324 5337.6382,-324 5337.6382,-320 5333.6382,-320 5333.6382,-316 5337.6382,-316 5337.6382,-296 5333.6382,-296 5333.6382,-292 5337.6382,-292 5337.6382,-288 5451.7222,-288 5451.7222,-324"/>
<polyline fill="none" stroke="#069302" points="5337.6382,-320 5341.6382,-320 5341.6382,-316 5337.6382,-316 "/>
<polyline fill="none" stroke="#069302" points="5337.6382,-296 5341.6382,-296 5341.6382,-292 5337.6382,-292 "/>
<text text-anchor="middle" x="5394.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_cpt_en.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd -->
<g id="node54" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5600.0425,-324 5469.3179,-324 5469.3179,-320 5465.3179,-320 5465.3179,-316 5469.3179,-316 5469.3179,-296 5465.3179,-296 5465.3179,-292 5469.3179,-292 5469.3179,-288 5600.0425,-288 5600.0425,-324"/>
<polyline fill="none" stroke="#069302" points="5469.3179,-320 5473.3179,-320 5473.3179,-316 5469.3179,-316 "/>
<polyline fill="none" stroke="#069302" points="5469.3179,-296 5473.3179,-296 5473.3179,-292 5469.3179,-292 "/>
<text text-anchor="middle" x="5534.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_dual_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd -->
<g id="node58" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5295.8051,-252 5199.5553,-252 5199.5553,-248 5195.5553,-248 5195.5553,-244 5199.5553,-244 5199.5553,-224 5195.5553,-224 5195.5553,-220 5199.5553,-220 5199.5553,-216 5295.8051,-216 5295.8051,-252"/>
<polyline fill="none" stroke="#069302" points="5199.5553,-248 5203.5553,-248 5203.5553,-244 5199.5553,-244 "/>
<polyline fill="none" stroke="#069302" points="5199.5553,-224 5203.5553,-224 5203.5553,-220 5199.5553,-220 "/>
<text text-anchor="middle" x="5247.6802" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd -->
<g id="edge42" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd</title>
<path fill="none" stroke="#000000" d="M5469.1963,-289.572C5419.9256,-277.2114 5353.0253,-260.428 5305.6751,-248.5492"/>
<polygon fill="#000000" stroke="#000000" points="5306.4323,-245.1308 5295.8812,-246.0922 5304.729,-251.9204 5306.4323,-245.1308"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_gen_new_flow.vhd -->
<g id="node55" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_gen_new_flow.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5150.6732,-324 4988.6872,-324 4988.6872,-320 4984.6872,-320 4984.6872,-316 4988.6872,-316 4988.6872,-296 4984.6872,-296 4984.6872,-292 4988.6872,-292 4988.6872,-288 5150.6732,-288 5150.6732,-324"/>
<polyline fill="none" stroke="#069302" points="4988.6872,-320 4992.6872,-320 4992.6872,-316 4988.6872,-316 "/>
<polyline fill="none" stroke="#069302" points="4988.6872,-296 4992.6872,-296 4992.6872,-292 4988.6872,-292 "/>
<text text-anchor="middle" x="5069.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cvb_gen_new_flow.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_check_mean.vhd -->
<g id="edge45" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_check_mean.vhd</title>
<path fill="none" stroke="#000000" d="M5248.1661,-359.8314C5247.5244,-352.131 5246.7614,-342.9743 5246.0483,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="5249.5331,-334.088 5245.2146,-324.4133 5242.5573,-334.6694 5249.5331,-334.088"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_cpt_en.vhd -->
<g id="edge43" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_cpt_en.vhd</title>
<path fill="none" stroke="#000000" d="M5286.2698,-359.8314C5305.4041,-350.3302 5329.0031,-338.6121 5349.2924,-328.5374"/>
<polygon fill="#000000" stroke="#000000" points="5350.9537,-331.6203 5358.3537,-324.038 5347.8405,-325.3506 5350.9537,-331.6203"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd -->
<g id="edge44" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_dual_ram.vhd</title>
<path fill="none" stroke="#000000" d="M5300.1497,-362.3719C5303.0306,-361.5518 5305.8892,-360.7554 5308.6802,-360 5372.6829,-342.6764 5391.5029,-340.3865 5459.3994,-324.2884"/>
<polygon fill="#000000" stroke="#000000" points="5460.4009,-327.6478 5469.3154,-321.9223 5458.7761,-320.8389 5460.4009,-327.6478"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_gen_new_flow.vhd -->
<g id="edge46" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_gen_new_flow.vhd</title>
<path fill="none" stroke="#000000" d="M5204.2586,-359.8314C5179.9707,-350.1162 5149.888,-338.0831 5124.3282,-327.8592"/>
<polygon fill="#000000" stroke="#000000" points="5125.3598,-324.5023 5114.7752,-324.038 5122.7601,-331.0016 5125.3598,-324.5023"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readComplexFromFile.vhd -->
<g id="node60" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readComplexFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3713.0708,-468 3532.2896,-468 3532.2896,-464 3528.2896,-464 3528.2896,-460 3532.2896,-460 3532.2896,-440 3528.2896,-440 3528.2896,-436 3532.2896,-436 3532.2896,-432 3713.0708,-432 3713.0708,-468"/>
<polyline fill="none" stroke="#069302" points="3532.2896,-464 3536.2896,-464 3536.2896,-460 3532.2896,-460 "/>
<polyline fill="none" stroke="#069302" points="3532.2896,-440 3536.2896,-440 3536.2896,-436 3532.2896,-436 "/>
<text text-anchor="middle" x="3622.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readComplexFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd -->
<g id="node131" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4039.0708,-396 3858.2896,-396 3858.2896,-392 3854.2896,-392 3854.2896,-388 3858.2896,-388 3858.2896,-368 3854.2896,-368 3854.2896,-364 3858.2896,-364 3858.2896,-360 4039.0708,-360 4039.0708,-396"/>
<polyline fill="none" stroke="#069302" points="3858.2896,-392 3862.2896,-392 3862.2896,-388 3858.2896,-388 "/>
<polyline fill="none" stroke="#069302" points="3858.2896,-368 3862.2896,-368 3862.2896,-364 3858.2896,-364 "/>
<text text-anchor="middle" x="3948.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readComplexFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readComplexFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd -->
<g id="edge47" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readComplexFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3704.523,-431.9243C3750.921,-421.6769 3809.0977,-408.828 3857.0233,-398.2432"/>
<polygon fill="#000000" stroke="#000000" points="3858.0767,-401.595 3867.0866,-396.0207 3856.567,-394.7597 3858.0767,-401.595"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readFromFile.vhd -->
<g id="node61" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4407.3496,-468 4282.0108,-468 4282.0108,-464 4278.0108,-464 4278.0108,-460 4282.0108,-460 4282.0108,-440 4278.0108,-440 4278.0108,-436 4282.0108,-436 4282.0108,-432 4407.3496,-432 4407.3496,-468"/>
<polyline fill="none" stroke="#069302" points="4282.0108,-464 4286.0108,-464 4286.0108,-460 4282.0108,-460 "/>
<polyline fill="none" stroke="#069302" points="4282.0108,-440 4286.0108,-440 4286.0108,-436 4282.0108,-436 "/>
<text text-anchor="middle" x="4344.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="node274" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4263.3496,-396 4138.0108,-396 4138.0108,-392 4134.0108,-392 4134.0108,-388 4138.0108,-388 4138.0108,-368 4134.0108,-368 4134.0108,-364 4138.0108,-364 4138.0108,-360 4263.3496,-360 4263.3496,-396"/>
<polyline fill="none" stroke="#069302" points="4138.0108,-392 4142.0108,-392 4142.0108,-388 4138.0108,-388 "/>
<polyline fill="none" stroke="#069302" points="4138.0108,-368 4142.0108,-368 4142.0108,-364 4138.0108,-364 "/>
<text text-anchor="middle" x="4200.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge48" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M4308.3429,-431.8314C4289.3406,-422.3302 4265.9044,-410.6121 4245.755,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="4247.2657,-397.3797 4236.7562,-396.038 4244.1352,-403.6407 4247.2657,-397.3797"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd -->
<g id="node62" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5305.1128,-468 5194.2476,-468 5194.2476,-464 5190.2476,-464 5190.2476,-460 5194.2476,-460 5194.2476,-440 5190.2476,-440 5190.2476,-436 5194.2476,-436 5194.2476,-432 5305.1128,-432 5305.1128,-468"/>
<polyline fill="none" stroke="#069302" points="5194.2476,-464 5198.2476,-464 5198.2476,-460 5194.2476,-460 "/>
<polyline fill="none" stroke="#069302" points="5194.2476,-440 5198.2476,-440 5198.2476,-436 5194.2476,-436 "/>
<text text-anchor="middle" x="5249.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_cvb_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd -->
<g id="edge50" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_logic.vhd</title>
<path fill="none" stroke="#000000" d="M5249.6802,-431.8314C5249.6802,-424.131 5249.6802,-414.9743 5249.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="5253.1803,-406.4132 5249.6802,-396.4133 5246.1803,-406.4133 5253.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd -->
<g id="edge51" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/hdl/cvb_ram.vhd</title>
<path fill="none" stroke="#000000" d="M5194.222,-432.025C5122.5802,-407.5517 5004.1327,-362.3953 4979.6802,-324 4971.0854,-310.5045 4969.5453,-300.3807 4979.6802,-288 5005.6491,-256.2767 5118.6117,-242.7778 5189.3321,-237.3531"/>
<polygon fill="#000000" stroke="#000000" points="5189.7277,-240.8336 5199.4443,-236.6102 5189.2147,-233.8524 5189.7277,-240.8336"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd -->
<g id="edge49" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/check_valid_burst/simulation/top_cvb_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M5194.1986,-433.7085C5190.9941,-433.0573 5187.8052,-432.4791 5184.6802,-432 4720.4969,-360.8408 4597.2365,-427.3806 4128.6802,-396 4102.9531,-394.277 4075.2141,-391.8078 4049.3997,-389.2482"/>
<polygon fill="#000000" stroke="#000000" points="4049.5306,-385.7438 4039.2306,-388.2256 4048.8302,-392.7087 4049.5306,-385.7438"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/clkChangeComplex/hdl/clkChangeComplex.vhd -->
<g id="node63" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/clkChangeComplex/hdl/clkChangeComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8929.4839,-468 8765.8765,-468 8765.8765,-464 8761.8765,-464 8761.8765,-460 8765.8765,-460 8765.8765,-440 8761.8765,-440 8761.8765,-436 8765.8765,-436 8765.8765,-432 8929.4839,-432 8929.4839,-468"/>
<polyline fill="none" stroke="#069302" points="8765.8765,-464 8769.8765,-464 8769.8765,-460 8765.8765,-460 "/>
<polyline fill="none" stroke="#069302" points="8765.8765,-440 8769.8765,-440 8769.8765,-436 8765.8765,-436 "/>
<text text-anchor="middle" x="8847.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">clkChangeComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/complexToAxiStream/hdl/complexToAxiStream.vhd -->
<g id="node64" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/complexToAxiStream/hdl/complexToAxiStream.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9123.6436,-468 8947.7168,-468 8947.7168,-464 8943.7168,-464 8943.7168,-460 8947.7168,-460 8947.7168,-440 8943.7168,-440 8943.7168,-436 8947.7168,-436 8947.7168,-432 9123.6436,-432 9123.6436,-468"/>
<polyline fill="none" stroke="#069302" points="8947.7168,-464 8951.7168,-464 8951.7168,-460 8947.7168,-460 "/>
<polyline fill="none" stroke="#069302" points="8947.7168,-440 8951.7168,-440 8951.7168,-436 8947.7168,-436 "/>
<text text-anchor="middle" x="9035.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">complexToAxiStream.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/convertComplexToReal/hdl/convertComplexToReal.vhd -->
<g id="node65" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/convertComplexToReal/hdl/convertComplexToReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9329.8705,-468 9141.4899,-468 9141.4899,-464 9137.4899,-464 9137.4899,-460 9141.4899,-460 9141.4899,-440 9137.4899,-440 9137.4899,-436 9141.4899,-436 9141.4899,-432 9329.8705,-432 9329.8705,-468"/>
<polyline fill="none" stroke="#069302" points="9141.4899,-464 9145.4899,-464 9145.4899,-460 9141.4899,-460 "/>
<polyline fill="none" stroke="#069302" points="9141.4899,-440 9145.4899,-440 9145.4899,-436 9141.4899,-436 "/>
<text text-anchor="middle" x="9235.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">convertComplexToReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/convertRealToComplex/hdl/convertRealToComplex.vhd -->
<g id="node66" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/convertRealToComplex/hdl/convertRealToComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9536.8705,-468 9348.4899,-468 9348.4899,-464 9344.4899,-464 9344.4899,-460 9348.4899,-460 9348.4899,-440 9344.4899,-440 9344.4899,-436 9348.4899,-436 9348.4899,-432 9536.8705,-432 9536.8705,-468"/>
<polyline fill="none" stroke="#069302" points="9348.4899,-464 9352.4899,-464 9352.4899,-460 9348.4899,-460 "/>
<polyline fill="none" stroke="#069302" points="9348.4899,-440 9352.4899,-440 9352.4899,-436 9348.4899,-436 "/>
<text text-anchor="middle" x="9442.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">convertRealToComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan.vhd -->
<g id="node67" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9663.7616,-468 9555.5988,-468 9555.5988,-464 9551.5988,-464 9551.5988,-460 9555.5988,-460 9555.5988,-440 9551.5988,-440 9551.5988,-436 9555.5988,-436 9555.5988,-432 9663.7616,-432 9663.7616,-468"/>
<polyline fill="none" stroke="#069302" points="9555.5988,-464 9559.5988,-464 9559.5988,-460 9555.5988,-460 "/>
<polyline fill="none" stroke="#069302" points="9555.5988,-440 9559.5988,-440 9559.5988,-436 9555.5988,-436 "/>
<text text-anchor="middle" x="9609.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cordicAtan.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan_impl.vhd -->
<g id="node68" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan_impl.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9680.6998,-396 9538.6606,-396 9538.6606,-392 9534.6606,-392 9534.6606,-388 9538.6606,-388 9538.6606,-368 9534.6606,-368 9534.6606,-364 9538.6606,-364 9538.6606,-360 9680.6998,-360 9680.6998,-396"/>
<polyline fill="none" stroke="#069302" points="9538.6606,-392 9542.6606,-392 9542.6606,-388 9538.6606,-388 "/>
<polyline fill="none" stroke="#069302" points="9538.6606,-368 9542.6606,-368 9542.6606,-364 9538.6606,-364 "/>
<text text-anchor="middle" x="9609.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cordicAtan_impl.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan_impl.vhd -->
<g id="edge52" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cordicAtan/hdl/cordicAtan_impl.vhd</title>
<path fill="none" stroke="#000000" d="M9609.6802,-431.8314C9609.6802,-424.131 9609.6802,-414.9743 9609.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="9613.1803,-406.4132 9609.6802,-396.4133 9606.1803,-406.4133 9613.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/hdl/cplx_conj.v -->
<g id="node69" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/hdl/cplx_conj.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9784.4147,-396 9698.9457,-396 9698.9457,-392 9694.9457,-392 9694.9457,-388 9698.9457,-388 9698.9457,-368 9694.9457,-368 9694.9457,-364 9698.9457,-364 9698.9457,-360 9784.4147,-360 9784.4147,-396"/>
<polyline fill="none" stroke="#069302" points="9698.9457,-392 9702.9457,-392 9702.9457,-388 9698.9457,-388 "/>
<polyline fill="none" stroke="#069302" points="9698.9457,-368 9702.9457,-368 9702.9457,-364 9698.9457,-364 "/>
<text text-anchor="middle" x="9741.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">cplx_conj.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/simulation/top_dut.v -->
<g id="node70" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/simulation/top_dut.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="9778.2662,-468 9705.0942,-468 9705.0942,-464 9701.0942,-464 9701.0942,-460 9705.0942,-460 9705.0942,-440 9701.0942,-440 9701.0942,-436 9705.0942,-436 9705.0942,-432 9778.2662,-432 9778.2662,-468"/>
<polyline fill="none" stroke="#069302" points="9705.0942,-464 9709.0942,-464 9709.0942,-460 9705.0942,-460 "/>
<polyline fill="none" stroke="#069302" points="9705.0942,-440 9709.0942,-440 9709.0942,-436 9705.0942,-436 "/>
<text text-anchor="middle" x="9741.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dut.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/simulation/top_dut.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/hdl/cplx_conj.v -->
<g id="edge53" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/simulation/top_dut.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cplx_conj/hdl/cplx_conj.v</title>
<path fill="none" stroke="#000000" d="M9741.6802,-431.8314C9741.6802,-424.131 9741.6802,-414.9743 9741.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="9745.1803,-406.4132 9741.6802,-396.4133 9738.1803,-406.4133 9745.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd -->
<g id="node71" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10820.2821,-396 10593.0783,-396 10593.0783,-392 10589.0783,-392 10589.0783,-388 10593.0783,-388 10593.0783,-368 10589.0783,-368 10589.0783,-364 10593.0783,-364 10593.0783,-360 10820.2821,-360 10820.2821,-396"/>
<polyline fill="none" stroke="#069302" points="10593.0783,-392 10597.0783,-392 10597.0783,-388 10593.0783,-388 "/>
<polyline fill="none" stroke="#069302" points="10593.0783,-368 10597.0783,-368 10597.0783,-364 10593.0783,-364 "/>
<text text-anchor="middle" x="10706.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_dataComplex_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd -->
<g id="node72" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10435.61,-468 10233.7504,-468 10233.7504,-464 10229.7504,-464 10229.7504,-460 10233.7504,-460 10233.7504,-440 10229.7504,-440 10229.7504,-436 10233.7504,-436 10233.7504,-432 10435.61,-432 10435.61,-468"/>
<polyline fill="none" stroke="#069302" points="10233.7504,-464 10237.7504,-464 10237.7504,-460 10233.7504,-460 "/>
<polyline fill="none" stroke="#069302" points="10233.7504,-440 10237.7504,-440 10237.7504,-436 10233.7504,-436 "/>
<text text-anchor="middle" x="10334.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd -->
<g id="edge57" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M10428.0713,-431.9243C10481.4594,-421.5911 10548.514,-408.6128 10603.4605,-397.978"/>
<polygon fill="#000000" stroke="#000000" points="10604.4206,-401.3572 10613.5733,-396.0207 10603.0904,-394.4848 10604.4206,-401.3572"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_handCom.vhd -->
<g id="node73" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10073.0731,-396 9802.2873,-396 9802.2873,-392 9798.2873,-392 9798.2873,-388 9802.2873,-388 9802.2873,-368 9798.2873,-368 9798.2873,-364 9802.2873,-364 9802.2873,-360 10073.0731,-360 10073.0731,-396"/>
<polyline fill="none" stroke="#069302" points="9802.2873,-392 9806.2873,-392 9806.2873,-388 9802.2873,-388 "/>
<polyline fill="none" stroke="#069302" points="9802.2873,-368 9806.2873,-368 9806.2873,-364 9802.2873,-364 "/>
<text text-anchor="middle" x="9937.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_dma_direct_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_handCom.vhd -->
<g id="edge54" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M10235.2687,-431.9707C10178.0588,-421.5951 10106.0796,-408.5409 10047.2425,-397.8702"/>
<polygon fill="#000000" stroke="#000000" points="10047.6325,-394.384 10037.1684,-396.0432 10046.3833,-401.2716 10047.6325,-394.384"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_sync.vhd -->
<g id="node74" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_sync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10329.1757,-396 10090.1847,-396 10090.1847,-392 10086.1847,-392 10086.1847,-388 10090.1847,-388 10090.1847,-368 10086.1847,-368 10086.1847,-364 10090.1847,-364 10090.1847,-360 10329.1757,-360 10329.1757,-396"/>
<polyline fill="none" stroke="#069302" points="10090.1847,-392 10094.1847,-392 10094.1847,-388 10090.1847,-388 "/>
<polyline fill="none" stroke="#069302" points="10090.1847,-368 10094.1847,-368 10094.1847,-364 10090.1847,-364 "/>
<text text-anchor="middle" x="10209.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_dma_direct_sync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_sync.vhd -->
<g id="edge55" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct_sync.vhd</title>
<path fill="none" stroke="#000000" d="M10303.1374,-431.8314C10287.0011,-422.5368 10267.1816,-411.1208 10249.953,-401.1971"/>
<polygon fill="#000000" stroke="#000000" points="10251.6252,-398.1212 10241.2129,-396.1628 10248.1313,-404.187 10251.6252,-398.1212"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/wb_dataComplex_dma_direct.vhd -->
<g id="node75" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/wb_dataComplex_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10574.2821,-396 10347.0783,-396 10347.0783,-392 10343.0783,-392 10343.0783,-388 10347.0783,-388 10347.0783,-368 10343.0783,-368 10343.0783,-364 10347.0783,-364 10347.0783,-360 10574.2821,-360 10574.2821,-396"/>
<polyline fill="none" stroke="#069302" points="10347.0783,-392 10351.0783,-392 10351.0783,-388 10347.0783,-388 "/>
<polyline fill="none" stroke="#069302" points="10347.0783,-368 10351.0783,-368 10351.0783,-364 10347.0783,-364 "/>
<text text-anchor="middle" x="10460.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_dataComplex_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/wb_dataComplex_dma_direct.vhd -->
<g id="edge56" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/dataComplex_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/wb_dataComplex_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M10366.4753,-431.8314C10382.7407,-422.5368 10402.7188,-411.1208 10420.0853,-401.1971"/>
<polygon fill="#000000" stroke="#000000" points="10421.9493,-404.1631 10428.8953,-396.1628 10418.4763,-398.0854 10421.9493,-404.1631"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd -->
<g id="node76" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10868.1635,-468 10741.1969,-468 10741.1969,-464 10737.1969,-464 10737.1969,-460 10741.1969,-460 10741.1969,-440 10737.1969,-440 10737.1969,-436 10741.1969,-436 10741.1969,-432 10868.1635,-432 10868.1635,-468"/>
<polyline fill="none" stroke="#069302" points="10741.1969,-464 10745.1969,-464 10745.1969,-460 10741.1969,-460 "/>
<polyline fill="none" stroke="#069302" points="10741.1969,-440 10745.1969,-440 10745.1969,-436 10741.1969,-436 "/>
<text text-anchor="middle" x="10804.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dataDma.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd -->
<g id="edge59" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/hdl/axi_dataComplex_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M10779.9507,-431.8314C10767.764,-422.8779 10752.8979,-411.9558 10739.749,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="10741.5329,-399.263 10731.4018,-396.1628 10737.3884,-404.9042 10741.5329,-399.263"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd -->
<g id="node91" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="10965.1635,-396 10838.1969,-396 10838.1969,-392 10834.1969,-392 10834.1969,-388 10838.1969,-388 10838.1969,-368 10834.1969,-368 10834.1969,-364 10838.1969,-364 10838.1969,-360 10965.1635,-360 10965.1635,-396"/>
<polyline fill="none" stroke="#069302" points="10838.1969,-392 10842.1969,-392 10842.1969,-388 10838.1969,-388 "/>
<polyline fill="none" stroke="#069302" points="10838.1969,-368 10842.1969,-368 10842.1969,-364 10838.1969,-364 "/>
<text text-anchor="middle" x="10901.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dataDma.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd -->
<g id="edge58" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd</title>
<path fill="none" stroke="#000000" d="M10829.1574,-431.8314C10841.2197,-422.8779 10855.9342,-411.9558 10868.9488,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="10871.2672,-404.9335 10877.2108,-396.1628 10867.095,-399.3127 10871.2672,-404.9335"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_handCom.vhd -->
<g id="node77" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11539.5592,-396 11345.8012,-396 11345.8012,-392 11341.8012,-392 11341.8012,-388 11345.8012,-388 11345.8012,-368 11341.8012,-368 11341.8012,-364 11345.8012,-364 11345.8012,-360 11539.5592,-360 11539.5592,-396"/>
<polyline fill="none" stroke="#069302" points="11345.8012,-392 11349.8012,-392 11349.8012,-388 11345.8012,-388 "/>
<polyline fill="none" stroke="#069302" points="11345.8012,-368 11349.8012,-368 11349.8012,-364 11345.8012,-364 "/>
<text text-anchor="middle" x="11442.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd -->
<g id="node78" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11893.6577,-324 11731.7027,-324 11731.7027,-320 11727.7027,-320 11727.7027,-316 11731.7027,-316 11731.7027,-296 11727.7027,-296 11727.7027,-292 11731.7027,-292 11731.7027,-288 11893.6577,-288 11893.6577,-324"/>
<polyline fill="none" stroke="#069302" points="11731.7027,-320 11735.7027,-320 11735.7027,-316 11731.7027,-316 "/>
<polyline fill="none" stroke="#069302" points="11731.7027,-296 11735.7027,-296 11735.7027,-292 11731.7027,-292 "/>
<text text-anchor="middle" x="11812.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_resizer.vhd -->
<g id="node79" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_resizer.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11704.8719,-252 11530.4885,-252 11530.4885,-248 11526.4885,-248 11526.4885,-244 11530.4885,-244 11530.4885,-224 11526.4885,-224 11526.4885,-220 11530.4885,-220 11530.4885,-216 11704.8719,-216 11704.8719,-252"/>
<polyline fill="none" stroke="#069302" points="11530.4885,-248 11534.4885,-248 11534.4885,-244 11530.4885,-244 "/>
<polyline fill="none" stroke="#069302" points="11530.4885,-224 11534.4885,-224 11534.4885,-220 11530.4885,-220 "/>
<text text-anchor="middle" x="11617.6802" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_resizer.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_resizer.vhd -->
<g id="edge61" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_resizer.vhd</title>
<path fill="none" stroke="#000000" d="M11763.7252,-287.9243C11737.1834,-278.1243 11704.1979,-265.945 11676.2944,-255.6422"/>
<polygon fill="#000000" stroke="#000000" points="11677.2487,-252.2636 11666.6554,-252.0831 11674.824,-258.8303 11677.2487,-252.2636"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_storage.vhd -->
<g id="node80" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_storage.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11902.5606,-252 11722.7998,-252 11722.7998,-248 11718.7998,-248 11718.7998,-244 11722.7998,-244 11722.7998,-224 11718.7998,-224 11718.7998,-220 11722.7998,-220 11722.7998,-216 11902.5606,-216 11902.5606,-252"/>
<polyline fill="none" stroke="#069302" points="11722.7998,-248 11726.7998,-248 11726.7998,-244 11722.7998,-244 "/>
<polyline fill="none" stroke="#069302" points="11722.7998,-224 11726.7998,-224 11726.7998,-220 11722.7998,-220 "/>
<text text-anchor="middle" x="11812.6802" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_storage.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_storage.vhd -->
<g id="edge62" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_storage.vhd</title>
<path fill="none" stroke="#000000" d="M11812.6802,-287.8314C11812.6802,-280.131 11812.6802,-270.9743 11812.6802,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="11816.1803,-262.4132 11812.6802,-252.4133 11809.1803,-262.4133 11816.1803,-262.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_sync.vhd -->
<g id="node81" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_sync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12081.6619,-252 11919.6985,-252 11919.6985,-248 11915.6985,-248 11915.6985,-244 11919.6985,-244 11919.6985,-224 11915.6985,-224 11915.6985,-220 11919.6985,-220 11919.6985,-216 12081.6619,-216 12081.6619,-252"/>
<polyline fill="none" stroke="#069302" points="11919.6985,-248 11923.6985,-248 11923.6985,-244 11919.6985,-244 "/>
<polyline fill="none" stroke="#069302" points="11919.6985,-224 11923.6985,-224 11923.6985,-220 11919.6985,-220 "/>
<text text-anchor="middle" x="12000.6802" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_sync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_sync.vhd -->
<g id="edge60" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_sync.vhd</title>
<path fill="none" stroke="#000000" d="M11860.1205,-287.8314C11885.5997,-278.0734 11917.1846,-265.977 11943.9559,-255.7242"/>
<polygon fill="#000000" stroke="#000000" points="11945.4942,-258.883 11953.581,-252.038 11942.9906,-252.346 11945.4942,-258.883"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd -->
<g id="node82" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11721.9384,-468 11545.422,-468 11545.422,-464 11541.422,-464 11541.422,-460 11545.422,-460 11545.422,-440 11541.422,-440 11541.422,-436 11545.422,-436 11545.422,-432 11721.9384,-432 11721.9384,-468"/>
<polyline fill="none" stroke="#069302" points="11545.422,-464 11549.422,-464 11549.422,-460 11545.422,-460 "/>
<polyline fill="none" stroke="#069302" points="11545.422,-440 11549.422,-440 11549.422,-436 11545.422,-436 "/>
<text text-anchor="middle" x="11633.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_to_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_handCom.vhd -->
<g id="edge65" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M11585.4828,-431.8314C11559.4836,-422.0306 11527.2266,-409.8709 11499.9521,-399.5894"/>
<polygon fill="#000000" stroke="#000000" points="11501.1228,-396.2904 11490.531,-396.038 11498.6536,-402.8404 11501.1228,-396.2904"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd -->
<g id="node83" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11709.8345,-396 11557.5259,-396 11557.5259,-392 11553.5259,-392 11553.5259,-388 11557.5259,-388 11557.5259,-368 11553.5259,-368 11553.5259,-364 11557.5259,-364 11557.5259,-360 11709.8345,-360 11709.8345,-396"/>
<polyline fill="none" stroke="#069302" points="11557.5259,-392 11561.5259,-392 11561.5259,-388 11557.5259,-388 "/>
<polyline fill="none" stroke="#069302" points="11557.5259,-368 11561.5259,-368 11561.5259,-364 11557.5259,-364 "/>
<text text-anchor="middle" x="11633.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataComplex_top.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd -->
<g id="edge64" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd</title>
<path fill="none" stroke="#000000" d="M11633.6802,-431.8314C11633.6802,-424.131 11633.6802,-414.9743 11633.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="11637.1803,-406.4132 11633.6802,-396.4133 11630.1803,-406.4133 11637.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/wb_dataComplex.vhd -->
<g id="node84" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/wb_dataComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11877.7684,-396 11727.592,-396 11727.592,-392 11723.592,-392 11723.592,-388 11727.592,-388 11727.592,-368 11723.592,-368 11723.592,-364 11727.592,-364 11727.592,-360 11877.7684,-360 11877.7684,-396"/>
<polyline fill="none" stroke="#069302" points="11727.592,-392 11731.592,-392 11731.592,-388 11727.592,-388 "/>
<polyline fill="none" stroke="#069302" points="11727.592,-368 11731.592,-368 11731.592,-364 11727.592,-364 "/>
<text text-anchor="middle" x="11802.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_dataComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/wb_dataComplex.vhd -->
<g id="edge63" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/wb_dataComplex.vhd</title>
<path fill="none" stroke="#000000" d="M11676.326,-431.8314C11699.0292,-422.159 11727.1253,-410.1891 11751.0544,-399.9944"/>
<polygon fill="#000000" stroke="#000000" points="11752.513,-403.1775 11760.341,-396.038 11749.7693,-396.7376 11752.513,-403.1775"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd -->
<g id="edge66" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd</title>
<path fill="none" stroke="#000000" d="M11678.8495,-359.8314C11703.0025,-350.1162 11732.918,-338.0831 11758.3358,-327.8592"/>
<polygon fill="#000000" stroke="#000000" points="11759.8643,-331.017 11767.8358,-324.038 11757.252,-324.5227 11759.8643,-331.017"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/simulation/top_data_subtop_tb.vhd -->
<g id="node85" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/simulation/top_data_subtop_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12061.8723,-396 11895.4881,-396 11895.4881,-392 11891.4881,-392 11891.4881,-388 11895.4881,-388 11895.4881,-368 11891.4881,-368 11891.4881,-364 11895.4881,-364 11895.4881,-360 12061.8723,-360 12061.8723,-396"/>
<polyline fill="none" stroke="#069302" points="11895.4881,-392 11899.4881,-392 11899.4881,-388 11895.4881,-388 "/>
<polyline fill="none" stroke="#069302" points="11895.4881,-368 11899.4881,-368 11899.4881,-364 11895.4881,-364 "/>
<text text-anchor="middle" x="11978.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_data_subtop_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/simulation/top_data_subtop_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd -->
<g id="edge67" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/simulation/top_data_subtop_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataComplex_to_ram/hdl/dataComplex_logic.vhd</title>
<path fill="none" stroke="#000000" d="M11936.7914,-359.8314C11914.5899,-350.2018 11887.138,-338.295 11863.7018,-328.1299"/>
<polygon fill="#000000" stroke="#000000" points="11864.8347,-324.8062 11854.2678,-324.038 11862.0493,-331.2282 11864.8347,-324.8062"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd -->
<g id="node86" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11002.3387,-324 10801.0217,-324 10801.0217,-320 10797.0217,-320 10797.0217,-316 10801.0217,-316 10801.0217,-296 10797.0217,-296 10797.0217,-292 10801.0217,-292 10801.0217,-288 11002.3387,-288 11002.3387,-324"/>
<polyline fill="none" stroke="#069302" points="10801.0217,-320 10805.0217,-320 10805.0217,-316 10801.0217,-316 "/>
<polyline fill="none" stroke="#069302" points="10801.0217,-296 10805.0217,-296 10805.0217,-292 10801.0217,-292 "/>
<text text-anchor="middle" x="10901.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">axi_dataReal_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd -->
<g id="node87" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11279.6675,-396 11103.6929,-396 11103.6929,-392 11099.6929,-392 11099.6929,-388 11103.6929,-388 11103.6929,-368 11099.6929,-368 11099.6929,-364 11103.6929,-364 11103.6929,-360 11279.6675,-360 11279.6675,-396"/>
<polyline fill="none" stroke="#069302" points="11103.6929,-392 11107.6929,-392 11107.6929,-388 11103.6929,-388 "/>
<polyline fill="none" stroke="#069302" points="11103.6929,-368 11107.6929,-368 11107.6929,-364 11103.6929,-364 "/>
<text text-anchor="middle" x="11191.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd -->
<g id="edge70" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M11118.8753,-359.9243C11077.86,-349.7412 11026.4979,-336.9892 10984.0193,-326.4428"/>
<polygon fill="#000000" stroke="#000000" points="10984.8122,-323.0335 10974.2635,-324.0207 10983.1255,-329.8272 10984.8122,-323.0335"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_handCom.vhd -->
<g id="node88" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11264.6296,-324 11020.7308,-324 11020.7308,-320 11016.7308,-320 11016.7308,-316 11020.7308,-316 11020.7308,-296 11016.7308,-296 11016.7308,-292 11020.7308,-292 11020.7308,-288 11264.6296,-288 11264.6296,-324"/>
<polyline fill="none" stroke="#069302" points="11020.7308,-320 11024.7308,-320 11024.7308,-316 11020.7308,-316 "/>
<polyline fill="none" stroke="#069302" points="11020.7308,-296 11024.7308,-296 11024.7308,-292 11020.7308,-292 "/>
<text text-anchor="middle" x="11142.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_dma_direct_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_handCom.vhd -->
<g id="edge68" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M11179.3154,-359.8314C11173.7293,-351.6232 11167.0172,-341.7606 11160.873,-332.7323"/>
<polygon fill="#000000" stroke="#000000" points="11163.7312,-330.7112 11155.2115,-324.4133 11157.9442,-334.6496 11163.7312,-330.7112"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_sync.vhd -->
<g id="node89" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_sync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11494.732,-324 11282.6284,-324 11282.6284,-320 11278.6284,-320 11278.6284,-316 11282.6284,-316 11282.6284,-296 11278.6284,-296 11278.6284,-292 11282.6284,-292 11282.6284,-288 11494.732,-288 11494.732,-324"/>
<polyline fill="none" stroke="#069302" points="11282.6284,-320 11286.6284,-320 11286.6284,-316 11282.6284,-316 "/>
<polyline fill="none" stroke="#069302" points="11282.6284,-296 11286.6284,-296 11286.6284,-292 11282.6284,-292 "/>
<text text-anchor="middle" x="11388.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_dma_direct_sync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_sync.vhd -->
<g id="edge71" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct_sync.vhd</title>
<path fill="none" stroke="#000000" d="M11241.1373,-359.9243C11267.9513,-350.1243 11301.2751,-337.945 11329.4649,-327.6422"/>
<polygon fill="#000000" stroke="#000000" points="11331.0118,-330.8033 11339.2027,-324.0831 11328.6089,-324.2286 11331.0118,-330.8033"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/wb_dataReal_dma_direct.vhd -->
<g id="node90" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/wb_dataReal_dma_direct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="11714.3387,-324 11513.0217,-324 11513.0217,-320 11509.0217,-320 11509.0217,-316 11513.0217,-316 11513.0217,-296 11509.0217,-296 11509.0217,-292 11513.0217,-292 11513.0217,-288 11714.3387,-288 11714.3387,-324"/>
<polyline fill="none" stroke="#069302" points="11513.0217,-320 11517.0217,-320 11517.0217,-316 11513.0217,-316 "/>
<polyline fill="none" stroke="#069302" points="11513.0217,-296 11517.0217,-296 11517.0217,-292 11513.0217,-292 "/>
<text text-anchor="middle" x="11613.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_dataReal_dma_direct.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/wb_dataReal_dma_direct.vhd -->
<g id="edge69" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/dataReal_dma_direct.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/wb_dataReal_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M11279.6316,-362.9941C11344.4418,-351.9364 11433.0599,-336.8167 11502.736,-324.9289"/>
<polygon fill="#000000" stroke="#000000" points="11503.6047,-328.3313 11512.8736,-323.1992 11502.4273,-321.431 11503.6047,-328.3313"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd -->
<g id="edge72" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/simulation/top_dataDma.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_dma_direct/hdl/axi_dataReal_dma_direct.vhd</title>
<path fill="none" stroke="#000000" d="M10901.6802,-359.8314C10901.6802,-352.131 10901.6802,-342.9743 10901.6802,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="10905.1803,-334.4132 10901.6802,-324.4133 10898.1803,-334.4133 10905.1803,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_handCom.vhd -->
<g id="node92" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12344.1156,-396 12177.2448,-396 12177.2448,-392 12173.2448,-392 12173.2448,-388 12177.2448,-388 12177.2448,-368 12173.2448,-368 12173.2448,-364 12177.2448,-364 12177.2448,-360 12344.1156,-360 12344.1156,-396"/>
<polyline fill="none" stroke="#069302" points="12177.2448,-392 12181.2448,-392 12181.2448,-388 12177.2448,-388 "/>
<polyline fill="none" stroke="#069302" points="12177.2448,-368 12181.2448,-368 12181.2448,-364 12177.2448,-364 "/>
<text text-anchor="middle" x="12260.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd -->
<g id="node93" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12492.2138,-324 12357.1466,-324 12357.1466,-320 12353.1466,-320 12353.1466,-316 12357.1466,-316 12357.1466,-296 12353.1466,-296 12353.1466,-292 12357.1466,-292 12357.1466,-288 12492.2138,-288 12492.2138,-324"/>
<polyline fill="none" stroke="#069302" points="12357.1466,-320 12361.1466,-320 12361.1466,-316 12357.1466,-316 "/>
<polyline fill="none" stroke="#069302" points="12357.1466,-296 12361.1466,-296 12361.1466,-292 12357.1466,-292 "/>
<text text-anchor="middle" x="12424.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_resizer.vhd -->
<g id="node94" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_resizer.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12329.9286,-252 12181.4318,-252 12181.4318,-248 12177.4318,-248 12177.4318,-244 12181.4318,-244 12181.4318,-224 12177.4318,-224 12177.4318,-220 12181.4318,-220 12181.4318,-216 12329.9286,-216 12329.9286,-252"/>
<polyline fill="none" stroke="#069302" points="12181.4318,-248 12185.4318,-248 12185.4318,-244 12181.4318,-244 "/>
<polyline fill="none" stroke="#069302" points="12181.4318,-224 12185.4318,-224 12185.4318,-220 12181.4318,-220 "/>
<text text-anchor="middle" x="12255.6802" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_resizer.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_resizer.vhd -->
<g id="edge73" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_resizer.vhd</title>
<path fill="none" stroke="#000000" d="M12382.0344,-287.8314C12359.3312,-278.159 12331.2351,-266.1891 12307.306,-255.9944"/>
<polygon fill="#000000" stroke="#000000" points="12308.5911,-252.7376 12298.0194,-252.038 12305.8474,-259.1775 12308.5911,-252.7376"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_storage.vhd -->
<g id="node95" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_storage.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12501.117,-252 12348.2434,-252 12348.2434,-248 12344.2434,-248 12344.2434,-244 12348.2434,-244 12348.2434,-224 12344.2434,-224 12344.2434,-220 12348.2434,-220 12348.2434,-216 12501.117,-216 12501.117,-252"/>
<polyline fill="none" stroke="#069302" points="12348.2434,-248 12352.2434,-248 12352.2434,-244 12348.2434,-244 "/>
<polyline fill="none" stroke="#069302" points="12348.2434,-224 12352.2434,-224 12352.2434,-220 12348.2434,-220 "/>
<text text-anchor="middle" x="12424.6802" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_storage.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_storage.vhd -->
<g id="edge75" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_storage.vhd</title>
<path fill="none" stroke="#000000" d="M12424.6802,-287.8314C12424.6802,-280.131 12424.6802,-270.9743 12424.6802,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="12428.1803,-262.4132 12424.6802,-252.4133 12421.1803,-262.4133 12428.1803,-262.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_sync.vhd -->
<g id="node96" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_sync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12654.218,-252 12519.1424,-252 12519.1424,-248 12515.1424,-248 12515.1424,-244 12519.1424,-244 12519.1424,-224 12515.1424,-224 12515.1424,-220 12519.1424,-220 12519.1424,-216 12654.218,-216 12654.218,-252"/>
<polyline fill="none" stroke="#069302" points="12519.1424,-248 12523.1424,-248 12523.1424,-244 12519.1424,-244 "/>
<polyline fill="none" stroke="#069302" points="12519.1424,-224 12523.1424,-224 12523.1424,-220 12519.1424,-220 "/>
<text text-anchor="middle" x="12586.6802" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_sync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_sync.vhd -->
<g id="edge74" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_sync.vhd</title>
<path fill="none" stroke="#000000" d="M12465.5596,-287.8314C12487.2262,-278.2018 12514.0165,-266.295 12536.888,-256.1299"/>
<polygon fill="#000000" stroke="#000000" points="12538.3781,-259.2978 12546.0947,-252.038 12535.5351,-252.9011 12538.3781,-259.2978"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd -->
<g id="node97" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12499.4951,-468 12349.8653,-468 12349.8653,-464 12345.8653,-464 12345.8653,-460 12349.8653,-460 12349.8653,-440 12345.8653,-440 12345.8653,-436 12349.8653,-436 12349.8653,-432 12499.4951,-432 12499.4951,-468"/>
<polyline fill="none" stroke="#069302" points="12349.8653,-464 12353.8653,-464 12353.8653,-460 12349.8653,-460 "/>
<polyline fill="none" stroke="#069302" points="12349.8653,-440 12353.8653,-440 12353.8653,-436 12349.8653,-436 "/>
<text text-anchor="middle" x="12424.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_to_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_handCom.vhd -->
<g id="edge76" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M12383.2961,-431.8314C12361.362,-422.2018 12334.241,-410.295 12311.0871,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="12312.3302,-396.8532 12301.7667,-396.038 12309.5162,-403.2627 12312.3302,-396.8532"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd -->
<g id="node98" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12487.3915,-396 12361.9689,-396 12361.9689,-392 12357.9689,-392 12357.9689,-388 12361.9689,-388 12361.9689,-368 12357.9689,-368 12357.9689,-364 12361.9689,-364 12361.9689,-360 12487.3915,-360 12487.3915,-396"/>
<polyline fill="none" stroke="#069302" points="12361.9689,-392 12365.9689,-392 12365.9689,-388 12361.9689,-388 "/>
<polyline fill="none" stroke="#069302" points="12361.9689,-368 12365.9689,-368 12365.9689,-364 12361.9689,-364 "/>
<text text-anchor="middle" x="12424.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dataReal_top.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd -->
<g id="edge77" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd</title>
<path fill="none" stroke="#000000" d="M12424.6802,-431.8314C12424.6802,-424.131 12424.6802,-414.9743 12424.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="12428.1803,-406.4132 12424.6802,-396.4133 12421.1803,-406.4133 12428.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/wb_dataReal.vhd -->
<g id="node99" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/wb_dataReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12629.8247,-396 12505.5357,-396 12505.5357,-392 12501.5357,-392 12501.5357,-388 12505.5357,-388 12505.5357,-368 12501.5357,-368 12501.5357,-364 12505.5357,-364 12505.5357,-360 12629.8247,-360 12629.8247,-396"/>
<polyline fill="none" stroke="#069302" points="12505.5357,-392 12509.5357,-392 12509.5357,-388 12505.5357,-388 "/>
<polyline fill="none" stroke="#069302" points="12505.5357,-368 12509.5357,-368 12509.5357,-364 12505.5357,-364 "/>
<text text-anchor="middle" x="12567.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_dataReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/wb_dataReal.vhd -->
<g id="edge78" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_to_ram.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/wb_dataReal.vhd</title>
<path fill="none" stroke="#000000" d="M12460.7651,-431.8314C12479.4791,-422.4089 12502.5234,-410.8062 12522.4202,-400.7883"/>
<polygon fill="#000000" stroke="#000000" points="12524.2491,-403.7861 12531.6068,-396.1628 12521.101,-397.5339 12524.2491,-403.7861"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd -->
<g id="edge79" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dataReal_to_ram/hdl/dataReal_logic.vhd</title>
<path fill="none" stroke="#000000" d="M12424.6802,-359.8314C12424.6802,-352.131 12424.6802,-342.9743 12424.6802,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="12428.1803,-334.4132 12424.6802,-324.4133 12421.1803,-334.4133 12428.1803,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd -->
<g id="node100" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13221.6016,-468 13047.7588,-468 13047.7588,-464 13043.7588,-464 13043.7588,-460 13047.7588,-460 13047.7588,-440 13043.7588,-440 13043.7588,-436 13047.7588,-436 13047.7588,-432 13221.6016,-432 13221.6016,-468"/>
<polyline fill="none" stroke="#069302" points="13047.7588,-464 13051.7588,-464 13051.7588,-460 13047.7588,-460 "/>
<polyline fill="none" stroke="#069302" points="13047.7588,-440 13051.7588,-440 13051.7588,-436 13047.7588,-436 "/>
<text text-anchor="middle" x="13134.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_comm.vhd -->
<g id="node101" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="12867.4881,-396 12647.8723,-396 12647.8723,-392 12643.8723,-392 12643.8723,-388 12647.8723,-388 12647.8723,-368 12643.8723,-368 12643.8723,-364 12647.8723,-364 12647.8723,-360 12867.4881,-360 12867.4881,-396"/>
<polyline fill="none" stroke="#069302" points="12647.8723,-392 12651.8723,-392 12651.8723,-388 12647.8723,-388 "/>
<polyline fill="none" stroke="#069302" points="12647.8723,-368 12651.8723,-368 12651.8723,-364 12647.8723,-364 "/>
<text text-anchor="middle" x="12757.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_comm.vhd -->
<g id="edge81" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_comm.vhd</title>
<path fill="none" stroke="#000000" d="M13047.7154,-433.3913C12992.4189,-422.8307 12920.5065,-409.0968 12862.123,-397.9466"/>
<polygon fill="#000000" stroke="#000000" points="12862.611,-394.4767 12852.132,-396.0385 12861.2978,-401.3524 12862.611,-394.4767"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_handCom.vhd -->
<g id="node102" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13128.0647,-396 12885.2957,-396 12885.2957,-392 12881.2957,-392 12881.2957,-388 12885.2957,-388 12885.2957,-368 12881.2957,-368 12881.2957,-364 12885.2957,-364 12885.2957,-360 13128.0647,-360 13128.0647,-396"/>
<polyline fill="none" stroke="#069302" points="12885.2957,-392 12889.2957,-392 12889.2957,-388 12885.2957,-388 "/>
<polyline fill="none" stroke="#069302" points="12885.2957,-368 12889.2957,-368 12889.2957,-364 12885.2957,-364 "/>
<text text-anchor="middle" x="13006.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_handCom.vhd -->
<g id="edge82" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M13102.3804,-431.8314C13085.8568,-422.5368 13065.5616,-411.1208 13047.9195,-401.1971"/>
<polygon fill="#000000" stroke="#000000" points="13049.4014,-398.015 13038.9697,-396.1628 13045.9695,-404.116 13049.4014,-398.015"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd -->
<g id="node103" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13610.1632,-396 13399.1972,-396 13399.1972,-392 13395.1972,-392 13395.1972,-388 13399.1972,-388 13399.1972,-368 13395.1972,-368 13395.1972,-364 13399.1972,-364 13399.1972,-360 13610.1632,-360 13610.1632,-396"/>
<polyline fill="none" stroke="#069302" points="13399.1972,-392 13403.1972,-392 13403.1972,-388 13399.1972,-388 "/>
<polyline fill="none" stroke="#069302" points="13399.1972,-368 13403.1972,-368 13403.1972,-364 13399.1972,-364 "/>
<text text-anchor="middle" x="13504.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd -->
<g id="edge83" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M13221.8965,-433.0282C13275.8105,-422.5368 13345.2731,-409.0198 13401.8607,-398.0081"/>
<polygon fill="#000000" stroke="#000000" points="13402.7608,-401.3987 13411.9081,-396.0529 13401.4237,-394.5276 13402.7608,-401.3987"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_sync_slv.vhd -->
<g id="node104" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_sync_slv.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13381.5563,-396 13145.8041,-396 13145.8041,-392 13141.8041,-392 13141.8041,-388 13145.8041,-388 13145.8041,-368 13141.8041,-368 13141.8041,-364 13145.8041,-364 13145.8041,-360 13381.5563,-360 13381.5563,-396"/>
<polyline fill="none" stroke="#069302" points="13145.8041,-392 13149.8041,-392 13149.8041,-388 13145.8041,-388 "/>
<polyline fill="none" stroke="#069302" points="13145.8041,-368 13149.8041,-368 13149.8041,-364 13145.8041,-364 "/>
<text text-anchor="middle" x="13263.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delayTempoReal_axi_sync_slv.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_sync_slv.vhd -->
<g id="edge80" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_sync_slv.vhd</title>
<path fill="none" stroke="#000000" d="M13167.2323,-431.8314C13183.885,-422.5368 13204.3387,-411.1208 13222.1187,-401.1971"/>
<polygon fill="#000000" stroke="#000000" points="13224.1123,-404.0927 13231.1385,-396.1628 13220.7007,-397.9803 13224.1123,-404.0927"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/simulation/top_delayTempo_tb.vhd -->
<g id="node105" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/simulation/top_delayTempo_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13587.8457,-468 13421.5147,-468 13421.5147,-464 13417.5147,-464 13417.5147,-460 13421.5147,-460 13421.5147,-440 13417.5147,-440 13417.5147,-436 13421.5147,-436 13421.5147,-432 13587.8457,-432 13587.8457,-468"/>
<polyline fill="none" stroke="#069302" points="13421.5147,-464 13425.5147,-464 13425.5147,-460 13421.5147,-460 "/>
<polyline fill="none" stroke="#069302" points="13421.5147,-440 13425.5147,-440 13425.5147,-436 13421.5147,-436 "/>
<text text-anchor="middle" x="13504.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_delayTempo_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/simulation/top_delayTempo_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd -->
<g id="edge84" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/simulation/top_delayTempo_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/delayTempoReal_axi/hdl/delayTempoReal_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M13504.6802,-431.8314C13504.6802,-424.131 13504.6802,-414.9743 13504.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="13508.1803,-406.4132 13504.6802,-396.4133 13501.1803,-406.4133 13508.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplComplex/hdl/dupplComplex.vhd -->
<g id="node106" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplComplex/hdl/dupplComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13737.5946,-468 13605.7658,-468 13605.7658,-464 13601.7658,-464 13601.7658,-460 13605.7658,-460 13605.7658,-440 13601.7658,-440 13601.7658,-436 13605.7658,-436 13605.7658,-432 13737.5946,-432 13737.5946,-468"/>
<polyline fill="none" stroke="#069302" points="13605.7658,-464 13609.7658,-464 13609.7658,-460 13605.7658,-460 "/>
<polyline fill="none" stroke="#069302" points="13605.7658,-440 13609.7658,-440 13609.7658,-436 13605.7658,-436 "/>
<text text-anchor="middle" x="13671.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dupplComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplComplex_1_to_2/hdl/dupplComplex_1_to_2.vhd -->
<g id="node107" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplComplex_1_to_2/hdl/dupplComplex_1_to_2.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="13937.6815,-468 13755.6789,-468 13755.6789,-464 13751.6789,-464 13751.6789,-460 13755.6789,-460 13755.6789,-440 13751.6789,-440 13751.6789,-436 13755.6789,-436 13755.6789,-432 13937.6815,-432 13937.6815,-468"/>
<polyline fill="none" stroke="#069302" points="13755.6789,-464 13759.6789,-464 13759.6789,-460 13755.6789,-460 "/>
<polyline fill="none" stroke="#069302" points="13755.6789,-440 13759.6789,-440 13759.6789,-436 13755.6789,-436 "/>
<text text-anchor="middle" x="13846.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dupplComplex_1_to_2.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplReal/hdl/dupplReal.vhd -->
<g id="node108" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplReal/hdl/dupplReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14061.6525,-468 13955.7079,-468 13955.7079,-464 13951.7079,-464 13951.7079,-460 13955.7079,-460 13955.7079,-440 13951.7079,-440 13951.7079,-436 13955.7079,-436 13955.7079,-432 14061.6525,-432 14061.6525,-468"/>
<polyline fill="none" stroke="#069302" points="13955.7079,-464 13959.7079,-464 13959.7079,-460 13955.7079,-460 "/>
<polyline fill="none" stroke="#069302" points="13955.7079,-440 13959.7079,-440 13959.7079,-436 13955.7079,-436 "/>
<text text-anchor="middle" x="14008.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dupplReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplReal_1_to_2/hdl/dupplReal_1_to_2.vhd -->
<g id="node109" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/dupplReal_1_to_2/hdl/dupplReal_1_to_2.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14235.7376,-468 14079.6228,-468 14079.6228,-464 14075.6228,-464 14075.6228,-460 14079.6228,-460 14079.6228,-440 14075.6228,-440 14075.6228,-436 14079.6228,-436 14079.6228,-432 14235.7376,-432 14235.7376,-468"/>
<polyline fill="none" stroke="#069302" points="14079.6228,-464 14083.6228,-464 14083.6228,-460 14079.6228,-460 "/>
<polyline fill="none" stroke="#069302" points="14079.6228,-440 14083.6228,-440 14083.6228,-436 14079.6228,-436 "/>
<text text-anchor="middle" x="14157.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">dupplReal_1_to_2.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/hdl/expanderComplex.vhd -->
<g id="node110" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/hdl/expanderComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14423.7138,-396 14267.6466,-396 14267.6466,-392 14263.6466,-392 14263.6466,-388 14267.6466,-388 14267.6466,-368 14263.6466,-368 14263.6466,-364 14267.6466,-364 14267.6466,-360 14423.7138,-360 14423.7138,-396"/>
<polyline fill="none" stroke="#069302" points="14267.6466,-392 14271.6466,-392 14271.6466,-388 14267.6466,-388 "/>
<polyline fill="none" stroke="#069302" points="14267.6466,-368 14271.6466,-368 14271.6466,-364 14267.6466,-364 "/>
<text text-anchor="middle" x="14345.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">expanderComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/simulation/top_expanderComplex.vhd -->
<g id="node111" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/simulation/top_expanderComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14437.4524,-468 14253.908,-468 14253.908,-464 14249.908,-464 14249.908,-460 14253.908,-460 14253.908,-440 14249.908,-440 14249.908,-436 14253.908,-436 14253.908,-432 14437.4524,-432 14437.4524,-468"/>
<polyline fill="none" stroke="#069302" points="14253.908,-464 14257.908,-464 14257.908,-460 14253.908,-460 "/>
<polyline fill="none" stroke="#069302" points="14253.908,-440 14257.908,-440 14257.908,-436 14253.908,-436 "/>
<text text-anchor="middle" x="14345.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_expanderComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/simulation/top_expanderComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/hdl/expanderComplex.vhd -->
<g id="edge85" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/simulation/top_expanderComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderComplex/hdl/expanderComplex.vhd</title>
<path fill="none" stroke="#000000" d="M14345.6802,-431.8314C14345.6802,-424.131 14345.6802,-414.9743 14345.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="14349.1803,-406.4132 14345.6802,-396.4133 14342.1803,-406.4133 14349.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/hdl/expanderReal.vhd -->
<g id="node112" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/hdl/expanderReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14598.2712,-396 14469.0892,-396 14469.0892,-392 14465.0892,-392 14465.0892,-388 14469.0892,-388 14469.0892,-368 14465.0892,-368 14465.0892,-364 14469.0892,-364 14469.0892,-360 14598.2712,-360 14598.2712,-396"/>
<polyline fill="none" stroke="#069302" points="14469.0892,-392 14473.0892,-392 14473.0892,-388 14469.0892,-388 "/>
<polyline fill="none" stroke="#069302" points="14469.0892,-368 14473.0892,-368 14473.0892,-364 14469.0892,-364 "/>
<text text-anchor="middle" x="14533.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">expanderReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/simulation/top_expanderReal.vhd -->
<g id="node113" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/simulation/top_expanderReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14612.0091,-468 14455.3513,-468 14455.3513,-464 14451.3513,-464 14451.3513,-460 14455.3513,-460 14455.3513,-440 14451.3513,-440 14451.3513,-436 14455.3513,-436 14455.3513,-432 14612.0091,-432 14612.0091,-468"/>
<polyline fill="none" stroke="#069302" points="14455.3513,-464 14459.3513,-464 14459.3513,-460 14455.3513,-460 "/>
<polyline fill="none" stroke="#069302" points="14455.3513,-440 14459.3513,-440 14459.3513,-436 14455.3513,-436 "/>
<text text-anchor="middle" x="14533.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_expanderReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/simulation/top_expanderReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/hdl/expanderReal.vhd -->
<g id="edge86" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/simulation/top_expanderReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/expanderReal/hdl/expanderReal.vhd</title>
<path fill="none" stroke="#000000" d="M14533.6802,-431.8314C14533.6802,-424.131 14533.6802,-414.9743 14533.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="14537.1803,-406.4132 14533.6802,-396.4133 14530.1803,-406.4133 14537.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/edfb_handComm.vhd -->
<g id="node114" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/edfb_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14809.4979,-396 14659.8625,-396 14659.8625,-392 14655.8625,-392 14655.8625,-388 14659.8625,-388 14659.8625,-368 14655.8625,-368 14655.8625,-364 14659.8625,-364 14659.8625,-360 14809.4979,-360 14809.4979,-396"/>
<polyline fill="none" stroke="#069302" points="14659.8625,-392 14663.8625,-392 14663.8625,-388 14659.8625,-388 "/>
<polyline fill="none" stroke="#069302" points="14659.8625,-368 14663.8625,-368 14663.8625,-364 14659.8625,-364 "/>
<text text-anchor="middle" x="14734.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">edfb_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd -->
<g id="node115" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14875.8401,-468 14681.5203,-468 14681.5203,-464 14677.5203,-464 14677.5203,-460 14681.5203,-460 14681.5203,-440 14677.5203,-440 14677.5203,-436 14681.5203,-436 14681.5203,-432 14875.8401,-432 14875.8401,-468"/>
<polyline fill="none" stroke="#069302" points="14681.5203,-464 14685.5203,-464 14685.5203,-460 14681.5203,-460 "/>
<polyline fill="none" stroke="#069302" points="14681.5203,-440 14685.5203,-440 14685.5203,-436 14681.5203,-436 "/>
<text text-anchor="middle" x="14778.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">extract_data_from_burst.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/edfb_handComm.vhd -->
<g id="edge87" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/edfb_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M14767.5771,-431.8314C14762.6128,-423.7079 14756.658,-413.9637 14751.1874,-405.0118"/>
<polygon fill="#000000" stroke="#000000" points="14754.1338,-403.121 14745.9328,-396.4133 14748.1608,-406.7712 14754.1338,-403.121"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/wb_edfb.vhd -->
<g id="node116" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/wb_edfb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="14923.5469,-396 14827.8135,-396 14827.8135,-392 14823.8135,-392 14823.8135,-388 14827.8135,-388 14827.8135,-368 14823.8135,-368 14823.8135,-364 14827.8135,-364 14827.8135,-360 14923.5469,-360 14923.5469,-396"/>
<polyline fill="none" stroke="#069302" points="14827.8135,-392 14831.8135,-392 14831.8135,-388 14827.8135,-388 "/>
<polyline fill="none" stroke="#069302" points="14827.8135,-368 14831.8135,-368 14831.8135,-364 14827.8135,-364 "/>
<text text-anchor="middle" x="14875.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_edfb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/wb_edfb.vhd -->
<g id="edge88" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/extract_data_from_burst.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/extract_data_from_burst/hdl/wb_edfb.vhd</title>
<path fill="none" stroke="#000000" d="M14803.1574,-431.8314C14815.2197,-422.8779 14829.9342,-411.9558 14842.9488,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="14845.2672,-404.9335 14851.2108,-396.1628 14841.095,-399.3127 14845.2672,-404.9335"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd -->
<g id="node117" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3354.808,-468 3300.5524,-468 3300.5524,-464 3296.5524,-464 3296.5524,-460 3300.5524,-460 3300.5524,-440 3296.5524,-440 3296.5524,-436 3300.5524,-436 3300.5524,-432 3354.808,-432 3354.808,-468"/>
<polyline fill="none" stroke="#069302" points="3300.5524,-464 3304.5524,-464 3304.5524,-460 3300.5524,-460 "/>
<polyline fill="none" stroke="#069302" points="3300.5524,-440 3304.5524,-440 3304.5524,-436 3300.5524,-436 "/>
<text text-anchor="middle" x="3327.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_axi.vhd -->
<g id="node118" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3357.4799,-396 3277.8805,-396 3277.8805,-392 3273.8805,-392 3273.8805,-388 3277.8805,-388 3277.8805,-368 3273.8805,-368 3273.8805,-364 3277.8805,-364 3277.8805,-360 3357.4799,-360 3357.4799,-396"/>
<polyline fill="none" stroke="#069302" points="3277.8805,-392 3281.8805,-392 3281.8805,-388 3277.8805,-388 "/>
<polyline fill="none" stroke="#069302" points="3277.8805,-368 3281.8805,-368 3281.8805,-364 3277.8805,-364 "/>
<text text-anchor="middle" x="3317.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_axi.vhd -->
<g id="edge90" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_axi.vhd</title>
<path fill="none" stroke="#000000" d="M3325.1568,-431.8314C3324.0873,-424.131 3322.8155,-414.9743 3321.627,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="3325.0801,-405.8367 3320.2376,-396.4133 3318.1466,-406.7997 3325.0801,-405.8367"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_handCom.vhd -->
<g id="node123" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3259.7713,-396 3137.5891,-396 3137.5891,-392 3133.5891,-392 3133.5891,-388 3137.5891,-388 3137.5891,-368 3133.5891,-368 3133.5891,-364 3137.5891,-364 3137.5891,-360 3259.7713,-360 3259.7713,-396"/>
<polyline fill="none" stroke="#069302" points="3137.5891,-392 3141.5891,-392 3141.5891,-388 3137.5891,-388 "/>
<polyline fill="none" stroke="#069302" points="3137.5891,-368 3141.5891,-368 3141.5891,-364 3137.5891,-364 "/>
<text text-anchor="middle" x="3198.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_handCom.vhd -->
<g id="edge92" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M3300.3226,-434.7307C3282.7494,-424.9223 3259.5961,-411.9996 3239.8268,-400.9655"/>
<polygon fill="#000000" stroke="#000000" points="3241.4516,-397.8642 3231.0139,-396.0467 3238.04,-403.9766 3241.4516,-397.8642"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd -->
<g id="node127" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3596.8233,-36 3472.5371,-36 3472.5371,-32 3468.5371,-32 3468.5371,-28 3472.5371,-28 3472.5371,-8 3468.5371,-8 3468.5371,-4 3472.5371,-4 3472.5371,0 3596.8233,0 3596.8233,-36"/>
<polyline fill="none" stroke="#069302" points="3472.5371,-32 3476.5371,-32 3476.5371,-28 3472.5371,-28 "/>
<polyline fill="none" stroke="#069302" points="3472.5371,-8 3476.5371,-8 3476.5371,-4 3472.5371,-4 "/>
<text text-anchor="middle" x="3534.6802" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_ram_coeff.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd -->
<g id="edge91" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd</title>
<path fill="none" stroke="#000000" d="M3343.8558,-431.707C3351.8439,-421.7696 3360.9689,-408.9009 3366.6802,-396 3383.2295,-358.6178 3385.6802,-346.8816 3385.6802,-306 3385.6802,-306 3385.6802,-306 3385.6802,-162 3385.6802,-121.1184 3378.5763,-103.4626 3404.6802,-72 3419.5649,-54.0596 3441.4053,-41.9916 3462.9517,-33.9105"/>
<polygon fill="#000000" stroke="#000000" points="3464.1912,-37.1849 3472.4743,-30.5787 3461.8794,-30.5776 3464.1912,-37.1849"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd -->
<g id="node128" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3840.6072,-396 3722.7532,-396 3722.7532,-392 3718.7532,-392 3718.7532,-388 3722.7532,-388 3722.7532,-368 3718.7532,-368 3718.7532,-364 3722.7532,-364 3722.7532,-360 3840.6072,-360 3840.6072,-396"/>
<polyline fill="none" stroke="#069302" points="3722.7532,-392 3726.7532,-392 3726.7532,-388 3722.7532,-388 "/>
<polyline fill="none" stroke="#069302" points="3722.7532,-368 3726.7532,-368 3726.7532,-364 3722.7532,-364 "/>
<text text-anchor="middle" x="3781.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_top_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd -->
<g id="edge89" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd</title>
<path fill="none" stroke="#000000" d="M3355.0535,-438.0445C3361.0989,-435.7564 3367.535,-433.5841 3373.6802,-432 3490.4586,-401.8968 3630.6015,-388.0151 3712.5394,-382.0505"/>
<polygon fill="#000000" stroke="#000000" points="3712.9997,-385.5267 3722.727,-381.3279 3712.5044,-378.5442 3712.9997,-385.5267"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd -->
<g id="node119" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3733.8999,-108 3587.4605,-108 3587.4605,-104 3583.4605,-104 3583.4605,-100 3587.4605,-100 3587.4605,-80 3583.4605,-80 3583.4605,-76 3587.4605,-76 3587.4605,-72 3733.8999,-72 3733.8999,-108"/>
<polyline fill="none" stroke="#069302" points="3587.4605,-104 3591.4605,-104 3591.4605,-100 3587.4605,-100 "/>
<polyline fill="none" stroke="#069302" points="3587.4605,-80 3591.4605,-80 3591.4605,-76 3587.4605,-76 "/>
<text text-anchor="middle" x="3660.6802" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_coeff_handler.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd -->
<g id="edge93" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram_coeff.vhd</title>
<path fill="none" stroke="#000000" d="M3628.8851,-71.8314C3612.6197,-62.5368 3592.6416,-51.1208 3575.2751,-41.1971"/>
<polygon fill="#000000" stroke="#000000" points="3576.8841,-38.0854 3566.4651,-36.1628 3573.4111,-44.1631 3576.8841,-38.0854"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd -->
<g id="node120" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3645.3859,-180 3491.9745,-180 3491.9745,-176 3487.9745,-176 3487.9745,-172 3491.9745,-172 3491.9745,-152 3487.9745,-152 3487.9745,-148 3491.9745,-148 3491.9745,-144 3645.3859,-144 3645.3859,-180"/>
<polyline fill="none" stroke="#069302" points="3491.9745,-176 3495.9745,-176 3495.9745,-172 3491.9745,-172 "/>
<polyline fill="none" stroke="#069302" points="3491.9745,-152 3495.9745,-152 3495.9745,-148 3491.9745,-148 "/>
<text text-anchor="middle" x="3568.6802" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_comp_butterfly.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd -->
<g id="edge96" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_coeff_handler.vhd</title>
<path fill="none" stroke="#000000" d="M3591.8957,-143.8314C3603.2272,-134.9632 3617.0266,-124.1637 3629.2829,-114.5718"/>
<polygon fill="#000000" stroke="#000000" points="3631.7542,-117.0822 3637.4721,-108.1628 3627.44,-111.5697 3631.7542,-117.0822"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_complex.vhd -->
<g id="node121" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_complex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3569.7138,-108 3413.6466,-108 3413.6466,-104 3409.6466,-104 3409.6466,-100 3413.6466,-100 3413.6466,-80 3409.6466,-80 3409.6466,-76 3413.6466,-76 3413.6466,-72 3569.7138,-72 3569.7138,-108"/>
<polyline fill="none" stroke="#069302" points="3413.6466,-104 3417.6466,-104 3417.6466,-100 3413.6466,-100 "/>
<polyline fill="none" stroke="#069302" points="3413.6466,-80 3417.6466,-80 3417.6466,-76 3413.6466,-76 "/>
<text text-anchor="middle" x="3491.6802" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_comp_complex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_complex.vhd -->
<g id="edge95" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_complex.vhd</title>
<path fill="none" stroke="#000000" d="M3549.2498,-143.8314C3539.9482,-135.1337 3528.6598,-124.5783 3518.5516,-115.1265"/>
<polygon fill="#000000" stroke="#000000" points="3520.7991,-112.4363 3511.1043,-108.1628 3516.0181,-117.5493 3520.7991,-112.4363"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd -->
<g id="node122" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3357.2921,-108 3214.0683,-108 3214.0683,-104 3210.0683,-104 3210.0683,-100 3214.0683,-100 3214.0683,-80 3210.0683,-80 3210.0683,-76 3214.0683,-76 3214.0683,-72 3357.2921,-72 3357.2921,-108"/>
<polyline fill="none" stroke="#069302" points="3214.0683,-104 3218.0683,-104 3218.0683,-100 3214.0683,-100 "/>
<polyline fill="none" stroke="#069302" points="3214.0683,-80 3218.0683,-80 3218.0683,-76 3214.0683,-76 "/>
<text text-anchor="middle" x="3285.6802" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_data_handler.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd -->
<g id="edge94" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd</title>
<path fill="none" stroke="#000000" d="M3497.6326,-143.9243C3457.7674,-133.7819 3407.8857,-121.0912 3366.5295,-110.5694"/>
<polygon fill="#000000" stroke="#000000" points="3367.3113,-107.1569 3356.757,-108.0831 3365.5853,-113.9408 3367.3113,-107.1569"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram.vhd -->
<g id="node126" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3328.6942,-36 3242.6662,-36 3242.6662,-32 3238.6662,-32 3238.6662,-28 3242.6662,-28 3242.6662,-8 3238.6662,-8 3238.6662,-4 3242.6662,-4 3242.6662,0 3328.6942,0 3328.6942,-36"/>
<polyline fill="none" stroke="#069302" points="3242.6662,-32 3246.6662,-32 3246.6662,-28 3242.6662,-28 "/>
<polyline fill="none" stroke="#069302" points="3242.6662,-8 3246.6662,-8 3246.6662,-4 3242.6662,-4 "/>
<text text-anchor="middle" x="3285.6802" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram.vhd -->
<g id="edge97" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_data_handler.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_ram.vhd</title>
<path fill="none" stroke="#000000" d="M3285.6802,-71.8314C3285.6802,-64.131 3285.6802,-54.9743 3285.6802,-46.4166"/>
<polygon fill="#000000" stroke="#000000" points="3289.1803,-46.4132 3285.6802,-36.4133 3282.1803,-46.4133 3289.1803,-46.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd -->
<g id="node124" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3710.1607,-252 3583.1997,-252 3583.1997,-248 3579.1997,-248 3579.1997,-244 3583.1997,-244 3583.1997,-224 3579.1997,-224 3579.1997,-220 3583.1997,-220 3583.1997,-216 3710.1607,-216 3710.1607,-252"/>
<polyline fill="none" stroke="#069302" points="3583.1997,-248 3587.1997,-248 3587.1997,-244 3583.1997,-244 "/>
<polyline fill="none" stroke="#069302" points="3583.1997,-224 3587.1997,-224 3587.1997,-220 3583.1997,-220 "/>
<text text-anchor="middle" x="3646.6802" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_loop_radix.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd -->
<g id="edge98" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_comp_butterfly.vhd</title>
<path fill="none" stroke="#000000" d="M3626.9975,-215.8314C3617.5751,-207.1337 3606.1401,-196.5783 3595.9006,-187.1265"/>
<polygon fill="#000000" stroke="#000000" points="3598.0786,-184.3738 3588.3566,-180.1628 3593.3307,-189.5175 3598.0786,-184.3738"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd -->
<g id="node125" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3866.0664,-324 3735.294,-324 3735.294,-320 3731.294,-320 3731.294,-316 3735.294,-316 3735.294,-296 3731.294,-296 3731.294,-292 3735.294,-292 3735.294,-288 3866.0664,-288 3866.0664,-324"/>
<polyline fill="none" stroke="#069302" points="3735.294,-320 3739.294,-320 3739.294,-316 3735.294,-316 "/>
<polyline fill="none" stroke="#069302" points="3735.294,-296 3739.294,-296 3739.294,-292 3735.294,-292 "/>
<text text-anchor="middle" x="3800.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_loop_stage.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd -->
<g id="edge99" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_radix.vhd</title>
<path fill="none" stroke="#000000" d="M3761.8195,-287.8314C3741.406,-278.2874 3716.2079,-266.5065 3694.5942,-256.4013"/>
<polygon fill="#000000" stroke="#000000" points="3695.8027,-253.1027 3685.2615,-252.038 3692.8379,-259.4439 3695.8027,-253.1027"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd -->
<g id="edge100" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_loop_stage.vhd</title>
<path fill="none" stroke="#000000" d="M3786.4747,-359.8314C3788.5291,-352.0463 3790.9762,-342.7729 3793.2558,-334.1347"/>
<polygon fill="#000000" stroke="#000000" points="3796.6537,-334.9753 3795.8211,-324.4133 3789.8854,-333.1892 3796.6537,-334.9753"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_transfert.vhd -->
<g id="node129" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_transfert.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3997.4315,-324 3883.9289,-324 3883.9289,-320 3879.9289,-320 3879.9289,-316 3883.9289,-316 3883.9289,-296 3879.9289,-296 3879.9289,-292 3883.9289,-292 3883.9289,-288 3997.4315,-288 3997.4315,-324"/>
<polyline fill="none" stroke="#069302" points="3883.9289,-320 3887.9289,-320 3887.9289,-316 3883.9289,-316 "/>
<polyline fill="none" stroke="#069302" points="3883.9289,-296 3887.9289,-296 3887.9289,-292 3883.9289,-292 "/>
<text text-anchor="middle" x="3940.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fft_transfert.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_transfert.vhd -->
<g id="edge101" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_transfert.vhd</title>
<path fill="none" stroke="#000000" d="M3821.8026,-359.8314C3842.9734,-350.2446 3869.1285,-338.4008 3891.5105,-328.2655"/>
<polygon fill="#000000" stroke="#000000" points="3893.1805,-331.3515 3900.8463,-324.038 3890.293,-324.9748 3893.1805,-331.3515"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/ram_storage16.vhd -->
<g id="node130" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/ram_storage16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4865.7698,-468 4729.5906,-468 4729.5906,-464 4725.5906,-464 4725.5906,-460 4729.5906,-460 4729.5906,-440 4725.5906,-440 4725.5906,-436 4729.5906,-436 4729.5906,-432 4865.7698,-432 4865.7698,-468"/>
<polyline fill="none" stroke="#069302" points="4729.5906,-464 4733.5906,-464 4733.5906,-460 4729.5906,-460 "/>
<polyline fill="none" stroke="#069302" points="4729.5906,-440 4733.5906,-440 4733.5906,-436 4729.5906,-436 "/>
<text text-anchor="middle" x="4797.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ram_storage16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="node273" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4722.7698,-396 4586.5906,-396 4586.5906,-392 4582.5906,-392 4582.5906,-388 4586.5906,-388 4586.5906,-368 4582.5906,-368 4582.5906,-364 4586.5906,-364 4586.5906,-360 4722.7698,-360 4722.7698,-396"/>
<polyline fill="none" stroke="#069302" points="4586.5906,-392 4590.5906,-392 4590.5906,-388 4586.5906,-388 "/>
<polyline fill="none" stroke="#069302" points="4586.5906,-368 4590.5906,-368 4590.5906,-364 4586.5906,-364 "/>
<text text-anchor="middle" x="4654.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ram_storage16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge102" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M4761.5953,-431.8314C4742.8813,-422.4089 4719.837,-410.8062 4699.9402,-400.7883"/>
<polygon fill="#000000" stroke="#000000" points="4701.2594,-397.5339 4690.7536,-396.1628 4698.1113,-403.7861 4701.2594,-397.5339"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readFromFile.vhd -->
<g id="node132" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3975.3496,-468 3850.0108,-468 3850.0108,-464 3846.0108,-464 3846.0108,-460 3850.0108,-460 3850.0108,-440 3846.0108,-440 3846.0108,-436 3850.0108,-436 3850.0108,-432 3975.3496,-432 3975.3496,-468"/>
<polyline fill="none" stroke="#069302" points="3850.0108,-464 3854.0108,-464 3854.0108,-460 3850.0108,-460 "/>
<polyline fill="none" stroke="#069302" points="3850.0108,-440 3854.0108,-440 3854.0108,-436 3850.0108,-436 "/>
<text text-anchor="middle" x="3912.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge103" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3975.5271,-434.2883C4020.4921,-423.047 4081.1315,-407.8872 4128.1511,-396.1323"/>
<polygon fill="#000000" stroke="#000000" points="4129.1147,-399.4992 4137.9672,-393.6782 4127.4169,-392.7082 4129.1147,-399.4992"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd -->
<g id="node133" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3832.0022,-468 3731.3582,-468 3731.3582,-464 3727.3582,-464 3727.3582,-460 3731.3582,-460 3731.3582,-440 3727.3582,-440 3727.3582,-436 3731.3582,-436 3731.3582,-432 3832.0022,-432 3832.0022,-468"/>
<polyline fill="none" stroke="#069302" points="3731.3582,-464 3735.3582,-464 3735.3582,-460 3731.3582,-460 "/>
<polyline fill="none" stroke="#069302" points="3731.3582,-440 3735.3582,-440 3735.3582,-436 3731.3582,-436 "/>
<text text-anchor="middle" x="3781.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_fft_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd -->
<g id="edge104" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/hdl/fft_top_logic.vhd</title>
<path fill="none" stroke="#000000" d="M3781.6802,-431.8314C3781.6802,-424.131 3781.6802,-414.9743 3781.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="3785.1803,-406.4132 3781.6802,-396.4133 3778.1803,-406.4133 3785.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd -->
<g id="edge105" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/readComplexFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3823.8214,-431.8314C3846.1566,-422.2018 3873.7738,-410.295 3897.3512,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="3899.0449,-403.2112 3906.8421,-396.038 3896.2735,-396.7831 3899.0449,-403.2112"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge106" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M3832.0222,-433.8092C3834.9356,-433.1323 3837.8361,-432.521 3840.6802,-432 3911.7281,-418.9849 4386.4265,-392.4229 4576.3531,-382.1684"/>
<polygon fill="#000000" stroke="#000000" points="4576.7458,-385.6524 4586.5429,-381.6192 4576.369,-378.6626 4576.7458,-385.6524"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge107" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/fft/simulation/top_fft_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3832.0797,-434.0902C3834.9784,-433.3418 3837.86,-432.6381 3840.6802,-432 3893.876,-419.9645 4038.9834,-399.6117 4127.8859,-387.6276"/>
<polygon fill="#000000" stroke="#000000" points="4128.4614,-391.0818 4137.9058,-386.2803 4127.5285,-384.1443 4128.4614,-391.0818"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd -->
<g id="node134" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3106.5159,-468 2996.8445,-468 2996.8445,-464 2992.8445,-464 2992.8445,-460 2996.8445,-460 2996.8445,-440 2992.8445,-440 2992.8445,-436 2996.8445,-436 2996.8445,-432 3106.5159,-432 3106.5159,-468"/>
<polyline fill="none" stroke="#069302" points="2996.8445,-464 3000.8445,-464 3000.8445,-460 2996.8445,-460 "/>
<polyline fill="none" stroke="#069302" points="2996.8445,-440 3000.8445,-440 3000.8445,-436 2996.8445,-436 "/>
<text text-anchor="middle" x="3051.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_axi.vhd -->
<g id="node135" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3119.1872,-396 2984.1732,-396 2984.1732,-392 2980.1732,-392 2980.1732,-388 2984.1732,-388 2984.1732,-368 2980.1732,-368 2980.1732,-364 2984.1732,-364 2984.1732,-360 3119.1872,-360 3119.1872,-396"/>
<polyline fill="none" stroke="#069302" points="2984.1732,-392 2988.1732,-392 2988.1732,-388 2984.1732,-388 "/>
<polyline fill="none" stroke="#069302" points="2984.1732,-368 2988.1732,-368 2988.1732,-364 2984.1732,-364 "/>
<text text-anchor="middle" x="3051.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_axi.vhd -->
<g id="edge108" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_axi.vhd</title>
<path fill="none" stroke="#000000" d="M3051.6802,-431.8314C3051.6802,-424.131 3051.6802,-414.9743 3051.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="3055.1803,-406.4132 3051.6802,-396.4133 3048.1803,-406.4133 3055.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_handCom.vhd -->
<g id="node136" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2966.4783,-396 2788.8821,-396 2788.8821,-392 2784.8821,-392 2784.8821,-388 2788.8821,-388 2788.8821,-368 2784.8821,-368 2784.8821,-364 2788.8821,-364 2788.8821,-360 2966.4783,-360 2966.4783,-396"/>
<polyline fill="none" stroke="#069302" points="2788.8821,-392 2792.8821,-392 2792.8821,-388 2788.8821,-388 "/>
<polyline fill="none" stroke="#069302" points="2788.8821,-368 2792.8821,-368 2792.8821,-364 2788.8821,-364 "/>
<text text-anchor="middle" x="2877.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_handCom.vhd -->
<g id="edge110" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M3007.7727,-431.8314C2984.3978,-422.159 2955.4705,-410.1891 2930.8334,-399.9944"/>
<polygon fill="#000000" stroke="#000000" points="2931.8504,-396.6275 2921.272,-396.038 2929.1739,-403.0956 2931.8504,-396.6275"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd -->
<g id="node139" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3551.7545,-396 3415.6059,-396 3415.6059,-392 3411.6059,-392 3411.6059,-388 3415.6059,-388 3415.6059,-368 3411.6059,-368 3411.6059,-364 3415.6059,-364 3415.6059,-360 3551.7545,-360 3551.7545,-396"/>
<polyline fill="none" stroke="#069302" points="3415.6059,-392 3419.6059,-392 3419.6059,-388 3415.6059,-388 "/>
<polyline fill="none" stroke="#069302" points="3415.6059,-368 3419.6059,-368 3419.6059,-364 3415.6059,-364 "/>
<text text-anchor="middle" x="3483.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_top.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd -->
<g id="edge109" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd</title>
<path fill="none" stroke="#000000" d="M3106.3933,-440.8812C3182.0669,-428.2689 3319.1022,-405.4297 3405.5395,-391.0234"/>
<polygon fill="#000000" stroke="#000000" points="3406.2733,-394.4495 3415.5618,-389.3531 3405.1224,-387.5448 3406.2733,-394.4495"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_proc.vhd -->
<g id="node137" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_proc.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3718.0242,-324 3573.3362,-324 3573.3362,-320 3569.3362,-320 3569.3362,-316 3573.3362,-316 3573.3362,-296 3569.3362,-296 3569.3362,-292 3573.3362,-292 3573.3362,-288 3718.0242,-288 3718.0242,-324"/>
<polyline fill="none" stroke="#069302" points="3573.3362,-320 3577.3362,-320 3577.3362,-316 3573.3362,-316 "/>
<polyline fill="none" stroke="#069302" points="3573.3362,-296 3577.3362,-296 3577.3362,-292 3573.3362,-292 "/>
<text text-anchor="middle" x="3645.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_proc.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_ram.vhd -->
<g id="node138" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3555.402,-324 3413.9584,-324 3413.9584,-320 3409.9584,-320 3409.9584,-316 3413.9584,-316 3413.9584,-296 3409.9584,-296 3409.9584,-292 3413.9584,-292 3413.9584,-288 3555.402,-288 3555.402,-324"/>
<polyline fill="none" stroke="#069302" points="3413.9584,-320 3417.9584,-320 3417.9584,-316 3413.9584,-316 "/>
<polyline fill="none" stroke="#069302" points="3413.9584,-296 3417.9584,-296 3417.9584,-292 3413.9584,-292 "/>
<text text-anchor="middle" x="3484.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firComplex_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_proc.vhd -->
<g id="edge111" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_proc.vhd</title>
<path fill="none" stroke="#000000" d="M3524.5596,-359.8314C3546.2262,-350.2018 3573.0165,-338.295 3595.888,-328.1299"/>
<polygon fill="#000000" stroke="#000000" points="3597.3781,-331.2978 3605.0947,-324.038 3594.5351,-324.9011 3597.3781,-331.2978"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_ram.vhd -->
<g id="edge112" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_ram.vhd</title>
<path fill="none" stroke="#000000" d="M3483.9325,-359.8314C3484.0395,-352.131 3484.1667,-342.9743 3484.2855,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="3487.7851,-334.4609 3484.4245,-324.4133 3480.7858,-334.3637 3487.7851,-334.4609"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/ram_storage16.vhd -->
<g id="node140" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/ram_storage16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5020.7698,-468 4884.5906,-468 4884.5906,-464 4880.5906,-464 4880.5906,-460 4884.5906,-460 4884.5906,-440 4880.5906,-440 4880.5906,-436 4884.5906,-436 4884.5906,-432 5020.7698,-432 5020.7698,-468"/>
<polyline fill="none" stroke="#069302" points="4884.5906,-464 4888.5906,-464 4888.5906,-460 4884.5906,-460 "/>
<polyline fill="none" stroke="#069302" points="4884.5906,-440 4888.5906,-440 4888.5906,-436 4884.5906,-436 "/>
<text text-anchor="middle" x="4952.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ram_storage16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge113" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M4884.313,-433.4817C4839.1535,-422.5707 4779.8526,-408.243 4732.826,-396.8809"/>
<polygon fill="#000000" stroke="#000000" points="4733.5291,-393.4501 4722.9868,-394.5036 4731.8851,-400.2543 4733.5291,-393.4501"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/readFromFile.vhd -->
<g id="node141" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4119.3496,-468 3994.0108,-468 3994.0108,-464 3990.0108,-464 3990.0108,-460 3994.0108,-460 3994.0108,-440 3990.0108,-440 3990.0108,-436 3994.0108,-436 3994.0108,-432 4119.3496,-432 4119.3496,-468"/>
<polyline fill="none" stroke="#069302" points="3994.0108,-464 3998.0108,-464 3998.0108,-460 3994.0108,-460 "/>
<polyline fill="none" stroke="#069302" points="3994.0108,-440 3998.0108,-440 3998.0108,-436 3994.0108,-436 "/>
<text text-anchor="middle" x="4056.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge114" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M4093.0175,-431.8314C4112.0198,-422.3302 4135.456,-410.6121 4155.6054,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="4157.2252,-403.6407 4164.6042,-396.038 4154.0947,-397.3797 4157.2252,-403.6407"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd -->
<g id="node142" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="3514.3499,-468 3383.0105,-468 3383.0105,-464 3379.0105,-464 3379.0105,-460 3383.0105,-460 3383.0105,-440 3379.0105,-440 3379.0105,-436 3383.0105,-436 3383.0105,-432 3514.3499,-432 3514.3499,-468"/>
<polyline fill="none" stroke="#069302" points="3383.0105,-464 3387.0105,-464 3387.0105,-460 3383.0105,-460 "/>
<polyline fill="none" stroke="#069302" points="3383.0105,-440 3387.0105,-440 3387.0105,-436 3383.0105,-436 "/>
<text text-anchor="middle" x="3448.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd -->
<g id="edge116" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/hdl/firComplex_top.vhd</title>
<path fill="none" stroke="#000000" d="M3457.5122,-431.8314C3461.3788,-423.8771 3466.0008,-414.369 3470.277,-405.5723"/>
<polygon fill="#000000" stroke="#000000" points="3473.5051,-406.9371 3474.7293,-396.4133 3467.2095,-403.8768 3473.5051,-406.9371"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge115" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M3382.9758,-434.9106C3376.4813,-433.7733 3369.9685,-432.7709 3363.6802,-432 2916.7328,-377.2091 2794.9231,-456.0666 2344.4149,-395.9113"/>
<polygon fill="#000000" stroke="#000000" points="2344.7676,-392.4272 2334.389,-394.557 2343.8304,-399.3642 2344.7676,-392.4272"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge117" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M3514.3956,-433.4901C3517.5247,-432.9366 3520.6312,-432.4347 3523.6802,-432 3530.2072,-431.0694 4320.9278,-393.7352 4576.1994,-381.6986"/>
<polygon fill="#000000" stroke="#000000" points="4576.6785,-385.18 4586.5025,-381.2129 4576.3487,-378.1878 4576.6785,-385.18"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge118" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firComplex/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M3514.4073,-433.5692C3517.5332,-432.9946 3520.6359,-432.4665 3523.6802,-432 3754.4241,-396.6378 3815.2479,-417.644 4047.6802,-396 4073.7776,-393.5698 4102.3151,-390.3625 4127.6002,-387.3291"/>
<polygon fill="#000000" stroke="#000000" points="4128.3447,-390.7647 4137.8513,-386.0878 4127.5031,-383.8154 4128.3447,-390.7647"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd -->
<g id="node143" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5877.0723,-468 5794.2881,-468 5794.2881,-464 5790.2881,-464 5790.2881,-460 5794.2881,-460 5794.2881,-440 5790.2881,-440 5790.2881,-436 5794.2881,-436 5794.2881,-432 5877.0723,-432 5877.0723,-468"/>
<polyline fill="none" stroke="#069302" points="5794.2881,-464 5798.2881,-464 5798.2881,-460 5794.2881,-460 "/>
<polyline fill="none" stroke="#069302" points="5794.2881,-440 5798.2881,-440 5798.2881,-436 5794.2881,-436 "/>
<text text-anchor="middle" x="5835.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_axi.vhd -->
<g id="node144" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6037.7449,-396 5929.6155,-396 5929.6155,-392 5925.6155,-392 5925.6155,-388 5929.6155,-388 5929.6155,-368 5925.6155,-368 5925.6155,-364 5929.6155,-364 5929.6155,-360 6037.7449,-360 6037.7449,-396"/>
<polyline fill="none" stroke="#069302" points="5929.6155,-392 5933.6155,-392 5933.6155,-388 5929.6155,-388 "/>
<polyline fill="none" stroke="#069302" points="5929.6155,-368 5933.6155,-368 5933.6155,-364 5929.6155,-364 "/>
<text text-anchor="middle" x="5983.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_axi.vhd -->
<g id="edge119" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_axi.vhd</title>
<path fill="none" stroke="#000000" d="M5873.0268,-431.8314C5892.5571,-422.3302 5916.6443,-410.6121 5937.3533,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="5939.1409,-403.56 5946.6021,-396.038 5936.0786,-397.2654 5939.1409,-403.56"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_handCom.vhd -->
<g id="node145" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5911.5354,-396 5759.825,-396 5759.825,-392 5755.825,-392 5755.825,-388 5759.825,-388 5759.825,-368 5755.825,-368 5755.825,-364 5759.825,-364 5759.825,-360 5911.5354,-360 5911.5354,-396"/>
<polyline fill="none" stroke="#069302" points="5759.825,-392 5763.825,-392 5763.825,-388 5759.825,-388 "/>
<polyline fill="none" stroke="#069302" points="5759.825,-368 5763.825,-368 5763.825,-364 5759.825,-364 "/>
<text text-anchor="middle" x="5835.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_handCom.vhd -->
<g id="edge121" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M5835.6802,-431.8314C5835.6802,-424.131 5835.6802,-414.9743 5835.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="5839.1803,-406.4132 5835.6802,-396.4133 5832.1803,-406.4133 5839.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd -->
<g id="node148" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4898.8107,-396 4788.5497,-396 4788.5497,-392 4784.5497,-392 4784.5497,-388 4788.5497,-388 4788.5497,-368 4784.5497,-368 4784.5497,-364 4788.5497,-364 4788.5497,-360 4898.8107,-360 4898.8107,-396"/>
<polyline fill="none" stroke="#069302" points="4788.5497,-392 4792.5497,-392 4792.5497,-388 4788.5497,-388 "/>
<polyline fill="none" stroke="#069302" points="4788.5497,-368 4792.5497,-368 4792.5497,-364 4788.5497,-364 "/>
<text text-anchor="middle" x="4843.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_top.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd -->
<g id="edge120" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd</title>
<path fill="none" stroke="#000000" d="M5794.1138,-444.9948C5760.5663,-441.0754 5712.1333,-435.6877 5669.6802,-432 5386.8395,-407.4312 5048.6322,-388.6236 4908.9508,-381.3167"/>
<polygon fill="#000000" stroke="#000000" points="4909.0098,-377.8152 4898.8411,-380.7899 4908.6454,-384.8057 4909.0098,-377.8152"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_proc.vhd -->
<g id="node146" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_proc.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4908.5806,-324 4790.7798,-324 4790.7798,-320 4786.7798,-320 4786.7798,-316 4790.7798,-316 4790.7798,-296 4786.7798,-296 4786.7798,-292 4790.7798,-292 4790.7798,-288 4908.5806,-288 4908.5806,-324"/>
<polyline fill="none" stroke="#069302" points="4790.7798,-320 4794.7798,-320 4794.7798,-316 4790.7798,-316 "/>
<polyline fill="none" stroke="#069302" points="4790.7798,-296 4794.7798,-296 4794.7798,-292 4790.7798,-292 "/>
<text text-anchor="middle" x="4849.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_proc.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_ram.vhd -->
<g id="node147" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4772.9588,-324 4658.4016,-324 4658.4016,-320 4654.4016,-320 4654.4016,-316 4658.4016,-316 4658.4016,-296 4654.4016,-296 4654.4016,-292 4658.4016,-292 4658.4016,-288 4772.9588,-288 4772.9588,-324"/>
<polyline fill="none" stroke="#069302" points="4658.4016,-320 4662.4016,-320 4662.4016,-316 4658.4016,-316 "/>
<polyline fill="none" stroke="#069302" points="4658.4016,-296 4662.4016,-296 4662.4016,-292 4658.4016,-292 "/>
<text text-anchor="middle" x="4715.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">firReal_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_proc.vhd -->
<g id="edge123" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_proc.vhd</title>
<path fill="none" stroke="#000000" d="M4845.1943,-359.8314C4845.836,-352.131 4846.599,-342.9743 4847.3121,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="4850.8031,-334.6694 4848.1458,-324.4133 4843.8273,-334.088 4850.8031,-334.6694"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_ram.vhd -->
<g id="edge122" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_ram.vhd</title>
<path fill="none" stroke="#000000" d="M4811.3804,-359.8314C4794.8568,-350.5368 4774.5616,-339.1208 4756.9195,-329.1971"/>
<polygon fill="#000000" stroke="#000000" points="4758.4014,-326.015 4747.9697,-324.1628 4754.9695,-332.116 4758.4014,-326.015"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/ram_storage16.vhd -->
<g id="node149" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/ram_storage16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5175.7698,-468 5039.5906,-468 5039.5906,-464 5035.5906,-464 5035.5906,-460 5039.5906,-460 5039.5906,-440 5035.5906,-440 5035.5906,-436 5039.5906,-436 5039.5906,-432 5175.7698,-432 5175.7698,-468"/>
<polyline fill="none" stroke="#069302" points="5039.5906,-464 5043.5906,-464 5043.5906,-460 5039.5906,-460 "/>
<polyline fill="none" stroke="#069302" points="5039.5906,-440 5043.5906,-440 5043.5906,-436 5039.5906,-436 "/>
<text text-anchor="middle" x="5107.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ram_storage16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge124" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/ram_storage16.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M5039.2641,-433.8703C5036.0291,-433.2151 5032.8222,-432.5877 5029.6802,-432 5029.4521,-431.9573 4842.8896,-405.0964 4733.0293,-389.2797"/>
<polygon fill="#000000" stroke="#000000" points="4733.3693,-385.7927 4722.9726,-387.8318 4732.3717,-392.7212 4733.3693,-385.7927"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/readFromFile.vhd -->
<g id="node150" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/readFromFile.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4263.3496,-468 4138.0108,-468 4138.0108,-464 4134.0108,-464 4134.0108,-460 4138.0108,-460 4138.0108,-440 4134.0108,-440 4134.0108,-436 4138.0108,-436 4138.0108,-432 4263.3496,-432 4263.3496,-468"/>
<polyline fill="none" stroke="#069302" points="4138.0108,-464 4142.0108,-464 4142.0108,-460 4138.0108,-460 "/>
<polyline fill="none" stroke="#069302" points="4138.0108,-440 4142.0108,-440 4142.0108,-436 4138.0108,-436 "/>
<text text-anchor="middle" x="4200.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">readFromFile.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge125" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/readFromFile.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M4200.6802,-431.8314C4200.6802,-424.131 4200.6802,-414.9743 4200.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="4204.1803,-406.4132 4200.6802,-396.4133 4197.1803,-406.4133 4204.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd -->
<g id="node151" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4556.3499,-468 4425.0105,-468 4425.0105,-464 4421.0105,-464 4421.0105,-460 4425.0105,-460 4425.0105,-440 4421.0105,-440 4421.0105,-436 4425.0105,-436 4425.0105,-432 4556.3499,-432 4556.3499,-468"/>
<polyline fill="none" stroke="#069302" points="4425.0105,-464 4429.0105,-464 4429.0105,-460 4425.0105,-460 "/>
<polyline fill="none" stroke="#069302" points="4425.0105,-440 4429.0105,-440 4429.0105,-436 4425.0105,-436 "/>
<text text-anchor="middle" x="4490.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_enable_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd -->
<g id="edge127" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/hdl/firReal_top.vhd</title>
<path fill="none" stroke="#000000" d="M4556.4103,-433.8403C4559.2019,-433.2082 4561.9675,-432.5921 4564.6802,-432 4637.6618,-416.0705 4721.9099,-400.0944 4778.5683,-389.6989"/>
<polygon fill="#000000" stroke="#000000" points="4779.2601,-393.1305 4788.467,-387.888 4778.0004,-386.2448 4779.2601,-393.1305"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd -->
<g id="edge126" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd</title>
<path fill="none" stroke="#000000" d="M4425.0542,-433.2394C4422.2341,-432.7718 4419.4341,-432.3544 4416.6802,-432 3962.9479,-373.609 2817.1135,-452.9683 2344.3893,-395.8673"/>
<polygon fill="#000000" stroke="#000000" points="2344.7351,-392.3835 2334.3801,-394.6249 2343.8727,-399.3302 2344.7351,-392.3835"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge128" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M4532.0643,-431.8314C4553.9984,-422.2018 4581.1194,-410.295 4604.2733,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="4605.8442,-403.2627 4613.5937,-396.038 4603.0302,-396.8532 4605.8442,-403.2627"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge129" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/firReal/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M4424.8747,-433.6621C4379.786,-422.4677 4319.9599,-407.6143 4273.4497,-396.0669"/>
<polygon fill="#000000" stroke="#000000" points="4274.2859,-392.6683 4263.7371,-393.6555 4272.5991,-399.4621 4274.2859,-392.6683"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd -->
<g id="node152" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2494.7264,-396 2352.634,-396 2352.634,-392 2348.634,-392 2348.634,-388 2352.634,-388 2352.634,-368 2348.634,-368 2348.634,-364 2352.634,-364 2352.634,-360 2494.7264,-360 2494.7264,-396"/>
<polyline fill="none" stroke="#069302" points="2352.634,-392 2356.634,-392 2356.634,-388 2352.634,-388 "/>
<polyline fill="none" stroke="#069302" points="2352.634,-368 2356.634,-368 2356.634,-364 2352.634,-364 "/>
<text text-anchor="middle" x="2423.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">gen_radar_prog.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_handComm.vhd -->
<g id="node153" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2280.8499,-324 2058.5105,-324 2058.5105,-320 2054.5105,-320 2054.5105,-316 2058.5105,-316 2058.5105,-296 2054.5105,-296 2054.5105,-292 2058.5105,-292 2058.5105,-288 2280.8499,-288 2280.8499,-324"/>
<polyline fill="none" stroke="#069302" points="2058.5105,-320 2062.5105,-320 2062.5105,-316 2058.5105,-316 "/>
<polyline fill="none" stroke="#069302" points="2058.5105,-296 2062.5105,-296 2062.5105,-292 2058.5105,-292 "/>
<text text-anchor="middle" x="2169.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">gen_radar_prog_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_handComm.vhd -->
<g id="edge130" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M2359.9131,-359.9243C2324.435,-349.8675 2280.1179,-337.3052 2243.1859,-326.8363"/>
<polygon fill="#000000" stroke="#000000" points="2244.049,-323.4431 2233.4735,-324.0831 2242.1399,-330.1777 2244.049,-323.4431"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd -->
<g id="node154" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2040.7878,-324 1862.5726,-324 1862.5726,-320 1858.5726,-320 1858.5726,-316 1862.5726,-316 1862.5726,-296 1858.5726,-296 1858.5726,-292 1862.5726,-292 1862.5726,-288 2040.7878,-288 2040.7878,-324"/>
<polyline fill="none" stroke="#069302" points="1862.5726,-320 1866.5726,-320 1866.5726,-316 1862.5726,-316 "/>
<polyline fill="none" stroke="#069302" points="1862.5726,-296 1866.5726,-296 1866.5726,-292 1862.5726,-292 "/>
<text text-anchor="middle" x="1951.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">gen_radar_prog_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd -->
<g id="edge132" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd</title>
<path fill="none" stroke="#000000" d="M2352.6536,-361.6339C2349.6266,-361.0583 2346.6259,-360.5104 2343.6802,-360 2217.1373,-338.0724 2181.535,-343.6055 2050.834,-324.1207"/>
<polygon fill="#000000" stroke="#000000" points="2051.2509,-320.644 2040.84,-322.61 2050.2046,-327.5654 2051.2509,-320.644"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/wb_gen_radar_prog.vhd -->
<g id="node155" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/wb_gen_radar_prog.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="2466.3984,-324 2298.962,-324 2298.962,-320 2294.962,-320 2294.962,-316 2298.962,-316 2298.962,-296 2294.962,-296 2294.962,-292 2298.962,-292 2298.962,-288 2466.3984,-288 2466.3984,-324"/>
<polyline fill="none" stroke="#069302" points="2298.962,-320 2302.962,-320 2302.962,-316 2298.962,-316 "/>
<polyline fill="none" stroke="#069302" points="2298.962,-296 2302.962,-296 2302.962,-292 2298.962,-292 "/>
<text text-anchor="middle" x="2382.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_gen_radar_prog.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/wb_gen_radar_prog.vhd -->
<g id="edge131" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/wb_gen_radar_prog.vhd</title>
<path fill="none" stroke="#000000" d="M2413.3342,-359.8314C2408.7565,-351.7925 2403.275,-342.1666 2398.2214,-333.2918"/>
<polygon fill="#000000" stroke="#000000" points="2401.1554,-331.3712 2393.1655,-324.4133 2395.0725,-334.8351 2401.1554,-331.3712"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd -->
<g id="edge133" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/simulation/top_enable_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/gen_radar_prog/hdl/gen_radar_prog_logic.vhd</title>
<path fill="none" stroke="#000000" d="M2202.8442,-362.1364C2199.7473,-361.41 2196.6806,-360.6948 2193.6802,-360 2144.2557,-348.5555 2089.0498,-336.2039 2043.8602,-326.2058"/>
<polygon fill="#000000" stroke="#000000" points="2044.6005,-322.785 2034.0808,-324.0442 2043.0897,-329.62 2044.6005,-322.785"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145.vhd -->
<g id="node157" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15076.2646,-468 14989.0958,-468 14989.0958,-464 14985.0958,-464 14985.0958,-460 14989.0958,-460 14989.0958,-440 14985.0958,-440 14985.0958,-436 14989.0958,-436 14989.0958,-432 15076.2646,-432 15076.2646,-468"/>
<polyline fill="none" stroke="#069302" points="14989.0958,-464 14993.0958,-464 14993.0958,-460 14989.0958,-460 "/>
<polyline fill="none" stroke="#069302" points="14989.0958,-440 14993.0958,-440 14993.0958,-436 14989.0958,-436 "/>
<text text-anchor="middle" x="15032.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ltc2145.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145_cmos_capture.vhd -->
<g id="node158" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145_cmos_capture.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15124.4538,-396 14940.9066,-396 14940.9066,-392 14936.9066,-392 14936.9066,-388 14940.9066,-388 14940.9066,-368 14936.9066,-368 14936.9066,-364 14940.9066,-364 14940.9066,-360 15124.4538,-360 15124.4538,-396"/>
<polyline fill="none" stroke="#069302" points="14940.9066,-392 14944.9066,-392 14944.9066,-388 14940.9066,-388 "/>
<polyline fill="none" stroke="#069302" points="14940.9066,-368 14944.9066,-368 14944.9066,-364 14940.9066,-364 "/>
<text text-anchor="middle" x="15032.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ltc2145_cmos_capture.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145_cmos_capture.vhd -->
<g id="edge134" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/ltc2145/hdl/ltc2145_cmos_capture.vhd</title>
<path fill="none" stroke="#000000" d="M15032.6802,-431.8314C15032.6802,-424.131 15032.6802,-414.9743 15032.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="15036.1803,-406.4132 15032.6802,-396.4133 15029.1803,-406.4133 15036.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/hdl/magnitude.v -->
<g id="node159" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/hdl/magnitude.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15234.9245,-396 15142.4359,-396 15142.4359,-392 15138.4359,-392 15138.4359,-388 15142.4359,-388 15142.4359,-368 15138.4359,-368 15138.4359,-364 15142.4359,-364 15142.4359,-360 15234.9245,-360 15234.9245,-396"/>
<polyline fill="none" stroke="#069302" points="15142.4359,-392 15146.4359,-392 15146.4359,-388 15142.4359,-388 "/>
<polyline fill="none" stroke="#069302" points="15142.4359,-368 15146.4359,-368 15146.4359,-364 15142.4359,-364 "/>
<text text-anchor="middle" x="15188.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">magnitude.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/simulation/top_dut.v -->
<g id="node160" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/simulation/top_dut.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15225.2662,-468 15152.0942,-468 15152.0942,-464 15148.0942,-464 15148.0942,-460 15152.0942,-460 15152.0942,-440 15148.0942,-440 15148.0942,-436 15152.0942,-436 15152.0942,-432 15225.2662,-432 15225.2662,-468"/>
<polyline fill="none" stroke="#069302" points="15152.0942,-464 15156.0942,-464 15156.0942,-460 15152.0942,-460 "/>
<polyline fill="none" stroke="#069302" points="15152.0942,-440 15156.0942,-440 15156.0942,-436 15152.0942,-436 "/>
<text text-anchor="middle" x="15188.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_dut.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/simulation/top_dut.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/hdl/magnitude.v -->
<g id="edge135" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/simulation/top_dut.v&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/magnitude/hdl/magnitude.v</title>
<path fill="none" stroke="#000000" d="M15188.6802,-431.8314C15188.6802,-424.131 15188.6802,-414.9743 15188.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="15192.1803,-406.4132 15188.6802,-396.4133 15185.1803,-406.4133 15192.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/hdl/meanComplex.vhd -->
<g id="node161" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/hdl/meanComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15398.8664,-396 15266.494,-396 15266.494,-392 15262.494,-392 15262.494,-388 15266.494,-388 15266.494,-368 15262.494,-368 15262.494,-364 15266.494,-364 15266.494,-360 15398.8664,-360 15398.8664,-396"/>
<polyline fill="none" stroke="#069302" points="15266.494,-392 15270.494,-392 15270.494,-388 15266.494,-388 "/>
<polyline fill="none" stroke="#069302" points="15266.494,-368 15270.494,-368 15270.494,-364 15266.494,-364 "/>
<text text-anchor="middle" x="15332.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">meanComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/simulation/top_meanComplex_tb.vhd -->
<g id="node162" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/simulation/top_meanComplex_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15422.5606,-468 15242.7998,-468 15242.7998,-464 15238.7998,-464 15238.7998,-460 15242.7998,-460 15242.7998,-440 15238.7998,-440 15238.7998,-436 15242.7998,-436 15242.7998,-432 15422.5606,-432 15422.5606,-468"/>
<polyline fill="none" stroke="#069302" points="15242.7998,-464 15246.7998,-464 15246.7998,-460 15242.7998,-460 "/>
<polyline fill="none" stroke="#069302" points="15242.7998,-440 15246.7998,-440 15246.7998,-436 15242.7998,-436 "/>
<text text-anchor="middle" x="15332.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_meanComplex_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/simulation/top_meanComplex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/hdl/meanComplex.vhd -->
<g id="edge136" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/simulation/top_meanComplex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanComplex/hdl/meanComplex.vhd</title>
<path fill="none" stroke="#000000" d="M15332.6802,-431.8314C15332.6802,-424.131 15332.6802,-414.9743 15332.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="15336.1803,-406.4132 15332.6802,-396.4133 15329.1803,-406.4133 15336.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/hdl/meanReal.vhd -->
<g id="node163" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/hdl/meanReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15569.9231,-396 15463.4373,-396 15463.4373,-392 15459.4373,-392 15459.4373,-388 15463.4373,-388 15463.4373,-368 15459.4373,-368 15459.4373,-364 15463.4373,-364 15463.4373,-360 15569.9231,-360 15569.9231,-396"/>
<polyline fill="none" stroke="#069302" points="15463.4373,-392 15467.4373,-392 15467.4373,-388 15463.4373,-388 "/>
<polyline fill="none" stroke="#069302" points="15463.4373,-368 15467.4373,-368 15467.4373,-364 15463.4373,-364 "/>
<text text-anchor="middle" x="15516.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">meanReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/simulation/top_meanReal_tb.vhd -->
<g id="node164" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/simulation/top_meanReal_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15593.117,-468 15440.2434,-468 15440.2434,-464 15436.2434,-464 15436.2434,-460 15440.2434,-460 15440.2434,-440 15436.2434,-440 15436.2434,-436 15440.2434,-436 15440.2434,-432 15593.117,-432 15593.117,-468"/>
<polyline fill="none" stroke="#069302" points="15440.2434,-464 15444.2434,-464 15444.2434,-460 15440.2434,-460 "/>
<polyline fill="none" stroke="#069302" points="15440.2434,-440 15444.2434,-440 15444.2434,-436 15440.2434,-436 "/>
<text text-anchor="middle" x="15516.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_meanReal_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/simulation/top_meanReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/hdl/meanReal.vhd -->
<g id="edge137" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/simulation/top_meanReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/meanReal/hdl/meanReal.vhd</title>
<path fill="none" stroke="#000000" d="M15516.6802,-431.8314C15516.6802,-424.131 15516.6802,-414.9743 15516.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="15520.1803,-406.4132 15516.6802,-396.4133 15513.1803,-406.4133 15520.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd -->
<g id="node165" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16110.2152,-468 15961.1452,-468 15961.1452,-464 15957.1452,-464 15957.1452,-460 15961.1452,-460 15961.1452,-440 15957.1452,-440 15957.1452,-436 15961.1452,-436 15961.1452,-432 16110.2152,-432 16110.2152,-468"/>
<polyline fill="none" stroke="#069302" points="15961.1452,-464 15965.1452,-464 15965.1452,-460 15961.1452,-460 "/>
<polyline fill="none" stroke="#069302" points="15961.1452,-440 15965.1452,-440 15965.1452,-436 15961.1452,-436 "/>
<text text-anchor="middle" x="16035.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_handcomm.vhd -->
<g id="node166" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16032.732,-396 15806.6284,-396 15806.6284,-392 15802.6284,-392 15802.6284,-388 15806.6284,-388 15806.6284,-368 15802.6284,-368 15802.6284,-364 15806.6284,-364 15806.6284,-360 16032.732,-360 16032.732,-396"/>
<polyline fill="none" stroke="#069302" points="15806.6284,-392 15810.6284,-392 15810.6284,-388 15806.6284,-388 "/>
<polyline fill="none" stroke="#069302" points="15806.6284,-368 15810.6284,-368 15810.6284,-364 15806.6284,-364 "/>
<text text-anchor="middle" x="15919.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_handcomm.vhd -->
<g id="edge141" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M16006.4085,-431.8314C15991.5714,-422.6221 15973.3787,-411.3301 15957.494,-401.4706"/>
<polygon fill="#000000" stroke="#000000" points="15959.2847,-398.4628 15948.9425,-396.1628 15955.5932,-404.4102 15959.2847,-398.4628"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd -->
<g id="node167" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15788.2766,-396 15603.0838,-396 15603.0838,-392 15599.0838,-392 15599.0838,-388 15603.0838,-388 15603.0838,-368 15599.0838,-368 15599.0838,-364 15603.0838,-364 15603.0838,-360 15788.2766,-360 15788.2766,-396"/>
<polyline fill="none" stroke="#069302" points="15603.0838,-392 15607.0838,-392 15607.0838,-388 15603.0838,-388 "/>
<polyline fill="none" stroke="#069302" points="15603.0838,-368 15607.0838,-368 15607.0838,-364 15603.0838,-364 "/>
<text text-anchor="middle" x="15695.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd -->
<g id="edge138" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M15961.0658,-434.1993C15911.0113,-423.5995 15844.6447,-409.5454 15790.8018,-398.1434"/>
<polygon fill="#000000" stroke="#000000" points="15791.4089,-394.6944 15780.9007,-396.0467 15789.9586,-401.5425 15791.4089,-394.6944"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mva_synchronizer_vector.vhd -->
<g id="node170" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mva_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16252.6016,-396 16050.7588,-396 16050.7588,-392 16046.7588,-392 16046.7588,-388 16050.7588,-388 16050.7588,-368 16046.7588,-368 16046.7588,-364 16050.7588,-364 16050.7588,-360 16252.6016,-360 16252.6016,-396"/>
<polyline fill="none" stroke="#069302" points="16050.7588,-392 16054.7588,-392 16054.7588,-388 16050.7588,-388 "/>
<polyline fill="none" stroke="#069302" points="16050.7588,-368 16054.7588,-368 16054.7588,-364 16050.7588,-364 "/>
<text text-anchor="middle" x="16151.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mva_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mva_synchronizer_vector.vhd -->
<g id="edge139" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mva_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M16064.9519,-431.8314C16079.789,-422.6221 16097.9817,-411.3301 16113.8664,-401.4706"/>
<polygon fill="#000000" stroke="#000000" points="16115.7672,-404.4102 16122.4179,-396.1628 16112.0757,-398.4628 16115.7672,-404.4102"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/wb_mean_vector_axi.vhd -->
<g id="node171" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/wb_mean_vector_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16444.8872,-396 16270.4732,-396 16270.4732,-392 16266.4732,-392 16266.4732,-388 16270.4732,-388 16270.4732,-368 16266.4732,-368 16266.4732,-364 16270.4732,-364 16270.4732,-360 16444.8872,-360 16444.8872,-396"/>
<polyline fill="none" stroke="#069302" points="16270.4732,-392 16274.4732,-392 16274.4732,-388 16270.4732,-388 "/>
<polyline fill="none" stroke="#069302" points="16270.4732,-368 16274.4732,-368 16274.4732,-364 16270.4732,-364 "/>
<text text-anchor="middle" x="16357.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_mean_vector_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/wb_mean_vector_axi.vhd -->
<g id="edge140" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/wb_mean_vector_axi.vhd</title>
<path fill="none" stroke="#000000" d="M16110.3628,-433.3008C16157.031,-422.8657 16217.4369,-409.3588 16266.8675,-398.3059"/>
<polygon fill="#000000" stroke="#000000" points="16267.9243,-401.6562 16276.9195,-396.0583 16266.3967,-394.8249 16267.9243,-401.6562"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_ram.vhd -->
<g id="node168" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15686.1016,-324 15505.2588,-324 15505.2588,-320 15501.2588,-320 15501.2588,-316 15505.2588,-316 15505.2588,-296 15501.2588,-296 15501.2588,-292 15505.2588,-292 15505.2588,-288 15686.1016,-288 15686.1016,-324"/>
<polyline fill="none" stroke="#069302" points="15505.2588,-320 15509.2588,-320 15509.2588,-316 15505.2588,-316 "/>
<polyline fill="none" stroke="#069302" points="15505.2588,-296 15509.2588,-296 15509.2588,-292 15505.2588,-292 "/>
<text text-anchor="middle" x="15595.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_ram.vhd -->
<g id="edge142" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_ram.vhd</title>
<path fill="none" stroke="#000000" d="M15670.446,-359.8314C15657.8922,-350.7927 15642.5519,-339.7476 15629.0411,-330.0198"/>
<polygon fill="#000000" stroke="#000000" points="15631.0668,-327.1655 15620.9063,-324.1628 15626.9766,-332.8463 15631.0668,-327.1655"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_shift.vhd -->
<g id="node169" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_shift.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15887.1689,-324 15704.1915,-324 15704.1915,-320 15700.1915,-320 15700.1915,-316 15704.1915,-316 15704.1915,-296 15700.1915,-296 15700.1915,-292 15704.1915,-292 15704.1915,-288 15887.1689,-288 15887.1689,-324"/>
<polyline fill="none" stroke="#069302" points="15704.1915,-320 15708.1915,-320 15708.1915,-316 15704.1915,-316 "/>
<polyline fill="none" stroke="#069302" points="15704.1915,-296 15708.1915,-296 15708.1915,-292 15704.1915,-292 "/>
<text text-anchor="middle" x="15795.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mean_vector_axi_shift.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_shift.vhd -->
<g id="edge143" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_shift.vhd</title>
<path fill="none" stroke="#000000" d="M15720.9144,-359.8314C15733.4682,-350.7927 15748.8085,-339.7476 15762.3193,-330.0198"/>
<polygon fill="#000000" stroke="#000000" points="15764.3838,-332.8463 15770.4541,-324.1628 15760.2936,-327.1655 15764.3838,-332.8463"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/simulation/top_mean_vector_tb.vhd -->
<g id="node172" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/simulation/top_mean_vector_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="15780.7376,-468 15610.6228,-468 15610.6228,-464 15606.6228,-464 15606.6228,-460 15610.6228,-460 15610.6228,-440 15606.6228,-440 15606.6228,-436 15610.6228,-436 15610.6228,-432 15780.7376,-432 15780.7376,-468"/>
<polyline fill="none" stroke="#069302" points="15610.6228,-464 15614.6228,-464 15614.6228,-460 15610.6228,-460 "/>
<polyline fill="none" stroke="#069302" points="15610.6228,-440 15614.6228,-440 15614.6228,-436 15610.6228,-436 "/>
<text text-anchor="middle" x="15695.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_mean_vector_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/simulation/top_mean_vector_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd -->
<g id="edge144" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/simulation/top_mean_vector_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mean_vector_axi/hdl/mean_vector_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M15695.6802,-431.8314C15695.6802,-424.131 15695.6802,-414.9743 15695.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="15699.1803,-406.4132 15695.6802,-396.4133 15692.1803,-406.4133 15699.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_redim.vhd -->
<g id="node173" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_redim.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16628.8439,-324 16454.5165,-324 16454.5165,-320 16450.5165,-320 16450.5165,-316 16454.5165,-316 16454.5165,-296 16450.5165,-296 16450.5165,-292 16454.5165,-292 16454.5165,-288 16628.8439,-288 16628.8439,-324"/>
<polyline fill="none" stroke="#069302" points="16454.5165,-320 16458.5165,-320 16458.5165,-316 16454.5165,-316 "/>
<polyline fill="none" stroke="#069302" points="16454.5165,-296 16458.5165,-296 16458.5165,-292 16454.5165,-292 "/>
<text text-anchor="middle" x="16541.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mixerComplex_redim.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd -->
<g id="node174" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16620.2404,-396 16463.12,-396 16463.12,-392 16459.12,-392 16459.12,-388 16463.12,-388 16463.12,-368 16459.12,-368 16459.12,-364 16463.12,-364 16463.12,-360 16620.2404,-360 16620.2404,-396"/>
<polyline fill="none" stroke="#069302" points="16463.12,-392 16467.12,-392 16467.12,-388 16463.12,-388 "/>
<polyline fill="none" stroke="#069302" points="16463.12,-368 16467.12,-368 16467.12,-364 16463.12,-364 "/>
<text text-anchor="middle" x="16541.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mixerComplex_sin.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_redim.vhd -->
<g id="edge145" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_redim.vhd</title>
<path fill="none" stroke="#000000" d="M16541.6802,-359.8314C16541.6802,-352.131 16541.6802,-342.9743 16541.6802,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="16545.1803,-334.4132 16541.6802,-324.4133 16538.1803,-334.4133 16545.1803,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd -->
<g id="node175" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16697.9783,-468 16513.3821,-468 16513.3821,-464 16509.3821,-464 16509.3821,-460 16513.3821,-460 16513.3821,-440 16509.3821,-440 16509.3821,-436 16513.3821,-436 16513.3821,-432 16697.9783,-432 16697.9783,-468"/>
<polyline fill="none" stroke="#069302" points="16513.3821,-464 16517.3821,-464 16517.3821,-460 16513.3821,-460 "/>
<polyline fill="none" stroke="#069302" points="16513.3821,-440 16517.3821,-440 16517.3821,-436 16513.3821,-436 "/>
<text text-anchor="middle" x="16605.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_mixerComplex_sin.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd -->
<g id="edge147" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/hdl/mixerComplex_sin.vhd</title>
<path fill="none" stroke="#000000" d="M16589.5303,-431.8314C16582.0085,-423.3694 16572.9237,-413.1489 16564.6998,-403.8971"/>
<polygon fill="#000000" stroke="#000000" points="16567.3072,-401.5621 16558.0475,-396.4133 16562.0753,-406.2127 16567.3072,-401.5621"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd -->
<g id="node178" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16768.2573,-396 16639.1031,-396 16639.1031,-392 16635.1031,-392 16635.1031,-388 16639.1031,-388 16639.1031,-368 16635.1031,-368 16635.1031,-364 16639.1031,-364 16639.1031,-360 16768.2573,-360 16768.2573,-396"/>
<polyline fill="none" stroke="#069302" points="16639.1031,-392 16643.1031,-392 16643.1031,-388 16639.1031,-388 "/>
<polyline fill="none" stroke="#069302" points="16639.1031,-368 16643.1031,-368 16643.1031,-364 16639.1031,-364 "/>
<text text-anchor="middle" x="16703.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_mixer_sin.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd -->
<g id="edge146" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixerComplex_sin/simulation/top_mixerComplex_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd</title>
<path fill="none" stroke="#000000" d="M16630.4097,-431.8314C16642.5964,-422.8779 16657.4625,-411.9558 16670.6114,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="16672.972,-404.9042 16678.9586,-396.1628 16668.8275,-399.263 16672.972,-404.9042"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_redim.vhd -->
<g id="node176" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_redim.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16763.6228,-252 16643.7376,-252 16643.7376,-248 16639.7376,-248 16639.7376,-244 16643.7376,-244 16643.7376,-224 16639.7376,-224 16639.7376,-220 16643.7376,-220 16643.7376,-216 16763.6228,-216 16763.6228,-252"/>
<polyline fill="none" stroke="#069302" points="16643.7376,-248 16647.7376,-248 16647.7376,-244 16643.7376,-244 "/>
<polyline fill="none" stroke="#069302" points="16643.7376,-224 16647.7376,-224 16647.7376,-220 16643.7376,-220 "/>
<text text-anchor="middle" x="16703.6802" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mixer_redim.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd -->
<g id="node177" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16755.0188,-324 16652.3416,-324 16652.3416,-320 16648.3416,-320 16648.3416,-316 16652.3416,-316 16652.3416,-296 16648.3416,-296 16648.3416,-292 16652.3416,-292 16652.3416,-288 16755.0188,-288 16755.0188,-324"/>
<polyline fill="none" stroke="#069302" points="16652.3416,-320 16656.3416,-320 16656.3416,-316 16652.3416,-316 "/>
<polyline fill="none" stroke="#069302" points="16652.3416,-296 16656.3416,-296 16656.3416,-292 16652.3416,-292 "/>
<text text-anchor="middle" x="16703.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mixer_sin.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_redim.vhd -->
<g id="edge148" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_redim.vhd</title>
<path fill="none" stroke="#000000" d="M16703.6802,-287.8314C16703.6802,-280.131 16703.6802,-270.9743 16703.6802,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="16707.1803,-262.4132 16703.6802,-252.4133 16700.1803,-262.4133 16707.1803,-262.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd -->
<g id="edge149" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/simulation/top_mixer_sin.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/mixer_sin/hdl/mixer_sin.vhd</title>
<path fill="none" stroke="#000000" d="M16703.6802,-359.8314C16703.6802,-352.131 16703.6802,-342.9743 16703.6802,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="16707.1803,-334.4132 16703.6802,-324.4133 16700.1803,-334.4133 16707.1803,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd -->
<g id="node179" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16921.4006,-396 16793.9598,-396 16793.9598,-392 16789.9598,-392 16789.9598,-388 16793.9598,-388 16793.9598,-368 16789.9598,-368 16789.9598,-364 16793.9598,-364 16793.9598,-360 16921.4006,-360 16921.4006,-396"/>
<polyline fill="none" stroke="#069302" points="16793.9598,-392 16797.9598,-392 16797.9598,-388 16793.9598,-388 "/>
<polyline fill="none" stroke="#069302" points="16793.9598,-368 16797.9598,-368 16797.9598,-364 16793.9598,-364 "/>
<text text-anchor="middle" x="16857.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">multiplierReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal_redim.vhd -->
<g id="node180" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal_redim.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16942.676,-324 16772.6844,-324 16772.6844,-320 16768.6844,-320 16768.6844,-316 16772.6844,-316 16772.6844,-296 16768.6844,-296 16768.6844,-292 16772.6844,-292 16772.6844,-288 16942.676,-288 16942.676,-324"/>
<polyline fill="none" stroke="#069302" points="16772.6844,-320 16776.6844,-320 16776.6844,-316 16772.6844,-316 "/>
<polyline fill="none" stroke="#069302" points="16772.6844,-296 16776.6844,-296 16776.6844,-292 16772.6844,-292 "/>
<text text-anchor="middle" x="16857.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">multiplierReal_redim.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal_redim.vhd -->
<g id="edge150" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal_redim.vhd</title>
<path fill="none" stroke="#000000" d="M16857.6802,-359.8314C16857.6802,-352.131 16857.6802,-342.9743 16857.6802,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="16861.1803,-334.4132 16857.6802,-324.4133 16854.1803,-334.4133 16861.1803,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/simulation/top_multiplierReal.vhd -->
<g id="node181" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/simulation/top_multiplierReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="16935.1395,-468 16780.2209,-468 16780.2209,-464 16776.2209,-464 16776.2209,-460 16780.2209,-460 16780.2209,-440 16776.2209,-440 16776.2209,-436 16780.2209,-436 16780.2209,-432 16935.1395,-432 16935.1395,-468"/>
<polyline fill="none" stroke="#069302" points="16780.2209,-464 16784.2209,-464 16784.2209,-460 16780.2209,-460 "/>
<polyline fill="none" stroke="#069302" points="16780.2209,-440 16784.2209,-440 16784.2209,-436 16780.2209,-436 "/>
<text text-anchor="middle" x="16857.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_multiplierReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/simulation/top_multiplierReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd -->
<g id="edge151" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/simulation/top_multiplierReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/multiplierReal/hdl/multiplierReal.vhd</title>
<path fill="none" stroke="#000000" d="M16857.6802,-431.8314C16857.6802,-424.131 16857.6802,-414.9743 16857.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="16861.1803,-406.4132 16857.6802,-396.4133 16854.1803,-406.4133 16861.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd -->
<g id="node182" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17765.6664,-468 17645.694,-468 17645.694,-464 17641.694,-464 17641.694,-460 17645.694,-460 17645.694,-440 17641.694,-440 17641.694,-436 17645.694,-436 17645.694,-432 17765.6664,-432 17765.6664,-468"/>
<polyline fill="none" stroke="#069302" points="17645.694,-464 17649.694,-464 17649.694,-460 17645.694,-460 "/>
<polyline fill="none" stroke="#069302" points="17645.694,-440 17649.694,-440 17649.694,-436 17645.694,-436 "/>
<text text-anchor="middle" x="17705.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_handcomm.vhd -->
<g id="node187" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17572.6828,-396 17376.6776,-396 17376.6776,-392 17372.6776,-392 17372.6776,-388 17376.6776,-388 17376.6776,-368 17372.6776,-368 17372.6776,-364 17376.6776,-364 17376.6776,-360 17572.6828,-360 17572.6828,-396"/>
<polyline fill="none" stroke="#069302" points="17376.6776,-392 17380.6776,-392 17380.6776,-388 17376.6776,-388 "/>
<polyline fill="none" stroke="#069302" points="17376.6776,-368 17380.6776,-368 17380.6776,-364 17376.6776,-364 "/>
<text text-anchor="middle" x="17474.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_handcomm.vhd -->
<g id="edge152" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M17647.6873,-431.9243C17615.6964,-421.9531 17575.803,-409.5188 17542.3889,-399.104"/>
<polygon fill="#000000" stroke="#000000" points="17543.2855,-395.7174 17532.6969,-396.0831 17541.2024,-402.4004 17543.2855,-395.7174"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd -->
<g id="node188" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17358.7264,-396 17202.634,-396 17202.634,-392 17198.634,-392 17198.634,-388 17202.634,-388 17202.634,-368 17198.634,-368 17198.634,-364 17202.634,-364 17202.634,-360 17358.7264,-360 17358.7264,-396"/>
<polyline fill="none" stroke="#069302" points="17202.634,-392 17206.634,-392 17206.634,-388 17202.634,-388 "/>
<polyline fill="none" stroke="#069302" points="17202.634,-368 17206.634,-368 17206.634,-364 17202.634,-364 "/>
<text text-anchor="middle" x="17280.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd -->
<g id="edge154" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd</title>
<path fill="none" stroke="#000000" d="M17645.7046,-441.2624C17580.1385,-431.5205 17471.7474,-414.8609 17368.8418,-396.1738"/>
<polygon fill="#000000" stroke="#000000" points="17369.3679,-392.7121 17358.9019,-394.3592 17368.1107,-399.5983 17369.3679,-392.7121"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_bit.vhd -->
<g id="node189" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17820.3513,-396 17591.0091,-396 17591.0091,-392 17587.0091,-392 17587.0091,-388 17591.0091,-388 17591.0091,-368 17587.0091,-368 17587.0091,-364 17591.0091,-364 17591.0091,-360 17820.3513,-360 17820.3513,-396"/>
<polyline fill="none" stroke="#069302" points="17591.0091,-392 17595.0091,-392 17595.0091,-388 17591.0091,-388 "/>
<polyline fill="none" stroke="#069302" points="17591.0091,-368 17595.0091,-368 17595.0091,-364 17591.0091,-364 "/>
<text text-anchor="middle" x="17705.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_synchronizer_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_bit.vhd -->
<g id="edge153" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_bit.vhd</title>
<path fill="none" stroke="#000000" d="M17705.6802,-431.8314C17705.6802,-424.131 17705.6802,-414.9743 17705.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="17709.1803,-406.4132 17705.6802,-396.4133 17702.1803,-406.4133 17709.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_vector.vhd -->
<g id="node190" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18090.6883,-396 17838.6721,-396 17838.6721,-392 17834.6721,-392 17834.6721,-388 17838.6721,-388 17838.6721,-368 17834.6721,-368 17834.6721,-364 17838.6721,-364 17838.6721,-360 18090.6883,-360 18090.6883,-396"/>
<polyline fill="none" stroke="#069302" points="17838.6721,-392 17842.6721,-392 17842.6721,-388 17838.6721,-388 "/>
<polyline fill="none" stroke="#069302" points="17838.6721,-368 17842.6721,-368 17842.6721,-364 17838.6721,-364 "/>
<text text-anchor="middle" x="17964.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_vector.vhd -->
<g id="edge155" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M17765.4252,-433.3913C17802.4722,-423.0926 17850.3754,-409.7759 17889.9276,-398.7807"/>
<polygon fill="#000000" stroke="#000000" points="17891.0944,-402.0891 17899.7916,-396.0385 17889.2195,-395.3448 17891.0944,-402.0891"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/wb_nco_counter.vhd -->
<g id="node191" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/wb_nco_counter.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18254.3373,-396 18109.0231,-396 18109.0231,-392 18105.0231,-392 18105.0231,-388 18109.0231,-388 18109.0231,-368 18105.0231,-368 18105.0231,-364 18109.0231,-364 18109.0231,-360 18254.3373,-360 18254.3373,-396"/>
<polyline fill="none" stroke="#069302" points="18109.0231,-392 18113.0231,-392 18113.0231,-388 18109.0231,-388 "/>
<polyline fill="none" stroke="#069302" points="18109.0231,-368 18113.0231,-368 18113.0231,-364 18109.0231,-364 "/>
<text text-anchor="middle" x="18181.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_nco_counter.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/wb_nco_counter.vhd -->
<g id="edge156" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/wb_nco_counter.vhd</title>
<path fill="none" stroke="#000000" d="M17765.6539,-443.2913C17841.0528,-434.5206 17974.6375,-417.8687 18098.7978,-396.0819"/>
<polygon fill="#000000" stroke="#000000" points="18099.6259,-399.4898 18108.8629,-394.3006 18098.406,-392.5969 18099.6259,-399.4898"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom.vhd -->
<g id="node183" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17141.117,-324 16960.2434,-324 16960.2434,-320 16956.2434,-320 16956.2434,-316 16960.2434,-316 16960.2434,-296 16956.2434,-296 16956.2434,-292 16960.2434,-292 16960.2434,-288 17141.117,-288 17141.117,-324"/>
<polyline fill="none" stroke="#069302" points="16960.2434,-320 16964.2434,-320 16964.2434,-316 16960.2434,-316 "/>
<polyline fill="none" stroke="#069302" points="16960.2434,-296 16964.2434,-296 16964.2434,-292 16960.2434,-292 "/>
<text text-anchor="middle" x="17050.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_cos_rom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a12_d16.vhd -->
<g id="node184" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a12_d16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17402.3779,-324 17158.9825,-324 17158.9825,-320 17154.9825,-320 17154.9825,-316 17158.9825,-316 17158.9825,-296 17154.9825,-296 17154.9825,-292 17158.9825,-292 17158.9825,-288 17402.3779,-288 17402.3779,-324"/>
<polyline fill="none" stroke="#069302" points="17158.9825,-320 17162.9825,-320 17162.9825,-316 17158.9825,-316 "/>
<polyline fill="none" stroke="#069302" points="17158.9825,-296 17162.9825,-296 17162.9825,-292 17158.9825,-292 "/>
<text text-anchor="middle" x="17280.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_cos_rom_a12_d16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a16_d16.vhd -->
<g id="node185" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a16_d16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17663.3779,-324 17419.9825,-324 17419.9825,-320 17415.9825,-320 17415.9825,-316 17419.9825,-316 17419.9825,-296 17415.9825,-296 17415.9825,-292 17419.9825,-292 17419.9825,-288 17663.3779,-288 17663.3779,-324"/>
<polyline fill="none" stroke="#069302" points="17419.9825,-320 17423.9825,-320 17423.9825,-316 17419.9825,-316 "/>
<polyline fill="none" stroke="#069302" points="17419.9825,-296 17423.9825,-296 17423.9825,-292 17419.9825,-292 "/>
<text text-anchor="middle" x="17541.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_cos_rom_a16_d16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a24_d16.vhd -->
<g id="node186" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a24_d16.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18332.3779,-468 18088.9825,-468 18088.9825,-464 18084.9825,-464 18084.9825,-460 18088.9825,-460 18088.9825,-440 18084.9825,-440 18084.9825,-436 18088.9825,-436 18088.9825,-432 18332.3779,-432 18332.3779,-468"/>
<polyline fill="none" stroke="#069302" points="18088.9825,-464 18092.9825,-464 18092.9825,-460 18088.9825,-460 "/>
<polyline fill="none" stroke="#069302" points="18088.9825,-440 18092.9825,-440 18092.9825,-436 18088.9825,-436 "/>
<text text-anchor="middle" x="18210.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">nco_counter_cos_rom_a24_d16.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom.vhd -->
<g id="edge159" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom.vhd</title>
<path fill="none" stroke="#000000" d="M17222.9384,-359.9243C17191.0859,-349.9531 17151.3653,-337.5188 17118.0958,-327.104"/>
<polygon fill="#000000" stroke="#000000" points="17119.0348,-323.7305 17108.4458,-324.0831 17116.9435,-330.4109 17119.0348,-323.7305"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a12_d16.vhd -->
<g id="edge157" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a12_d16.vhd</title>
<path fill="none" stroke="#000000" d="M17280.6802,-359.8314C17280.6802,-352.131 17280.6802,-342.9743 17280.6802,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="17284.1803,-334.4132 17280.6802,-324.4133 17277.1803,-334.4133 17284.1803,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a16_d16.vhd -->
<g id="edge158" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_cos_rom_a16_d16.vhd</title>
<path fill="none" stroke="#000000" d="M17346.2046,-359.9243C17382.6605,-349.8675 17428.199,-337.3052 17466.1487,-326.8363"/>
<polygon fill="#000000" stroke="#000000" points="17467.4197,-330.1165 17476.1288,-324.0831 17465.5581,-323.3685 17467.4197,-330.1165"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/simulation/top_nco_counter_tb.vhd -->
<g id="node192" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/simulation/top_nco_counter_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="17363.8597,-468 17197.5007,-468 17197.5007,-464 17193.5007,-464 17193.5007,-460 17197.5007,-460 17197.5007,-440 17193.5007,-440 17193.5007,-436 17197.5007,-436 17197.5007,-432 17363.8597,-432 17363.8597,-468"/>
<polyline fill="none" stroke="#069302" points="17197.5007,-464 17201.5007,-464 17201.5007,-460 17197.5007,-460 "/>
<polyline fill="none" stroke="#069302" points="17197.5007,-440 17201.5007,-440 17201.5007,-436 17197.5007,-436 "/>
<text text-anchor="middle" x="17280.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_nco_counter_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/simulation/top_nco_counter_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd -->
<g id="edge160" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/simulation/top_nco_counter_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/nco_counter/hdl/nco_counter_logic.vhd</title>
<path fill="none" stroke="#000000" d="M17280.6802,-431.8314C17280.6802,-424.131 17280.6802,-414.9743 17280.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="17284.1803,-406.4132 17280.6802,-396.4133 17277.1803,-406.4133 17284.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd -->
<g id="node193" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18757.2631,-468 18656.0973,-468 18656.0973,-464 18652.0973,-464 18652.0973,-460 18656.0973,-460 18656.0973,-440 18652.0973,-440 18652.0973,-436 18656.0973,-436 18656.0973,-432 18757.2631,-432 18757.2631,-468"/>
<polyline fill="none" stroke="#069302" points="18656.0973,-464 18660.0973,-464 18660.0973,-460 18656.0973,-460 "/>
<polyline fill="none" stroke="#069302" points="18656.0973,-440 18660.0973,-440 18660.0973,-436 18656.0973,-436 "/>
<text text-anchor="middle" x="18706.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_comm.vhd -->
<g id="node194" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18419.6493,-396 18271.7111,-396 18271.7111,-392 18267.7111,-392 18267.7111,-388 18271.7111,-388 18271.7111,-368 18267.7111,-368 18267.7111,-364 18271.7111,-364 18271.7111,-360 18419.6493,-360 18419.6493,-396"/>
<polyline fill="none" stroke="#069302" points="18271.7111,-392 18275.7111,-392 18275.7111,-388 18271.7111,-388 "/>
<polyline fill="none" stroke="#069302" points="18271.7111,-368 18275.7111,-368 18275.7111,-364 18271.7111,-364 "/>
<text text-anchor="middle" x="18345.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_comm.vhd -->
<g id="edge164" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_comm.vhd</title>
<path fill="none" stroke="#000000" d="M18655.8857,-440.4761C18602.1698,-430.3276 18514.6949,-413.583 18429.2918,-396.1044"/>
<polygon fill="#000000" stroke="#000000" points="18429.9283,-392.6622 18419.4289,-394.0806 18428.5213,-399.5193 18429.9283,-392.6622"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_handComm.vhd -->
<g id="node195" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18619.3858,-396 18437.9746,-396 18437.9746,-392 18433.9746,-392 18433.9746,-388 18437.9746,-388 18437.9746,-368 18433.9746,-368 18433.9746,-364 18437.9746,-364 18437.9746,-360 18619.3858,-360 18619.3858,-396"/>
<polyline fill="none" stroke="#069302" points="18437.9746,-392 18441.9746,-392 18441.9746,-388 18437.9746,-388 "/>
<polyline fill="none" stroke="#069302" points="18437.9746,-368 18441.9746,-368 18441.9746,-364 18437.9746,-364 "/>
<text text-anchor="middle" x="18528.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_handComm.vhd -->
<g id="edge165" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M18661.7633,-431.8314C18637.7452,-422.1162 18607.9968,-410.0831 18582.721,-399.8592"/>
<polygon fill="#000000" stroke="#000000" points="18583.8569,-396.5432 18573.2741,-396.038 18581.232,-403.0325 18583.8569,-396.5432"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_logic.vhd -->
<g id="node196" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18775.8233,-396 18637.5371,-396 18637.5371,-392 18633.5371,-392 18633.5371,-388 18637.5371,-388 18637.5371,-368 18633.5371,-368 18633.5371,-364 18637.5371,-364 18637.5371,-360 18775.8233,-360 18775.8233,-396"/>
<polyline fill="none" stroke="#069302" points="18637.5371,-392 18641.5371,-392 18641.5371,-388 18637.5371,-388 "/>
<polyline fill="none" stroke="#069302" points="18637.5371,-368 18641.5371,-368 18641.5371,-364 18637.5371,-364 "/>
<text text-anchor="middle" x="18706.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_logic.vhd -->
<g id="edge163" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_logic.vhd</title>
<path fill="none" stroke="#000000" d="M18706.6802,-431.8314C18706.6802,-424.131 18706.6802,-414.9743 18706.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="18710.1803,-406.4132 18706.6802,-396.4133 18703.1803,-406.4133 18710.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_bit.vhd -->
<g id="node197" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="18953.8901,-396 18793.4703,-396 18793.4703,-392 18789.4703,-392 18789.4703,-388 18793.4703,-388 18793.4703,-368 18789.4703,-368 18789.4703,-364 18793.4703,-364 18793.4703,-360 18953.8901,-360 18953.8901,-396"/>
<polyline fill="none" stroke="#069302" points="18793.4703,-392 18797.4703,-392 18797.4703,-388 18793.4703,-388 "/>
<polyline fill="none" stroke="#069302" points="18793.4703,-368 18797.4703,-368 18797.4703,-364 18793.4703,-364 "/>
<text text-anchor="middle" x="18873.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_sync_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_bit.vhd -->
<g id="edge162" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_bit.vhd</title>
<path fill="none" stroke="#000000" d="M18748.8214,-431.8314C18771.1566,-422.2018 18798.7738,-410.295 18822.3512,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="18824.0449,-403.2112 18831.8421,-396.038 18821.2735,-396.7831 18824.0449,-403.2112"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_vector.vhd -->
<g id="node198" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19155.7264,-396 18971.634,-396 18971.634,-392 18967.634,-392 18967.634,-388 18971.634,-388 18971.634,-368 18967.634,-368 18967.634,-364 18971.634,-364 18971.634,-360 19155.7264,-360 19155.7264,-396"/>
<polyline fill="none" stroke="#069302" points="18971.634,-392 18975.634,-392 18975.634,-388 18971.634,-388 "/>
<polyline fill="none" stroke="#069302" points="18971.634,-368 18975.634,-368 18975.634,-364 18971.634,-364 "/>
<text text-anchor="middle" x="19063.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pidv3_axi_sync_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_vector.vhd -->
<g id="edge161" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pidv3_axi/hdl/pidv3_axi_sync_vector.vhd</title>
<path fill="none" stroke="#000000" d="M18757.4505,-439.7606C18811.0081,-428.9591 18896.7826,-411.66 18963.9467,-398.1143"/>
<polygon fill="#000000" stroke="#000000" points="18965.0256,-401.4673 18974.1362,-396.0593 18963.6416,-394.6055 18965.0256,-401.4673"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd -->
<g id="node199" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19580.7096,-468 19494.6508,-468 19494.6508,-464 19490.6508,-464 19490.6508,-460 19494.6508,-460 19494.6508,-440 19490.6508,-440 19490.6508,-436 19494.6508,-436 19494.6508,-432 19580.7096,-432 19580.7096,-468"/>
<polyline fill="none" stroke="#069302" points="19494.6508,-464 19498.6508,-464 19498.6508,-460 19494.6508,-460 "/>
<polyline fill="none" stroke="#069302" points="19494.6508,-440 19498.6508,-440 19498.6508,-436 19494.6508,-436 "/>
<text text-anchor="middle" x="19537.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_handCom.vhd -->
<g id="node201" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19615.1732,-396 19460.1872,-396 19460.1872,-392 19456.1872,-392 19456.1872,-388 19460.1872,-388 19460.1872,-368 19456.1872,-368 19456.1872,-364 19460.1872,-364 19460.1872,-360 19615.1732,-360 19615.1732,-396"/>
<polyline fill="none" stroke="#069302" points="19460.1872,-392 19464.1872,-392 19464.1872,-388 19460.1872,-388 "/>
<polyline fill="none" stroke="#069302" points="19460.1872,-368 19464.1872,-368 19464.1872,-364 19460.1872,-364 "/>
<text text-anchor="middle" x="19537.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_handCom.vhd -->
<g id="edge167" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M19537.6802,-431.8314C19537.6802,-424.131 19537.6802,-414.9743 19537.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="19541.1803,-406.4132 19537.6802,-396.4133 19534.1803,-406.4133 19541.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd -->
<g id="node202" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19441.7713,-396 19319.5891,-396 19319.5891,-392 19315.5891,-392 19315.5891,-388 19319.5891,-388 19319.5891,-368 19315.5891,-368 19315.5891,-364 19319.5891,-364 19319.5891,-360 19441.7713,-360 19441.7713,-396"/>
<polyline fill="none" stroke="#069302" points="19319.5891,-392 19323.5891,-392 19323.5891,-388 19319.5891,-388 "/>
<polyline fill="none" stroke="#069302" points="19319.5891,-368 19323.5891,-368 19323.5891,-364 19319.5891,-364 "/>
<text text-anchor="middle" x="19380.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd -->
<g id="edge166" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd</title>
<path fill="none" stroke="#000000" d="M19498.0625,-431.8314C19477.158,-422.2446 19451.3319,-410.4008 19429.2314,-400.2655"/>
<polygon fill="#000000" stroke="#000000" points="19430.5618,-397.0252 19420.013,-396.038 19427.6438,-403.388 19430.5618,-397.0252"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd -->
<g id="node203" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19301.718,-396 19173.6424,-396 19173.6424,-392 19169.6424,-392 19169.6424,-388 19173.6424,-388 19173.6424,-368 19169.6424,-368 19169.6424,-364 19173.6424,-364 19173.6424,-360 19301.718,-360 19301.718,-396"/>
<polyline fill="none" stroke="#069302" points="19173.6424,-392 19177.6424,-392 19177.6424,-388 19173.6424,-388 "/>
<polyline fill="none" stroke="#069302" points="19173.6424,-368 19177.6424,-368 19177.6424,-364 19173.6424,-364 "/>
<text text-anchor="middle" x="19237.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_presc.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd -->
<g id="edge168" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd</title>
<path fill="none" stroke="#000000" d="M19494.5598,-439.8534C19450.9305,-429.5623 19381.2686,-413.0629 19311.5955,-396.2131"/>
<polygon fill="#000000" stroke="#000000" points="19312.3098,-392.7849 19301.767,-393.8338 19310.6628,-399.5884 19312.3098,-392.7849"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_vectSync.vhd -->
<g id="node204" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_vectSync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19783.7851,-396 19633.5753,-396 19633.5753,-392 19629.5753,-392 19629.5753,-388 19633.5753,-388 19633.5753,-368 19629.5753,-368 19629.5753,-364 19633.5753,-364 19633.5753,-360 19783.7851,-360 19783.7851,-396"/>
<polyline fill="none" stroke="#069302" points="19633.5753,-392 19637.5753,-392 19637.5753,-388 19633.5753,-388 "/>
<polyline fill="none" stroke="#069302" points="19633.5753,-368 19637.5753,-368 19637.5753,-364 19633.5753,-364 "/>
<text text-anchor="middle" x="19708.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_vectSync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_vectSync.vhd -->
<g id="edge170" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_vectSync.vhd</title>
<path fill="none" stroke="#000000" d="M19580.8307,-431.8314C19603.8026,-422.159 19632.2311,-410.1891 19656.4434,-399.9944"/>
<polygon fill="#000000" stroke="#000000" points="19657.9818,-403.1443 19665.84,-396.038 19655.2654,-396.6929 19657.9818,-403.1443"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/wb_prn20b.vhd -->
<g id="node205" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/wb_prn20b.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19913.3818,-396 19801.9786,-396 19801.9786,-392 19797.9786,-392 19797.9786,-388 19801.9786,-388 19801.9786,-368 19797.9786,-368 19797.9786,-364 19801.9786,-364 19801.9786,-360 19913.3818,-360 19913.3818,-396"/>
<polyline fill="none" stroke="#069302" points="19801.9786,-392 19805.9786,-392 19805.9786,-388 19801.9786,-388 "/>
<polyline fill="none" stroke="#069302" points="19801.9786,-368 19805.9786,-368 19805.9786,-364 19801.9786,-364 "/>
<text text-anchor="middle" x="19857.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_prn20b.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/wb_prn20b.vhd -->
<g id="edge169" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/wb_prn20b.vhd</title>
<path fill="none" stroke="#000000" d="M19580.7252,-441.7241C19629.5825,-432.1445 19711.8601,-415.4508 19791.9621,-396.1046"/>
<polygon fill="#000000" stroke="#000000" points="19792.8276,-399.4962 19801.7175,-393.7325 19791.1736,-392.6944 19792.8276,-399.4962"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_bitSync.vhd -->
<g id="node200" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_bitSync.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19814.3915,-468 19674.9689,-468 19674.9689,-464 19670.9689,-464 19670.9689,-460 19674.9689,-460 19674.9689,-440 19670.9689,-440 19670.9689,-436 19674.9689,-436 19674.9689,-432 19814.3915,-432 19814.3915,-468"/>
<polyline fill="none" stroke="#069302" points="19674.9689,-464 19678.9689,-464 19678.9689,-460 19674.9689,-460 "/>
<polyline fill="none" stroke="#069302" points="19674.9689,-440 19678.9689,-440 19678.9689,-436 19674.9689,-436 "/>
<text text-anchor="middle" x="19744.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prn20b_bitSync.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd -->
<g id="node206" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="19374.9041,-468 19242.4563,-468 19242.4563,-464 19238.4563,-464 19238.4563,-460 19242.4563,-460 19242.4563,-440 19238.4563,-440 19238.4563,-436 19242.4563,-436 19242.4563,-432 19374.9041,-432 19374.9041,-468"/>
<polyline fill="none" stroke="#069302" points="19242.4563,-464 19246.4563,-464 19246.4563,-460 19242.4563,-460 "/>
<polyline fill="none" stroke="#069302" points="19242.4563,-440 19246.4563,-440 19246.4563,-436 19242.4563,-436 "/>
<text text-anchor="middle" x="19308.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_prn20b_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd -->
<g id="edge171" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_logic.vhd</title>
<path fill="none" stroke="#000000" d="M19326.8488,-431.8314C19335.3954,-423.2848 19345.7359,-412.9443 19355.0604,-403.6198"/>
<polygon fill="#000000" stroke="#000000" points="19357.6707,-405.9592 19362.2669,-396.4133 19352.721,-401.0095 19357.6707,-405.9592"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd -->
<g id="edge172" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/simulation/top_prn20b_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prn20b/hdl/prn20b_presc.vhd</title>
<path fill="none" stroke="#000000" d="M19290.7639,-431.8314C19282.336,-423.2848 19272.1392,-412.9443 19262.9442,-403.6198"/>
<polygon fill="#000000" stroke="#000000" points="19265.3513,-401.0761 19255.8377,-396.4133 19260.3671,-405.9912 19265.3513,-401.0761"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/hdl/prnGenerator.vhd -->
<g id="node207" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/hdl/prnGenerator.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20057.3776,-396 19931.9828,-396 19931.9828,-392 19927.9828,-392 19927.9828,-388 19931.9828,-388 19931.9828,-368 19927.9828,-368 19927.9828,-364 19931.9828,-364 19931.9828,-360 20057.3776,-360 20057.3776,-396"/>
<polyline fill="none" stroke="#069302" points="19931.9828,-392 19935.9828,-392 19935.9828,-388 19931.9828,-388 "/>
<polyline fill="none" stroke="#069302" points="19931.9828,-368 19935.9828,-368 19935.9828,-364 19931.9828,-364 "/>
<text text-anchor="middle" x="19994.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">prnGenerator.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/simulation/top_prnGenerator_tb.vhd -->
<g id="node208" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/simulation/top_prnGenerator_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20081.0718,-468 19908.2886,-468 19908.2886,-464 19904.2886,-464 19904.2886,-460 19908.2886,-460 19908.2886,-440 19904.2886,-440 19904.2886,-436 19908.2886,-436 19908.2886,-432 20081.0718,-432 20081.0718,-468"/>
<polyline fill="none" stroke="#069302" points="19908.2886,-464 19912.2886,-464 19912.2886,-460 19908.2886,-460 "/>
<polyline fill="none" stroke="#069302" points="19908.2886,-440 19912.2886,-440 19912.2886,-436 19908.2886,-436 "/>
<text text-anchor="middle" x="19994.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_prnGenerator_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/simulation/top_prnGenerator_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/hdl/prnGenerator.vhd -->
<g id="edge173" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/simulation/top_prnGenerator_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/prnGenerator/hdl/prnGenerator.vhd</title>
<path fill="none" stroke="#000000" d="M19994.6802,-431.8314C19994.6802,-424.131 19994.6802,-414.9743 19994.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="19998.1803,-406.4132 19994.6802,-396.4133 19991.1803,-406.4133 19998.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd -->
<g id="node209" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20484.3581,-468 20387.0023,-468 20387.0023,-464 20383.0023,-464 20383.0023,-460 20387.0023,-460 20387.0023,-440 20383.0023,-440 20383.0023,-436 20387.0023,-436 20387.0023,-432 20484.3581,-432 20484.3581,-468"/>
<polyline fill="none" stroke="#069302" points="20387.0023,-464 20391.0023,-464 20391.0023,-460 20387.0023,-460 "/>
<polyline fill="none" stroke="#069302" points="20387.0023,-440 20391.0023,-440 20391.0023,-436 20387.0023,-436 "/>
<text text-anchor="middle" x="20435.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_comm.vhd -->
<g id="node210" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20193.5722,-396 20075.7882,-396 20075.7882,-392 20071.7882,-392 20071.7882,-388 20075.7882,-388 20075.7882,-368 20071.7882,-368 20071.7882,-364 20075.7882,-364 20075.7882,-360 20193.5722,-360 20193.5722,-396"/>
<polyline fill="none" stroke="#069302" points="20075.7882,-392 20079.7882,-392 20079.7882,-388 20075.7882,-388 "/>
<polyline fill="none" stroke="#069302" points="20075.7882,-368 20079.7882,-368 20079.7882,-364 20075.7882,-364 "/>
<text text-anchor="middle" x="20134.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_comm.vhd -->
<g id="edge176" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_comm.vhd</title>
<path fill="none" stroke="#000000" d="M20386.9326,-439.1649C20341.8401,-429.038 20272.7105,-413.25 20203.4018,-396.1443"/>
<polygon fill="#000000" stroke="#000000" points="20204.1715,-392.7292 20193.6233,-393.7223 20202.4885,-399.5239 20204.1715,-392.7292"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_handCom.vhd -->
<g id="node212" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20352.1494,-396 20211.211,-396 20211.211,-392 20207.211,-392 20207.211,-388 20211.211,-388 20211.211,-368 20207.211,-368 20207.211,-364 20211.211,-364 20211.211,-360 20352.1494,-360 20352.1494,-396"/>
<polyline fill="none" stroke="#069302" points="20211.211,-392 20215.211,-392 20215.211,-388 20211.211,-388 "/>
<polyline fill="none" stroke="#069302" points="20211.211,-368 20215.211,-368 20215.211,-364 20211.211,-364 "/>
<text text-anchor="middle" x="20281.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_handCom.vhd -->
<g id="edge175" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M20396.8195,-431.8314C20376.406,-422.2874 20351.2079,-410.5065 20329.5942,-400.4013"/>
<polygon fill="#000000" stroke="#000000" points="20330.8027,-397.1027 20320.2615,-396.038 20327.8379,-403.4439 20330.8027,-397.1027"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd -->
<g id="node213" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20800.7477,-396 20692.6127,-396 20692.6127,-392 20688.6127,-392 20688.6127,-388 20692.6127,-388 20692.6127,-368 20688.6127,-368 20688.6127,-364 20692.6127,-364 20692.6127,-360 20800.7477,-360 20800.7477,-396"/>
<polyline fill="none" stroke="#069302" points="20692.6127,-392 20696.6127,-392 20696.6127,-388 20692.6127,-388 "/>
<polyline fill="none" stroke="#069302" points="20692.6127,-368 20696.6127,-368 20696.6127,-364 20692.6127,-364 "/>
<text text-anchor="middle" x="20746.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd -->
<g id="edge178" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd</title>
<path fill="none" stroke="#000000" d="M20484.6183,-440.188C20532.4472,-430.3996 20607.5307,-414.5074 20682.2163,-396.0406"/>
<polygon fill="#000000" stroke="#000000" points="20683.4125,-399.3497 20692.271,-393.5379 20681.7217,-392.5569 20683.4125,-399.3497"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_bit.vhd -->
<g id="node214" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20501.3135,-396 20370.0469,-396 20370.0469,-392 20366.0469,-392 20366.0469,-388 20370.0469,-388 20370.0469,-368 20366.0469,-368 20366.0469,-364 20370.0469,-364 20370.0469,-360 20501.3135,-360 20501.3135,-396"/>
<polyline fill="none" stroke="#069302" points="20370.0469,-392 20374.0469,-392 20374.0469,-388 20370.0469,-388 "/>
<polyline fill="none" stroke="#069302" points="20370.0469,-368 20374.0469,-368 20374.0469,-364 20370.0469,-364 "/>
<text text-anchor="middle" x="20435.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_sync_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_bit.vhd -->
<g id="edge174" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_bit.vhd</title>
<path fill="none" stroke="#000000" d="M20435.6802,-431.8314C20435.6802,-424.131 20435.6802,-414.9743 20435.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="20439.1803,-406.4132 20435.6802,-396.4133 20432.1803,-406.4133 20439.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_vector.vhd -->
<g id="node215" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20674.1507,-396 20519.2097,-396 20519.2097,-392 20515.2097,-392 20515.2097,-388 20519.2097,-388 20519.2097,-368 20515.2097,-368 20515.2097,-364 20519.2097,-364 20519.2097,-360 20674.1507,-360 20674.1507,-396"/>
<polyline fill="none" stroke="#069302" points="20519.2097,-392 20523.2097,-392 20523.2097,-388 20519.2097,-388 "/>
<polyline fill="none" stroke="#069302" points="20519.2097,-368 20523.2097,-368 20523.2097,-364 20519.2097,-364 "/>
<text text-anchor="middle" x="20596.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_sync_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_vector.vhd -->
<g id="edge177" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_sync_vector.vhd</title>
<path fill="none" stroke="#000000" d="M20476.3073,-431.8314C20497.8401,-422.2018 20524.4651,-410.295 20547.1954,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="20548.6454,-403.3155 20556.3452,-396.038 20545.7876,-396.9254 20548.6454,-403.3155"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_cpt.vhd -->
<g id="node211" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_cpt.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20796.1427,-324 20697.2177,-324 20697.2177,-320 20693.2177,-320 20693.2177,-316 20697.2177,-316 20697.2177,-296 20693.2177,-296 20693.2177,-292 20697.2177,-292 20697.2177,-288 20796.1427,-288 20796.1427,-324"/>
<polyline fill="none" stroke="#069302" points="20697.2177,-320 20701.2177,-320 20701.2177,-316 20697.2177,-316 "/>
<polyline fill="none" stroke="#069302" points="20697.2177,-296 20701.2177,-296 20701.2177,-292 20697.2177,-292 "/>
<text text-anchor="middle" x="20746.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pwm_cpt.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_cpt.vhd -->
<g id="edge179" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_cpt.vhd</title>
<path fill="none" stroke="#000000" d="M20746.6802,-359.8314C20746.6802,-352.131 20746.6802,-342.9743 20746.6802,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="20750.1803,-334.4132 20746.6802,-324.4133 20743.1803,-334.4133 20750.1803,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/simulation/top_pwmAxi.vhd -->
<g id="node216" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/simulation/top_pwmAxi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20805.8678,-468 20687.4926,-468 20687.4926,-464 20683.4926,-464 20683.4926,-460 20687.4926,-460 20687.4926,-440 20683.4926,-440 20683.4926,-436 20687.4926,-436 20687.4926,-432 20805.8678,-432 20805.8678,-468"/>
<polyline fill="none" stroke="#069302" points="20687.4926,-464 20691.4926,-464 20691.4926,-460 20687.4926,-460 "/>
<polyline fill="none" stroke="#069302" points="20687.4926,-440 20691.4926,-440 20691.4926,-436 20687.4926,-436 "/>
<text text-anchor="middle" x="20746.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_pwmAxi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/simulation/top_pwmAxi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd -->
<g id="edge180" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/simulation/top_pwmAxi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/pwm_axi/hdl/pwm_logic.vhd</title>
<path fill="none" stroke="#000000" d="M20746.6802,-431.8314C20746.6802,-424.131 20746.6802,-414.9743 20746.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="20750.1803,-406.4132 20746.6802,-396.4133 20743.1803,-406.4133 20750.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/realToAxiStream/hdl/realToAxiStream.vhd -->
<g id="node217" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/realToAxiStream/hdl/realToAxiStream.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="20970.8607,-468 20824.4997,-468 20824.4997,-464 20820.4997,-464 20820.4997,-460 20824.4997,-460 20824.4997,-440 20820.4997,-440 20820.4997,-436 20824.4997,-436 20824.4997,-432 20970.8607,-432 20970.8607,-468"/>
<polyline fill="none" stroke="#069302" points="20824.4997,-464 20828.4997,-464 20828.4997,-460 20824.4997,-460 "/>
<polyline fill="none" stroke="#069302" points="20824.4997,-440 20828.4997,-440 20828.4997,-436 20824.4997,-436 "/>
<text text-anchor="middle" x="20897.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">realToAxiStream.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_adc_dac_clk/hdl/redpitaya_adc_dac_clk.v -->
<g id="node218" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_adc_dac_clk/hdl/redpitaya_adc_dac_clk.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21158.7264,-468 20988.634,-468 20988.634,-464 20984.634,-464 20984.634,-460 20988.634,-460 20988.634,-440 20984.634,-440 20984.634,-436 20988.634,-436 20988.634,-432 21158.7264,-432 21158.7264,-468"/>
<polyline fill="none" stroke="#069302" points="20988.634,-464 20992.634,-464 20992.634,-460 20988.634,-460 "/>
<polyline fill="none" stroke="#069302" points="20988.634,-440 20992.634,-440 20992.634,-436 20988.634,-436 "/>
<text text-anchor="middle" x="21073.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_adc_dac_clk.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/ad9767.v -->
<g id="node219" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/ad9767.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21132.2676,-396 21059.0928,-396 21059.0928,-392 21055.0928,-392 21055.0928,-388 21059.0928,-388 21059.0928,-368 21055.0928,-368 21055.0928,-364 21059.0928,-364 21059.0928,-360 21132.2676,-360 21132.2676,-396"/>
<polyline fill="none" stroke="#069302" points="21059.0928,-392 21063.0928,-392 21063.0928,-388 21059.0928,-388 "/>
<polyline fill="none" stroke="#069302" points="21059.0928,-368 21063.0928,-368 21063.0928,-364 21059.0928,-364 "/>
<text text-anchor="middle" x="21095.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ad9767.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_cmos_capture.vhd -->
<g id="node220" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_cmos_capture.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21376.7446,-396 21150.6158,-396 21150.6158,-392 21146.6158,-392 21146.6158,-388 21150.6158,-388 21150.6158,-368 21146.6158,-368 21146.6158,-364 21150.6158,-364 21150.6158,-360 21376.7446,-360 21376.7446,-396"/>
<polyline fill="none" stroke="#069302" points="21150.6158,-392 21154.6158,-392 21154.6158,-388 21150.6158,-388 "/>
<polyline fill="none" stroke="#069302" points="21150.6158,-368 21154.6158,-368 21154.6158,-364 21150.6158,-364 "/>
<text text-anchor="middle" x="21263.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_adc_cmos_capture.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_dac_clk.v -->
<g id="node221" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_dac_clk.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22527.7264,-468 22357.634,-468 22357.634,-464 22353.634,-464 22353.634,-460 22357.634,-460 22357.634,-440 22353.634,-440 22353.634,-436 22357.634,-436 22357.634,-432 22527.7264,-432 22527.7264,-468"/>
<polyline fill="none" stroke="#069302" points="22357.634,-464 22361.634,-464 22361.634,-460 22357.634,-460 "/>
<polyline fill="none" stroke="#069302" points="22357.634,-440 22361.634,-440 22361.634,-436 22357.634,-436 "/>
<text text-anchor="middle" x="22442.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_adc_dac_clk.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd -->
<g id="node222" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21350.3317,-468 21177.0287,-468 21177.0287,-464 21173.0287,-464 21173.0287,-460 21177.0287,-460 21177.0287,-440 21173.0287,-440 21173.0287,-436 21177.0287,-436 21177.0287,-432 21350.3317,-432 21350.3317,-468"/>
<polyline fill="none" stroke="#069302" points="21177.0287,-464 21181.0287,-464 21181.0287,-460 21177.0287,-460 "/>
<polyline fill="none" stroke="#069302" points="21177.0287,-440 21181.0287,-440 21181.0287,-436 21177.0287,-436 "/>
<text text-anchor="middle" x="21263.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/ad9767.v -->
<g id="edge183" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/ad9767.v</title>
<path fill="none" stroke="#000000" d="M21221.2867,-431.8314C21196.9803,-421.4143 21166.4558,-408.3324 21141.5845,-397.6733"/>
<polygon fill="#000000" stroke="#000000" points="21142.9241,-394.4395 21132.3539,-393.7173 21140.1666,-400.8736 21142.9241,-394.4395"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_cmos_capture.vhd -->
<g id="edge182" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_adc_cmos_capture.vhd</title>
<path fill="none" stroke="#000000" d="M21263.6802,-431.8314C21263.6802,-424.131 21263.6802,-414.9743 21263.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="21267.1803,-406.4132 21263.6802,-396.4133 21260.1803,-406.4133 21267.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v -->
<g id="node227" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21564.7264,-396 21394.634,-396 21394.634,-392 21390.634,-392 21390.634,-388 21394.634,-388 21394.634,-368 21390.634,-368 21390.634,-364 21394.634,-364 21394.634,-360 21564.7264,-360 21564.7264,-396"/>
<polyline fill="none" stroke="#069302" points="21394.634,-392 21398.634,-392 21398.634,-388 21394.634,-388 "/>
<polyline fill="none" stroke="#069302" points="21394.634,-368 21398.634,-368 21398.634,-364 21394.634,-364 "/>
<text text-anchor="middle" x="21479.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_adc_dac_clk.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v -->
<g id="edge181" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters/hdl/redpitaya_converters.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v</title>
<path fill="none" stroke="#000000" d="M21317.9073,-431.9243C21347.5642,-422.0387 21384.4839,-409.7321 21415.5623,-399.3726"/>
<polygon fill="#000000" stroke="#000000" points="21417.0508,-402.5659 21425.4308,-396.0831 21414.8371,-395.9251 21417.0508,-402.5659"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/Si571_pll.v -->
<g id="node223" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/Si571_pll.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22922.1415,-468 22837.2189,-468 22837.2189,-464 22833.2189,-464 22833.2189,-460 22837.2189,-460 22837.2189,-440 22833.2189,-440 22833.2189,-436 22837.2189,-436 22837.2189,-432 22922.1415,-432 22922.1415,-468"/>
<polyline fill="none" stroke="#069302" points="22837.2189,-464 22841.2189,-464 22841.2189,-460 22837.2189,-460 "/>
<polyline fill="none" stroke="#069302" points="22837.2189,-440 22841.2189,-440 22841.2189,-436 22837.2189,-436 "/>
<text text-anchor="middle" x="22879.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">Si571_pll.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9613.v -->
<g id="node224" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9613.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21656.2676,-396 21583.0928,-396 21583.0928,-392 21579.0928,-392 21579.0928,-388 21583.0928,-388 21583.0928,-368 21579.0928,-368 21579.0928,-364 21583.0928,-364 21583.0928,-360 21656.2676,-360 21656.2676,-396"/>
<polyline fill="none" stroke="#069302" points="21583.0928,-392 21587.0928,-392 21587.0928,-388 21583.0928,-388 "/>
<polyline fill="none" stroke="#069302" points="21583.0928,-368 21587.0928,-368 21587.0928,-364 21583.0928,-364 "/>
<text text-anchor="middle" x="21619.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ad9613.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9746.v -->
<g id="node225" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9746.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21748.2676,-396 21675.0928,-396 21675.0928,-392 21671.0928,-392 21671.0928,-388 21675.0928,-388 21675.0928,-368 21671.0928,-368 21671.0928,-364 21675.0928,-364 21675.0928,-360 21748.2676,-360 21748.2676,-396"/>
<polyline fill="none" stroke="#069302" points="21675.0928,-392 21679.0928,-392 21679.0928,-388 21675.0928,-388 "/>
<polyline fill="none" stroke="#069302" points="21675.0928,-368 21679.0928,-368 21679.0928,-364 21675.0928,-364 "/>
<text text-anchor="middle" x="21711.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ad9746.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/adc_dac_spi_control.v -->
<g id="node226" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/adc_dac_spi_control.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="21921.444,-396 21765.9164,-396 21765.9164,-392 21761.9164,-392 21761.9164,-388 21765.9164,-388 21765.9164,-368 21761.9164,-368 21761.9164,-364 21765.9164,-364 21765.9164,-360 21921.444,-360 21921.444,-396"/>
<polyline fill="none" stroke="#069302" points="21765.9164,-392 21769.9164,-392 21769.9164,-388 21765.9164,-388 "/>
<polyline fill="none" stroke="#069302" points="21765.9164,-368 21769.9164,-368 21769.9164,-364 21765.9164,-364 "/>
<text text-anchor="middle" x="21843.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">adc_dac_spi_control.v</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd -->
<g id="node228" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22051.18,-468 21854.1804,-468 21854.1804,-464 21850.1804,-464 21850.1804,-460 21854.1804,-460 21854.1804,-440 21850.1804,-440 21850.1804,-436 21854.1804,-436 21854.1804,-432 22051.18,-432 22051.18,-468"/>
<polyline fill="none" stroke="#069302" points="21854.1804,-464 21858.1804,-464 21858.1804,-460 21854.1804,-460 "/>
<polyline fill="none" stroke="#069302" points="21854.1804,-440 21858.1804,-440 21858.1804,-436 21854.1804,-436 "/>
<text text-anchor="middle" x="21952.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9613.v -->
<g id="edge186" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9613.v</title>
<path fill="none" stroke="#000000" d="M21854.3147,-436.1611C21801.0291,-427.5612 21734.0691,-414.9752 21666.3712,-395.9179"/>
<polygon fill="#000000" stroke="#000000" points="21666.9562,-392.4449 21656.3792,-393.0589 21665.0306,-399.1749 21666.9562,-392.4449"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9746.v -->
<g id="edge184" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/ad9746.v</title>
<path fill="none" stroke="#000000" d="M21879.492,-431.9116C21844.8607,-422.8643 21802.8377,-411.1858 21758.0014,-396.2986"/>
<polygon fill="#000000" stroke="#000000" points="21758.9867,-392.9375 21748.3927,-393.0729 21756.7589,-399.5735 21758.9867,-392.9375"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/adc_dac_spi_control.v -->
<g id="edge188" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/adc_dac_spi_control.v</title>
<path fill="none" stroke="#000000" d="M21925.1749,-431.8314C21911.3622,-422.7074 21894.4546,-411.539 21879.6273,-401.7449"/>
<polygon fill="#000000" stroke="#000000" points="21881.4498,-398.7541 21871.1767,-396.1628 21877.5916,-404.5949 21881.4498,-398.7541"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v -->
<g id="edge190" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_adc_dac_clk.v</title>
<path fill="none" stroke="#000000" d="M21854.3233,-437.2946C21780.1709,-427.4101 21675.7266,-412.8394 21575.0028,-396.1836"/>
<polygon fill="#000000" stroke="#000000" points="21575.3929,-392.7004 21564.9543,-394.5128 21574.2448,-399.6056 21575.3929,-392.7004"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_comm.vhd -->
<g id="node229" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22182.0661,-396 21939.2943,-396 21939.2943,-392 21935.2943,-392 21935.2943,-388 21939.2943,-388 21939.2943,-368 21935.2943,-368 21935.2943,-364 21939.2943,-364 21939.2943,-360 22182.0661,-360 22182.0661,-396"/>
<polyline fill="none" stroke="#069302" points="21939.2943,-392 21943.2943,-392 21943.2943,-388 21939.2943,-388 "/>
<polyline fill="none" stroke="#069302" points="21939.2943,-368 21943.2943,-368 21943.2943,-364 21939.2943,-364 "/>
<text text-anchor="middle" x="22060.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_comm.vhd -->
<g id="edge191" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_comm.vhd</title>
<path fill="none" stroke="#000000" d="M21979.9332,-431.8314C21993.6191,-422.7074 22010.3717,-411.539 22025.0629,-401.7449"/>
<polygon fill="#000000" stroke="#000000" points="22027.0569,-404.6221 22033.436,-396.1628 22023.174,-398.7977 22027.0569,-404.6221"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_handComm.vhd -->
<g id="node230" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22476.8031,-396 22200.5573,-396 22200.5573,-392 22196.5573,-392 22196.5573,-388 22200.5573,-388 22200.5573,-368 22196.5573,-368 22196.5573,-364 22200.5573,-364 22200.5573,-360 22476.8031,-360 22476.8031,-396"/>
<polyline fill="none" stroke="#069302" points="22200.5573,-392 22204.5573,-392 22204.5573,-388 22200.5573,-388 "/>
<polyline fill="none" stroke="#069302" points="22200.5573,-368 22204.5573,-368 22204.5573,-364 22200.5573,-364 "/>
<text text-anchor="middle" x="22338.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_handComm.vhd -->
<g id="edge187" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M22049.5861,-431.9243C22105.0983,-421.5697 22174.8503,-408.5589 22231.9306,-397.9118"/>
<polygon fill="#000000" stroke="#000000" points="22232.8807,-401.2951 22242.0693,-396.0207 22231.5971,-394.4138 22232.8807,-401.2951"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_bit.vhd -->
<g id="node231" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="22750.3073,-396 22495.0531,-396 22495.0531,-392 22491.0531,-392 22491.0531,-388 22495.0531,-388 22495.0531,-368 22491.0531,-368 22491.0531,-364 22495.0531,-364 22495.0531,-360 22750.3073,-360 22750.3073,-396"/>
<polyline fill="none" stroke="#069302" points="22495.0531,-392 22499.0531,-392 22499.0531,-388 22495.0531,-388 "/>
<polyline fill="none" stroke="#069302" points="22495.0531,-368 22499.0531,-368 22499.0531,-364 22495.0531,-364 "/>
<text text-anchor="middle" x="22622.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12_sync_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_bit.vhd -->
<g id="edge185" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_bit.vhd</title>
<path fill="none" stroke="#000000" d="M22051.0114,-440.9189C22155.738,-431.046 22326.6318,-414.3605 22484.3442,-396.1375"/>
<polygon fill="#000000" stroke="#000000" points="22485.1824,-399.5639 22494.7126,-394.935 22484.3759,-392.6105 22485.1824,-399.5639"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_vector.vhd -->
<g id="node232" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23047.1436,-396 22768.2168,-396 22768.2168,-392 22764.2168,-392 22764.2168,-388 22768.2168,-388 22768.2168,-368 22764.2168,-368 22764.2168,-364 22768.2168,-364 22768.2168,-360 23047.1436,-360 23047.1436,-396"/>
<polyline fill="none" stroke="#069302" points="22768.2168,-392 22772.2168,-392 22772.2168,-388 22768.2168,-388 "/>
<polyline fill="none" stroke="#069302" points="22768.2168,-368 22772.2168,-368 22772.2168,-364 22768.2168,-364 "/>
<text text-anchor="middle" x="22907.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">redpitaya_converters_12_sync_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_vector.vhd -->
<g id="edge189" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/redpitaya_converters_12_sync_vector.vhd</title>
<path fill="none" stroke="#000000" d="M22050.956,-445.1453C22201.1195,-437.344 22496.9166,-420.4685 22757.8249,-396.1502"/>
<polygon fill="#000000" stroke="#000000" points="22758.2423,-399.6265 22767.8719,-395.2084 22757.5889,-392.6571 22758.2423,-399.6265"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/spi_master.vhd -->
<g id="node233" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/redpitaya_converters_12/hdl/spi_master.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23197.0848,-468 23086.2756,-468 23086.2756,-464 23082.2756,-464 23082.2756,-460 23086.2756,-460 23086.2756,-440 23082.2756,-440 23082.2756,-436 23086.2756,-436 23086.2756,-432 23197.0848,-432 23197.0848,-468"/>
<polyline fill="none" stroke="#069302" points="23086.2756,-464 23090.2756,-464 23090.2756,-460 23086.2756,-460 "/>
<polyline fill="none" stroke="#069302" points="23086.2756,-440 23090.2756,-440 23090.2756,-436 23086.2756,-436 "/>
<text text-anchor="middle" x="23141.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">spi_master.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex/hdl/shifterComplex.vhd -->
<g id="node234" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex/hdl/shifterComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23423.4714,-468 23287.889,-468 23287.889,-464 23283.889,-464 23283.889,-460 23287.889,-460 23287.889,-440 23283.889,-440 23283.889,-436 23287.889,-436 23287.889,-432 23423.4714,-432 23423.4714,-468"/>
<polyline fill="none" stroke="#069302" points="23287.889,-464 23291.889,-464 23291.889,-460 23287.889,-460 "/>
<polyline fill="none" stroke="#069302" points="23287.889,-440 23291.889,-440 23291.889,-436 23287.889,-436 "/>
<text text-anchor="middle" x="23355.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd -->
<g id="node235" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23643.8191,-468 23477.5413,-468 23477.5413,-464 23473.5413,-464 23473.5413,-460 23477.5413,-460 23477.5413,-440 23473.5413,-440 23473.5413,-436 23477.5413,-436 23477.5413,-432 23643.8191,-432 23643.8191,-468"/>
<polyline fill="none" stroke="#069302" points="23477.5413,-464 23481.5413,-464 23481.5413,-460 23477.5413,-460 "/>
<polyline fill="none" stroke="#069302" points="23477.5413,-440 23481.5413,-440 23481.5413,-436 23477.5413,-436 "/>
<text text-anchor="middle" x="23560.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_comm.vhd -->
<g id="node236" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23276.7054,-396 23064.655,-396 23064.655,-392 23060.655,-392 23060.655,-388 23064.655,-388 23064.655,-368 23060.655,-368 23060.655,-364 23064.655,-364 23064.655,-360 23276.7054,-360 23276.7054,-396"/>
<polyline fill="none" stroke="#069302" points="23064.655,-392 23068.655,-392 23068.655,-388 23064.655,-388 "/>
<polyline fill="none" stroke="#069302" points="23064.655,-368 23068.655,-368 23068.655,-364 23064.655,-364 "/>
<text text-anchor="middle" x="23170.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_comm.vhd -->
<g id="edge194" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_comm.vhd</title>
<path fill="none" stroke="#000000" d="M23477.4938,-434.6425C23419.3104,-423.901 23341.0676,-409.4561 23278.1589,-397.8422"/>
<polygon fill="#000000" stroke="#000000" points="23278.6688,-394.3773 23268.1995,-396.0036 23277.3979,-401.261 23278.6688,-394.3773"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_handcomm.vhd -->
<g id="node237" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23538.3358,-396 23295.0246,-396 23295.0246,-392 23291.0246,-392 23291.0246,-388 23295.0246,-388 23295.0246,-368 23291.0246,-368 23291.0246,-364 23295.0246,-364 23295.0246,-360 23538.3358,-360 23538.3358,-396"/>
<polyline fill="none" stroke="#069302" points="23295.0246,-392 23299.0246,-392 23299.0246,-388 23295.0246,-388 "/>
<polyline fill="none" stroke="#069302" points="23295.0246,-368 23299.0246,-368 23299.0246,-364 23295.0246,-364 "/>
<text text-anchor="middle" x="23416.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_handcomm.vhd -->
<g id="edge192" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M23524.3429,-431.8314C23505.3406,-422.3302 23481.9044,-410.6121 23461.755,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="23463.2657,-397.3797 23452.7562,-396.038 23460.1352,-403.6407 23463.2657,-397.3797"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd -->
<g id="node238" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24075.8802,-396 23873.4802,-396 23873.4802,-392 23869.4802,-392 23869.4802,-388 23873.4802,-388 23873.4802,-368 23869.4802,-368 23869.4802,-364 23873.4802,-364 23873.4802,-360 24075.8802,-360 24075.8802,-396"/>
<polyline fill="none" stroke="#069302" points="23873.4802,-392 23877.4802,-392 23877.4802,-388 23873.4802,-388 "/>
<polyline fill="none" stroke="#069302" points="23873.4802,-368 23877.4802,-368 23877.4802,-364 23873.4802,-364 "/>
<text text-anchor="middle" x="23974.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd -->
<g id="edge195" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd</title>
<path fill="none" stroke="#000000" d="M23643.9613,-435.5163C23706.9765,-424.5572 23794.1531,-409.396 23863.1825,-397.3909"/>
<polygon fill="#000000" stroke="#000000" points="23863.9781,-400.8052 23873.2305,-395.6434 23862.7787,-393.9087 23863.9781,-400.8052"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_synchronizer_vector.vhd -->
<g id="node239" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="23855.3414,-396 23556.019,-396 23556.019,-392 23552.019,-392 23552.019,-388 23556.019,-388 23556.019,-368 23552.019,-368 23552.019,-364 23556.019,-364 23556.019,-360 23855.3414,-360 23855.3414,-396"/>
<polyline fill="none" stroke="#069302" points="23556.019,-392 23560.019,-392 23560.019,-388 23556.019,-388 "/>
<polyline fill="none" stroke="#069302" points="23556.019,-368 23560.019,-368 23560.019,-364 23556.019,-364 "/>
<text text-anchor="middle" x="23705.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterComplex_dyn_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_synchronizer_vector.vhd -->
<g id="edge193" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M23597.2698,-431.8314C23616.4041,-422.3302 23640.0031,-410.6121 23660.2924,-400.5374"/>
<polygon fill="#000000" stroke="#000000" points="23661.9537,-403.6203 23669.3537,-396.038 23658.8405,-397.3506 23661.9537,-403.6203"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/simulation/top_shifterComplex_dyn_tb.vhd -->
<g id="node240" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/simulation/top_shifterComplex_dyn_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24081.0133,-468 23868.3471,-468 23868.3471,-464 23864.3471,-464 23864.3471,-460 23868.3471,-460 23868.3471,-440 23864.3471,-440 23864.3471,-436 23868.3471,-436 23868.3471,-432 24081.0133,-432 24081.0133,-468"/>
<polyline fill="none" stroke="#069302" points="23868.3471,-464 23872.3471,-464 23872.3471,-460 23868.3471,-460 "/>
<polyline fill="none" stroke="#069302" points="23868.3471,-440 23872.3471,-440 23872.3471,-436 23868.3471,-436 "/>
<text text-anchor="middle" x="23974.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_shifterComplex_dyn_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/simulation/top_shifterComplex_dyn_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd -->
<g id="edge196" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/simulation/top_shifterComplex_dyn_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterComplex_dyn/hdl/shifterComplex_dyn_logic.vhd</title>
<path fill="none" stroke="#000000" d="M23974.6802,-431.8314C23974.6802,-424.131 23974.6802,-414.9743 23974.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="23978.1803,-406.4132 23974.6802,-396.4133 23971.1803,-406.4133 23978.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal/hdl/shifterReal.vhd -->
<g id="node241" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal/hdl/shifterReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24394.5286,-468 24284.8318,-468 24284.8318,-464 24280.8318,-464 24280.8318,-460 24284.8318,-460 24284.8318,-440 24280.8318,-440 24280.8318,-436 24284.8318,-436 24284.8318,-432 24394.5286,-432 24394.5286,-468"/>
<polyline fill="none" stroke="#069302" points="24284.8318,-464 24288.8318,-464 24288.8318,-460 24284.8318,-460 "/>
<polyline fill="none" stroke="#069302" points="24284.8318,-440 24288.8318,-440 24288.8318,-436 24284.8318,-436 "/>
<text text-anchor="middle" x="24339.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd -->
<g id="node242" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24606.3761,-468 24466.9843,-468 24466.9843,-464 24462.9843,-464 24462.9843,-460 24466.9843,-460 24466.9843,-440 24462.9843,-440 24462.9843,-436 24466.9843,-436 24466.9843,-432 24606.3761,-432 24606.3761,-468"/>
<polyline fill="none" stroke="#069302" points="24466.9843,-464 24470.9843,-464 24470.9843,-460 24466.9843,-460 "/>
<polyline fill="none" stroke="#069302" points="24466.9843,-440 24470.9843,-440 24470.9843,-436 24466.9843,-436 "/>
<text text-anchor="middle" x="24536.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_comm.vhd -->
<g id="node243" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24279.2627,-396 24094.0977,-396 24094.0977,-392 24090.0977,-392 24090.0977,-388 24094.0977,-388 24094.0977,-368 24090.0977,-368 24090.0977,-364 24094.0977,-364 24094.0977,-360 24279.2627,-360 24279.2627,-396"/>
<polyline fill="none" stroke="#069302" points="24094.0977,-392 24098.0977,-392 24098.0977,-388 24094.0977,-388 "/>
<polyline fill="none" stroke="#069302" points="24094.0977,-368 24098.0977,-368 24098.0977,-364 24094.0977,-364 "/>
<text text-anchor="middle" x="24186.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_comm.vhd -->
<g id="edge197" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_comm.vhd</title>
<path fill="none" stroke="#000000" d="M24466.6937,-435.6028C24414.3626,-424.8375 24342.1506,-409.9825 24284.1668,-398.0544"/>
<polygon fill="#000000" stroke="#000000" points="24284.7532,-394.6018 24274.253,-396.015 24283.3426,-401.4582 24284.7532,-394.6018"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_handcomm.vhd -->
<g id="node244" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_handcomm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24513.8928,-396 24297.4676,-396 24297.4676,-392 24293.4676,-392 24293.4676,-388 24297.4676,-388 24297.4676,-368 24293.4676,-368 24293.4676,-364 24297.4676,-364 24297.4676,-360 24513.8928,-360 24513.8928,-396"/>
<polyline fill="none" stroke="#069302" points="24297.4676,-392 24301.4676,-392 24301.4676,-388 24297.4676,-388 "/>
<polyline fill="none" stroke="#069302" points="24297.4676,-368 24301.4676,-368 24301.4676,-364 24297.4676,-364 "/>
<text text-anchor="middle" x="24405.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn_handcomm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_handcomm.vhd -->
<g id="edge199" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_handcomm.vhd</title>
<path fill="none" stroke="#000000" d="M24503.6234,-431.8314C24486.7125,-422.5368 24465.9417,-411.1208 24447.8861,-401.1971"/>
<polygon fill="#000000" stroke="#000000" points="24449.1759,-397.9122 24438.7265,-396.1628 24445.8042,-404.0468 24449.1759,-397.9122"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd -->
<g id="node245" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24998.937,-396 24822.4234,-396 24822.4234,-392 24818.4234,-392 24818.4234,-388 24822.4234,-388 24822.4234,-368 24818.4234,-368 24818.4234,-364 24822.4234,-364 24822.4234,-360 24998.937,-360 24998.937,-396"/>
<polyline fill="none" stroke="#069302" points="24822.4234,-392 24826.4234,-392 24826.4234,-388 24822.4234,-388 "/>
<polyline fill="none" stroke="#069302" points="24822.4234,-368 24826.4234,-368 24826.4234,-364 24822.4234,-364 "/>
<text text-anchor="middle" x="24910.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd -->
<g id="edge200" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd</title>
<path fill="none" stroke="#000000" d="M24606.588,-436.5418C24664.4864,-425.3956 24747.4435,-409.4252 24812.0899,-396.9799"/>
<polygon fill="#000000" stroke="#000000" points="24813.1434,-400.3415 24822.3014,-395.0141 24811.8201,-393.4677 24813.1434,-400.3415"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_synchronizer_vector.vhd -->
<g id="node246" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_synchronizer_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="24804.8983,-396 24532.4621,-396 24532.4621,-392 24528.4621,-392 24528.4621,-388 24532.4621,-388 24532.4621,-368 24528.4621,-368 24528.4621,-364 24532.4621,-364 24532.4621,-360 24804.8983,-360 24804.8983,-396"/>
<polyline fill="none" stroke="#069302" points="24532.4621,-392 24536.4621,-392 24536.4621,-388 24532.4621,-388 "/>
<polyline fill="none" stroke="#069302" points="24532.4621,-368 24536.4621,-368 24536.4621,-364 24532.4621,-364 "/>
<text text-anchor="middle" x="24668.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">shifterReal_dyn_synchronizer_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_synchronizer_vector.vhd -->
<g id="edge198" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_synchronizer_vector.vhd</title>
<path fill="none" stroke="#000000" d="M24569.9894,-431.8314C24587.1075,-422.4942 24608.1508,-411.016 24626.4024,-401.0606"/>
<polygon fill="#000000" stroke="#000000" points="24628.2787,-404.024 24635.3817,-396.1628 24624.9267,-397.8788 24628.2787,-404.024"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/simulation/top_shifterReal_dyn_tb.vhd -->
<g id="node247" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/simulation/top_shifterReal_dyn_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25004.0704,-468 24817.29,-468 24817.29,-464 24813.29,-464 24813.29,-460 24817.29,-460 24817.29,-440 24813.29,-440 24813.29,-436 24817.29,-436 24817.29,-432 25004.0704,-432 25004.0704,-468"/>
<polyline fill="none" stroke="#069302" points="24817.29,-464 24821.29,-464 24821.29,-460 24817.29,-460 "/>
<polyline fill="none" stroke="#069302" points="24817.29,-440 24821.29,-440 24821.29,-436 24817.29,-436 "/>
<text text-anchor="middle" x="24910.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_shifterReal_dyn_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/simulation/top_shifterReal_dyn_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd -->
<g id="edge201" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/simulation/top_shifterReal_dyn_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/shifterReal_dyn/hdl/shifterReal_dyn_logic.vhd</title>
<path fill="none" stroke="#000000" d="M24910.6802,-431.8314C24910.6802,-424.131 24910.6802,-414.9743 24910.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="24914.1803,-406.4132 24910.6802,-396.4133 24907.1803,-406.4133 24914.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd -->
<g id="node248" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25359.7601,-468 25237.6003,-468 25237.6003,-464 25233.6003,-464 25233.6003,-460 25237.6003,-460 25237.6003,-440 25233.6003,-440 25233.6003,-436 25237.6003,-436 25237.6003,-432 25359.7601,-432 25359.7601,-468"/>
<polyline fill="none" stroke="#069302" points="25237.6003,-464 25241.6003,-464 25241.6003,-460 25237.6003,-460 "/>
<polyline fill="none" stroke="#069302" points="25237.6003,-440 25241.6003,-440 25241.6003,-436 25237.6003,-436 "/>
<text text-anchor="middle" x="25298.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">slv_to_sl_axi.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_comm.vhd -->
<g id="node249" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25185.1464,-396 25016.214,-396 25016.214,-392 25012.214,-392 25012.214,-388 25016.214,-388 25016.214,-368 25012.214,-368 25012.214,-364 25016.214,-364 25016.214,-360 25185.1464,-360 25185.1464,-396"/>
<polyline fill="none" stroke="#069302" points="25016.214,-392 25020.214,-392 25020.214,-388 25016.214,-388 "/>
<polyline fill="none" stroke="#069302" points="25016.214,-368 25020.214,-368 25020.214,-364 25016.214,-364 "/>
<text text-anchor="middle" x="25100.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">slv_to_sl_axi_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_comm.vhd -->
<g id="edge204" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_comm.vhd</title>
<path fill="none" stroke="#000000" d="M25248.972,-431.9243C25221.9043,-422.0815 25188.2363,-409.8386 25159.8253,-399.5073"/>
<polygon fill="#000000" stroke="#000000" points="25161.0029,-396.2114 25150.4088,-396.0831 25158.6107,-402.7899 25161.0029,-396.2114"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_handCom.vhd -->
<g id="node250" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_handCom.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25394.2222,-396 25203.1382,-396 25203.1382,-392 25199.1382,-392 25199.1382,-388 25203.1382,-388 25203.1382,-368 25199.1382,-368 25199.1382,-364 25203.1382,-364 25203.1382,-360 25394.2222,-360 25394.2222,-396"/>
<polyline fill="none" stroke="#069302" points="25203.1382,-392 25207.1382,-392 25207.1382,-388 25203.1382,-388 "/>
<polyline fill="none" stroke="#069302" points="25203.1382,-368 25207.1382,-368 25207.1382,-364 25203.1382,-364 "/>
<text text-anchor="middle" x="25298.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">slv_to_sl_axi_handCom.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_handCom.vhd -->
<g id="edge202" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_handCom.vhd</title>
<path fill="none" stroke="#000000" d="M25298.6802,-431.8314C25298.6802,-424.131 25298.6802,-414.9743 25298.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="25302.1803,-406.4132 25298.6802,-396.4133 25295.1803,-406.4133 25302.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_sync_slv.vhd -->
<g id="node251" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_sync_slv.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25596.7138,-396 25412.6466,-396 25412.6466,-392 25408.6466,-392 25408.6466,-388 25412.6466,-388 25412.6466,-368 25408.6466,-368 25408.6466,-364 25412.6466,-364 25412.6466,-360 25596.7138,-360 25596.7138,-396"/>
<polyline fill="none" stroke="#069302" points="25412.6466,-392 25416.6466,-392 25416.6466,-388 25412.6466,-388 "/>
<polyline fill="none" stroke="#069302" points="25412.6466,-368 25416.6466,-368 25416.6466,-364 25412.6466,-364 "/>
<text text-anchor="middle" x="25504.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">slv_to_sl_axi_sync_slv.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_sync_slv.vhd -->
<g id="edge203" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/hdl/slv_to_sl_axi_sync_slv.vhd</title>
<path fill="none" stroke="#000000" d="M25350.3968,-431.9243C25378.5582,-422.0815 25413.5864,-409.8386 25443.1455,-399.5073"/>
<polygon fill="#000000" stroke="#000000" points="25444.6571,-402.6866 25452.9423,-396.0831 25442.3475,-396.0786 25444.6571,-402.6866"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/simulation/top_slv_to_sl_axi_tb.vhd -->
<g id="node252" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/slv_to_sl_axi/simulation/top_slv_to_sl_axi_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25700.4538,-468 25530.9066,-468 25530.9066,-464 25526.9066,-464 25526.9066,-460 25530.9066,-460 25530.9066,-440 25526.9066,-440 25526.9066,-436 25530.9066,-436 25530.9066,-432 25700.4538,-432 25700.4538,-468"/>
<polyline fill="none" stroke="#069302" points="25530.9066,-464 25534.9066,-464 25534.9066,-460 25530.9066,-460 "/>
<polyline fill="none" stroke="#069302" points="25530.9066,-440 25534.9066,-440 25534.9066,-436 25530.9066,-436 "/>
<text text-anchor="middle" x="25615.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_slv_to_sl_axi_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd -->
<g id="node253" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26007.7447,-468 25871.6157,-468 25871.6157,-464 25867.6157,-464 25867.6157,-460 25871.6157,-460 25871.6157,-440 25867.6157,-440 25867.6157,-436 25871.6157,-436 25871.6157,-432 26007.7447,-432 26007.7447,-468"/>
<polyline fill="none" stroke="#069302" points="25871.6157,-464 25875.6157,-464 25875.6157,-460 25871.6157,-460 "/>
<polyline fill="none" stroke="#069302" points="25871.6157,-440 25875.6157,-440 25875.6157,-436 25871.6157,-436 "/>
<text text-anchor="middle" x="25939.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchComplex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_handComm.vhd -->
<g id="node254" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="25830.8676,-396 25614.4928,-396 25614.4928,-392 25610.4928,-392 25610.4928,-388 25614.4928,-388 25614.4928,-368 25610.4928,-368 25610.4928,-364 25614.4928,-364 25614.4928,-360 25830.8676,-360 25830.8676,-396"/>
<polyline fill="none" stroke="#069302" points="25614.4928,-392 25618.4928,-392 25618.4928,-388 25614.4928,-388 "/>
<polyline fill="none" stroke="#069302" points="25614.4928,-368 25618.4928,-368 25618.4928,-364 25614.4928,-364 "/>
<text text-anchor="middle" x="25722.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchComplex_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_handComm.vhd -->
<g id="edge206" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M25885.202,-431.9243C25855.2789,-421.9959 25817.9959,-409.6255 25786.6898,-399.2382"/>
<polygon fill="#000000" stroke="#000000" points="25787.7742,-395.9104 25777.1808,-396.0831 25785.5698,-402.5543 25787.7742,-395.9104"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_synch.vhd -->
<g id="node255" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_synch.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26030.0918,-396 25849.2686,-396 25849.2686,-392 25845.2686,-392 25845.2686,-388 25849.2686,-388 25849.2686,-368 25845.2686,-368 25845.2686,-364 25849.2686,-364 25849.2686,-360 26030.0918,-360 26030.0918,-396"/>
<polyline fill="none" stroke="#069302" points="25849.2686,-392 25853.2686,-392 25853.2686,-388 25849.2686,-388 "/>
<polyline fill="none" stroke="#069302" points="25849.2686,-368 25853.2686,-368 25853.2686,-364 25849.2686,-364 "/>
<text text-anchor="middle" x="25939.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchComplex_synch.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_synch.vhd -->
<g id="edge205" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_synch.vhd</title>
<path fill="none" stroke="#000000" d="M25939.6802,-431.8314C25939.6802,-424.131 25939.6802,-414.9743 25939.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="25943.1803,-406.4132 25939.6802,-396.4133 25936.1803,-406.4133 25943.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_wb.vhd -->
<g id="node256" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_wb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26210.916,-396 26048.4444,-396 26048.4444,-392 26044.4444,-392 26044.4444,-388 26048.4444,-388 26048.4444,-368 26044.4444,-368 26044.4444,-364 26048.4444,-364 26048.4444,-360 26210.916,-360 26210.916,-396"/>
<polyline fill="none" stroke="#069302" points="26048.4444,-392 26052.4444,-392 26052.4444,-388 26048.4444,-388 "/>
<polyline fill="none" stroke="#069302" points="26048.4444,-368 26052.4444,-368 26052.4444,-364 26048.4444,-364 "/>
<text text-anchor="middle" x="26129.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchComplex_wb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_wb.vhd -->
<g id="edge207" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchComplex/hdl/switchComplex_wb.vhd</title>
<path fill="none" stroke="#000000" d="M25987.6252,-431.8314C26013.4884,-422.0306 26045.5764,-409.8709 26072.7082,-399.5894"/>
<polygon fill="#000000" stroke="#000000" points="26073.9691,-402.8545 26082.0799,-396.038 26071.4886,-396.3087 26073.9691,-402.8545"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd -->
<g id="node257" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26568.8009,-468 26458.5595,-468 26458.5595,-464 26454.5595,-464 26454.5595,-460 26458.5595,-460 26458.5595,-440 26454.5595,-440 26454.5595,-436 26458.5595,-436 26458.5595,-432 26568.8009,-432 26568.8009,-468"/>
<polyline fill="none" stroke="#069302" points="26458.5595,-464 26462.5595,-464 26462.5595,-460 26458.5595,-460 "/>
<polyline fill="none" stroke="#069302" points="26458.5595,-440 26462.5595,-440 26462.5595,-436 26458.5595,-436 "/>
<text text-anchor="middle" x="26513.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_handComm.vhd -->
<g id="node258" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26418.9244,-396 26228.436,-396 26228.436,-392 26224.436,-392 26224.436,-388 26228.436,-388 26228.436,-368 26224.436,-368 26224.436,-364 26228.436,-364 26228.436,-360 26418.9244,-360 26418.9244,-396"/>
<polyline fill="none" stroke="#069302" points="26228.436,-392 26232.436,-392 26232.436,-388 26228.436,-388 "/>
<polyline fill="none" stroke="#069302" points="26228.436,-368 26232.436,-368 26232.436,-364 26228.436,-364 "/>
<text text-anchor="middle" x="26323.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchReal_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_handComm.vhd -->
<g id="edge208" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M26465.7352,-431.8314C26439.872,-422.0306 26407.784,-409.8709 26380.6522,-399.5894"/>
<polygon fill="#000000" stroke="#000000" points="26381.8718,-396.3087 26371.2805,-396.038 26379.3913,-402.8545 26381.8718,-396.3087"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_synch.vhd -->
<g id="node259" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_synch.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26591.1493,-396 26436.2111,-396 26436.2111,-392 26432.2111,-392 26432.2111,-388 26436.2111,-388 26436.2111,-368 26432.2111,-368 26432.2111,-364 26436.2111,-364 26436.2111,-360 26591.1493,-360 26591.1493,-396"/>
<polyline fill="none" stroke="#069302" points="26436.2111,-392 26440.2111,-392 26440.2111,-388 26436.2111,-388 "/>
<polyline fill="none" stroke="#069302" points="26436.2111,-368 26440.2111,-368 26440.2111,-364 26436.2111,-364 "/>
<text text-anchor="middle" x="26513.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchReal_synch.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_synch.vhd -->
<g id="edge210" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_synch.vhd</title>
<path fill="none" stroke="#000000" d="M26513.6802,-431.8314C26513.6802,-424.131 26513.6802,-414.9743 26513.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="26517.1803,-406.4132 26513.6802,-396.4133 26510.1803,-406.4133 26517.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_wb.vhd -->
<g id="node260" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_wb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26744.4728,-396 26608.8876,-396 26608.8876,-392 26604.8876,-392 26604.8876,-388 26608.8876,-388 26608.8876,-368 26604.8876,-368 26604.8876,-364 26608.8876,-364 26608.8876,-360 26744.4728,-360 26744.4728,-396"/>
<polyline fill="none" stroke="#069302" points="26608.8876,-392 26612.8876,-392 26612.8876,-388 26608.8876,-388 "/>
<polyline fill="none" stroke="#069302" points="26608.8876,-368 26612.8876,-368 26612.8876,-364 26608.8876,-364 "/>
<text text-anchor="middle" x="26676.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">switchReal_wb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_wb.vhd -->
<g id="edge209" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/switchReal/hdl/switchReal_wb.vhd</title>
<path fill="none" stroke="#000000" d="M26554.812,-431.8314C26576.6123,-422.2018 26603.568,-410.295 26626.5806,-400.1299"/>
<polygon fill="#000000" stroke="#000000" points="26628.111,-403.2802 26635.8442,-396.038 26625.2826,-396.877 26628.111,-403.2802"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd -->
<g id="node261" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="27375.1353,-468 27234.2251,-468 27234.2251,-464 27230.2251,-464 27230.2251,-460 27234.2251,-460 27234.2251,-440 27230.2251,-440 27230.2251,-436 27234.2251,-436 27234.2251,-432 27375.1353,-432 27375.1353,-468"/>
<polyline fill="none" stroke="#069302" points="27234.2251,-464 27238.2251,-464 27238.2251,-460 27234.2251,-460 "/>
<polyline fill="none" stroke="#069302" points="27234.2251,-440 27238.2251,-440 27238.2251,-436 27234.2251,-436 "/>
<text text-anchor="middle" x="27304.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_comm.vhd -->
<g id="node262" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_comm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="26949.0213,-396 26762.3391,-396 26762.3391,-392 26758.3391,-392 26758.3391,-388 26762.3391,-388 26762.3391,-368 26758.3391,-368 26758.3391,-364 26762.3391,-364 26762.3391,-360 26949.0213,-360 26949.0213,-396"/>
<polyline fill="none" stroke="#069302" points="26762.3391,-392 26766.3391,-392 26766.3391,-388 26762.3391,-388 "/>
<polyline fill="none" stroke="#069302" points="26762.3391,-368 26766.3391,-368 26766.3391,-364 26762.3391,-364 "/>
<text text-anchor="middle" x="26855.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_comm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_comm.vhd -->
<g id="edge214" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_comm.vhd</title>
<path fill="none" stroke="#000000" d="M27234.1661,-439.4553C27166.2688,-429.2042 27060.4032,-412.9654 26959.1493,-396.2288"/>
<polygon fill="#000000" stroke="#000000" points="26959.4887,-392.7374 26949.051,-394.5554 26958.3442,-399.6432 26959.4887,-392.7374"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_handComm.vhd -->
<g id="node263" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="27186.7584,-396 26966.602,-396 26966.602,-392 26962.602,-392 26962.602,-388 26966.602,-388 26966.602,-368 26962.602,-368 26962.602,-364 26966.602,-364 26966.602,-360 27186.7584,-360 27186.7584,-396"/>
<polyline fill="none" stroke="#069302" points="26966.602,-392 26970.602,-392 26970.602,-388 26966.602,-388 "/>
<polyline fill="none" stroke="#069302" points="26966.602,-368 26970.602,-368 26970.602,-364 26966.602,-364 "/>
<text text-anchor="middle" x="27076.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_handComm.vhd -->
<g id="edge215" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M27247.4405,-431.9243C27215.865,-421.9531 27176.4898,-409.5188 27143.5096,-399.104"/>
<polygon fill="#000000" stroke="#000000" points="27144.5333,-395.757 27133.9435,-396.0831 27142.4253,-402.4321 27144.5333,-395.757"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd -->
<g id="node264" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="27840.1956,-396 27663.1648,-396 27663.1648,-392 27659.1648,-392 27659.1648,-388 27663.1648,-388 27663.1648,-368 27659.1648,-368 27659.1648,-364 27663.1648,-364 27663.1648,-360 27840.1956,-360 27840.1956,-396"/>
<polyline fill="none" stroke="#069302" points="27663.1648,-392 27667.1648,-392 27667.1648,-388 27663.1648,-388 "/>
<polyline fill="none" stroke="#069302" points="27663.1648,-368 27667.1648,-368 27667.1648,-364 27663.1648,-364 "/>
<text text-anchor="middle" x="27751.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd -->
<g id="edge211" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd</title>
<path fill="none" stroke="#000000" d="M27374.9629,-439.7188C27443.3054,-429.5861 27550.3146,-413.3642 27653.0944,-396.0752"/>
<polygon fill="#000000" stroke="#000000" points="27653.7482,-399.5144 27663.0262,-394.3989 27652.5832,-392.612 27653.7482,-399.5144"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_bit.vhd -->
<g id="node265" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_bit.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="27404.2626,-396 27205.0978,-396 27205.0978,-392 27201.0978,-392 27201.0978,-388 27205.0978,-388 27205.0978,-368 27201.0978,-368 27201.0978,-364 27205.0978,-364 27205.0978,-360 27404.2626,-360 27404.2626,-396"/>
<polyline fill="none" stroke="#069302" points="27205.0978,-392 27209.0978,-392 27209.0978,-388 27205.0978,-388 "/>
<polyline fill="none" stroke="#069302" points="27205.0978,-368 27209.0978,-368 27209.0978,-364 27205.0978,-364 "/>
<text text-anchor="middle" x="27304.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_sync_bit.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_bit.vhd -->
<g id="edge213" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_bit.vhd</title>
<path fill="none" stroke="#000000" d="M27304.6802,-431.8314C27304.6802,-424.131 27304.6802,-414.9743 27304.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="27308.1803,-406.4132 27304.6802,-396.4133 27301.1803,-406.4133 27308.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_vector.vhd -->
<g id="node266" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_vector.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="27645.0988,-396 27422.2616,-396 27422.2616,-392 27418.2616,-392 27418.2616,-388 27422.2616,-388 27422.2616,-368 27418.2616,-368 27418.2616,-364 27422.2616,-364 27422.2616,-360 27645.0988,-360 27645.0988,-396"/>
<polyline fill="none" stroke="#069302" points="27422.2616,-392 27426.2616,-392 27426.2616,-388 27422.2616,-388 "/>
<polyline fill="none" stroke="#069302" points="27422.2616,-368 27426.2616,-368 27426.2616,-364 27422.2616,-364 "/>
<text text-anchor="middle" x="27533.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">syncTrigStream_sync_vector.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_vector.vhd -->
<g id="edge212" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_sync_vector.vhd</title>
<path fill="none" stroke="#000000" d="M27362.171,-431.9243C27393.885,-421.9531 27433.4329,-409.5188 27466.5577,-399.104"/>
<polygon fill="#000000" stroke="#000000" points="27467.676,-402.4214 27476.1658,-396.0831 27465.5764,-395.7437 27467.676,-402.4214"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/simulation/top_syncTrigStream.vhd -->
<g id="node267" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/simulation/top_syncTrigStream.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="27835.3733,-468 27667.9871,-468 27667.9871,-464 27663.9871,-464 27663.9871,-460 27667.9871,-460 27667.9871,-440 27663.9871,-440 27663.9871,-436 27667.9871,-436 27667.9871,-432 27835.3733,-432 27835.3733,-468"/>
<polyline fill="none" stroke="#069302" points="27667.9871,-464 27671.9871,-464 27671.9871,-460 27667.9871,-460 "/>
<polyline fill="none" stroke="#069302" points="27667.9871,-440 27671.9871,-440 27671.9871,-436 27667.9871,-436 "/>
<text text-anchor="middle" x="27751.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_syncTrigStream.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/simulation/top_syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd -->
<g id="edge216" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/simulation/top_syncTrigStream.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/syncTrigStream/hdl/syncTrigStream_logic.vhd</title>
<path fill="none" stroke="#000000" d="M27751.6802,-431.8314C27751.6802,-424.131 27751.6802,-414.9743 27751.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="27755.1803,-406.4132 27751.6802,-396.4133 27748.1803,-406.4133 27755.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/wb_windowReal.vhd -->
<g id="node268" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/wb_windowReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6415.2544,-396 6272.106,-396 6272.106,-392 6268.106,-392 6268.106,-388 6272.106,-388 6272.106,-368 6268.106,-368 6268.106,-364 6272.106,-364 6272.106,-360 6415.2544,-360 6415.2544,-396"/>
<polyline fill="none" stroke="#069302" points="6272.106,-392 6276.106,-392 6276.106,-388 6272.106,-388 "/>
<polyline fill="none" stroke="#069302" points="6272.106,-368 6276.106,-368 6276.106,-364 6272.106,-364 "/>
<text text-anchor="middle" x="6343.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">wb_windowReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd -->
<g id="node269" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6213.582,-468 6095.7784,-468 6095.7784,-464 6091.7784,-464 6091.7784,-460 6095.7784,-460 6095.7784,-440 6091.7784,-440 6091.7784,-436 6095.7784,-436 6095.7784,-432 6213.582,-432 6213.582,-468"/>
<polyline fill="none" stroke="#069302" points="6095.7784,-464 6099.7784,-464 6099.7784,-460 6095.7784,-460 "/>
<polyline fill="none" stroke="#069302" points="6095.7784,-440 6099.7784,-440 6099.7784,-436 6095.7784,-436 "/>
<text text-anchor="middle" x="6154.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/wb_windowReal.vhd -->
<g id="edge218" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/wb_windowReal.vhd</title>
<path fill="none" stroke="#000000" d="M6202.3729,-431.8314C6227.9875,-422.0734 6259.7404,-409.977 6286.6542,-399.7242"/>
<polygon fill="#000000" stroke="#000000" points="6288.2316,-402.8687 6296.3305,-396.038 6285.7396,-396.3273 6288.2316,-402.8687"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_handComm.vhd -->
<g id="node270" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_handComm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="6253.7054,-396 6055.655,-396 6055.655,-392 6051.655,-392 6051.655,-388 6055.655,-388 6055.655,-368 6051.655,-368 6051.655,-364 6055.655,-364 6055.655,-360 6253.7054,-360 6253.7054,-396"/>
<polyline fill="none" stroke="#069302" points="6055.655,-392 6059.655,-392 6059.655,-388 6055.655,-388 "/>
<polyline fill="none" stroke="#069302" points="6055.655,-368 6059.655,-368 6059.655,-364 6055.655,-364 "/>
<text text-anchor="middle" x="6154.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal_handComm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_handComm.vhd -->
<g id="edge219" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_handComm.vhd</title>
<path fill="none" stroke="#000000" d="M6154.6802,-431.8314C6154.6802,-424.131 6154.6802,-414.9743 6154.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="6158.1803,-406.4132 6154.6802,-396.4133 6151.1803,-406.4133 6158.1803,-406.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd -->
<g id="node271" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5580.1437,-396 5425.2167,-396 5425.2167,-392 5421.2167,-392 5421.2167,-388 5425.2167,-388 5425.2167,-368 5421.2167,-368 5421.2167,-364 5425.2167,-364 5425.2167,-360 5580.1437,-360 5580.1437,-396"/>
<polyline fill="none" stroke="#069302" points="5425.2167,-392 5429.2167,-392 5429.2167,-388 5425.2167,-388 "/>
<polyline fill="none" stroke="#069302" points="5425.2167,-368 5429.2167,-368 5429.2167,-364 5425.2167,-364 "/>
<text text-anchor="middle" x="5502.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal_logic.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd -->
<g id="edge217" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd</title>
<path fill="none" stroke="#000000" d="M6095.7494,-446.5441C5994.3267,-440.1225 5780.1221,-424.485 5589.8634,-396.091"/>
<polygon fill="#000000" stroke="#000000" points="5590.3718,-392.6281 5579.9617,-394.5983 5589.3283,-399.5499 5590.3718,-392.6281"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_ram.vhd -->
<g id="node272" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5767.4685,-324 5617.8919,-324 5617.8919,-320 5613.8919,-320 5613.8919,-316 5617.8919,-316 5617.8919,-296 5613.8919,-296 5613.8919,-292 5617.8919,-292 5617.8919,-288 5767.4685,-288 5767.4685,-324"/>
<polyline fill="none" stroke="#069302" points="5617.8919,-320 5621.8919,-320 5621.8919,-316 5617.8919,-316 "/>
<polyline fill="none" stroke="#069302" points="5617.8919,-296 5621.8919,-296 5621.8919,-292 5617.8919,-292 "/>
<text text-anchor="middle" x="5692.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_ram.vhd -->
<g id="edge220" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_ram.vhd</title>
<path fill="none" stroke="#000000" d="M5550.6252,-359.8314C5576.4884,-350.0306 5608.5764,-337.8709 5635.7082,-327.5894"/>
<polygon fill="#000000" stroke="#000000" points="5636.9691,-330.8545 5645.0799,-324.038 5634.4886,-324.3087 5636.9691,-330.8545"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd -->
<g id="node275" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="5487.7767,-468 5323.5837,-468 5323.5837,-464 5319.5837,-464 5319.5837,-460 5323.5837,-460 5323.5837,-440 5319.5837,-440 5319.5837,-436 5323.5837,-436 5323.5837,-432 5487.7767,-432 5487.7767,-468"/>
<polyline fill="none" stroke="#069302" points="5323.5837,-464 5327.5837,-464 5327.5837,-460 5323.5837,-460 "/>
<polyline fill="none" stroke="#069302" points="5323.5837,-440 5327.5837,-440 5327.5837,-436 5323.5837,-436 "/>
<text text-anchor="middle" x="5405.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_windowReal_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd -->
<g id="edge221" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/hdl/windowReal_logic.vhd</title>
<path fill="none" stroke="#000000" d="M5430.1574,-431.8314C5442.2197,-422.8779 5456.9342,-411.9558 5469.9488,-402.2955"/>
<polygon fill="#000000" stroke="#000000" points="5472.2672,-404.9335 5478.2108,-396.1628 5468.095,-399.3127 5472.2672,-404.9335"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge222" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M5323.5056,-433.3904C5320.1923,-432.8894 5316.9076,-432.4228 5313.6802,-432 5077.8235,-401.1017 5016.2381,-420.9698 4779.6802,-396 4764.5664,-394.4047 4748.4729,-392.3536 4733.0382,-390.2105"/>
<polygon fill="#000000" stroke="#000000" points="4733.399,-386.7268 4723.0076,-388.7928 4732.4193,-393.6579 4733.399,-386.7268"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge223" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/top_windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M5323.5154,-433.3129C5320.1994,-432.8333 5316.9115,-432.3924 5313.6802,-432 5307.2054,-431.2137 4520.9299,-393.3894 4274.0008,-381.5224"/>
<polygon fill="#000000" stroke="#000000" points="4273.8547,-378.0114 4263.6982,-381.0273 4273.5187,-385.0033 4273.8547,-378.0114"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd -->
<g id="node276" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="4711.5383,-468 4573.8221,-468 4573.8221,-464 4569.8221,-464 4569.8221,-460 4573.8221,-460 4573.8221,-440 4569.8221,-440 4569.8221,-436 4573.8221,-436 4573.8221,-432 4711.5383,-432 4711.5383,-468"/>
<polyline fill="none" stroke="#069302" points="4573.8221,-464 4577.8221,-464 4577.8221,-460 4573.8221,-460 "/>
<polyline fill="none" stroke="#069302" points="4573.8221,-440 4577.8221,-440 4577.8221,-436 4573.8221,-436 "/>
<text text-anchor="middle" x="4642.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">windowReal_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd -->
<g id="edge224" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/ram_storage16.vhd</title>
<path fill="none" stroke="#000000" d="M4645.7083,-431.8314C4646.9917,-424.131 4648.5178,-414.9743 4649.9441,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="4653.4196,-406.8526 4651.6113,-396.4133 4646.5149,-405.7018 4653.4196,-406.8526"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd -->
<g id="edge225" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/windowReal_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/windowReal/simulation/readFromFile.vhd</title>
<path fill="none" stroke="#000000" d="M4573.8933,-433.6225C4571.1231,-433.0573 4568.3774,-432.5139 4565.6802,-432 4465.014,-412.8214 4347.6267,-396.525 4273.7273,-386.9981"/>
<polygon fill="#000000" stroke="#000000" points="4273.9585,-383.4992 4263.5946,-385.6991 4273.0684,-390.4423 4273.9585,-383.4992"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd -->
<g id="node277" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8724.4244,-396 8526.936,-396 8526.936,-392 8522.936,-392 8522.936,-388 8526.936,-388 8526.936,-368 8522.936,-368 8522.936,-364 8526.936,-364 8526.936,-360 8724.4244,-360 8724.4244,-396"/>
<polyline fill="none" stroke="#069302" points="8526.936,-392 8530.936,-392 8530.936,-388 8526.936,-388 "/>
<polyline fill="none" stroke="#069302" points="8526.936,-368 8530.936,-368 8530.936,-364 8526.936,-364 "/>
<text text-anchor="middle" x="8625.6802" y="-373.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xcorr_prn_slow_complex.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd -->
<g id="node279" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8741.6505,-324 8509.7099,-324 8509.7099,-320 8505.7099,-320 8505.7099,-316 8509.7099,-316 8509.7099,-296 8505.7099,-296 8505.7099,-292 8509.7099,-292 8509.7099,-288 8741.6505,-288 8741.6505,-324"/>
<polyline fill="none" stroke="#069302" points="8509.7099,-320 8513.7099,-320 8513.7099,-316 8509.7099,-316 "/>
<polyline fill="none" stroke="#069302" points="8509.7099,-296 8513.7099,-296 8513.7099,-292 8509.7099,-292 "/>
<text text-anchor="middle" x="8625.6802" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xcorr_prn_slow_complex_mux.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd -->
<g id="edge226" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd</title>
<path fill="none" stroke="#000000" d="M8625.6802,-359.8314C8625.6802,-352.131 8625.6802,-342.9743 8625.6802,-334.4166"/>
<polygon fill="#000000" stroke="#000000" points="8629.1803,-334.4132 8625.6802,-324.4133 8622.1803,-334.4133 8629.1803,-334.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_correl.vhd -->
<g id="node278" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_correl.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8619.6998,-252 8379.6606,-252 8379.6606,-248 8375.6606,-248 8375.6606,-244 8379.6606,-244 8379.6606,-224 8375.6606,-224 8375.6606,-220 8379.6606,-220 8379.6606,-216 8619.6998,-216 8619.6998,-252"/>
<polyline fill="none" stroke="#069302" points="8379.6606,-248 8383.6606,-248 8383.6606,-244 8379.6606,-244 "/>
<polyline fill="none" stroke="#069302" points="8379.6606,-224 8383.6606,-224 8383.6606,-220 8379.6606,-220 "/>
<text text-anchor="middle" x="8499.6802" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xcorr_prn_slow_complex_correl.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_correl.vhd -->
<g id="edge228" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_correl.vhd</title>
<path fill="none" stroke="#000000" d="M8593.8851,-287.8314C8577.6197,-278.5368 8557.6416,-267.1208 8540.2751,-257.1971"/>
<polygon fill="#000000" stroke="#000000" points="8541.8841,-254.0854 8531.4651,-252.1628 8538.4111,-260.1631 8541.8841,-254.0854"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_ram.vhd -->
<g id="node280" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_ram.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8867.3106,-252 8638.0498,-252 8638.0498,-248 8634.0498,-248 8634.0498,-244 8638.0498,-244 8638.0498,-224 8634.0498,-224 8634.0498,-220 8638.0498,-220 8638.0498,-216 8867.3106,-216 8867.3106,-252"/>
<polyline fill="none" stroke="#069302" points="8638.0498,-248 8642.0498,-248 8642.0498,-244 8638.0498,-244 "/>
<polyline fill="none" stroke="#069302" points="8638.0498,-224 8642.0498,-224 8642.0498,-220 8638.0498,-220 "/>
<text text-anchor="middle" x="8752.6802" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">xcorr_prn_slow_complex_ram.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_ram.vhd -->
<g id="edge227" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_mux.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex_ram.vhd</title>
<path fill="none" stroke="#000000" d="M8657.7277,-287.8314C8674.1222,-278.5368 8694.2588,-267.1208 8711.7631,-257.1971"/>
<polygon fill="#000000" stroke="#000000" points="8713.6699,-260.1395 8720.643,-252.1628 8710.2176,-254.05 8713.6699,-260.1395"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd -->
<g id="node281" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="8747.6184,-468 8503.742,-468 8503.742,-464 8499.742,-464 8499.742,-460 8503.742,-460 8503.742,-440 8499.742,-440 8499.742,-436 8503.742,-436 8503.742,-432 8747.6184,-432 8747.6184,-468"/>
<polyline fill="none" stroke="#069302" points="8503.742,-464 8507.742,-464 8507.742,-460 8503.742,-460 "/>
<polyline fill="none" stroke="#069302" points="8503.742,-440 8507.742,-440 8507.742,-436 8503.742,-436 "/>
<text text-anchor="middle" x="8625.6802" y="-445.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top_xcorr_prn_slow_complex_tb.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd -->
<g id="edge229" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/cacode/hdl/cacode.vhd</title>
<path fill="none" stroke="#000000" d="M8573.9636,-431.9243C8543.2063,-421.1742 8504.2578,-407.5611 8473.1897,-396.7024"/>
<polygon fill="#000000" stroke="#000000" points="8473.9948,-393.2762 8463.4,-393.2807 8471.6852,-399.8842 8473.9948,-393.2762"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd -->
<g id="edge230" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/simulation/top_xcorr_prn_slow_complex_tb.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/fpga_ip/xcorr_prn_slow_complex/hdl/xcorr_prn_slow_complex.vhd</title>
<path fill="none" stroke="#000000" d="M8625.6802,-431.8314C8625.6802,-424.131 8625.6802,-414.9743 8625.6802,-406.4166"/>
<polygon fill="#000000" stroke="#000000" points="8629.1803,-406.4132 8625.6802,-396.4133 8622.1803,-406.4133 8629.1803,-406.4132"/>
</g>
</g>
</svg>

<h2>Designs
</h2><ul>  <li>Module: <a href="doc_internal/MUXcomplexNto1_handComm.html">MUXcomplex_handComm</a>
</li>  <li>Module: <a href="doc_internal/MUXcomplexNto1_synch.html">MUXcomplexNto1_synch</a>
</li>  <li>Module: <a href="doc_internal/MUXcomplexNto1_wb.html">MUXcomplexNto1_wb</a>
</li>  <li>Module: <a href="doc_internal/MUXcomplexNto1top.html">MUXcomplexNto1</a>
</li>  <li>Module: <a href="doc_internal/_MUXcomplexNto1.html">MUXcomplexNto1</a>
</li>  <li>Package: <a href="doc_internal/mylib.html">mylib</a>
</li>  <li>Module: <a href="doc_internal/MUXrealNto1_handcomm.html">MUXreal_handComm</a>
</li>  <li>Module: <a href="doc_internal/MUXrealNto1_synch.html">MUXrealNto1_synch</a>
</li>  <li>Module: <a href="doc_internal/MUXrealNto1_wb.html">MUXrealNto1_wb</a>
</li>  <li>Module: <a href="doc_internal/MUXrealNto1top.html">MUXrealNto1</a>
</li>  <li>Package: <a href="doc_internal/mylib.html">mylib</a>
</li>  <li>Module: <a href="doc_internal/ad9767.html">ad9767</a>
</li>  <li>Module: <a href="doc_internal/add_constComplex.html">add_constComplex</a>
</li>  <li>Module: <a href="doc_internal/add_constComplex_handComm.html">add_constComplex_handComm</a>
</li>  <li>Module: <a href="doc_internal/add_constComplex_logic.html">add_constComplex_logic</a>
</li>  <li>Module: <a href="doc_internal/add_constComplex_rst.html">add_constComplex_rst</a>
</li>  <li>Module: <a href="doc_internal/add_constComplex_synchronizer_vector.html">add_constComplex_synchronizer_vector</a>
</li>  <li>Module: <a href="doc_internal/wb_add_constComplex.html">wb_add_constComplex</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/add_constReal.html">add_constReal</a>
</li>  <li>Module: <a href="doc_internal/add_constReal_handComm.html">add_constReal_handComm</a>
</li>  <li>Module: <a href="doc_internal/add_constReal_logic.html">add_constReal_logic</a>
</li>  <li>Module: <a href="doc_internal/add_constReal_rst.html">add_constReal_rst</a>
</li>  <li>Module: <a href="doc_internal/add_constReal_synchronizer_vector.html">add_constReal_synchronizer_vector</a>
</li>  <li>Module: <a href="doc_internal/wb_add_constReal.html">wb_add_constReal</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/adder_substracter_complex.html">adder_substracter_complex</a>
</li>  <li>Module: <a href="doc_internal/adder_substracter_real.html">adder_substracter_real</a>
</li>  <li>Module: <a href="doc_internal/axiStreamToComplex.html">axiStreamToComplex</a>
</li>  <li>Module: <a href="doc_internal/axiStreamToReal.html">axiStreamToReal</a>
</li>  <li>Module: <a href="doc_internal/axi_ctrlif.html">axi_ctrlif</a>
</li>  <li>Module: <a href="doc_internal/axi_deltaSigma.html">axi_deltaSigma</a>
</li>  <li>Module: <a href="doc_internal/deltaSigma.html">deltaSigma</a>
</li>  <li>Module: <a href="doc_internal/deltaSigma_clkgen.html">deltaSigma_clkgen</a>
</li>  <li>Module: <a href="doc_internal/deltaSigma_controller.html">deltaSigma_controller</a>
</li>  <li>Module: <a href="doc_internal/deltaSigma_tx.html">deltaSigma_tx</a>
</li>  <li>Module: <a href="doc_internal/dma_fifo.html">dma_fifo</a>
</li>  <li>Module: <a href="doc_internal/pl330_dma_fifo.html">pl330_dma_fifo</a>
</li>  <li>Module: <a href="doc_internal/top_dma_fifo_tb.html">top_dma_fifo_tb</a>
</li>  <li>Module: <a href="doc_internal/axi_to_dac.html">axi_to_dac</a>
</li>  <li>Module: <a href="doc_internal/axi_to_dac_handcomm.html">axi_to_dac_handcomm</a>
</li>  <li>Module: <a href="doc_internal/axi_to_dac_sync_vect.html">axi_to_dac_sync_vect</a>
</li>  <li>Module: <a href="doc_internal/wb_axi_to_dac.html">wb_axi_to_dac</a>
</li>  <li>Module: <a href="doc_internal/cacode.html">cacode</a>
</li>  <li>Module: <a href="doc_internal/cacode_g1_gen.html">cacode_g1_gen</a>
</li>  <li>Module: <a href="doc_internal/cacode_g2_gen.html">cacode_g2_gen</a>
</li>  <li>Module: <a href="doc_internal/top_cacode_tb.html">top_cacode_tb</a>
</li>  <li>Module: <a href="doc_internal/check_valid_burst.html">check_valid_burst</a>
</li>  <li>Module: <a href="doc_internal/cvb_check_mean.html">cvb_check_mean</a>
</li>  <li>Module: <a href="doc_internal/cvb_cpt_en.html">cvb_cpt_en</a>
</li>  <li>Module: <a href="doc_internal/cvb_dual_ram.html">cvb_dual_ram</a>
</li>  <li>Module: <a href="doc_internal/cvb_gen_new_flow.html">cvb_gen_new_flow</a>
</li>  <li>Module: <a href="doc_internal/cvb_handComm.html">cvb_handComm</a>
</li>  <li>Module: <a href="doc_internal/cvb_logic.html">cvb_logic</a>
</li>  <li>Module: <a href="doc_internal/cvb_ram.html">cvb_ram</a>
</li>  <li>Module: <a href="doc_internal/wb_cvb.html">wb_cvb</a>
</li>  <li>Module: <a href="doc_internal/readComplexFromFile.html">readComplexFromFile</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_cvb_tb.html">top_cvb_tb</a>
</li>  <li>Module: <a href="doc_internal/clkChangeComplex.html">clkChangeComplex</a>
</li>  <li>Module: <a href="doc_internal/complexToAxiStream.html">complexToAxiStream</a>
</li>  <li>Module: <a href="doc_internal/convertComplexToReal.html">convertComplexToReal</a>
</li>  <li>Module: <a href="doc_internal/convertRealToComplex.html">convertRealToComplex</a>
</li>  <li>Module: <a href="doc_internal/cordicAtan.html">cordicAtan</a>
</li>  <li>Module: <a href="doc_internal/cordicAtan_impl.html">cordicAtan_impl</a>
</li>  <li>Module: <a href="doc_internal/cplx_conj.html">cplx_conj</a>
</li>  <li>Module: <a href="doc_internal/top_dut.html">top_dut</a>
</li>  <li>Module: <a href="doc_internal/axi_dataComplex_dma_direct.html">axi_dataComplex_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_dma_direct.html">dataComplex_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_dma_direct_handCom.html">dataComplex_dma_direct_handCom</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_dma_direct_sync.html">dataComplex_dma_direct_sync</a>
</li>  <li>Module: <a href="doc_internal/wb_dataComplex_dma_direct.html">wb_dataComplex_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/top_dataDma.html">top_dut</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_handCom.html">dataComplex_to_ram_handCom</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_logic.html">dataComplex_to_ram_subtop</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_resizer.html">dataComplex_resizer</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_storage.html">dataComplex_to_ram_storage</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_sync.html">dataComplex_sync</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_to_ram.html">dataComplex_to_ram</a>
</li>  <li>Module: <a href="doc_internal/dataComplex_top.html">dataComplex_to_ram_top</a>
</li>  <li>Module: <a href="doc_internal/wb_dataComplex.html">wb_dataComplex_to_ram</a>
</li>  <li>Module: <a href="doc_internal/top_data_subtop_tb.html">top_data_subtop_tb</a>
</li>  <li>Module: <a href="doc_internal/axi_dataReal_dma_direct.html">axi_dataReal_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/dataReal_dma_direct.html">dataReal_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/dataReal_dma_direct_handCom.html">dataReal_dma_direct_handCom</a>
</li>  <li>Module: <a href="doc_internal/dataReal_dma_direct_sync.html">dataReal_dma_direct_sync</a>
</li>  <li>Module: <a href="doc_internal/wb_dataReal_dma_direct.html">wb_dataReal_dma_direct</a>
</li>  <li>Module: <a href="doc_internal/top_dataDma.html">top_dut</a>
</li>  <li>Module: <a href="doc_internal/dataReal_handCom.html">dataReal_to_ram_handCom</a>
</li>  <li>Module: <a href="doc_internal/dataReal_logic.html">dataReal_to_ram_subtop</a>
</li>  <li>Module: <a href="doc_internal/dataReal_resizer.html">dataReal_resizer</a>
</li>  <li>Module: <a href="doc_internal/dataReal_storage.html">dataReal_to_ram_storage</a>
</li>  <li>Module: <a href="doc_internal/dataReal_sync.html">dataReal_sync</a>
</li>  <li>Module: <a href="doc_internal/dataReal_to_ram.html">dataReal_to_ram</a>
</li>  <li>Module: <a href="doc_internal/dataReal_top.html">dataReal_to_ram_top</a>
</li>  <li>Module: <a href="doc_internal/wb_dataReal.html">wb_dataReal_to_ram</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi.html">delayTempoReal_axi</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi_comm.html">delayTempoReal_axi_comm</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi_handCom.html">delayTempoReal_axi_handCom</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi_logic.html">delayTempoReal_axi_logic</a>
</li>  <li>Module: <a href="doc_internal/delayTempoReal_axi_sync_slv.html">delayTempoReal_axi_sync_slv</a>
</li>  <li>Module: <a href="doc_internal/top_delayTempo_tb.html">top_delayTempo_tb</a>
</li>  <li>Module: <a href="doc_internal/dupplComplex.html">dupplComplex</a>
</li>  <li>Module: <a href="doc_internal/dupplComplex_1_to_2.html">dupplComplex_1_to_2</a>
</li>  <li>Module: <a href="doc_internal/dupplReal.html">dupplReal</a>
</li>  <li>Module: <a href="doc_internal/dupplReal_1_to_2.html">dupplReal_1_to_2</a>
</li>  <li>Module: <a href="doc_internal/expanderComplex.html">expanderComplex</a>
</li>  <li>Module: <a href="doc_internal/top_expanderComplex.html">top_expandercomplex</a>
</li>  <li>Module: <a href="doc_internal/expanderReal.html">expanderReal</a>
</li>  <li>Module: <a href="doc_internal/top_expanderReal.html">top_expanderreal</a>
</li>  <li>Module: <a href="doc_internal/edfb_handComm.html">edfb_handComm</a>
</li>  <li>Module: <a href="doc_internal/extract_data_from_burst.html">extract_data_from_burst</a>
</li>  <li>Module: <a href="doc_internal/wb_edfb.html">wb_edfb</a>
</li>  <li>Module: <a href="doc_internal/fft.html">fft</a>
</li>  <li>Module: <a href="doc_internal/fft_axi.html">fft_axi</a>
</li>  <li>Module: <a href="doc_internal/fft_coeff_handler.html">fft_coeff_handler</a>
</li>  <li>Module: <a href="doc_internal/fft_comp_butterfly.html">fft_comp_butterfly</a>
</li>  <li>Module: <a href="doc_internal/fft_comp_complex.html">fft_comp_complex</a>
</li>  <li>Module: <a href="doc_internal/fft_data_handler.html">fft_data_handler</a>
</li>  <li>Module: <a href="doc_internal/fft_handCom.html">fft_handCom</a>
</li>  <li>Module: <a href="doc_internal/fft_loop_radix.html">fft_loop_radix</a>
</li>  <li>Module: <a href="doc_internal/fft_loop_stage.html">fft_loop_stage</a>
</li>  <li>Module: <a href="doc_internal/fft_ram.html">fft_ram</a>
</li>  <li>Module: <a href="doc_internal/fft_ram_coeff.html">fft_ram_coeff</a>
</li>  <li>Module: <a href="doc_internal/fft_top_logic.html">fft_top_logic</a>
</li>  <li>Module: <a href="doc_internal/fft_transfert.html">fft_transfert</a>
</li>  <li>Module: <a href="doc_internal/ram_storage16.html">ram_storage16</a>
</li>  <li>Module: <a href="doc_internal/readComplexFromFile.html">readComplexFromFile</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_fft_tb.html">top_fft_tb</a>
</li>  <li>Module: <a href="doc_internal/firComplex.html">firComplex</a>
</li>  <li>Module: <a href="doc_internal/firComplex_axi.html">firComplex_axi</a>
</li>  <li>Module: <a href="doc_internal/firComplex_handCom.html">firComplex_handCom</a>
</li>  <li>Module: <a href="doc_internal/firComplex_proc.html">firComplex_proc</a>
</li>  <li>Module: <a href="doc_internal/firComplex_ram.html">firComplex_ram</a>
</li>  <li>Module: <a href="doc_internal/firComplex_top.html">firComplex_top</a>
</li>  <li>Module: <a href="doc_internal/ram_storage16.html">ram_storage16</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/firReal.html">firReal</a>
</li>  <li>Module: <a href="doc_internal/firReal_axi.html">firReal_axi</a>
</li>  <li>Module: <a href="doc_internal/firReal_handCom.html">firReal_handCom</a>
</li>  <li>Module: <a href="doc_internal/firReal_proc.html">firReal_proc</a>
</li>  <li>Module: <a href="doc_internal/firReal_ram.html">firReal_ram</a>
</li>  <li>Module: <a href="doc_internal/firReal_top.html">firReal_top</a>
</li>  <li>Module: <a href="doc_internal/ram_storage16.html">ram_storage16</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/gen_radar_prog.html">gen_radar_prog</a>
</li>  <li>Module: <a href="doc_internal/gen_radar_prog_handComm.html">gen_radar_prog_handComm</a>
</li>  <li>Module: <a href="doc_internal/gen_radar_prog_logic.html">gen_radar_prog_logic</a>
</li>  <li>Module: <a href="doc_internal/wb_gen_radar_prog.html">wb_gen_radar_prog</a>
</li>  <li>Module: <a href="doc_internal/top_enable_tb.html">top_enable_tb</a>
</li>  <li>Module: <a href="doc_internal/ltc2145.html">ltc2145</a>
</li>  <li>Module: <a href="doc_internal/ltc2145_cmos_capture.html">ltc2145_cmos_capture</a>
</li>  <li>Module: <a href="doc_internal/magnitude.html">magnitude</a>
</li>  <li>Module: <a href="doc_internal/top_dut.html">top_dut</a>
</li>  <li>Module: <a href="doc_internal/meanComplex.html">meanComplex</a>
</li>  <li>Module: <a href="doc_internal/top_meanComplex_tb.html">top_meanComplex_tb</a>
</li>  <li>Module: <a href="doc_internal/meanReal.html">meanReal</a>
</li>  <li>Module: <a href="doc_internal/top_meanReal_tb.html">top_meanReal_tb</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi.html">mean_vector_axi</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi_handcomm.html">mean_vector_axi_handcomm</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi_logic.html">mean_vector_axi_logic</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi_ram.html">mean_vector_axi_ram</a>
</li>  <li>Module: <a href="doc_internal/mean_vector_axi_shift.html">mean_vector_axi_shift</a>
</li>  <li>Module: <a href="doc_internal/mva_synchronizer_vector.html">mva_synchronizer_vector</a>
</li>  <li>Module: <a href="doc_internal/wb_mean_vector_axi.html">wb_mean_vector_axi</a>
</li>  <li>Module: <a href="doc_internal/top_mean_vector_tb.html">top_mean_vector_tb</a>
</li>  <li>Module: <a href="doc_internal/mixerComplex_redim.html">mixerComplex_redim</a>
</li>  <li>Module: <a href="doc_internal/mixerComplex_sin.html">mixerComplex_sin</a>
</li>  <li>Module: <a href="doc_internal/top_mixerComplex_sin.html">top_shiftercomplex</a>
</li>  <li>Module: <a href="doc_internal/mixer_redim.html">mixer_redim</a>
</li>  <li>Module: <a href="doc_internal/mixer_sin.html">mixer_sin</a>
</li>  <li>Module: <a href="doc_internal/top_mixer_sin.html">top_shiftercomplex</a>
</li>  <li>Module: <a href="doc_internal/multiplierReal.html">multiplierReal</a>
</li>  <li>Module: <a href="doc_internal/multiplierReal_redim.html">multiplierReal_redim</a>
</li>  <li>Module: <a href="doc_internal/top_multiplierReal.html">top_multiplierreal</a>
</li>  <li>Module: <a href="doc_internal/nco_counter.html">nco_counter</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_cos_rom.html">nco_counter_cos_rom</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_cos_rom_a12_d16.html">nco_counter_cos_rom_a12_d16</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_handcomm.html">nco_counter_handcomm</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_logic.html">nco_counter_logic</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_synchronizer_bit.html">nco_counter_synchronizer_bit</a>
</li>  <li>Module: <a href="doc_internal/nco_counter_synchronizer_vector.html">nco_counter_synchronizer_vector</a>
</li>  <li>Module: <a href="doc_internal/wb_nco_counter.html">wb_nco_counter</a>
</li>  <li>Module: <a href="doc_internal/top_nco_counter_tb.html">top_nco_counter_tb</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi.html">pidv3_axi</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi_comm.html">pidv3_axi_comm</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi_handComm.html">pidv3_axi_handComm</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi_logic.html">pidv3_axi_logic</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi_sync_bit.html">pidv3_axi_sync_bit</a>
</li>  <li>Module: <a href="doc_internal/pidv3_axi_sync_vector.html">pidv3_axi_sync_vector</a>
</li>  <li>Module: <a href="doc_internal/prn20b.html">prn20b</a>
</li>  <li>Module: <a href="doc_internal/prn20b_bitSync.html">prn20b_bitSync</a>
</li>  <li>Module: <a href="doc_internal/prn20b_handCom.html">prn20b_handCom</a>
</li>  <li>Module: <a href="doc_internal/prn20b_logic.html">prn20b_logic</a>
</li>  <li>Module: <a href="doc_internal/prn20b_presc.html">prn20b_presc</a>
</li>  <li>Module: <a href="doc_internal/prn20b_vectSync.html">prn20b_vectSync</a>
</li>  <li>Module: <a href="doc_internal/wb_prn20b.html">wb_prn20b</a>
</li>  <li>Module: <a href="doc_internal/top_prn20b_tb.html">top_prn20b_tb</a>
</li>  <li>Module: <a href="doc_internal/prnGenerator.html">prnGenerator</a>
</li>  <li>Module: <a href="doc_internal/top_prnGenerator_tb.html">top_prnGenerator_tb</a>
</li>  <li>Module: <a href="doc_internal/pwm_axi.html">pwm_axi</a>
</li>  <li>Module: <a href="doc_internal/pwm_comm.html">pwm_comm</a>
</li>  <li>Module: <a href="doc_internal/pwm_cpt.html">pwm_cpt</a>
</li>  <li>Module: <a href="doc_internal/pwm_handCom.html">pwm_handCom</a>
</li>  <li>Module: <a href="doc_internal/pwm_logic.html">pwm_logic</a>
</li>  <li>Module: <a href="doc_internal/pwm_sync_bit.html">pwm_sync_bit</a>
</li>  <li>Module: <a href="doc_internal/pwm_sync_vector.html">pwm_sync_vector</a>
</li>  <li>Module: <a href="doc_internal/top_pwmAxi.html">top_pwmaxi</a>
</li>  <li>Module: <a href="doc_internal/realToAxiStream.html">realToAxiStream</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_adc_dac_clk.html">redpitaya_adc_dac_clk</a>
</li>  <li>Module: <a href="doc_internal/ad9767.html">ad9767</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_adc_cmos_capture.html">redpitaya_adc_cmos_capture</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_adc_dac_clk.html">redpitaya_adc_dac_clk</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters.html">redpitaya_converters</a>
</li>  <li>Module: <a href="doc_internal/Si571_pll.html">Si571_pll</a>
</li>  <li>Module: <a href="doc_internal/ad9613.html">ad9613</a>
</li>  <li>Module: <a href="doc_internal/ad9746.html">ad9746</a>
</li>  <li>Module: <a href="doc_internal/adc_dac_spi_control.html">adc_dac_spi_control</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_adc_dac_clk.html">redpitaya_adc_dac_clk</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters_12.html">redpitaya_converters_12</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters_12_comm.html">redpitaya_converters_12_comm</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters_12_handComm.html">redpitaya_converters_12_handComm</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters_12_sync_bit.html">redpitaya_converters_12_sync_bit</a>
</li>  <li>Module: <a href="doc_internal/redpitaya_converters_12_sync_vector.html">redpitaya_converters_12_sync_vector</a>
</li>  <li>Module: <a href="doc_internal/spi_master.html">spi_master</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex.html">shifterComplex</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex_dyn.html">shifterComplex_dyn</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex_dyn_comm.html">shifterComplex_dyn_comm</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex_dyn_handcomm.html">shifterComplex_dyn_handcomm</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex_dyn_logic.html">shifterComplex_dyn_logic</a>
</li>  <li>Module: <a href="doc_internal/shifterComplex_dyn_synchronizer_vector.html">shifterComplex_dyn_synchronizer_vector</a>
</li>  <li>Module: <a href="doc_internal/top_shifterComplex_dyn_tb.html">top_shifterComplex_dyn_tb</a>
</li>  <li>Module: <a href="doc_internal/shifterReal.html">shifterReal</a>
</li>  <li>Module: <a href="doc_internal/shifterReal_dyn.html">shifterReal_dyn</a>
</li>  <li>Module: <a href="doc_internal/shifterReal_dyn_comm.html">shifterReal_dyn_comm</a>
</li>  <li>Module: <a href="doc_internal/shifterReal_dyn_handcomm.html">shifterReal_dyn_handcomm</a>
</li>  <li>Module: <a href="doc_internal/shifterReal_dyn_logic.html">shifterReal_dyn_logic</a>
</li>  <li>Module: <a href="doc_internal/shifterReal_dyn_synchronizer_vector.html">shifterReal_dyn_synchronizer_vector</a>
</li>  <li>Module: <a href="doc_internal/top_shifterReal_dyn_tb.html">top_shifterReal_dyn_tb</a>
</li>  <li>Module: <a href="doc_internal/slv_to_sl_axi.html">slv_to_sl_axi</a>
</li>  <li>Module: <a href="doc_internal/slv_to_sl_axi_comm.html">slv_to_sl_axi_comm</a>
</li>  <li>Module: <a href="doc_internal/slv_to_sl_axi_handCom.html">slv_to_sl_axi_handCom</a>
</li>  <li>Module: <a href="doc_internal/slv_to_sl_axi_sync_slv.html">slv_to_sl_axi_sync_slv</a>
</li>  <li>Module: <a href="doc_internal/top_slv_to_sl_axi_tb.html">top_slv_to_sl_axi_tb</a>
</li>  <li>Module: <a href="doc_internal/switchComplex.html">switchComplex</a>
</li>  <li>Module: <a href="doc_internal/switchComplex_handComm.html">switchComplex_handComm</a>
</li>  <li>Module: <a href="doc_internal/switchComplex_synch.html">switchComplex_synch</a>
</li>  <li>Module: <a href="doc_internal/switchComplex_wb.html">switchComplex_wb</a>
</li>  <li>Module: <a href="doc_internal/switchReal.html">switchReal</a>
</li>  <li>Module: <a href="doc_internal/switchReal_handComm.html">switchReal_handComm</a>
</li>  <li>Module: <a href="doc_internal/switchReal_synch.html">switchReal_synch</a>
</li>  <li>Module: <a href="doc_internal/switchReal_wb.html">switchReal_wb</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream.html">syncTrigStream</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream_comm.html">syncTrigStream_comm</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream_handComm.html">syncTrigStream_handComm</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream_logic.html">syncTrigStream_logic</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream_sync_bit.html">syncTrigStream_sync_bit</a>
</li>  <li>Module: <a href="doc_internal/syncTrigStream_sync_vector.html">syncTrigStream_sync_vector</a>
</li>  <li>Module: <a href="doc_internal/top_syncTrigStream.html">top_genpulsetwowaycplx</a>
</li>  <li>Module: <a href="doc_internal/wb_windowReal.html">wb_windowReal</a>
</li>  <li>Module: <a href="doc_internal/windowReal.html">windowReal</a>
</li>  <li>Module: <a href="doc_internal/windowReal_handComm.html">windowReal_handComm</a>
</li>  <li>Module: <a href="doc_internal/windowReal_logic.html">windowReal_logic</a>
</li>  <li>Module: <a href="doc_internal/windowReal_ram.html">windowReal_ram</a>
</li>  <li>Module: <a href="doc_internal/ram_storage16.html">ram_storage16</a>
</li>  <li>Module: <a href="doc_internal/readFromFile.html">readFromFile</a>
</li>  <li>Module: <a href="doc_internal/top_windowReal_tb.html">top_windowReal_tb</a>
</li>  <li>Module: <a href="doc_internal/windowReal_tb.html">windowReal_tb</a>
</li>  <li>Module: <a href="doc_internal/xcorr_prn_slow_complex.html">xcorr_prn_slow_complex</a>
</li>  <li>Module: <a href="doc_internal/xcorr_prn_slow_complex_correl.html">xcorr_prn_slow_complex_correl</a>
</li>  <li>Module: <a href="doc_internal/xcorr_prn_slow_complex_mux.html">xcorr_prn_slow_complex_mux</a>
</li>  <li>Module: <a href="doc_internal/xcorr_prn_slow_complex_ram.html">xcorr_prn_slow_complex_ram</a>
</li>  <li>Module: <a href="doc_internal/top_xcorr_prn_slow_complex_tb.html">top_xcorr_prn_slow_complex_tb</a>
</li></ul>