{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679164190050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679164190050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 12:29:49 2023 " "Processing started: Sat Mar 18 12:29:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679164190050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1679164190050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1679164190051 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1679164190622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/uart_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/uart_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_IP " "Found entity 1: uart_IP" {  } { { "../src/uart_IP.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_IP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/uart_tx_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/uart_tx_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "../src/uart_tx_fsm.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_tx_fsm.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_tx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "../src/UART_Rx.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/UART_Rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/uart_full_duplex.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/uart_full_duplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_full_duplex " "Found entity 1: uart_full_duplex" {  } { { "../src/uart_full_duplex.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_full_duplex.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/shift_register_r_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/shift_register_r_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param " "Found entity 1: Shift_Register_R_Param" {  } { { "../src/Shift_Register_R_Param.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/Shift_Register_R_Param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/parallel2serial.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/parallel2serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel2serial " "Found entity 1: parallel2serial" {  } { { "../src/parallel2serial.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/parallel2serial.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Rx " "Found entity 1: FSM_UART_Rx" {  } { { "../src/FSM_UART_Rx.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/FSM_UART_Rx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../src/Counter_Param.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/Counter_Param.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/counter_02limit_ovf.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/counter_02limit_ovf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_02Limit_ovf " "Found entity 1: Counter_02Limit_ovf" {  } { { "../src/Counter_02Limit_ovf.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/Counter_02Limit_ovf.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../src/Bit_Rate_Pulse.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/Bit_Rate_Pulse.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/risk_v_multicycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/risk_v_multicycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 risk_v_multicycle_TB " "Found entity 1: risk_v_multicycle_TB" {  } { { "../src/risk_v_multicycle_TB.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle_TB.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 risk_v_multicycle " "Found entity 1: risk_v_multicycle" {  } { { "../src/risk_v_multicycle.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../src/register_file.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/register_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/multiplexor_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/multiplexor_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor_param " "Found entity 1: multiplexor_param" {  } { { "../src/multiplexor_param.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/multiplexor_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/master_memory_map.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/master_memory_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_memory_map " "Found entity 1: master_memory_map" {  } { { "../src/master_memory_map.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/master_memory_map.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/instr_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/instr_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_data_memory " "Found entity 1: instr_data_memory" {  } { { "../src/instr_data_memory.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/instr_data_memory.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/imm_gen_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/imm_gen_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen_module " "Found entity 1: imm_gen_module" {  } { { "../src/imm_gen_module.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/imm_gen_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/ffd_param_pc_risk.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/ffd_param_pc_risk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param_pc_risk " "Found entity 1: ffd_param_pc_risk" {  } { { "../src/ffd_param_pc_risk.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/ffd_param_pc_risk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/ffd_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/ffd_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param " "Found entity 1: ffd_param" {  } { { "../src/ffd_param.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/ffd_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/double_multiplexor_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/double_multiplexor_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_multiplexor_param " "Found entity 1: double_multiplexor_param" {  } { { "../src/double_multiplexor_param.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/double_multiplexor_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemRead MEMREAD control_unit.v(20) " "Verilog HDL Declaration information at control_unit.v(20): object \"MemRead\" differs only in case from object \"MEMREAD\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/control_unit.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1679164199689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch BRANCH control_unit.v(22) " "Verilog HDL Declaration information at control_unit.v(22): object \"Branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/control_unit.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1679164199689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemWrite MEMWRITE control_unit.v(18) " "Verilog HDL Declaration information at control_unit.v(18): object \"MemWrite\" differs only in case from object \"MEMWRITE\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/control_unit.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1679164199689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch_NE BRANCH_NE control_unit.v(23) " "Verilog HDL Declaration information at control_unit.v(23): object \"Branch_NE\" differs only in case from object \"BRANCH_NE\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/control_unit.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1679164199689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/control_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/ALU.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modulos_quartus/risk_v_multicycle/src/delayer.v 1 1 " "Found 1 design units, including 1 entities, in source file /modulos_quartus/risk_v_multicycle/src/delayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delayer " "Found entity 1: Delayer" {  } { { "../src/Delayer.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/Delayer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679164199694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679164199694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risk_v_multicycle " "Elaborating entity \"risk_v_multicycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1679164199736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "../src/risk_v_multicycle.v" "cu" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param_pc_risk ffd_param_pc_risk:ff_pc " "Elaborating entity \"ffd_param_pc_risk\" for hierarchy \"ffd_param_pc_risk:ff_pc\"" {  } { { "../src/risk_v_multicycle.v" "ff_pc" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_param multiplexor_param:mult_pc_memory " "Elaborating entity \"multiplexor_param\" for hierarchy \"multiplexor_param:mult_pc_memory\"" {  } { { "../src/risk_v_multicycle.v" "mult_pc_memory" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_memory_map master_memory_map:memory_map " "Elaborating entity \"master_memory_map\" for hierarchy \"master_memory_map:memory_map\"" {  } { { "../src/risk_v_multicycle.v" "memory_map" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199746 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "master_memory_map.v(42) " "Verilog HDL Case Statement information at master_memory_map.v(42): all case item expressions in this case statement are onehot" {  } { { "../src/master_memory_map.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/master_memory_map.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1679164199747 "|risk_v_multicycle|master_memory_map:memory_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_multiplexor_param master_memory_map:memory_map\|double_multiplexor_param:memory_map_mult " "Elaborating entity \"double_multiplexor_param\" for hierarchy \"master_memory_map:memory_map\|double_multiplexor_param:memory_map_mult\"" {  } { { "../src/master_memory_map.v" "memory_map_mult" { Text "C:/Modulos_quartus/risk_v_multicycle/src/master_memory_map.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_data_memory instr_data_memory:memory_rom " "Elaborating entity \"instr_data_memory\" for hierarchy \"instr_data_memory:memory_rom\"" {  } { { "../src/risk_v_multicycle.v" "memory_rom" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_IP uart_IP:uart_IP_module " "Elaborating entity \"uart_IP\" for hierarchy \"uart_IP:uart_IP_module\"" {  } { { "../src/risk_v_multicycle.v" "uart_IP_module" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199763 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_tx_finish uart_IP.v(20) " "Verilog HDL warning at uart_IP.v(20): object uart_tx_finish used but never assigned" {  } { { "../src/uart_IP.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_IP.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1679164199765 "|risk_v_multicycle|uart_IP:uart_IP_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_tx_finish 0 uart_IP.v(20) " "Net \"uart_tx_finish\" at uart_IP.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "../src/uart_IP.v" "" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_IP.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1679164199765 "|risk_v_multicycle|uart_IP:uart_IP_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_full_duplex uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex " "Elaborating entity \"uart_full_duplex\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\"" {  } { { "../src/uart_IP.v" "UART_full_duplex" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_IP.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart " "Elaborating entity \"UART_Rx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\"" {  } { { "../src/uart_full_duplex.v" "rx_uart" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_full_duplex.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Shift_Register_R_Param:shift_reg " "Elaborating entity \"Shift_Register_R_Param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Shift_Register_R_Param:shift_reg\"" {  } { { "../src/UART_Rx.v" "shift_reg" { Text "C:/Modulos_quartus/risk_v_multicycle/src/UART_Rx.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:rx_Data_Reg_i " "Elaborating entity \"ffd_param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:rx_Data_Reg_i\"" {  } { { "../src/UART_Rx.v" "rx_Data_Reg_i" { Text "C:/Modulos_quartus/risk_v_multicycle/src/UART_Rx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:ff_par " "Elaborating entity \"ffd_param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:ff_par\"" {  } { { "../src/UART_Rx.v" "ff_par" { Text "C:/Modulos_quartus/risk_v_multicycle/src/UART_Rx.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Bit_Rate_Pulse:BR_pulse " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Bit_Rate_Pulse:BR_pulse\"" {  } { { "../src/UART_Rx.v" "BR_pulse" { Text "C:/Modulos_quartus/risk_v_multicycle/src/UART_Rx.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Rx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|FSM_UART_Rx:FSM_Rx " "Elaborating entity \"FSM_UART_Rx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|FSM_UART_Rx:FSM_Rx\"" {  } { { "../src/UART_Rx.v" "FSM_Rx" { Text "C:/Modulos_quartus/risk_v_multicycle/src/UART_Rx.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Counter_Param:Counter_bits " "Elaborating entity \"Counter_Param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Counter_Param:Counter_bits\"" {  } { { "../src/UART_Rx.v" "Counter_bits" { Text "C:/Modulos_quartus/risk_v_multicycle/src/UART_Rx.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart " "Elaborating entity \"uart_tx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\"" {  } { { "../src/uart_full_duplex.v" "tx_uart" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_full_duplex.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_fsm uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|uart_tx_fsm:tx_fsm " "Elaborating entity \"uart_tx_fsm\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|uart_tx_fsm:tx_fsm\"" {  } { { "../src/uart_tx.v" "tx_fsm" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_tx.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delayer uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Delayer:delay_5ms " "Elaborating entity \"Delayer\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Delayer:delay_5ms\"" {  } { { "../src/uart_tx.v" "delay_5ms" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_tx.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_02Limit_ovf uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Counter_02Limit_ovf:bit_counter " "Elaborating entity \"Counter_02Limit_ovf\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Counter_02Limit_ovf:bit_counter\"" {  } { { "../src/uart_tx.v" "bit_counter" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_tx.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel2serial uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|parallel2serial:shift_right_reg " "Elaborating entity \"parallel2serial\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|parallel2serial:shift_right_reg\"" {  } { { "../src/uart_tx.v" "shift_right_reg" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_tx.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|multiplexor_param:tx_data_mux " "Elaborating entity \"multiplexor_param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|multiplexor_param:tx_data_mux\"" {  } { { "../src/uart_tx.v" "tx_data_mux" { Text "C:/Modulos_quartus/risk_v_multicycle/src/uart_tx.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param ffd_param:ff_instr " "Elaborating entity \"ffd_param\" for hierarchy \"ffd_param:ff_instr\"" {  } { { "../src/risk_v_multicycle.v" "ff_instr" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "../src/risk_v_multicycle.v" "reg_file" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_block " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_block\"" {  } { { "../src/risk_v_multicycle.v" "alu_block" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen_module imm_gen_module:imm_module " "Elaborating entity \"imm_gen_module\" for hierarchy \"imm_gen_module:imm_module\"" {  } { { "../src/risk_v_multicycle.v" "imm_module" { Text "C:/Modulos_quartus/risk_v_multicycle/src/risk_v_multicycle.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679164199828 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1679164199970 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Modulos_quartus/risk_v_multicycle/proj_quartus/output_files/risk_v_multicycle.map.smsg " "Generated suppressed messages file C:/Modulos_quartus/risk_v_multicycle/proj_quartus/output_files/risk_v_multicycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1679164199993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679164200002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 12:29:59 2023 " "Processing ended: Sat Mar 18 12:29:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679164200002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679164200002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679164200002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1679164200002 ""}
