Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu May  2 19:46:22 2019
| Host         : debian running 64-bit Debian GNU/Linux 9.8 (stretch)
| Command      : report_control_sets -verbose -file system_fpga_control_sets_placed.rpt
| Design       : system_fpga
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      3 |            1 |
|      4 |            2 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            8 |
| No           | No                    | Yes                    |              39 |           21 |
| No           | Yes                   | No                     |              65 |           42 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             148 |           43 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------------+----------------------------------+------------------+----------------+
|     Clock Signal    |              Enable Signal             |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+---------------------+----------------------------------------+----------------------------------+------------------+----------------+
|  n_0_335_BUFG       |                                        | system/mips/dp/pc_reg/AS[0]      |                1 |              1 |
|  pc_current_BUFG[6] |                                        |                                  |                1 |              1 |
|  led_OBUF_BUFG[4]   |                                        | system/mips/dp/alu/go_pulse_comb |                1 |              2 |
| ~led_OBUF_BUFG[4]   |                                        | btn_rst_IBUF                     |                1 |              3 |
|  led_OBUF_BUFG[4]   | system/mips/dp/alu/q_reg[6]_0[0]       | btn_rst_IBUF                     |                1 |              4 |
| ~led_OBUF_BUFG[4]   | system/fact/fact_acc/fsm/state         | btn_rst_IBUF                     |                2 |              4 |
|  clk_gen/clk        |                                        |                                  |                7 |             19 |
|  n_0_335_BUFG       |                                        | pc_current_BUFG[6]               |               31 |             31 |
|  led_OBUF_BUFG[4]   | system/fact/fact_acc/fsm/done_reg_0[0] | btn_rst_IBUF                     |                7 |             32 |
|  led_OBUF_BUFG[4]   | system/mips/dp/alu/q_reg[6][0]         | btn_rst_IBUF                     |               15 |             32 |
|  led_OBUF_BUFG[4]   | system/mips/dp/pc_reg/q_reg[6]_0       |                                  |                8 |             32 |
|  hs_clk_IBUF_BUFG   |                                        | btn_rst_IBUF                     |               10 |             33 |
|  led_OBUF_BUFG[4]   |                                        | btn_rst_IBUF                     |               19 |             34 |
|  led_OBUF_BUFG[4]   | system/mips/dp/alu/E[0]                | btn_rst_IBUF                     |               12 |             36 |
|  led_OBUF_BUFG[4]   | system/fact/fact_acc/fsm/E[0]          | btn_rst_IBUF                     |                6 |             40 |
| ~led_OBUF_BUFG[4]   | system/mips/dp/pc_reg/we_reg           |                                  |               12 |             96 |
+---------------------+----------------------------------------+----------------------------------+------------------+----------------+


