\hypertarget{core__cm3_8h_source}{}\doxysection{core\+\_\+cm3.\+h}
\label{core__cm3_8h_source}\index{Labs -\/ TivaWare -\/ Keil/Demo/core\_cm3.h@{Labs -\/ TivaWare -\/ Keil/Demo/core\_cm3.h}}
\mbox{\hyperlink{core__cm3_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{23 \textcolor{preprocessor}{\#if defined ( \_\_ICCARM\_\_ )                   }}
\DoxyCodeLine{24 \textcolor{preprocessor}{ \#pragma system\_include  }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{26 }
\DoxyCodeLine{27 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{28  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#endif }}
\DoxyCodeLine{30 }
\DoxyCodeLine{31 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM3\_H\_GENERIC}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#define \_\_CORE\_CM3\_H\_GENERIC}}
\DoxyCodeLine{33 }
\DoxyCodeLine{34 }
\DoxyCodeLine{57 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{58 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{59 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{68 \textcolor{comment}{/*  CMSIS CM3 definitions */}}
\DoxyCodeLine{69 \textcolor{preprocessor}{\#define \_\_CM3\_CMSIS\_VERSION\_MAIN  (0x02)                                                       }}
\DoxyCodeLine{70 \textcolor{preprocessor}{\#define \_\_CM3\_CMSIS\_VERSION\_SUB   (0x00)                                                       }}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define \_\_CM3\_CMSIS\_VERSION       ((\_\_CM3\_CMSIS\_VERSION\_MAIN << 16) | \_\_CM3\_CMSIS\_VERSION\_SUB) }}
\DoxyCodeLine{73 \textcolor{preprocessor}{\#define \_\_CORTEX\_M                (0x03)                                                       }}
\DoxyCodeLine{74 \textcolor{comment}{// added by shammad}}
\DoxyCodeLine{75 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE static}}
\DoxyCodeLine{76 }
\DoxyCodeLine{77 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM   )}}
\DoxyCodeLine{78 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{79 \textcolor{preprocessor}{  \#define \_\_INLINE         \_\_inline                                   }}
\DoxyCodeLine{81 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{82 \textcolor{preprocessor}{  \#define \_\_ASM           \_\_asm                                       }}
\DoxyCodeLine{83 \textcolor{preprocessor}{  \#define \_\_INLINE        inline                                      }}
\DoxyCodeLine{85 \textcolor{preprocessor}{\#elif defined   (  \_\_GNUC\_\_  )}}
\DoxyCodeLine{86 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{87 \textcolor{preprocessor}{  \#define \_\_INLINE         inline                                     }}
\DoxyCodeLine{89 \textcolor{preprocessor}{\#elif defined   (  \_\_TASKING\_\_  )}}
\DoxyCodeLine{90 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{91 \textcolor{preprocessor}{  \#define \_\_INLINE         inline                                     }}
\DoxyCodeLine{93 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{94 }
\DoxyCodeLine{95 \textcolor{preprocessor}{\#include <stdint.h>}                      }
\DoxyCodeLine{96 \textcolor{preprocessor}{\#include "{}core\_cmInstr.h"{}}                }
\DoxyCodeLine{97 \textcolor{preprocessor}{\#include "{}core\_cmFunc.h"{}}                 }
\DoxyCodeLine{99 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM3\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{100 }
\DoxyCodeLine{101 }
\DoxyCodeLine{102 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{103 }
\DoxyCodeLine{104 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM3\_H\_DEPENDANT}}
\DoxyCodeLine{105 \textcolor{preprocessor}{\#define \_\_CORE\_CM3\_H\_DEPENDANT}}
\DoxyCodeLine{106 }
\DoxyCodeLine{107 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{108 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{109 \textcolor{preprocessor}{  \#define     \_\_I     volatile           }}
\DoxyCodeLine{110 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{111 \textcolor{preprocessor}{  \#define     \_\_I     volatile const     }}
\DoxyCodeLine{112 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{113 \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{114 \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{120 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{121 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{122 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{141 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{142 \{}
\DoxyCodeLine{143   \textcolor{keyword}{struct}}
\DoxyCodeLine{144   \{}
\DoxyCodeLine{145 \textcolor{preprocessor}{\#if (\_\_CORTEX\_M != 0x04)}}
\DoxyCodeLine{146     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafbce95646fd514c10aa85ec0a33db728}{\_reserved0}}:27;              }
\DoxyCodeLine{147 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{148     uint32\_t \_reserved0:16;              }
\DoxyCodeLine{149     uint32\_t GE:4;                       }
\DoxyCodeLine{150     uint32\_t \_reserved1:7;               }
\DoxyCodeLine{151 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{152     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga22d10913489d24ab08bd83457daa88de}{Q}}:1;                        }
\DoxyCodeLine{153     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8004d224aacb78ca37774c35f9156e7e}{V}}:1;                        }
\DoxyCodeLine{154     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga86e2c5b891ecef1ab55b1edac0da79a6}{C}}:1;                        }
\DoxyCodeLine{155     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b04d58738b66a28ff13f23d8b0ba7e5}{Z}}:1;                        }
\DoxyCodeLine{156     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7e7bbba9b00b0bb3283dc07f1abe37e0}{N}}:1;                        }
\DoxyCodeLine{157   \} b;                                   }
\DoxyCodeLine{158   uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae4c2ef8c9430d7b7bef5cbfbbaed3a94}{w}};                            }
\DoxyCodeLine{159 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{160 }
\DoxyCodeLine{161 }
\DoxyCodeLine{164 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{165 \{}
\DoxyCodeLine{166   \textcolor{keyword}{struct}}
\DoxyCodeLine{167   \{}
\DoxyCodeLine{168     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5}{ISR}}:9;                      }
\DoxyCodeLine{169     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad2eb0a06de4f03f58874a727716aa9aa}{\_reserved0}}:23;              }
\DoxyCodeLine{170   \} b;                                   }
\DoxyCodeLine{171   uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4adca999d3a0bc1ae682d73ea7cfa879}{w}};                            }
\DoxyCodeLine{172 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{173 }
\DoxyCodeLine{174 }
\DoxyCodeLine{177 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{178 \{}
\DoxyCodeLine{179   \textcolor{keyword}{struct}}
\DoxyCodeLine{180   \{}
\DoxyCodeLine{181     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3e9120dcf1a829fc8d2302b4d0673970}{ISR}}:9;                      }
\DoxyCodeLine{182 \textcolor{preprocessor}{\#if (\_\_CORTEX\_M != 0x04)}}
\DoxyCodeLine{183     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf438e0f407357e914a70b5bd4d6a97c5}{\_reserved0}}:15;              }
\DoxyCodeLine{184 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{185     uint32\_t \_reserved0:7;               }
\DoxyCodeLine{186     uint32\_t GE:4;                       }
\DoxyCodeLine{187     uint32\_t \_reserved1:4;               }
\DoxyCodeLine{188 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{189     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7eed9fe24ae8d354cd76ae1c1110a658}{T}}:1;                        }
\DoxyCodeLine{190     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3200966922a194d84425e2807a7f1328}{IT}}:2;                       }
\DoxyCodeLine{191     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadd7cbd2b0abd8954d62cd7831796ac7c}{Q}}:1;                        }
\DoxyCodeLine{192     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf14df16ea0690070c45b95f2116b7a0a}{V}}:1;                        }
\DoxyCodeLine{193     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40213a6b5620410cac83b0d89564609d}{C}}:1;                        }
\DoxyCodeLine{194     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1e5d9801013d5146f2e02d9b7b3da562}{Z}}:1;                        }
\DoxyCodeLine{195     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2db9a52f6d42809627d1a7a607c5dbc5}{N}}:1;                        }
\DoxyCodeLine{196   \} b;                                   }
\DoxyCodeLine{197   uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1a47176768f45f79076c4f5b1b534bc2}{w}};                            }
\DoxyCodeLine{198 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{199 }
\DoxyCodeLine{200 }
\DoxyCodeLine{203 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{204 \{}
\DoxyCodeLine{205   \textcolor{keyword}{struct}}
\DoxyCodeLine{206   \{}
\DoxyCodeLine{207     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga35c1732cf153b7b5c4bd321cf1de9605}{nPRIV}}:1;                    }
\DoxyCodeLine{208     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8cc085fea1c50a8bd9adea63931ee8e2}{SPSEL}}:1;                    }
\DoxyCodeLine{209     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac62cfff08e6f055e0101785bad7094cd}{FPCA}}:1;                     }
\DoxyCodeLine{210     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf8c314273a1e4970a5671bd7f8184f50}{\_reserved0}}:29;              }
\DoxyCodeLine{211   \} b;                                   }
\DoxyCodeLine{212   uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6b642cca3d96da660b1198c133ca2a1f}{w}};                            }
\DoxyCodeLine{213 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{214 }
\DoxyCodeLine{226 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{227 \{}
\DoxyCodeLine{228   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ISER[8];                 }
\DoxyCodeLine{229        uint32\_t RESERVED0[24];                                   }
\DoxyCodeLine{230   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICER[8];                 }
\DoxyCodeLine{231        uint32\_t RSERVED1[24];                                    }
\DoxyCodeLine{232   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ISPR[8];                 }
\DoxyCodeLine{233        uint32\_t RESERVED2[24];                                   }
\DoxyCodeLine{234   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICPR[8];                 }
\DoxyCodeLine{235        uint32\_t RESERVED3[24];                                   }
\DoxyCodeLine{236   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t IABR[8];                 }
\DoxyCodeLine{237        uint32\_t RESERVED4[56];                                   }
\DoxyCodeLine{238   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t  IP[240];                 }
\DoxyCodeLine{239        uint32\_t RESERVED5[644];                                  }
\DoxyCodeLine{240   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0b0d7f3131da89c659a2580249432749}{STIR}};                    }
\DoxyCodeLine{241 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};                                               }
\DoxyCodeLine{242 }
\DoxyCodeLine{254 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{255 \{}
\DoxyCodeLine{256   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafa7a9ee34dfa1da0b60b4525da285032}{CPUID}};                   }
\DoxyCodeLine{257   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3e66570ab689d28aebefa7e84e85dc4a}{ICSR}};                    }
\DoxyCodeLine{258   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0faf96f964931cadfb71cfa54e051f6f}{VTOR}};                    }
\DoxyCodeLine{259   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6ed3c9064013343ea9fd0a73a734f29d}{AIRCR}};                   }
\DoxyCodeLine{260   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabfad14e7b4534d73d329819625d77a16}{SCR}};                     }
\DoxyCodeLine{261   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6d273c6b90bad15c91dfbbad0f6e92d8}{CCR}};                     }
\DoxyCodeLine{262   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t  SHP[12];                 }
\DoxyCodeLine{263   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae9891a59abbe51b0b2067ca507ca212f}{SHCSR}};                   }
\DoxyCodeLine{264   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2f94bf549b16fdeb172352e22309e3c4}{CFSR}};                    }
\DoxyCodeLine{265   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7bed53391da4f66d8a2a236a839d4c3d}{HFSR}};                    }
\DoxyCodeLine{266   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad7d61d9525fa9162579c3da0b87bff8d}{DFSR}};                    }
\DoxyCodeLine{267   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac49b24b3f222508464f111772f2c44dd}{MMFAR}};                   }
\DoxyCodeLine{268   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga31f79afe86c949c9862e7d5fce077c3a}{BFAR}};                    }
\DoxyCodeLine{269   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaeb77053c84f49c261ab5b8374e8958ef}{AFSR}};                    }
\DoxyCodeLine{270   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PFR[2];                  }
\DoxyCodeLine{271   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga586a5225467262b378c0f231ccc77f86}{DFR}};                     }
\DoxyCodeLine{272   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaaedf846e435ed05c68784b40d3db2bf2}{ADR}};                     }
\DoxyCodeLine{273   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t MMFR[4];                 }
\DoxyCodeLine{274   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t ISAR[5];                 }
\DoxyCodeLine{275 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};                                                }
\DoxyCodeLine{276 }
\DoxyCodeLine{277 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{278 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24                                             }}
\DoxyCodeLine{279 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{281 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20                                             }}
\DoxyCodeLine{282 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{284 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4                                             }}
\DoxyCodeLine{285 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0                                             }}
\DoxyCodeLine{288 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL << SCB\_CPUID\_REVISION\_Pos)              }}
\DoxyCodeLine{290 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Pos            31                                             }}
\DoxyCodeLine{292 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Msk            (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)               }}
\DoxyCodeLine{294 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28                                             }}
\DoxyCodeLine{295 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{297 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27                                             }}
\DoxyCodeLine{298 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{300 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26                                             }}
\DoxyCodeLine{301 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{303 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25                                             }}
\DoxyCodeLine{304 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{306 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23                                             }}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{309 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22                                             }}
\DoxyCodeLine{310 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{312 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12                                             }}
\DoxyCodeLine{313 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{315 \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Pos             11                                             }}
\DoxyCodeLine{316 \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Msk             (1UL << SCB\_ICSR\_RETTOBASE\_Pos)                }}
\DoxyCodeLine{318 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0                                             }}
\DoxyCodeLine{319 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL << SCB\_ICSR\_VECTACTIVE\_Pos)           }}
\DoxyCodeLine{321 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{322 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLBASE\_Pos               29                                             }}
\DoxyCodeLine{323 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLBASE\_Msk               (1UL << SCB\_VTOR\_TBLBASE\_Pos)                  }}
\DoxyCodeLine{325 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Pos                 7                                             }}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Msk                (0x3FFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)            }}
\DoxyCodeLine{328 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{329 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16                                             }}
\DoxyCodeLine{330 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{332 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16                                             }}
\DoxyCodeLine{333 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{335 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15                                             }}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Pos              8                                             }}
\DoxyCodeLine{339 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Msk             (7UL << SCB\_AIRCR\_PRIGROUP\_Pos)                }}
\DoxyCodeLine{341 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2                                             }}
\DoxyCodeLine{342 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{344 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1                                             }}
\DoxyCodeLine{345 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{347 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTRESET\_Pos             0                                             }}
\DoxyCodeLine{348 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTRESET\_Msk            (1UL << SCB\_AIRCR\_VECTRESET\_Pos)               }}
\DoxyCodeLine{350 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{351 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4                                             }}
\DoxyCodeLine{352 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{354 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2                                             }}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1                                             }}
\DoxyCodeLine{358 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{360 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{361 \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Pos                9                                             }}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Msk               (1UL << SCB\_CCR\_STKALIGN\_Pos)                  }}
\DoxyCodeLine{364 \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Pos               8                                             }}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Msk              (1UL << SCB\_CCR\_BFHFNMIGN\_Pos)                 }}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Pos               4                                             }}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Msk              (1UL << SCB\_CCR\_DIV\_0\_TRP\_Pos)                 }}
\DoxyCodeLine{370 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3                                             }}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{373 \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Pos            1                                             }}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Msk           (1UL << SCB\_CCR\_USERSETMPEND\_Pos)              }}
\DoxyCodeLine{376 \textcolor{preprocessor}{\#define SCB\_CCR\_NONBASETHRDENA\_Pos          0                                             }}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#define SCB\_CCR\_NONBASETHRDENA\_Msk         (1UL << SCB\_CCR\_NONBASETHRDENA\_Pos)            }}
\DoxyCodeLine{379 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{380 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Pos          18                                             }}
\DoxyCodeLine{381 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Msk          (1UL << SCB\_SHCSR\_USGFAULTENA\_Pos)             }}
\DoxyCodeLine{383 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Pos          17                                             }}
\DoxyCodeLine{384 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTENA\_Pos)             }}
\DoxyCodeLine{386 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Pos          16                                             }}
\DoxyCodeLine{387 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Msk          (1UL << SCB\_SHCSR\_MEMFAULTENA\_Pos)             }}
\DoxyCodeLine{389 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15                                             }}
\DoxyCodeLine{390 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Pos       14                                             }}
\DoxyCodeLine{393 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_BUSFAULTPENDED\_Pos)          }}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Pos       13                                             }}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_MEMFAULTPENDED\_Pos)          }}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Pos       12                                             }}
\DoxyCodeLine{399 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_USGFAULTPENDED\_Pos)          }}
\DoxyCodeLine{401 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Pos           11                                             }}
\DoxyCodeLine{402 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Msk           (1UL << SCB\_SHCSR\_SYSTICKACT\_Pos)              }}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Pos            10                                             }}
\DoxyCodeLine{405 \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Msk            (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)               }}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Pos            8                                             }}
\DoxyCodeLine{408 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Msk           (1UL << SCB\_SHCSR\_MONITORACT\_Pos)              }}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Pos             7                                             }}
\DoxyCodeLine{411 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Msk            (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)               }}
\DoxyCodeLine{413 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Pos           3                                             }}
\DoxyCodeLine{414 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Msk          (1UL << SCB\_SHCSR\_USGFAULTACT\_Pos)             }}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Pos           1                                             }}
\DoxyCodeLine{417 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTACT\_Pos)             }}
\DoxyCodeLine{419 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Pos           0                                             }}
\DoxyCodeLine{420 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Msk          (1UL << SCB\_SHCSR\_MEMFAULTACT\_Pos)             }}
\DoxyCodeLine{422 \textcolor{comment}{/* SCB Configurable Fault Status Registers Definitions */}}
\DoxyCodeLine{423 \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Pos            16                                             }}
\DoxyCodeLine{424 \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Msk            (0xFFFFUL << SCB\_CFSR\_USGFAULTSR\_Pos)          }}
\DoxyCodeLine{426 \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Pos             8                                             }}
\DoxyCodeLine{427 \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Msk            (0xFFUL << SCB\_CFSR\_BUSFAULTSR\_Pos)            }}
\DoxyCodeLine{429 \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Pos             0                                             }}
\DoxyCodeLine{430 \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Msk            (0xFFUL << SCB\_CFSR\_MEMFAULTSR\_Pos)            }}
\DoxyCodeLine{432 \textcolor{comment}{/* SCB Hard Fault Status Registers Definitions */}}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Pos              31                                             }}
\DoxyCodeLine{434 \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Msk              (1UL << SCB\_HFSR\_DEBUGEVT\_Pos)                 }}
\DoxyCodeLine{436 \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Pos                30                                             }}
\DoxyCodeLine{437 \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Msk                (1UL << SCB\_HFSR\_FORCED\_Pos)                   }}
\DoxyCodeLine{439 \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Pos                1                                             }}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Msk               (1UL << SCB\_HFSR\_VECTTBL\_Pos)                  }}
\DoxyCodeLine{442 \textcolor{comment}{/* SCB Debug Fault Status Register Definitions */}}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Pos               4                                             }}
\DoxyCodeLine{444 \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Msk              (1UL << SCB\_DFSR\_EXTERNAL\_Pos)                 }}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Pos                 3                                             }}
\DoxyCodeLine{447 \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Msk                (1UL << SCB\_DFSR\_VCATCH\_Pos)                   }}
\DoxyCodeLine{449 \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Pos                2                                             }}
\DoxyCodeLine{450 \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Msk               (1UL << SCB\_DFSR\_DWTTRAP\_Pos)                  }}
\DoxyCodeLine{452 \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Pos                   1                                             }}
\DoxyCodeLine{453 \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Msk                  (1UL << SCB\_DFSR\_BKPT\_Pos)                     }}
\DoxyCodeLine{455 \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Pos                 0                                             }}
\DoxyCodeLine{456 \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Msk                (1UL << SCB\_DFSR\_HALTED\_Pos)                   }}
\DoxyCodeLine{469 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{470 \{}
\DoxyCodeLine{471   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf2ad94ac83e5d40fc6e34884bc1bec5f}{CTRL}};                    }
\DoxyCodeLine{472   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae7bc9d3eac1147f3bba8d73a8395644f}{LOAD}};                    }
\DoxyCodeLine{473   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0997ff20f11817f8246e8f0edac6f4e4}{VAL}};                     }
\DoxyCodeLine{474   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9c9eda0ea6f6a7c904d2d75a6963e238}{CALIB}};                   }
\DoxyCodeLine{475 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{476 }
\DoxyCodeLine{477 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16                                             }}
\DoxyCodeLine{479 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{481 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2                                             }}
\DoxyCodeLine{482 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{484 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1                                             }}
\DoxyCodeLine{485 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0                                             }}
\DoxyCodeLine{488 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL << SysTick\_CTRL\_ENABLE\_Pos)               }}
\DoxyCodeLine{490 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{491 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0                                             }}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL << SysTick\_LOAD\_RELOAD\_Pos)        }}
\DoxyCodeLine{494 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{495 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0                                             }}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)        }}
\DoxyCodeLine{498 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{499 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31                                             }}
\DoxyCodeLine{500 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{502 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30                                             }}
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0                                             }}
\DoxyCodeLine{506 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)        }}
\DoxyCodeLine{519 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{520 \{}
\DoxyCodeLine{521   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  \textcolor{keyword}{union  }}
\DoxyCodeLine{522   \{}
\DoxyCodeLine{523     \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint8\_t    \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabea77b06775d325e5f6f46203f582433}{u8}};                  }
\DoxyCodeLine{524     \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint16\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12aa4eb4d9dcb589a5d953c836f4e8f4}{u16}};                 }
\DoxyCodeLine{525     \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6882fa5af67ef5c5dfb433b3b68939df}{u32}};                 }
\DoxyCodeLine{526   \}  PORT [32];                          }
\DoxyCodeLine{527        uint32\_t RESERVED0[864];                                 }
\DoxyCodeLine{528   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga91a040e1b162e1128ac1e852b4a0e589}{TER}};                     }
\DoxyCodeLine{529        uint32\_t RESERVED1[15];                                  }
\DoxyCodeLine{530   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga93b480aac6da620bbb611212186d47fa}{TPR}};                     }
\DoxyCodeLine{531        uint32\_t RESERVED2[15];                                  }
\DoxyCodeLine{532   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga58f169e1aa40a9b8afb6296677c3bb45}{TCR}};                     }
\DoxyCodeLine{533        uint32\_t RESERVED3[29];                                  }
\DoxyCodeLine{534   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf53499fc94cda629afb2fec858d2ad1c}{IWR}};                     }
\DoxyCodeLine{535   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae43a66174b8ab182ff595e5f5da9f235}{IRR}};                     }
\DoxyCodeLine{536   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab2e87d8bb0e3ce9b8e0e4a6a6695228a}{IMCR}};                    }
\DoxyCodeLine{537        uint32\_t RESERVED4[43];                                  }
\DoxyCodeLine{538   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga33025af19748bd3ca5cf9d6b14150001}{LAR}};                     }
\DoxyCodeLine{539   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga56f607260c4175c5f37a28e47ab3d1e5}{LSR}};                     }
\DoxyCodeLine{540        uint32\_t RESERVED5[6];                                   }
\DoxyCodeLine{541   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaccfc7de00b0eaba0301e8f4553f70512}{PID4}};                    }
\DoxyCodeLine{542   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9353055ceb7024e07d59248e54502cb9}{PID5}};                    }
\DoxyCodeLine{543   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga755c0ec919e7dbb5f7ff05c8b56a3383}{PID6}};                    }
\DoxyCodeLine{544   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa31ca6bb4b749201321b23d0dbbe0704}{PID7}};                    }
\DoxyCodeLine{545   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab69ade751350a7758affdfe396517535}{PID0}};                    }
\DoxyCodeLine{546   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga30e87ec6f93ecc9fe4f135ca8b068990}{PID1}};                    }
\DoxyCodeLine{547   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae139d2e588bb382573ffcce3625a88cd}{PID2}};                    }
\DoxyCodeLine{548   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf006ee26c7e61c9a3712a80ac74a6cf3}{PID3}};                    }
\DoxyCodeLine{549   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga413f3bb0a15222e5f38fca4baeef14f6}{CID0}};                    }
\DoxyCodeLine{550   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5f7d524b71f49e444ff0d1d52b3c3565}{CID1}};                    }
\DoxyCodeLine{551   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadee4ccce1429db8b5db3809c4539f876}{CID2}};                    }
\DoxyCodeLine{552   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0e7aa199619cc7ac6baddff9600aa52e}{CID3}};                    }
\DoxyCodeLine{553 \} \mbox{\hyperlink{struct_i_t_m___type}{ITM\_Type}};                                                }
\DoxyCodeLine{554 }
\DoxyCodeLine{555 \textcolor{comment}{/* ITM Trace Privilege Register Definitions */}}
\DoxyCodeLine{556 \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Pos                0                                             }}
\DoxyCodeLine{557 \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Msk               (0xFUL << ITM\_TPR\_PRIVMASK\_Pos)                }}
\DoxyCodeLine{559 \textcolor{comment}{/* ITM Trace Control Register Definitions */}}
\DoxyCodeLine{560 \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Pos                   23                                             }}
\DoxyCodeLine{561 \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Msk                   (1UL << ITM\_TCR\_BUSY\_Pos)                      }}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define ITM\_TCR\_ATBID\_Pos                  16                                             }}
\DoxyCodeLine{564 \textcolor{preprocessor}{\#define ITM\_TCR\_ATBID\_Msk                  (0x7FUL << ITM\_TCR\_ATBID\_Pos)                  }}
\DoxyCodeLine{566 \textcolor{preprocessor}{\#define ITM\_TCR\_TSPrescale\_Pos              8                                             }}
\DoxyCodeLine{567 \textcolor{preprocessor}{\#define ITM\_TCR\_TSPrescale\_Msk             (3UL << ITM\_TCR\_TSPrescale\_Pos)                }}
\DoxyCodeLine{569 \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Pos                  4                                             }}
\DoxyCodeLine{570 \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Msk                 (1UL << ITM\_TCR\_SWOENA\_Pos)                    }}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Pos                  3                                             }}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Msk                 (1UL << ITM\_TCR\_DWTENA\_Pos)                    }}
\DoxyCodeLine{575 \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Pos                 2                                             }}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Msk                (1UL << ITM\_TCR\_SYNCENA\_Pos)                   }}
\DoxyCodeLine{578 \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Pos                   1                                             }}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Msk                  (1UL << ITM\_TCR\_TSENA\_Pos)                     }}
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Pos                  0                                             }}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Msk                 (1UL << ITM\_TCR\_ITMENA\_Pos)                    }}
\DoxyCodeLine{584 \textcolor{comment}{/* ITM Integration Write Register Definitions */}}
\DoxyCodeLine{585 \textcolor{preprocessor}{\#define ITM\_IWR\_ATVALIDM\_Pos                0                                             }}
\DoxyCodeLine{586 \textcolor{preprocessor}{\#define ITM\_IWR\_ATVALIDM\_Msk               (1UL << ITM\_IWR\_ATVALIDM\_Pos)                  }}
\DoxyCodeLine{588 \textcolor{comment}{/* ITM Integration Read Register Definitions */}}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define ITM\_IRR\_ATREADYM\_Pos                0                                             }}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#define ITM\_IRR\_ATREADYM\_Msk               (1UL << ITM\_IRR\_ATREADYM\_Pos)                  }}
\DoxyCodeLine{592 \textcolor{comment}{/* ITM Integration Mode Control Register Definitions */}}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#define ITM\_IMCR\_INTEGRATION\_Pos            0                                             }}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define ITM\_IMCR\_INTEGRATION\_Msk           (1UL << ITM\_IMCR\_INTEGRATION\_Pos)              }}
\DoxyCodeLine{596 \textcolor{comment}{/* ITM Lock Status Register Definitions */}}
\DoxyCodeLine{597 \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Pos                 2                                             }}
\DoxyCodeLine{598 \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Msk                (1UL << ITM\_LSR\_ByteAcc\_Pos)                   }}
\DoxyCodeLine{600 \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Pos                  1                                             }}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Msk                 (1UL << ITM\_LSR\_Access\_Pos)                    }}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Pos                 0                                             }}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Msk                (1UL << ITM\_LSR\_Present\_Pos)                    }\textcolor{comment}{/* end of group CMSIS\_ITM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{607 }
\DoxyCodeLine{608 }
\DoxyCodeLine{617 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{618 \{}
\DoxyCodeLine{619        uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae0d588643b0488fce4c0a90b85edf362}{RESERVED0}};}
\DoxyCodeLine{620   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2b10f6d37363a6b798ac97f4c4db1e63}{ICTR}};                    }
\DoxyCodeLine{621 \textcolor{preprocessor}{\#if ((defined \_\_CM3\_REV) \&\& (\_\_CM3\_REV >= 0x200))}}
\DoxyCodeLine{622   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ACTLR;                   }
\DoxyCodeLine{623 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{624        uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga45933eb981309d50f943ec3af67f17be}{RESERVED1}};}
\DoxyCodeLine{625 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{626 \} \mbox{\hyperlink{struct_interrupt_type___type}{InterruptType\_Type}};}
\DoxyCodeLine{627 }
\DoxyCodeLine{628 \textcolor{comment}{/* Interrupt Controller Type Register Definitions */}}
\DoxyCodeLine{629 \textcolor{preprocessor}{\#define IntType\_ICTR\_INTLINESNUM\_Pos  0                                                   }}
\DoxyCodeLine{630 \textcolor{preprocessor}{\#define IntType\_ICTR\_INTLINESNUM\_Msk (0x1FUL << IntType\_ICTR\_INTLINESNUM\_Pos)             }}
\DoxyCodeLine{632 \textcolor{comment}{/* Auxiliary Control Register Definitions */}}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define IntType\_ACTLR\_DISFOLD\_Pos     2                                                   }}
\DoxyCodeLine{634 \textcolor{preprocessor}{\#define IntType\_ACTLR\_DISFOLD\_Msk    (1UL << IntType\_ACTLR\_DISFOLD\_Pos)                   }}
\DoxyCodeLine{636 \textcolor{preprocessor}{\#define IntType\_ACTLR\_DISDEFWBUF\_Pos  1                                                   }}
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define IntType\_ACTLR\_DISDEFWBUF\_Msk (1UL << IntType\_ACTLR\_DISDEFWBUF\_Pos)                }}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define IntType\_ACTLR\_DISMCYCINT\_Pos  0                                                   }}
\DoxyCodeLine{640 \textcolor{preprocessor}{\#define IntType\_ACTLR\_DISMCYCINT\_Msk (1UL << IntType\_ACTLR\_DISMCYCINT\_Pos)                 }\textcolor{comment}{/* end of group CMSIS\_InterruptType */}\textcolor{preprocessor}{}}
\DoxyCodeLine{643 }
\DoxyCodeLine{644 }
\DoxyCodeLine{645 \textcolor{preprocessor}{\#if (\_\_MPU\_PRESENT == 1)}}
\DoxyCodeLine{654 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{655 \{}
\DoxyCodeLine{656   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t TYPE;                    }
\DoxyCodeLine{657   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CTRL;                    }
\DoxyCodeLine{658   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RNR;                     }
\DoxyCodeLine{659   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RBAR;                    }
\DoxyCodeLine{660   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RASR;                    }
\DoxyCodeLine{661   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RBAR\_A1;                 }
\DoxyCodeLine{662   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RASR\_A1;                 }
\DoxyCodeLine{663   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RBAR\_A2;                 }
\DoxyCodeLine{664   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RASR\_A2;                 }
\DoxyCodeLine{665   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RBAR\_A3;                 }
\DoxyCodeLine{666   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RASR\_A3;                 }
\DoxyCodeLine{667 \} MPU\_Type;                                                }
\DoxyCodeLine{668 }
\DoxyCodeLine{669 \textcolor{comment}{/* MPU Type Register */}}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Pos               16                                             }}
\DoxyCodeLine{671 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Msk               (0xFFUL << MPU\_TYPE\_IREGION\_Pos)               }}
\DoxyCodeLine{673 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Pos                8                                             }}
\DoxyCodeLine{674 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Msk               (0xFFUL << MPU\_TYPE\_DREGION\_Pos)               }}
\DoxyCodeLine{676 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Pos               0                                             }}
\DoxyCodeLine{677 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Msk              (1UL << MPU\_TYPE\_SEPARATE\_Pos)                 }}
\DoxyCodeLine{679 \textcolor{comment}{/* MPU Control Register */}}
\DoxyCodeLine{680 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Pos             2                                             }}
\DoxyCodeLine{681 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Msk            (1UL << MPU\_CTRL\_PRIVDEFENA\_Pos)               }}
\DoxyCodeLine{683 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Pos               1                                             }}
\DoxyCodeLine{684 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Msk              (1UL << MPU\_CTRL\_HFNMIENA\_Pos)                 }}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Pos                 0                                             }}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Msk                (1UL << MPU\_CTRL\_ENABLE\_Pos)                   }}
\DoxyCodeLine{689 \textcolor{comment}{/* MPU Region Number Register */}}
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Pos                  0                                             }}
\DoxyCodeLine{691 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Msk                 (0xFFUL << MPU\_RNR\_REGION\_Pos)                 }}
\DoxyCodeLine{693 \textcolor{comment}{/* MPU Region Base Address Register */}}
\DoxyCodeLine{694 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Pos                   5                                             }}
\DoxyCodeLine{695 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Msk                  (0x7FFFFFFUL << MPU\_RBAR\_ADDR\_Pos)             }}
\DoxyCodeLine{697 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Pos                  4                                             }}
\DoxyCodeLine{698 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Msk                 (1UL << MPU\_RBAR\_VALID\_Pos)                    }}
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Pos                 0                                             }}
\DoxyCodeLine{701 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Msk                (0xFUL << MPU\_RBAR\_REGION\_Pos)                 }}
\DoxyCodeLine{703 \textcolor{comment}{/* MPU Region Attribute and Size Register */}}
\DoxyCodeLine{704 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Pos                    28                                             }}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Msk                    (1UL << MPU\_RASR\_XN\_Pos)                       }}
\DoxyCodeLine{707 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Pos                    24                                             }}
\DoxyCodeLine{708 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Msk                    (7UL << MPU\_RASR\_AP\_Pos)                       }}
\DoxyCodeLine{710 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Pos                   19                                             }}
\DoxyCodeLine{711 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Msk                   (7UL << MPU\_RASR\_TEX\_Pos)                      }}
\DoxyCodeLine{713 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Pos                     18                                             }}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Msk                     (1UL << MPU\_RASR\_S\_Pos)                        }}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Pos                     17                                             }}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Msk                     (1UL << MPU\_RASR\_C\_Pos)                        }}
\DoxyCodeLine{719 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Pos                     16                                             }}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Msk                     (1UL << MPU\_RASR\_B\_Pos)                        }}
\DoxyCodeLine{722 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Pos                    8                                             }}
\DoxyCodeLine{723 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Msk                   (0xFFUL << MPU\_RASR\_SRD\_Pos)                   }}
\DoxyCodeLine{725 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Pos                   1                                             }}
\DoxyCodeLine{726 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Msk                  (0x1FUL << MPU\_RASR\_SIZE\_Pos)                  }}
\DoxyCodeLine{728 \textcolor{preprocessor}{\#define MPU\_RASR\_ENA\_Pos                     0                                            }}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#define MPU\_RASR\_ENA\_Msk                    (0x1UL << MPU\_RASR\_ENA\_Pos)                   }}
\DoxyCodeLine{732 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{733 }
\DoxyCodeLine{734 }
\DoxyCodeLine{743 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{744 \{}
\DoxyCodeLine{745   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga25c14c022c73a725a1736e903431095d}{DHCSR}};                   }
\DoxyCodeLine{746   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafefa84bce7497652353a1b76d405d983}{DCRSR}};                   }
\DoxyCodeLine{747   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab8f4bb076402b61f7be6308075a789c9}{DCRDR}};                   }
\DoxyCodeLine{748   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5cdd51dbe3ebb7041880714430edd52d}{DEMCR}};                   }
\DoxyCodeLine{749 \} \mbox{\hyperlink{struct_core_debug___type}{CoreDebug\_Type}};}
\DoxyCodeLine{750 }
\DoxyCodeLine{751 \textcolor{comment}{/* Debug Halting Control and Status Register */}}
\DoxyCodeLine{752 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Pos         16                                             }}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Msk         (0xFFFFUL << CoreDebug\_DHCSR\_DBGKEY\_Pos)       }}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos     25                                             }}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk     (1UL << CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos)        }}
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos    24                                             }}
\DoxyCodeLine{759 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk    (1UL << CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)       }}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos       19                                             }}
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk       (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)          }}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Pos        18                                             }}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Msk        (1UL << CoreDebug\_DHCSR\_S\_SLEEP\_Pos)           }}
\DoxyCodeLine{767 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Pos         17                                             }}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)            }}
\DoxyCodeLine{770 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Pos       16                                             }}
\DoxyCodeLine{771 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Msk       (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)          }}
\DoxyCodeLine{773 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos     5                                             }}
\DoxyCodeLine{774 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk    (1UL << CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)       }}
\DoxyCodeLine{776 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Pos      3                                             }}
\DoxyCodeLine{777 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk     (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)        }}
\DoxyCodeLine{779 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Pos          2                                             }}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Msk         (1UL << CoreDebug\_DHCSR\_C\_STEP\_Pos)            }}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Pos          1                                             }}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)            }}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos       0                                             }}
\DoxyCodeLine{786 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk      (1UL << CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos)         }}
\DoxyCodeLine{788 \textcolor{comment}{/* Debug Core Register Selector Register */}}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Pos         16                                             }}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Msk         (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)            }}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Pos          0                                             }}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Msk         (0x1FUL << CoreDebug\_DCRSR\_REGSEL\_Pos)         }}
\DoxyCodeLine{795 \textcolor{comment}{/* Debug Exception and Monitor Control Register */}}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Pos         24                                             }}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Msk         (1UL << CoreDebug\_DEMCR\_TRCENA\_Pos)            }}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Pos        19                                             }}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Msk        (1UL << CoreDebug\_DEMCR\_MON\_REQ\_Pos)           }}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Pos       18                                             }}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_STEP\_Pos)          }}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Pos       17                                             }}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_PEND\_Pos)          }}
\DoxyCodeLine{808 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Pos         16                                             }}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Msk         (1UL << CoreDebug\_DEMCR\_MON\_EN\_Pos)            }}
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos     10                                             }}
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)        }}
\DoxyCodeLine{814 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Pos       9                                             }}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_INTERR\_Pos)         }}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Pos       8                                             }}
\DoxyCodeLine{818 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_BUSERR\_Pos)         }}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Pos      7                                             }}
\DoxyCodeLine{821 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_STATERR\_Pos)        }}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Pos       6                                             }}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_CHKERR\_Pos)         }}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos      5                                             }}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)        }}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Pos        4                                             }}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Msk       (1UL << CoreDebug\_DEMCR\_VC\_MMERR\_Pos)          }}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos    0                                             }}
\DoxyCodeLine{833 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk   (1UL << CoreDebug\_DEMCR\_VC\_CORERESET\_Pos)      }}
\DoxyCodeLine{842 \textcolor{comment}{/* Memory mapping of Cortex-\/M3 Hardware */}}
\DoxyCodeLine{843 \textcolor{preprocessor}{\#define SCS\_BASE            (0xE000E000UL)                            }}
\DoxyCodeLine{844 \textcolor{preprocessor}{\#define ITM\_BASE            (0xE0000000UL)                            }}
\DoxyCodeLine{845 \textcolor{preprocessor}{\#define CoreDebug\_BASE      (0xE000EDF0UL)                            }}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                    }}
\DoxyCodeLine{847 \textcolor{preprocessor}{\#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                    }}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                    }}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#define InterruptType       ((InterruptType\_Type *) SCS\_BASE)         }}
\DoxyCodeLine{851 \textcolor{preprocessor}{\#define SCB                 ((SCB\_Type *)           SCB\_BASE)         }}
\DoxyCodeLine{852 \textcolor{preprocessor}{\#define SysTick             ((SysTick\_Type *)       SysTick\_BASE)     }}
\DoxyCodeLine{853 \textcolor{preprocessor}{\#define NVIC                ((NVIC\_Type *)          NVIC\_BASE)        }}
\DoxyCodeLine{854 \textcolor{preprocessor}{\#define ITM                 ((ITM\_Type *)           ITM\_BASE)         }}
\DoxyCodeLine{855 \textcolor{preprocessor}{\#define CoreDebug           ((CoreDebug\_Type *)     CoreDebug\_BASE)   }}
\DoxyCodeLine{857 \textcolor{preprocessor}{\#if (\_\_MPU\_PRESENT == 1)}}
\DoxyCodeLine{858 \textcolor{preprocessor}{  \#define MPU\_BASE          (SCS\_BASE +  0x0D90UL)                    }}
\DoxyCodeLine{859 \textcolor{preprocessor}{  \#define MPU               ((MPU\_Type*)            MPU\_BASE)         }}
\DoxyCodeLine{860 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{861 }
\DoxyCodeLine{866 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{867 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{868 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{879 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{895 \textcolor{keyword}{static} \_\_INLINE \textcolor{keywordtype}{void} NVIC\_SetPriorityGrouping(uint32\_t PriorityGroup)}
\DoxyCodeLine{896 \{}
\DoxyCodeLine{897   uint32\_t reg\_value;}
\DoxyCodeLine{898   uint32\_t PriorityGroupTmp = (PriorityGroup \& 0x07);                         \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{899   }
\DoxyCodeLine{900   reg\_value  =  \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR;                                                   \textcolor{comment}{/* read old register configuration    */}}
\DoxyCodeLine{901   reg\_value \&= \string~(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{SCB\_AIRCR\_VECTKEY\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}});             \textcolor{comment}{/* clear bits to change               */}}
\DoxyCodeLine{902   reg\_value  =  (reg\_value                       |}
\DoxyCodeLine{903                 (0x5FA << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) | }
\DoxyCodeLine{904                 (PriorityGroupTmp << 8));                                     \textcolor{comment}{/* Insert write key and priorty group */}}
\DoxyCodeLine{905   \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR =  reg\_value;}
\DoxyCodeLine{906 \}}
\DoxyCodeLine{907 }
\DoxyCodeLine{908 }
\DoxyCodeLine{916 \textcolor{keyword}{static} \_\_INLINE uint32\_t NVIC\_GetPriorityGrouping(\textcolor{keywordtype}{void})}
\DoxyCodeLine{917 \{}
\DoxyCodeLine{918   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) >> \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}});   \textcolor{comment}{/* read priority grouping field */}}
\DoxyCodeLine{919 \}}
\DoxyCodeLine{920 }
\DoxyCodeLine{921 }
\DoxyCodeLine{929 \textcolor{keyword}{static} \_\_INLINE \textcolor{keywordtype}{void} NVIC\_EnableIRQ(\mbox{\hyperlink{_a_r_m_c_m3_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{930 \{}
\DoxyCodeLine{931   \mbox{\hyperlink{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[((uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5)] = (1 << ((uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1F)); \textcolor{comment}{/* enable interrupt */}}
\DoxyCodeLine{932 \}}
\DoxyCodeLine{933 }
\DoxyCodeLine{934 }
\DoxyCodeLine{942 \textcolor{keyword}{static} \_\_INLINE \textcolor{keywordtype}{void} NVIC\_DisableIRQ(\mbox{\hyperlink{_a_r_m_c_m3_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{943 \{}
\DoxyCodeLine{944   \mbox{\hyperlink{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[((uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5)] = (1 << ((uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1F)); \textcolor{comment}{/* disable interrupt */}}
\DoxyCodeLine{945 \}}
\DoxyCodeLine{946 }
\DoxyCodeLine{947 }
\DoxyCodeLine{957 \textcolor{keyword}{static} \_\_INLINE uint32\_t NVIC\_GetPendingIRQ(\mbox{\hyperlink{_a_r_m_c_m3_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{958 \{}
\DoxyCodeLine{959   \textcolor{keywordflow}{return}((uint32\_t) ((\mbox{\hyperlink{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5] \& (1 << ((uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1F)))?1:0)); \textcolor{comment}{/* Return 1 if pending else 0 */}}
\DoxyCodeLine{960 \}}
\DoxyCodeLine{961 }
\DoxyCodeLine{962 }
\DoxyCodeLine{970 \textcolor{keyword}{static} \_\_INLINE \textcolor{keywordtype}{void} NVIC\_SetPendingIRQ(\mbox{\hyperlink{_a_r_m_c_m3_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{971 \{}
\DoxyCodeLine{972   \mbox{\hyperlink{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[((uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5)] = (1 << ((uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1F)); \textcolor{comment}{/* set interrupt pending */}}
\DoxyCodeLine{973 \}}
\DoxyCodeLine{974 }
\DoxyCodeLine{975 }
\DoxyCodeLine{983 \textcolor{keyword}{static} \_\_INLINE \textcolor{keywordtype}{void} NVIC\_ClearPendingIRQ(\mbox{\hyperlink{_a_r_m_c_m3_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{984 \{}
\DoxyCodeLine{985   \mbox{\hyperlink{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[((uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5)] = (1 << ((uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1F)); \textcolor{comment}{/* Clear pending interrupt */}}
\DoxyCodeLine{986 \}}
\DoxyCodeLine{987 }
\DoxyCodeLine{988 }
\DoxyCodeLine{996 \textcolor{keyword}{static} \_\_INLINE uint32\_t NVIC\_GetActive(\mbox{\hyperlink{_a_r_m_c_m3_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{997 \{}
\DoxyCodeLine{998   \textcolor{keywordflow}{return}((uint32\_t)((\mbox{\hyperlink{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IABR[(uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5] \& (1 << ((uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1F)))?1:0)); \textcolor{comment}{/* Return 1 if active else 0 */}}
\DoxyCodeLine{999 \}}
\DoxyCodeLine{1000 }
\DoxyCodeLine{1001 }
\DoxyCodeLine{1013 \textcolor{keyword}{static} \_\_INLINE \textcolor{keywordtype}{void} NVIC\_SetPriority(\mbox{\hyperlink{_a_r_m_c_m3_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}, uint32\_t priority)}
\DoxyCodeLine{1014 \{}
\DoxyCodeLine{1015   \textcolor{keywordflow}{if}(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}} < 0) \{}
\DoxyCodeLine{1016     \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[((uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0xF)-\/4] = ((priority << (8 -\/ \mbox{\hyperlink{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& 0xff); \} \textcolor{comment}{/* set Priority for Cortex-\/M  System Interrupts */}}
\DoxyCodeLine{1017   \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1018     \mbox{\hyperlink{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[(uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})] = ((priority << (8 -\/ \mbox{\hyperlink{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& 0xff);    \}        \textcolor{comment}{/* set Priority for device specific Interrupts  */}}
\DoxyCodeLine{1019 \}}
\DoxyCodeLine{1020 }
\DoxyCodeLine{1021 }
\DoxyCodeLine{1034 \textcolor{keyword}{static} \_\_INLINE uint32\_t NVIC\_GetPriority(\mbox{\hyperlink{_a_r_m_c_m3_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{1035 \{}
\DoxyCodeLine{1036 }
\DoxyCodeLine{1037   \textcolor{keywordflow}{if}(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}} < 0) \{}
\DoxyCodeLine{1038     \textcolor{keywordflow}{return}((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[((uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0xF)-\/4] >> (8 -\/ \mbox{\hyperlink{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));  \} \textcolor{comment}{/* get priority for Cortex-\/M  system interrupts */}}
\DoxyCodeLine{1039   \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1040     \textcolor{keywordflow}{return}((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[(uint32\_t)(\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}})]           >> (8 -\/ \mbox{\hyperlink{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));  \} \textcolor{comment}{/* get priority for device specific interrupts  */}}
\DoxyCodeLine{1041 \}}
\DoxyCodeLine{1042 }
\DoxyCodeLine{1043 }
\DoxyCodeLine{1058 \textcolor{keyword}{static} \_\_INLINE uint32\_t NVIC\_EncodePriority (uint32\_t PriorityGroup, uint32\_t PreemptPriority, uint32\_t SubPriority)}
\DoxyCodeLine{1059 \{}
\DoxyCodeLine{1060   uint32\_t PriorityGroupTmp = (PriorityGroup \& 0x07);          \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{1061   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{1062   uint32\_t SubPriorityBits;}
\DoxyCodeLine{1063 }
\DoxyCodeLine{1064   PreemptPriorityBits = ((7 -\/ PriorityGroupTmp) > \mbox{\hyperlink{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) ? \mbox{\hyperlink{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}} : 7 -\/ PriorityGroupTmp;}
\DoxyCodeLine{1065   SubPriorityBits     = ((PriorityGroupTmp + \mbox{\hyperlink{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) < 7) ? 0 : PriorityGroupTmp -\/ 7 + \mbox{\hyperlink{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}};}
\DoxyCodeLine{1066  }
\DoxyCodeLine{1067   \textcolor{keywordflow}{return} (}
\DoxyCodeLine{1068            ((PreemptPriority \& ((1 << (PreemptPriorityBits)) -\/ 1)) << SubPriorityBits) |}
\DoxyCodeLine{1069            ((SubPriority     \& ((1 << (SubPriorityBits    )) -\/ 1)))}
\DoxyCodeLine{1070          );}
\DoxyCodeLine{1071 \}}
\DoxyCodeLine{1072 }
\DoxyCodeLine{1073 }
\DoxyCodeLine{1088 \textcolor{keyword}{static} \_\_INLINE \textcolor{keywordtype}{void} NVIC\_DecodePriority (uint32\_t Priority, uint32\_t PriorityGroup, uint32\_t* pPreemptPriority, uint32\_t* pSubPriority)}
\DoxyCodeLine{1089 \{}
\DoxyCodeLine{1090   uint32\_t PriorityGroupTmp = (PriorityGroup \& 0x07);          \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{1091   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{1092   uint32\_t SubPriorityBits;}
\DoxyCodeLine{1093 }
\DoxyCodeLine{1094   PreemptPriorityBits = ((7 -\/ PriorityGroupTmp) > \mbox{\hyperlink{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) ? \mbox{\hyperlink{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}} : 7 -\/ PriorityGroupTmp;}
\DoxyCodeLine{1095   SubPriorityBits     = ((PriorityGroupTmp + \mbox{\hyperlink{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) < 7) ? 0 : PriorityGroupTmp -\/ 7 + \mbox{\hyperlink{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}};}
\DoxyCodeLine{1096   }
\DoxyCodeLine{1097   *pPreemptPriority = (Priority >> SubPriorityBits) \& ((1 << (PreemptPriorityBits)) -\/ 1);}
\DoxyCodeLine{1098   *pSubPriority     = (Priority                   ) \& ((1 << (SubPriorityBits    )) -\/ 1);}
\DoxyCodeLine{1099 \}}
\DoxyCodeLine{1100 }
\DoxyCodeLine{1101 }
\DoxyCodeLine{1106 \textcolor{keyword}{static} \_\_INLINE \textcolor{keywordtype}{void} NVIC\_SystemReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1107 \{}
\DoxyCodeLine{1108   \_\_DSB();                                                     \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{1109 \textcolor{comment}{                                                                  buffered write are completed before reset */}              }
\DoxyCodeLine{1110   \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = ((0x5FA << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}})      | }
\DoxyCodeLine{1111                  (\mbox{\hyperlink{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) | }
\DoxyCodeLine{1112                  \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}});                   \textcolor{comment}{/* Keep priority group unchanged */}}
\DoxyCodeLine{1113   \_\_DSB();                                                     \textcolor{comment}{/* Ensure completion of memory access */}              }
\DoxyCodeLine{1114   \textcolor{keywordflow}{while}(1);                                                    \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{1115 \}}
\DoxyCodeLine{1116 }
\DoxyCodeLine{1121 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1127 \textcolor{preprocessor}{\#if (\_\_Vendor\_SysTickConfig == 0)}}
\DoxyCodeLine{1128 }
\DoxyCodeLine{1138 \textcolor{keyword}{static} \_\_INLINE uint32\_t SysTick\_Config(uint32\_t ticks)}
\DoxyCodeLine{1139 \{ }
\DoxyCodeLine{1140   \textcolor{keywordflow}{if} (ticks > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})  \textcolor{keywordflow}{return} (1);            \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{1141                                                                }
\DoxyCodeLine{1142   \mbox{\hyperlink{group___c_m_s_i_s__core__register_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = (ticks \& \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}}) -\/ 1;      \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{1143   NVIC\_SetPriority (\mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1<<\mbox{\hyperlink{_a_r_m_c_m3_8h_ae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1);  \textcolor{comment}{/* set Priority for Cortex-\/M0 System Interrupts */}}
\DoxyCodeLine{1144   \mbox{\hyperlink{group___c_m_s_i_s__core__register_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0;                                          \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{1145   \mbox{\hyperlink{group___c_m_s_i_s__core__register_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} | }
\DoxyCodeLine{1146                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   | }
\DoxyCodeLine{1147                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                    \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{1148   \textcolor{keywordflow}{return} (0);                                                  \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{1149 \}}
\DoxyCodeLine{1150 }
\DoxyCodeLine{1151 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1152 }
\DoxyCodeLine{1157 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# Debug In/Output function \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1163 \textcolor{keyword}{extern} \textcolor{keyword}{volatile} int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};                    }
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define                 ITM\_RXBUFFER\_EMPTY    0x5AA55AA5 }}
\DoxyCodeLine{1176 \textcolor{keyword}{static} \_\_INLINE uint32\_t ITM\_SendChar (uint32\_t ch)}
\DoxyCodeLine{1177 \{}
\DoxyCodeLine{1178   \textcolor{keywordflow}{if} ((\mbox{\hyperlink{group___c_m_s_i_s__core__register_gab6e30a2b802d9021619dbb0be7f5d63d}{CoreDebug}}-\/>DEMCR \& \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}{CoreDebug\_DEMCR\_TRCENA\_Msk}})  \&\&      \textcolor{comment}{/* Trace enabled */}}
\DoxyCodeLine{1179       (\mbox{\hyperlink{group___c_m_s_i_s__core__register_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TCR \& \mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7dd53e3bff24ac09d94e61cb595cb2d9}{ITM\_TCR\_ITMENA\_Msk}})                  \&\&      \textcolor{comment}{/* ITM enabled */}}
\DoxyCodeLine{1180       (\mbox{\hyperlink{group___c_m_s_i_s__core__register_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TER \& (1UL << 0)        )                    )     \textcolor{comment}{/* ITM Port \#0 enabled */}}
\DoxyCodeLine{1181   \{}
\DoxyCodeLine{1182     \textcolor{keywordflow}{while} (\mbox{\hyperlink{group___c_m_s_i_s__core__register_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0].u32 == 0);}
\DoxyCodeLine{1183     \mbox{\hyperlink{group___c_m_s_i_s__core__register_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0].u8 = (uint8\_t) ch;}
\DoxyCodeLine{1184   \}  }
\DoxyCodeLine{1185   \textcolor{keywordflow}{return} (ch);}
\DoxyCodeLine{1186 \}}
\DoxyCodeLine{1187 }
\DoxyCodeLine{1188 }
\DoxyCodeLine{1198 \textcolor{keyword}{static} \_\_INLINE int32\_t ITM\_ReceiveChar (\textcolor{keywordtype}{void}) \{}
\DoxyCodeLine{1199   int32\_t ch = -\/1;                           \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{1200 }
\DoxyCodeLine{1201   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} != \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}}) \{}
\DoxyCodeLine{1202     ch = \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};}
\DoxyCodeLine{1203     \mbox{\hyperlink{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} = \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}};       \textcolor{comment}{/* ready for next character */}}
\DoxyCodeLine{1204   \}}
\DoxyCodeLine{1205   }
\DoxyCodeLine{1206   \textcolor{keywordflow}{return} (ch); }
\DoxyCodeLine{1207 \}}
\DoxyCodeLine{1208 }
\DoxyCodeLine{1209 }
\DoxyCodeLine{1218 \textcolor{keyword}{static} \_\_INLINE int32\_t ITM\_CheckChar (\textcolor{keywordtype}{void}) \{}
\DoxyCodeLine{1219 }
\DoxyCodeLine{1220   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} == \mbox{\hyperlink{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}}) \{}
\DoxyCodeLine{1221     \textcolor{keywordflow}{return} (0);                                 \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{1222   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1223     \textcolor{keywordflow}{return} (1);                                 \textcolor{comment}{/*    character available */}}
\DoxyCodeLine{1224   \}}
\DoxyCodeLine{1225 \}}
\DoxyCodeLine{1226 }
\DoxyCodeLine{1229 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM3\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1230 }
\DoxyCodeLine{1231 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1232 }
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{1234 \}}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1236 }
\DoxyCodeLine{1237 \textcolor{comment}{/*lint -\/restore */}}

\end{DoxyCode}
