# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sim_1/new/Quad_4_bit_counter.vhd" \
"../../../../project_1.srcs/sources_1/new/quad_counter.vhd" \
"../../../../project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" \

# Do not sort compile order
nosort
