
---------- Begin Simulation Statistics ----------
final_tick                               1246828972500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 392702                       # Simulator instruction rate (inst/s)
host_mem_usage                                4528936                       # Number of bytes of host memory used
host_op_rate                                   609685                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3819.69                       # Real time elapsed on the host
host_tick_rate                               46409053                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2328807785                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.177268                       # Number of seconds simulated
sim_ticks                                177268103500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       422442                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        844817                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      8840995                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           90                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       405952                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9302894                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2329673                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      8840995                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      6511322                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9763237                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          213874                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       324144                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          52570629                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         35607378                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       450233                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8833774                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      34232143                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     12867846                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      767694187                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    352325391                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.178935                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.719118                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    160000074     45.41%     45.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     47742412     13.55%     58.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     18541314      5.26%     64.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     23931995      6.79%     71.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     30299973      8.60%     79.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     17400791      4.94%     84.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     12224656      3.47%     88.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7952033      2.26%     90.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     34232143      9.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    352325391                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts          698559296                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       198704                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         237825453                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             134565501                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           21      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    235954012     30.74%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     84772741     11.04%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu     24802932      3.23%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       754186      0.10%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    117779714     15.34%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      5624045      0.73%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      2786974      0.36%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult    120554459     15.70%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       148336      0.02%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4983029      0.65%     77.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1595594      0.21%     78.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    129582472     16.88%     95.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     38355671      5.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    767694186                       # Class of committed instruction
system.switch_cpus.commit.refs              174516766                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             767694186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.709072                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.709072                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     149950984                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      785128351                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7338457                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         188175859                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         467115                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       8244118                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           135622250                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   918                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            40215034                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  5741                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9763237                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          49381910                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             300145033                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        101230                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles       484312                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              516759785                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles       109733                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       615560                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          934230                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                489                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.027538                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     52354431                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2543547                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.457566                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    354176673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.248042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.122500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        210745359     59.50%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         10548723      2.98%     62.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         10763707      3.04%     65.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          8945314      2.53%     68.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         23747794      6.71%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         13244357      3.74%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         11457359      3.23%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         10457741      2.95%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         54266319     15.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    354176673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads        1176710914                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        657524045                       # number of floating regfile writes
system.switch_cpus.idleCycles                  359534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       506957                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          9009352                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.398001                       # Inst execution rate
system.switch_cpus.iew.exec_refs            251695718                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           40215034                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       126093144                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     136463092                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        27985                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         8093                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     40495790                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    780562110                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     211480684                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       740888                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     850178309                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         576934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         467115                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2491080                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      3438497                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     13243623                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         9103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        19167                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1897587                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       544525                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        19167                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       445907                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        61050                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1005090741                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             773824522                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.592833                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         595851411                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.182639                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              774003882                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        561060026                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        61401852                       # number of integer regfile writes
system.switch_cpus.ipc                       1.410293                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.410293                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       146692      0.02%      0.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     239655349     28.16%     28.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     28.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     28.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     85402458     10.04%     38.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     38.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     38.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     38.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     38.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     38.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     38.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     38.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     38.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     38.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu     25110990      2.95%     41.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       760526      0.09%     41.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     41.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    118317251     13.90%     55.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      5691602      0.67%     55.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2786974      0.33%     56.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult    120879045     14.21%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       148336      0.02%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14523918      1.71%     72.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1695206      0.20%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    197225012     23.18%     95.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     38575841      4.53%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      850919200                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       769794259                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads   1540507357                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    702381163                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    716762552                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       80978249                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    516935515                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     71443359                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     76685660                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          780534125                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         850919200                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        27985                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     12867845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1427802                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        27985                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16473725                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    354176673                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.402528                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.884574                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    126547654     35.73%     35.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9685494      2.73%     38.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      9629005      2.72%     41.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     11282384      3.19%     44.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    197032136     55.63%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    354176673                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.400091                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            49430538                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                 48644                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     10822866                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       774114                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    136463092                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     40495790                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       285743470                       # number of misc regfile reads
system.switch_cpus.numCycles                354536207                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       137838620                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     748425762                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9037957                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         10438552                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1819644                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            36                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    1870650932                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      783479544                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    763767157                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         192202548                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles         467115                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      13067736                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         15341307                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups   1189726766                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    414438604                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       161963                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        29463                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          23024773                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        33377                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1098655281                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1562977267                       # The number of ROB writes
system.switch_cpus.timesIdled                   57230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3571468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1391                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7143030                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1391                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              55895                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       366583                       # Transaction distribution
system.membus.trans_dist::CleanEvict            55859                       # Transaction distribution
system.membus.trans_dist::ReadExReq            366480                       # Transaction distribution
system.membus.trans_dist::ReadExResp           366480                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         55895                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1267192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1267192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1267192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     50493312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     50493312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50493312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            422375                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  422375    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              422375                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2447781035                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2353214169                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1246828972500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            623670                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3348005                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       130579                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          514711                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2945792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2945792                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130579                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493091                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       391737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10316649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10708386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     16714112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    410899520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              427613632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          423833                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23461312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3995395                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000348                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018656                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3994004     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1391      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3995395                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6685560902                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5158325997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         195869997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst       129701                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      3017386                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3147087                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       129701                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      3017386                       # number of overall hits
system.l2.overall_hits::total                 3147087                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          878                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       421497                       # number of demand (read+write) misses
system.l2.demand_misses::total                 422375                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          878                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       421497                       # number of overall misses
system.l2.overall_misses::total                422375                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     78446984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  40328785981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40407232965                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     78446984                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  40328785981                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40407232965                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       130579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3438883                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3569462                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       130579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3438883                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3569462                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.006724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.122568                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.118330                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.006724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.122568                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.118330                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89347.362187                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95679.888543                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95666.724984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89347.362187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95679.888543                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95666.724984                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           72366432                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    422375                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     171.332186                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              366583                       # number of writebacks
system.l2.writebacks::total                    366583                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       421497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            422375                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       421497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           422375                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     69666984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  36113815981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36183482965                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     69666984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  36113815981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36183482965                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.006724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.122568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.118330                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.006724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.122568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.118330                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79347.362187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85679.888543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85666.724984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79347.362187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85679.888543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85666.724984                       # average overall mshr miss latency
system.l2.replacements                         423833                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2981422                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2981422                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2981422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2981422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       130579                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           130579                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       130579                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       130579                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data      2579312                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2579312                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       366480                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              366480                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  35231995999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35231995999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      2945792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2945792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.124408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.124408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 96136.203883                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96136.203883                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       366480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         366480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  31567195999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31567195999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.124408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.124408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 86136.203883                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86136.203883                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       129701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             129701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     78446984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78446984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       130579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.006724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89347.362187                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89347.362187                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          878                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          878                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     69666984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69666984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.006724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79347.362187                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79347.362187                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       438074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            438074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        55017                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55017                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5096789982                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5096789982                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       493091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493091                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.111576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.111576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92640.274497                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92640.274497                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        55017                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55017                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4546619982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4546619982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.111576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.111576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82640.274497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82640.274497                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     6761316                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    423833                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.952783                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      59.265617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        32.300958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       130.359775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    32.167106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7937.906544                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.015913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.968983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5692                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 114646617                       # Number of tag accesses
system.l2.tags.data_accesses                114646617                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        56192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     26975808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27032000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        56192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23461312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23461312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       421497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              422375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       366583                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             366583                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       316989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    152175194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             152492183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       316989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           316989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      132349315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            132349315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      132349315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       316989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    152175194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            284841497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    366583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    421497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000098300500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22795                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22795                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1234084                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             344009                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      422375                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     366583                       # Number of write requests accepted
system.mem_ctrls.readBursts                    422375                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   366583                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             26355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             26331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             26355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             26367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             26454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            26855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22889                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10779448581                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2111875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18698979831                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25521.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44271.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      507                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  190065                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                422375                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               366583                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  422375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       598342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.384008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.199149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    44.109330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       473483     79.13%     79.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118520     19.81%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6201      1.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           52      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           24      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           26      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       598342                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.528493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.468068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.362231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2                 1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3                 3      0.01%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4                 6      0.03%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5                 1      0.00%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6                 2      0.01%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7                 4      0.02%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8                44      0.19%      0.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9                 2      0.01%      0.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10                6      0.03%      0.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11                3      0.01%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12                3      0.01%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13               14      0.06%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14               14      0.06%      0.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15               43      0.19%      0.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16             1640      7.19%      7.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17             2333     10.23%     18.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18             3552     15.58%     33.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19            13154     57.71%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20              844      3.70%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21              866      3.80%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22              121      0.53%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23               97      0.43%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24               27      0.12%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25                9      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26                5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30                1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22795                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.080325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.075078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.429863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21993     96.48%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              580      2.54%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              214      0.94%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22795                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               27032000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23459264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27032000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23461312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       152.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       132.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    152.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    132.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  177262255000                       # Total gap between requests
system.mem_ctrls.avgGap                     224678.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        56192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     26975808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23459264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 316988.780781986541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 152175193.773650318384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 132337761.485669642687                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       421497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       366583                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     32891831                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  18666088000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4421867205500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37462.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     44285.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12062390.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    24.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2134645800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1134572175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1507403940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          956486700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13992894240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      54727641990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21984220320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        96437865165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.022660                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56633360247                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5919160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 114715583253                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2137601760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1136135715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1508353560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          956909520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13992894240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      54944150790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21801631200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        96477676785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        544.247244                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56158430245                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5919160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 115190513255                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1069560869000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   177268103500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1577814287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     49249334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1627063621                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1577814287                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     49249334                       # number of overall hits
system.cpu.icache.overall_hits::total      1627063621                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       200724                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       130579                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         331303                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       200724                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       130579                       # number of overall misses
system.cpu.icache.overall_misses::total        331303                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1935068297                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1935068297                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1935068297                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1935068297                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1578015011                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     49379913                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1627394924                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1578015011                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     49379913                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1627394924                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000127                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002644                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000204                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000127                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002644                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000204                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14819.138583                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5840.781089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14819.138583                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5840.781089                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      3608776                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs            130579                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.636726                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       330791                       # number of writebacks
system.cpu.icache.writebacks::total            330791                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       130579                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       130579                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       130579                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       130579                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1804489297                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1804489297                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1804489297                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1804489297                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002644                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002644                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13819.138583                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13819.138583                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13819.138583                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13819.138583                       # average overall mshr miss latency
system.cpu.icache.replacements                 330791                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1577814287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     49249334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1627063621                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       200724                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       130579                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        331303                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1935068297                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1935068297                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1578015011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     49379913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1627394924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002644                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000204                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14819.138583                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5840.781089                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       130579                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       130579                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1804489297                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1804489297                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002644                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13819.138583                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13819.138583                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.992046                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           496923520                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            330791                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1502.228053                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   487.221848                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.770198                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.951605                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.048379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6509910999                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6509910999                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    351409817                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    158735373                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        510145190                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    351414878                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    158735373                       # number of overall hits
system.cpu.dcache.overall_hits::total       510150251                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6780379                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3438883                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10219262                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6780680                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3438883                       # number of overall misses
system.cpu.dcache.overall_misses::total      10219563                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  82540568624                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  82540568624                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  82540568624                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  82540568624                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    358190196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    162174256                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    520364452                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    358195558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    162174256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    520369814                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021205                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019639                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018930                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019639                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 24002.145064                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8076.959826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 24002.145064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8076.721933                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    157889125                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3438883                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.912910                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8857368                       # number of writebacks
system.cpu.dcache.writebacks::total           8857368                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3438883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3438883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3438883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3438883                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  79101685624                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  79101685624                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  79101685624                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  79101685624                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.021205                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006609                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.021205                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006609                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23002.145064                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23002.145064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 23002.145064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23002.145064                       # average overall mshr miss latency
system.cpu.dcache.replacements               10219051                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    274024604                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    121729900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       395754504                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1074422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       493091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1567513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11343538500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11343538500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    275099026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    122222991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    397322017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 23004.959531                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7236.647160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       493091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  10850447500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10850447500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004034                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22004.959531                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22004.959531                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     77385213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     37005473                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      114390686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5705957                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      2945792                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8651749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  71197030124                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  71197030124                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     83091170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     39951265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    123042435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.068671                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.073735                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070315                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24169.062216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8229.206618                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2945792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2945792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  68251238124                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  68251238124                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.073735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023941                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23169.062216                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23169.062216                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         5061                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          5061                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          301                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          301                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.056136                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.056136                       # miss rate for SoftPFReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1246828972500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.983713                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           520018023                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10219051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.887115                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   439.442270                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    72.541443                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.858286                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.141683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2091698819                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2091698819                       # Number of data accesses

---------- End Simulation Statistics   ----------
