# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4.srcs/sources_1/new/ALU.vhd" \
"../../../../lab4.srcs/sim_1/imports/Lab3/adderTB.vhdl" \

# Do not sort compile order
nosort
