

================================================================
== Synthesis Summary Report of 'packet_handler'
================================================================
+ General Information: 
    * Date:           Wed Nov  3 14:22:44 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        PKT_HANDLER_prj
    * Solution:       ultrascale_plus (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |               Modules              |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |    |            |            |     |
    |               & Loops              |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT    | URAM|
    +------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |+ packet_handler*                   |  Timing|  -0.17|        4|  12.400|         -|        1|     -|  dataflow|     -|   -|  6174 (~0%)|  2575 (~0%)|    -|
    | + grp_packet_identification_fu_72  |       -|   1.06|        1|   3.100|         -|        1|     -|       yes|     -|   -|   620 (~0%)|   178 (~0%)|    -|
    | + grp_ethernet_remover_fu_92       |  Timing|  -0.17|        2|   6.200|         -|        1|     -|       yes|     -|   -|  2462 (~0%)|   740 (~0%)|    -|
    +------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+-------+-------+-------+--------+-------+--------+
| Interface | Register Mode | TDATA | TDEST | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+---------------+-------+-------+-------+-------+--------+-------+--------+
| m_axis    | both          | 512   | 3     | 64    | 1     | 1      | 64    | 1      |
| s_axis    | both          | 512   | 3     | 64    | 1     | 1      | 64    | 1      |
+-----------+---------------+-------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------------------------------------+
| Argument | Direction | Datatype                                     |
+----------+-----------+----------------------------------------------+
| dataIn   | in        | stream<hls::axis<ap_uint<512>, 0, 0, 3>, 0>& |
| dataOut  | out       | stream<hls::axis<ap_uint<512>, 0, 0, 3>, 0>& |
+----------+-----------+----------------------------------------------+

* SW-to-HW Mapping
+----------+---------+-----------+
| Argument | HW Name | HW Type   |
+----------+---------+-----------+
| dataIn   | s_axis  | interface |
| dataOut  | m_axis  | interface |
+----------+---------+-----------+


================================================================
== M_AXI Burst Information
================================================================

