$version Generated by VerilatedVcd $end
$date Sat Apr 13 11:34:24 2024 $end
$timescale 1ps $end

 $scope module buffer $end
  $scope module Buffer $end
   $var wire 32 ' DATA_WIDTH [31:0] $end
   $var wire  1 # clk_i $end
   $var wire 32 & data [31:0] $end
   $var wire 32 % data_i [31:0] $end
   $var wire 32 & data_o [31:0] $end
   $var wire  1 $ reset_n_i $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000100000 '
#500
0#
#1000
1#
#1500
0#
#2000
1#
1$
#2500
0#
#3000
1#
#3500
0#
#4000
1#
b00000000000000000000000000101010 %
#4500
0#
#5000
1#
b00000000000000000000000000000000 %
b00000000000000000000000000101010 &
#5500
0#
#6000
1#
b00000000000000000000000000000000 &
#6500
0#
#7000
1#
#7500
0#
#8000
1#
#8500
0#
#9000
1#
#9500
0#
#10000
1#
#10500
0#
#11000
1#
#11500
0#
#12000
1#
#12500
0#
#13000
1#
#13500
0#
#14000
1#
#14500
0#
#15000
1#
#15500
0#
#16000
1#
#16500
0#
