#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  1 21:27:57 2023
# Process ID: 1840
# Current directory: C:/Users/Filip/Desktop/digitalelprojekt/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10856 C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.xpr
# Log file: C:/Users/Filip/Desktop/digitalelprojekt/project_4/vivado.log
# Journal file: C:/Users/Filip/Desktop/digitalelprojekt/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/project_4' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.gen/sources_1', nor could it be found using path 'C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/project_4/project_4.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sim_1/new/7seg_k.vhd', nor could it be found using path 'C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/project_4/project_4.srcs/sim_1/new/7seg_k.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/7seg_k.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg_k'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/7seg_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg_p'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/xsim.dir/tb_timer_7seg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/xsim.dir/tb_timer_7seg_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May  1 21:28:21 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May  1 21:28:21 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 999.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_timer_7seg} -tclbatch {tb_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 999.750 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_timer/cnt1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_timer/cnt2}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 999.750 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 999.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_timer_7seg} -tclbatch {tb_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 999.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_timer_7seg} -tclbatch {tb_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 999.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_timer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\7seg_p.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\7seg_p.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\7seg_p.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\7seg_p.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\7seg_p.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer_7seg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer'
ERROR: [VRFC 10-719] formal port/generic <g_cnt_width> is not declared in <timer> [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd:27]
ERROR: [VRFC 10-3353] formal port 'g_num_cycles' has no actual or default value [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd:25]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer'
ERROR: [VRFC 10-719] formal port/generic <g_cnt_width> is not declared in <timer> [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd:27]
ERROR: [VRFC 10-3353] formal port 'g_num_cycles' has no actual or default value [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd:25]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer'
ERROR: [VRFC 10-719] formal port/generic <g_cnt_width> is not declared in <timer> [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd:27]
ERROR: [VRFC 10-3353] formal port 'g_num_cycles' has no actual or default value [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd:25]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer'
ERROR: [VRFC 10-719] formal port/generic <g_cnt_width> is not declared in <timer> [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd:27]
ERROR: [VRFC 10-3353] formal port 'g_num_cycles' has no actual or default value [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd:25]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  1 22:22:04 2023...
