bcast 4 arg=-type=MPI_INT arg=-count=1 arg=-seed=4 arg=-testsize=512  arg=-evenmemtype=host arg=-oddmemtype=device 
bcast 4 arg=-type=MPI_INT arg=-count=1 arg=-seed=5 arg=-testsize=512  arg=-evenmemtype=device arg=-oddmemtype=reg_host 
bcast 4 arg=-type=MPI_INT arg=-count=1 arg=-seed=6 arg=-testsize=512  arg=-evenmemtype=device arg=-oddmemtype=device 
bcast 4 arg=-type=MPI_INT arg=-count=512 arg=-seed=8 arg=-testsize=8  arg=-evenmemtype=host arg=-oddmemtype=device 
bcast 4 arg=-type=MPI_INT arg=-count=512 arg=-seed=9 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=reg_host 
bcast 4 arg=-type=MPI_INT arg=-count=512 arg=-seed=10 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=device 
bcast 4 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=1 arg=-seed=12 arg=-testsize=512  arg=-evenmemtype=host arg=-oddmemtype=device 
bcast 4 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=1 arg=-seed=13 arg=-testsize=512  arg=-evenmemtype=device arg=-oddmemtype=reg_host 
bcast 4 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=1 arg=-seed=14 arg=-testsize=512  arg=-evenmemtype=device arg=-oddmemtype=device 
bcast 4 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=512 arg=-seed=16 arg=-testsize=8  arg=-evenmemtype=host arg=-oddmemtype=device 
bcast 4 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=512 arg=-seed=17 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=reg_host 
bcast 4 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=512 arg=-seed=18 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=device 
bcast 4 arg=-type=MPI_INT arg=-count=262144 arg=-seed=20 arg=-testsize=8  arg=-evenmemtype=host arg=-oddmemtype=device timeLimit=420 mem=1.2
bcast 4 arg=-type=MPI_INT arg=-count=262144 arg=-seed=21 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=reg_host timeLimit=420 mem=1.2
bcast 4 arg=-type=MPI_INT arg=-count=262144 arg=-seed=22 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=device timeLimit=420 mem=1.2
bcast 4 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=262144 arg=-seed=24 arg=-testsize=8  arg=-evenmemtype=host arg=-oddmemtype=device timeLimit=420 mem=1.2
bcast 4 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=262144 arg=-seed=25 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=reg_host timeLimit=420 mem=1.2
bcast 4 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=262144 arg=-seed=26 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=device timeLimit=420 mem=1.2
bcast_comm_world_only 10 arg=-type=MPI_INT arg=-count=1 arg=-seed=28 arg=-testsize=512  arg=-evenmemtype=host arg=-oddmemtype=device 
bcast_comm_world_only 10 arg=-type=MPI_INT arg=-count=1 arg=-seed=29 arg=-testsize=512  arg=-evenmemtype=device arg=-oddmemtype=reg_host 
bcast_comm_world_only 10 arg=-type=MPI_INT arg=-count=1 arg=-seed=30 arg=-testsize=512  arg=-evenmemtype=device arg=-oddmemtype=device 
bcast_comm_world_only 10 arg=-type=MPI_INT arg=-count=512 arg=-seed=32 arg=-testsize=8  arg=-evenmemtype=host arg=-oddmemtype=device 
bcast_comm_world_only 10 arg=-type=MPI_INT arg=-count=512 arg=-seed=33 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=reg_host 
bcast_comm_world_only 10 arg=-type=MPI_INT arg=-count=512 arg=-seed=34 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=device 
bcast_comm_world_only 10 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=1 arg=-seed=36 arg=-testsize=512  arg=-evenmemtype=host arg=-oddmemtype=device 
bcast_comm_world_only 10 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=1 arg=-seed=37 arg=-testsize=512  arg=-evenmemtype=device arg=-oddmemtype=reg_host 
bcast_comm_world_only 10 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=1 arg=-seed=38 arg=-testsize=512  arg=-evenmemtype=device arg=-oddmemtype=device 
bcast_comm_world_only 10 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=512 arg=-seed=40 arg=-testsize=8  arg=-evenmemtype=host arg=-oddmemtype=device 
bcast_comm_world_only 10 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=512 arg=-seed=41 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=reg_host 
bcast_comm_world_only 10 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=512 arg=-seed=42 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=device 
bcast_comm_world_only 10 arg=-type=MPI_INT arg=-count=262144 arg=-seed=44 arg=-testsize=8  arg=-evenmemtype=host arg=-oddmemtype=device timeLimit=360 mem=1.9
bcast_comm_world_only 10 arg=-type=MPI_INT arg=-count=262144 arg=-seed=45 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=reg_host timeLimit=360 mem=1.9
bcast_comm_world_only 10 arg=-type=MPI_INT arg=-count=262144 arg=-seed=46 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=device timeLimit=360 mem=1.9
bcast_comm_world_only 10 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=262144 arg=-seed=48 arg=-testsize=8  arg=-evenmemtype=host arg=-oddmemtype=device timeLimit=360 mem=1.9
bcast_comm_world_only 10 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=262144 arg=-seed=49 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=reg_host timeLimit=360 mem=1.9
bcast_comm_world_only 10 arg=-type=MPI_INT:4+MPI_DOUBLE:8 arg=-count=262144 arg=-seed=50 arg=-testsize=8  arg=-evenmemtype=device arg=-oddmemtype=device timeLimit=360 mem=1.9
allred 4 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device
allred 4 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device
allred 4 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device
reduce 5 arg=-evenmemtype=host arg=-oddmemtype=device
reduce 5 arg=-evenmemtype=reg_host arg=-oddmemtype=device
reduce 5 arg=-evenmemtype=device arg=-oddmemtype=device
reduce 10 arg=-evenmemtype=host arg=-oddmemtype=device
reduce 10 arg=-evenmemtype=reg_host arg=-oddmemtype=device
reduce 10 arg=-evenmemtype=device arg=-oddmemtype=device
op_coll 4 arg=-evenmemtype=host arg=-oddmemtype=device
op_coll 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device
op_coll 4 arg=-evenmemtype=device arg=-oddmemtype=device
reduce 5 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_REDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_REDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IREDUCE_RING_CHUNK_SIZE=4096
reduce 5 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_REDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_REDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IREDUCE_RING_CHUNK_SIZE=4096
reduce 5 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_REDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_REDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IREDUCE_RING_CHUNK_SIZE=4096
reduce 10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_REDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_REDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IREDUCE_RING_CHUNK_SIZE=4096
reduce 10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_REDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_REDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IREDUCE_RING_CHUNK_SIZE=4096
reduce 10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_REDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_REDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IREDUCE_RING_CHUNK_SIZE=4096
reduce 5 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_REDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_REDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IREDUCE_INTRA_ALGORITHM=gentran_ring env=MPIR_CVAR_IREDUCE_RING_CHUNK_SIZE=4096
reduce 5 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_REDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_REDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IREDUCE_INTRA_ALGORITHM=gentran_ring env=MPIR_CVAR_IREDUCE_RING_CHUNK_SIZE=4096
reduce 5 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_REDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_REDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IREDUCE_INTRA_ALGORITHM=gentran_ring env=MPIR_CVAR_IREDUCE_RING_CHUNK_SIZE=4096
reduce 10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_REDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_REDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IREDUCE_INTRA_ALGORITHM=gentran_ring env=MPIR_CVAR_IREDUCE_RING_CHUNK_SIZE=4096
reduce 10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_REDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_REDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IREDUCE_INTRA_ALGORITHM=gentran_ring env=MPIR_CVAR_IREDUCE_RING_CHUNK_SIZE=4096
reduce 10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_REDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_REDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IREDUCE_INTRA_ALGORITHM=gentran_ring env=MPIR_CVAR_IREDUCE_RING_CHUNK_SIZE=4096
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_single_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_multiple_buffer env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=kary env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_1 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_tree env=MPIR_CVAR_IALLREDUCE_TREE_TYPE=knomial_2 env=MPIR_CVAR_IALLREDUCE_TREE_PIPELINE_CHUNK_SIZE=4096 env=MPIR_CVAR_IALLREDUCE_TREE_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_ring
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_ring
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_ring
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_ring
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_ring
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_ring
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_ring
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_ring
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_ring
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=2
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=3
allred 4 arg=-count=100 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 4 arg=-count=100 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred 7 arg=-count=10 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred2 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred2 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
allred2 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_ALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ALLREDUCE_INTRA_ALGORITHM=nb env=MPIR_CVAR_IALLREDUCE_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_IALLREDUCE_INTRA_ALGORITHM=gentran_recexch_reduce_scatter_recexch_allgatherv env=MPIR_CVAR_IALLREDUCE_RECEXCH_KVAL=4
op_coll 4 arg=-evenmemtype=host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_SCAN_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_SCAN_INTRA_ALGORITHM=nb env=MPIR_CVAR_ISCAN_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ISCAN_INTRA_ALGORITHM=gentran_recursive_doubling
op_coll 4 arg=-evenmemtype=reg_host arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_SCAN_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_SCAN_INTRA_ALGORITHM=nb env=MPIR_CVAR_ISCAN_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ISCAN_INTRA_ALGORITHM=gentran_recursive_doubling
op_coll 4 arg=-evenmemtype=device arg=-oddmemtype=device  env=MPIR_CVAR_COLLECTIVE_FALLBACK=silent env=MPIR_CVAR_SCAN_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_SCAN_INTRA_ALGORITHM=nb env=MPIR_CVAR_ISCAN_DEVICE_COLLECTIVE=0 env=MPIR_CVAR_ISCAN_INTRA_ALGORITHM=gentran_recursive_doubling
