Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov 10 00:30:01 2025
| Host         : Tahsins-laptoppo running 64-bit major release  (build 9200)
| Command      : report_methodology -file triRatio_top_methodology_drc_routed.rpt -pb triRatio_top_methodology_drc_routed.pb -rpx triRatio_top_methodology_drc_routed.rpx
| Design       : triRatio_top
| Device       : xc7a35ticpg236-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 29
+-----------+----------+--------------------------------+--------+
| Rule      | Severity | Description                    | Checks |
+-----------+----------+--------------------------------+--------+
| TIMING-16 | Warning  | Large setup violation          | 12     |
| TIMING-20 | Warning  | Non-clocked latch              | 16     |
| LATCH-1   | Advisory | Existing latches in the design | 1      |
+-----------+----------+--------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -10.510 ns between display/refresh_counter_reg[18]/C (clocked by sys_clk_pin) and seg[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -10.716 ns between display/refresh_counter_reg[18]/C (clocked by sys_clk_pin) and seg[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -10.735 ns between display/refresh_counter_reg[18]/C (clocked by sys_clk_pin) and seg[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -10.766 ns between display/refresh_counter_reg[19]_replica_1/C (clocked by sys_clk_pin) and seg[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -10.769 ns between display/refresh_counter_reg[18]/C (clocked by sys_clk_pin) and seg[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -10.772 ns between display/refresh_counter_reg[18]/C (clocked by sys_clk_pin) and seg[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -10.877 ns between display/refresh_counter_reg[19]_replica_1/C (clocked by sys_clk_pin) and seg[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -9.565 ns between display/refresh_counter_reg[18]/C (clocked by sys_clk_pin) and an[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -9.746 ns between display/refresh_counter_reg[18]/C (clocked by sys_clk_pin) and an[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -9.773 ns between display/refresh_counter_reg[18]/C (clocked by sys_clk_pin) and an[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -9.863 ns between display/refresh_counter_reg[18]/C (clocked by sys_clk_pin) and an[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -9.870 ns between display/refresh_counter_reg[18]/C (clocked by sys_clk_pin) and dp (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch trig_calc/result_reg[0] cannot be properly analyzed as its control pin trig_calc/result_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch trig_calc/result_reg[10] cannot be properly analyzed as its control pin trig_calc/result_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch trig_calc/result_reg[11] cannot be properly analyzed as its control pin trig_calc/result_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch trig_calc/result_reg[12] cannot be properly analyzed as its control pin trig_calc/result_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch trig_calc/result_reg[13] cannot be properly analyzed as its control pin trig_calc/result_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch trig_calc/result_reg[14] cannot be properly analyzed as its control pin trig_calc/result_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch trig_calc/result_reg[15] cannot be properly analyzed as its control pin trig_calc/result_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch trig_calc/result_reg[1] cannot be properly analyzed as its control pin trig_calc/result_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch trig_calc/result_reg[2] cannot be properly analyzed as its control pin trig_calc/result_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch trig_calc/result_reg[3] cannot be properly analyzed as its control pin trig_calc/result_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch trig_calc/result_reg[4] cannot be properly analyzed as its control pin trig_calc/result_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch trig_calc/result_reg[5] cannot be properly analyzed as its control pin trig_calc/result_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch trig_calc/result_reg[6] cannot be properly analyzed as its control pin trig_calc/result_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch trig_calc/result_reg[7] cannot be properly analyzed as its control pin trig_calc/result_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch trig_calc/result_reg[8] cannot be properly analyzed as its control pin trig_calc/result_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch trig_calc/result_reg[9] cannot be properly analyzed as its control pin trig_calc/result_reg[9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 16 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


