// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cordic_atan (
        ap_clk,
        ap_rst,
        x_V,
        y_V,
        ap_return,
        ap_ce
);

input   ap_clk;
input   ap_rst;
input  [31:0] x_V;
input  [31:0] y_V;
output  [21:0] ap_return;
input   ap_ce;

wire   [0:0] tmp_110_fu_211_p3;
reg   [0:0] tmp_110_reg_1874;
reg   [0:0] ap_reg_ppstg_tmp_110_reg_1874_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_110_reg_1874_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_110_reg_1874_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_110_reg_1874_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_110_reg_1874_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_110_reg_1874_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_110_reg_1874_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_110_reg_1874_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_110_reg_1874_pp0_it9;
wire   [31:0] y_iteration_V_61_fu_237_p3;
reg   [31:0] y_iteration_V_61_reg_1880;
wire   [31:0] x_iteration_V_68_fu_245_p3;
reg   [31:0] x_iteration_V_68_reg_1886;
reg   [0:0] tmp_111_reg_1892;
reg   [0:0] ap_reg_ppstg_tmp_111_reg_1892_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_111_reg_1892_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_111_reg_1892_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_111_reg_1892_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_111_reg_1892_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_111_reg_1892_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_111_reg_1892_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_111_reg_1892_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_111_reg_1892_pp0_it9;
reg   [30:0] tmp_s_reg_1899;
reg   [30:0] tmp_51_reg_1905;
wire   [0:0] tmp_112_fu_324_p3;
reg   [0:0] tmp_112_reg_1910;
reg   [0:0] ap_reg_ppstg_tmp_112_reg_1910_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_112_reg_1910_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_112_reg_1910_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_112_reg_1910_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_112_reg_1910_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_112_reg_1910_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_112_reg_1910_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_112_reg_1910_pp0_it9;
wire   [31:0] y_iteration_V_63_fu_388_p3;
reg   [31:0] y_iteration_V_63_reg_1915;
wire   [31:0] x_iteration_V_70_fu_396_p3;
reg   [31:0] x_iteration_V_70_reg_1921;
reg   [0:0] tmp_113_reg_1927;
reg   [0:0] ap_reg_ppstg_tmp_113_reg_1927_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_113_reg_1927_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_113_reg_1927_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_113_reg_1927_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_113_reg_1927_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_113_reg_1927_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_113_reg_1927_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_113_reg_1927_pp0_it9;
reg   [28:0] tmp_54_reg_1934;
reg   [28:0] tmp_55_reg_1940;
wire   [0:0] tmp_114_fu_475_p3;
reg   [0:0] tmp_114_reg_1945;
reg   [0:0] ap_reg_ppstg_tmp_114_reg_1945_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_114_reg_1945_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_114_reg_1945_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_114_reg_1945_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_114_reg_1945_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_114_reg_1945_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_114_reg_1945_pp0_it9;
wire   [31:0] y_iteration_V_65_fu_539_p3;
reg   [31:0] y_iteration_V_65_reg_1950;
wire   [31:0] x_iteration_V_72_fu_547_p3;
reg   [31:0] x_iteration_V_72_reg_1956;
reg   [0:0] tmp_115_reg_1962;
reg   [0:0] ap_reg_ppstg_tmp_115_reg_1962_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_115_reg_1962_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_115_reg_1962_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_115_reg_1962_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_115_reg_1962_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_115_reg_1962_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_115_reg_1962_pp0_it9;
reg   [26:0] tmp_58_reg_1969;
reg   [26:0] tmp_59_reg_1975;
wire   [0:0] tmp_116_fu_626_p3;
reg   [0:0] tmp_116_reg_1980;
reg   [0:0] ap_reg_ppstg_tmp_116_reg_1980_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_116_reg_1980_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_116_reg_1980_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_116_reg_1980_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_116_reg_1980_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_116_reg_1980_pp0_it9;
wire   [31:0] y_iteration_V_67_fu_690_p3;
reg   [31:0] y_iteration_V_67_reg_1985;
wire   [31:0] x_iteration_V_74_fu_698_p3;
reg   [31:0] x_iteration_V_74_reg_1991;
reg   [0:0] tmp_117_reg_1997;
reg   [0:0] ap_reg_ppstg_tmp_117_reg_1997_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_117_reg_1997_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_117_reg_1997_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_117_reg_1997_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_117_reg_1997_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_117_reg_1997_pp0_it9;
reg   [24:0] tmp_62_reg_2004;
reg   [24:0] tmp_63_reg_2010;
wire   [0:0] tmp_118_fu_777_p3;
reg   [0:0] tmp_118_reg_2015;
reg   [0:0] ap_reg_ppstg_tmp_118_reg_2015_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_118_reg_2015_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_118_reg_2015_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_118_reg_2015_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_118_reg_2015_pp0_it9;
wire   [31:0] y_iteration_V_69_fu_841_p3;
reg   [31:0] y_iteration_V_69_reg_2020;
wire   [31:0] x_iteration_V_76_fu_849_p3;
reg   [31:0] x_iteration_V_76_reg_2026;
reg   [0:0] tmp_119_reg_2032;
reg   [0:0] ap_reg_ppstg_tmp_119_reg_2032_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_119_reg_2032_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_119_reg_2032_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_119_reg_2032_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_119_reg_2032_pp0_it9;
reg   [22:0] tmp_66_reg_2039;
reg   [22:0] tmp_67_reg_2045;
wire   [0:0] tmp_120_fu_928_p3;
reg   [0:0] tmp_120_reg_2050;
reg   [0:0] ap_reg_ppstg_tmp_120_reg_2050_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_120_reg_2050_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_120_reg_2050_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_120_reg_2050_pp0_it9;
wire   [31:0] y_iteration_V_71_fu_992_p3;
reg   [31:0] y_iteration_V_71_reg_2055;
wire   [31:0] x_iteration_V_78_fu_1000_p3;
reg   [31:0] x_iteration_V_78_reg_2061;
reg   [0:0] tmp_121_reg_2067;
reg   [0:0] ap_reg_ppstg_tmp_121_reg_2067_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_121_reg_2067_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_121_reg_2067_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_121_reg_2067_pp0_it9;
reg   [20:0] tmp_70_reg_2074;
reg   [20:0] tmp_71_reg_2080;
wire   [0:0] tmp_122_fu_1079_p3;
reg   [0:0] tmp_122_reg_2085;
reg   [0:0] ap_reg_ppstg_tmp_122_reg_2085_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_122_reg_2085_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_122_reg_2085_pp0_it9;
wire   [31:0] y_iteration_V_73_fu_1143_p3;
reg   [31:0] y_iteration_V_73_reg_2090;
wire   [31:0] x_iteration_V_80_fu_1151_p3;
reg   [31:0] x_iteration_V_80_reg_2096;
reg   [0:0] tmp_123_reg_2102;
reg   [0:0] ap_reg_ppstg_tmp_123_reg_2102_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_123_reg_2102_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_123_reg_2102_pp0_it9;
reg   [18:0] tmp_74_reg_2109;
reg   [18:0] tmp_75_reg_2115;
wire   [0:0] tmp_124_fu_1230_p3;
reg   [0:0] tmp_124_reg_2120;
reg   [0:0] ap_reg_ppstg_tmp_124_reg_2120_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_124_reg_2120_pp0_it9;
wire   [31:0] y_iteration_V_75_fu_1294_p3;
reg   [31:0] y_iteration_V_75_reg_2125;
wire   [31:0] x_iteration_V_82_fu_1302_p3;
reg   [31:0] x_iteration_V_82_reg_2131;
reg   [0:0] tmp_125_reg_2137;
reg   [0:0] ap_reg_ppstg_tmp_125_reg_2137_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_125_reg_2137_pp0_it9;
reg   [16:0] tmp_78_reg_2144;
reg   [16:0] tmp_79_reg_2150;
wire   [0:0] tmp_126_fu_1381_p3;
reg   [0:0] tmp_126_reg_2155;
reg   [0:0] ap_reg_ppstg_tmp_126_reg_2155_pp0_it9;
wire   [31:0] y_iteration_V_77_fu_1445_p3;
reg   [31:0] y_iteration_V_77_reg_2160;
wire   [31:0] x_iteration_V_84_fu_1453_p3;
reg   [31:0] x_iteration_V_84_reg_2166;
reg   [0:0] tmp_127_reg_2172;
reg   [0:0] ap_reg_ppstg_tmp_127_reg_2172_pp0_it9;
reg   [14:0] tmp_82_reg_2179;
reg   [14:0] tmp_83_reg_2185;
wire   [0:0] tmp_128_fu_1532_p3;
reg   [0:0] tmp_128_reg_2190;
reg   [0:0] tmp_129_reg_2195;
wire   [21:0] tmp2_fu_1745_p2;
reg   [21:0] tmp2_reg_2200;
wire   [16:0] tmp5_fu_1777_p2;
reg   [16:0] tmp5_reg_2205;
wire   [11:0] tmp9_fu_1851_p2;
reg   [11:0] tmp9_reg_2210;
wire   [0:0] tmp_fu_177_p2;
wire   [31:0] y_iteration_V_fu_189_p2;
wire   [31:0] x_iteration_V_fu_183_p2;
wire   [31:0] y_iteration_V_59_fu_195_p3;
wire   [31:0] x_iteration_V_67_fu_203_p3;
wire   [31:0] y_iteration_V_60_fu_225_p2;
wire   [31:0] y_iteration_V_3_fu_231_p2;
wire   [31:0] x_iteration_V_13_fu_219_p2;
wire   [31:0] x_iteration_V_16_fu_284_p1;
wire   [31:0] y_iteration_V_5_fu_292_p1;
wire   [31:0] r_V_149_fu_289_p1;
wire   [31:0] r_V_150_fu_297_p1;
wire   [31:0] y_iteration_V_6_fu_305_p1;
wire   [31:0] y_iteration_V_5_fu_292_p2;
wire   [31:0] y_iteration_V_6_fu_305_p2;
wire   [31:0] x_iteration_V_16_fu_284_p2;
wire   [31:0] x_iteration_V_17_fu_300_p2;
wire   [31:0] y_iteration_V_62_fu_310_p3;
wire   [29:0] tmp_52_fu_332_p4;
wire   [31:0] x_iteration_V_69_fu_317_p3;
wire   [31:0] x_iteration_V_19_fu_346_p1;
wire   [29:0] tmp_53_fu_352_p4;
wire   [31:0] y_iteration_V_8_fu_366_p1;
wire   [31:0] r_V_152_fu_362_p1;
wire   [31:0] r_V_153_fu_372_p1;
wire   [31:0] y_iteration_V_9_fu_382_p1;
wire   [31:0] y_iteration_V_8_fu_366_p2;
wire   [31:0] y_iteration_V_9_fu_382_p2;
wire   [31:0] x_iteration_V_19_fu_346_p2;
wire   [31:0] x_iteration_V_20_fu_376_p2;
wire   [31:0] x_iteration_V_22_fu_435_p1;
wire   [31:0] y_iteration_V_11_fu_443_p1;
wire   [31:0] r_V_155_fu_440_p1;
wire   [31:0] r_V_156_fu_448_p1;
wire   [31:0] y_iteration_V_12_fu_456_p1;
wire   [31:0] y_iteration_V_11_fu_443_p2;
wire   [31:0] y_iteration_V_12_fu_456_p2;
wire   [31:0] x_iteration_V_22_fu_435_p2;
wire   [31:0] x_iteration_V_23_fu_451_p2;
wire   [31:0] y_iteration_V_64_fu_461_p3;
wire   [27:0] tmp_56_fu_483_p4;
wire   [31:0] x_iteration_V_71_fu_468_p3;
wire   [31:0] x_iteration_V_25_fu_497_p1;
wire   [27:0] tmp_57_fu_503_p4;
wire   [31:0] y_iteration_V_14_fu_517_p1;
wire   [31:0] r_V_158_fu_513_p1;
wire   [31:0] r_V_159_fu_523_p1;
wire   [31:0] y_iteration_V_15_fu_533_p1;
wire   [31:0] y_iteration_V_14_fu_517_p2;
wire   [31:0] y_iteration_V_15_fu_533_p2;
wire   [31:0] x_iteration_V_25_fu_497_p2;
wire   [31:0] x_iteration_V_26_fu_527_p2;
wire   [31:0] x_iteration_V_28_fu_586_p1;
wire   [31:0] y_iteration_V_17_fu_594_p1;
wire   [31:0] r_V_161_fu_591_p1;
wire   [31:0] r_V_162_fu_599_p1;
wire   [31:0] y_iteration_V_18_fu_607_p1;
wire   [31:0] y_iteration_V_17_fu_594_p2;
wire   [31:0] y_iteration_V_18_fu_607_p2;
wire   [31:0] x_iteration_V_28_fu_586_p2;
wire   [31:0] x_iteration_V_29_fu_602_p2;
wire   [31:0] y_iteration_V_66_fu_612_p3;
wire   [25:0] tmp_60_fu_634_p4;
wire   [31:0] x_iteration_V_73_fu_619_p3;
wire   [31:0] x_iteration_V_31_fu_648_p1;
wire   [25:0] tmp_61_fu_654_p4;
wire   [31:0] y_iteration_V_20_fu_668_p1;
wire   [31:0] r_V_164_fu_664_p1;
wire   [31:0] r_V_165_fu_674_p1;
wire   [31:0] y_iteration_V_21_fu_684_p1;
wire   [31:0] y_iteration_V_20_fu_668_p2;
wire   [31:0] y_iteration_V_21_fu_684_p2;
wire   [31:0] x_iteration_V_31_fu_648_p2;
wire   [31:0] x_iteration_V_32_fu_678_p2;
wire   [31:0] x_iteration_V_34_fu_737_p1;
wire   [31:0] y_iteration_V_23_fu_745_p1;
wire   [31:0] r_V_167_fu_742_p1;
wire   [31:0] r_V_168_fu_750_p1;
wire   [31:0] y_iteration_V_24_fu_758_p1;
wire   [31:0] y_iteration_V_23_fu_745_p2;
wire   [31:0] y_iteration_V_24_fu_758_p2;
wire   [31:0] x_iteration_V_34_fu_737_p2;
wire   [31:0] x_iteration_V_35_fu_753_p2;
wire   [31:0] y_iteration_V_68_fu_763_p3;
wire   [23:0] tmp_64_fu_785_p4;
wire   [31:0] x_iteration_V_75_fu_770_p3;
wire   [31:0] x_iteration_V_37_fu_799_p1;
wire   [23:0] tmp_65_fu_805_p4;
wire   [31:0] y_iteration_V_26_fu_819_p1;
wire   [31:0] r_V_170_fu_815_p1;
wire   [31:0] r_V_171_fu_825_p1;
wire   [31:0] y_iteration_V_27_fu_835_p1;
wire   [31:0] y_iteration_V_26_fu_819_p2;
wire   [31:0] y_iteration_V_27_fu_835_p2;
wire   [31:0] x_iteration_V_37_fu_799_p2;
wire   [31:0] x_iteration_V_38_fu_829_p2;
wire   [31:0] x_iteration_V_40_fu_888_p1;
wire   [31:0] y_iteration_V_29_fu_896_p1;
wire   [31:0] r_V_173_fu_893_p1;
wire   [31:0] r_V_174_fu_901_p1;
wire   [31:0] y_iteration_V_30_fu_909_p1;
wire   [31:0] y_iteration_V_29_fu_896_p2;
wire   [31:0] y_iteration_V_30_fu_909_p2;
wire   [31:0] x_iteration_V_40_fu_888_p2;
wire   [31:0] x_iteration_V_41_fu_904_p2;
wire   [31:0] y_iteration_V_70_fu_914_p3;
wire   [21:0] tmp_68_fu_936_p4;
wire   [31:0] x_iteration_V_77_fu_921_p3;
wire   [31:0] x_iteration_V_43_fu_950_p1;
wire   [21:0] tmp_69_fu_956_p4;
wire   [31:0] y_iteration_V_32_fu_970_p1;
wire   [31:0] r_V_176_fu_966_p1;
wire   [31:0] r_V_177_fu_976_p1;
wire   [31:0] y_iteration_V_33_fu_986_p1;
wire   [31:0] y_iteration_V_32_fu_970_p2;
wire   [31:0] y_iteration_V_33_fu_986_p2;
wire   [31:0] x_iteration_V_43_fu_950_p2;
wire   [31:0] x_iteration_V_44_fu_980_p2;
wire   [31:0] x_iteration_V_46_fu_1039_p1;
wire   [31:0] y_iteration_V_35_fu_1047_p1;
wire   [31:0] r_V_179_fu_1044_p1;
wire   [31:0] r_V_180_fu_1052_p1;
wire   [31:0] y_iteration_V_36_fu_1060_p1;
wire   [31:0] y_iteration_V_35_fu_1047_p2;
wire   [31:0] y_iteration_V_36_fu_1060_p2;
wire   [31:0] x_iteration_V_46_fu_1039_p2;
wire   [31:0] x_iteration_V_47_fu_1055_p2;
wire   [31:0] y_iteration_V_72_fu_1065_p3;
wire   [19:0] tmp_72_fu_1087_p4;
wire   [31:0] x_iteration_V_79_fu_1072_p3;
wire   [31:0] x_iteration_V_49_fu_1101_p1;
wire   [19:0] tmp_73_fu_1107_p4;
wire   [31:0] y_iteration_V_38_fu_1121_p1;
wire   [31:0] r_V_182_fu_1117_p1;
wire   [31:0] r_V_183_fu_1127_p1;
wire   [31:0] y_iteration_V_39_fu_1137_p1;
wire   [31:0] y_iteration_V_38_fu_1121_p2;
wire   [31:0] y_iteration_V_39_fu_1137_p2;
wire   [31:0] x_iteration_V_49_fu_1101_p2;
wire   [31:0] x_iteration_V_50_fu_1131_p2;
wire   [31:0] x_iteration_V_52_fu_1190_p1;
wire   [31:0] y_iteration_V_41_fu_1198_p1;
wire   [31:0] r_V_185_fu_1195_p1;
wire   [31:0] r_V_186_fu_1203_p1;
wire   [31:0] y_iteration_V_42_fu_1211_p1;
wire   [31:0] y_iteration_V_41_fu_1198_p2;
wire   [31:0] y_iteration_V_42_fu_1211_p2;
wire   [31:0] x_iteration_V_52_fu_1190_p2;
wire   [31:0] x_iteration_V_53_fu_1206_p2;
wire   [31:0] y_iteration_V_74_fu_1216_p3;
wire   [17:0] tmp_76_fu_1238_p4;
wire   [31:0] x_iteration_V_81_fu_1223_p3;
wire   [31:0] x_iteration_V_55_fu_1252_p1;
wire   [17:0] tmp_77_fu_1258_p4;
wire   [31:0] y_iteration_V_44_fu_1272_p1;
wire   [31:0] r_V_188_fu_1268_p1;
wire   [31:0] r_V_189_fu_1278_p1;
wire   [31:0] y_iteration_V_45_fu_1288_p1;
wire   [31:0] y_iteration_V_44_fu_1272_p2;
wire   [31:0] y_iteration_V_45_fu_1288_p2;
wire   [31:0] x_iteration_V_55_fu_1252_p2;
wire   [31:0] x_iteration_V_56_fu_1282_p2;
wire   [31:0] x_iteration_V_58_fu_1341_p1;
wire   [31:0] y_iteration_V_47_fu_1349_p1;
wire   [31:0] r_V_191_fu_1346_p1;
wire   [31:0] r_V_192_fu_1354_p1;
wire   [31:0] y_iteration_V_48_fu_1362_p1;
wire   [31:0] y_iteration_V_47_fu_1349_p2;
wire   [31:0] y_iteration_V_48_fu_1362_p2;
wire   [31:0] x_iteration_V_58_fu_1341_p2;
wire   [31:0] x_iteration_V_59_fu_1357_p2;
wire   [31:0] y_iteration_V_76_fu_1367_p3;
wire   [15:0] tmp_80_fu_1389_p4;
wire   [31:0] x_iteration_V_83_fu_1374_p3;
wire   [31:0] x_iteration_V_61_fu_1403_p1;
wire   [15:0] tmp_81_fu_1409_p4;
wire   [31:0] y_iteration_V_50_fu_1423_p1;
wire   [31:0] r_V_194_fu_1419_p1;
wire   [31:0] r_V_195_fu_1429_p1;
wire   [31:0] y_iteration_V_51_fu_1439_p1;
wire   [31:0] y_iteration_V_50_fu_1423_p2;
wire   [31:0] y_iteration_V_51_fu_1439_p2;
wire   [31:0] x_iteration_V_61_fu_1403_p2;
wire   [31:0] x_iteration_V_62_fu_1433_p2;
wire   [31:0] x_iteration_V_64_fu_1492_p1;
wire   [31:0] y_iteration_V_53_fu_1500_p1;
wire   [31:0] r_V_197_fu_1497_p1;
wire   [31:0] r_V_198_fu_1505_p1;
wire   [31:0] y_iteration_V_54_fu_1513_p1;
wire   [31:0] y_iteration_V_53_fu_1500_p2;
wire   [31:0] y_iteration_V_54_fu_1513_p2;
wire   [31:0] x_iteration_V_64_fu_1492_p2;
wire   [31:0] x_iteration_V_65_fu_1508_p2;
wire   [31:0] y_iteration_V_78_fu_1518_p3;
wire   [31:0] x_iteration_V_85_fu_1525_p3;
wire   [13:0] tmp_84_fu_1540_p4;
wire   [31:0] y_iteration_V_56_fu_1554_p1;
wire   [31:0] r_V_199_fu_1550_p1;
wire   [31:0] y_iteration_V_57_fu_1560_p1;
wire   [31:0] y_iteration_V_56_fu_1554_p2;
wire   [31:0] y_iteration_V_57_fu_1560_p2;
wire   [31:0] y_iteration_V_79_fu_1566_p3;
wire   [21:0] r_V_162_1_fu_1582_p3;
wire   [21:0] r_V_167_1_fu_1589_p3;
wire   [21:0] p_Val2_295_fu_1596_p3;
wire   [21:0] p_Val2_447_v_cast_cast_fu_1603_p3;
wire   [18:0] p_Val2_454_v_cast_cast_fu_1610_p3;
wire   [18:0] p_Val2_461_v_cast_cast_fu_1617_p3;
wire   [18:0] tmp4_fu_1735_p2;
wire   [21:0] tmp2_fu_1745_p0;
wire   [21:0] tmp3_fu_1729_p2;
wire   [16:0] p_Val2_468_v_cast_cast_fu_1624_p3;
wire   [16:0] p_Val2_475_v_cast_cast_fu_1631_p3;
wire   [13:0] p_Val2_489_v_cast_cast_fu_1645_p3;
wire   [13:0] p_Val2_496_v_cast_cast_fu_1652_p3;
wire   [13:0] tmp8_fu_1757_p2;
wire   [14:0] tmp7_fu_1767_p0;
wire   [14:0] p_Val2_482_v_cast_cast_fu_1638_p3;
wire   [14:0] tmp7_fu_1767_p2;
wire   [16:0] tmp5_fu_1777_p0;
wire   [16:0] tmp6_fu_1751_p2;
wire   [11:0] p_Val2_503_v_cast_cast_fu_1659_p3;
wire   [11:0] p_Val2_510_v_cast_cast_fu_1666_p3;
wire   [8:0] p_Val2_524_v_cast_cast_fu_1680_p3;
wire   [8:0] p_Val2_531_v_cast_cast_fu_1687_p3;
wire   [8:0] tmp13_fu_1789_p2;
wire   [9:0] tmp12_fu_1799_p0;
wire   [9:0] p_Val2_517_v_cast_cast_fu_1673_p3;
wire   [9:0] tmp12_fu_1799_p2;
wire   [11:0] tmp10_fu_1809_p0;
wire   [11:0] tmp11_fu_1783_p2;
wire   [6:0] p_Val2_538_v_cast_cast_fu_1694_p3;
wire   [6:0] p_Val2_545_v_cast_cast_fu_1701_p3;
wire   [3:0] p_Val2_559_v_cast_cast_fu_1715_p3;
wire   [3:0] p_Val2_562_v_cast_cast_fu_1722_p3;
wire   [3:0] tmp17_fu_1821_p2;
wire   [4:0] tmp16_fu_1831_p0;
wire   [4:0] p_Val2_552_v_cast_cast_fu_1708_p3;
wire   [4:0] tmp16_fu_1831_p2;
wire   [6:0] tmp14_fu_1841_p0;
wire   [6:0] tmp15_fu_1815_p2;
wire   [6:0] tmp14_fu_1841_p2;
wire   [11:0] tmp9_fu_1851_p0;
wire   [11:0] tmp10_fu_1809_p2;
wire   [21:0] tmp1_fu_1860_p0;
wire   [21:0] p_Val2_393_fu_1868_p0;
wire   [21:0] tmp1_fu_1860_p2;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_true = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv22_2C03EA = 22'b1011000000001111101010;
parameter    ap_const_lv22_525E4 = 22'b1010010010111100100;
parameter    ap_const_lv22_3ADA1C = 22'b1110101101101000011100;
parameter    ap_const_lv22_13FC16 = 22'b100111111110000010110;
parameter    ap_const_lv22_3C1492 = 22'b1111000001010010010010;
parameter    ap_const_lv22_3EB6E = 22'b111110101101101110;
parameter    ap_const_lv19_602A5 = 19'b1100000001010100101;
parameter    ap_const_lv19_1FD5B = 19'b11111110101011011;
parameter    ap_const_lv19_70056 = 19'b1110000000001010110;
parameter    ap_const_lv19_FFAA = 19'b1111111110101010;
parameter    ap_const_lv17_1800B = 17'b11000000000001011;
parameter    ap_const_lv17_7FF5 = 17'b111111111110101;
parameter    ap_const_lv17_1C002 = 17'b11100000000000010;
parameter    ap_const_lv17_3FFE = 17'b11111111111110;
parameter    ap_const_lv15_6001 = 15'b110000000000001;
parameter    ap_const_lv15_1FFF = 15'b1111111111111;
parameter    ap_const_lv14_3001 = 14'b11000000000001;
parameter    ap_const_lv14_FFF = 14'b111111111111;
parameter    ap_const_lv14_3801 = 14'b11100000000001;
parameter    ap_const_lv14_7FF = 14'b11111111111;
parameter    ap_const_lv12_C01 = 12'b110000000001;
parameter    ap_const_lv12_3FF = 12'b1111111111;
parameter    ap_const_lv12_E01 = 12'b111000000001;
parameter    ap_const_lv12_1FF = 12'b111111111;
parameter    ap_const_lv10_301 = 10'b1100000001;
parameter    ap_const_lv10_FF = 10'b11111111;
parameter    ap_const_lv9_181 = 9'b110000001;
parameter    ap_const_lv9_7F = 9'b1111111;
parameter    ap_const_lv9_1C1 = 9'b111000001;
parameter    ap_const_lv9_3F = 9'b111111;
parameter    ap_const_lv7_61 = 7'b1100001;
parameter    ap_const_lv7_1F = 7'b11111;
parameter    ap_const_lv7_71 = 7'b1110001;
parameter    ap_const_lv7_F = 7'b1111;
parameter    ap_const_lv5_19 = 5'b11001;
parameter    ap_const_lv5_7 = 5'b111;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_logic_0 = 1'b0;




/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_tmp_110_reg_1874_pp0_it1 <= tmp_110_reg_1874;
        ap_reg_ppstg_tmp_110_reg_1874_pp0_it2 <= ap_reg_ppstg_tmp_110_reg_1874_pp0_it1;
        ap_reg_ppstg_tmp_110_reg_1874_pp0_it3 <= ap_reg_ppstg_tmp_110_reg_1874_pp0_it2;
        ap_reg_ppstg_tmp_110_reg_1874_pp0_it4 <= ap_reg_ppstg_tmp_110_reg_1874_pp0_it3;
        ap_reg_ppstg_tmp_110_reg_1874_pp0_it5 <= ap_reg_ppstg_tmp_110_reg_1874_pp0_it4;
        ap_reg_ppstg_tmp_110_reg_1874_pp0_it6 <= ap_reg_ppstg_tmp_110_reg_1874_pp0_it5;
        ap_reg_ppstg_tmp_110_reg_1874_pp0_it7 <= ap_reg_ppstg_tmp_110_reg_1874_pp0_it6;
        ap_reg_ppstg_tmp_110_reg_1874_pp0_it8 <= ap_reg_ppstg_tmp_110_reg_1874_pp0_it7;
        ap_reg_ppstg_tmp_110_reg_1874_pp0_it9 <= ap_reg_ppstg_tmp_110_reg_1874_pp0_it8;
        ap_reg_ppstg_tmp_111_reg_1892_pp0_it1 <= tmp_111_reg_1892;
        ap_reg_ppstg_tmp_111_reg_1892_pp0_it2 <= ap_reg_ppstg_tmp_111_reg_1892_pp0_it1;
        ap_reg_ppstg_tmp_111_reg_1892_pp0_it3 <= ap_reg_ppstg_tmp_111_reg_1892_pp0_it2;
        ap_reg_ppstg_tmp_111_reg_1892_pp0_it4 <= ap_reg_ppstg_tmp_111_reg_1892_pp0_it3;
        ap_reg_ppstg_tmp_111_reg_1892_pp0_it5 <= ap_reg_ppstg_tmp_111_reg_1892_pp0_it4;
        ap_reg_ppstg_tmp_111_reg_1892_pp0_it6 <= ap_reg_ppstg_tmp_111_reg_1892_pp0_it5;
        ap_reg_ppstg_tmp_111_reg_1892_pp0_it7 <= ap_reg_ppstg_tmp_111_reg_1892_pp0_it6;
        ap_reg_ppstg_tmp_111_reg_1892_pp0_it8 <= ap_reg_ppstg_tmp_111_reg_1892_pp0_it7;
        ap_reg_ppstg_tmp_111_reg_1892_pp0_it9 <= ap_reg_ppstg_tmp_111_reg_1892_pp0_it8;
        ap_reg_ppstg_tmp_112_reg_1910_pp0_it2 <= tmp_112_reg_1910;
        ap_reg_ppstg_tmp_112_reg_1910_pp0_it3 <= ap_reg_ppstg_tmp_112_reg_1910_pp0_it2;
        ap_reg_ppstg_tmp_112_reg_1910_pp0_it4 <= ap_reg_ppstg_tmp_112_reg_1910_pp0_it3;
        ap_reg_ppstg_tmp_112_reg_1910_pp0_it5 <= ap_reg_ppstg_tmp_112_reg_1910_pp0_it4;
        ap_reg_ppstg_tmp_112_reg_1910_pp0_it6 <= ap_reg_ppstg_tmp_112_reg_1910_pp0_it5;
        ap_reg_ppstg_tmp_112_reg_1910_pp0_it7 <= ap_reg_ppstg_tmp_112_reg_1910_pp0_it6;
        ap_reg_ppstg_tmp_112_reg_1910_pp0_it8 <= ap_reg_ppstg_tmp_112_reg_1910_pp0_it7;
        ap_reg_ppstg_tmp_112_reg_1910_pp0_it9 <= ap_reg_ppstg_tmp_112_reg_1910_pp0_it8;
        ap_reg_ppstg_tmp_113_reg_1927_pp0_it2 <= tmp_113_reg_1927;
        ap_reg_ppstg_tmp_113_reg_1927_pp0_it3 <= ap_reg_ppstg_tmp_113_reg_1927_pp0_it2;
        ap_reg_ppstg_tmp_113_reg_1927_pp0_it4 <= ap_reg_ppstg_tmp_113_reg_1927_pp0_it3;
        ap_reg_ppstg_tmp_113_reg_1927_pp0_it5 <= ap_reg_ppstg_tmp_113_reg_1927_pp0_it4;
        ap_reg_ppstg_tmp_113_reg_1927_pp0_it6 <= ap_reg_ppstg_tmp_113_reg_1927_pp0_it5;
        ap_reg_ppstg_tmp_113_reg_1927_pp0_it7 <= ap_reg_ppstg_tmp_113_reg_1927_pp0_it6;
        ap_reg_ppstg_tmp_113_reg_1927_pp0_it8 <= ap_reg_ppstg_tmp_113_reg_1927_pp0_it7;
        ap_reg_ppstg_tmp_113_reg_1927_pp0_it9 <= ap_reg_ppstg_tmp_113_reg_1927_pp0_it8;
        ap_reg_ppstg_tmp_114_reg_1945_pp0_it3 <= tmp_114_reg_1945;
        ap_reg_ppstg_tmp_114_reg_1945_pp0_it4 <= ap_reg_ppstg_tmp_114_reg_1945_pp0_it3;
        ap_reg_ppstg_tmp_114_reg_1945_pp0_it5 <= ap_reg_ppstg_tmp_114_reg_1945_pp0_it4;
        ap_reg_ppstg_tmp_114_reg_1945_pp0_it6 <= ap_reg_ppstg_tmp_114_reg_1945_pp0_it5;
        ap_reg_ppstg_tmp_114_reg_1945_pp0_it7 <= ap_reg_ppstg_tmp_114_reg_1945_pp0_it6;
        ap_reg_ppstg_tmp_114_reg_1945_pp0_it8 <= ap_reg_ppstg_tmp_114_reg_1945_pp0_it7;
        ap_reg_ppstg_tmp_114_reg_1945_pp0_it9 <= ap_reg_ppstg_tmp_114_reg_1945_pp0_it8;
        ap_reg_ppstg_tmp_115_reg_1962_pp0_it3 <= tmp_115_reg_1962;
        ap_reg_ppstg_tmp_115_reg_1962_pp0_it4 <= ap_reg_ppstg_tmp_115_reg_1962_pp0_it3;
        ap_reg_ppstg_tmp_115_reg_1962_pp0_it5 <= ap_reg_ppstg_tmp_115_reg_1962_pp0_it4;
        ap_reg_ppstg_tmp_115_reg_1962_pp0_it6 <= ap_reg_ppstg_tmp_115_reg_1962_pp0_it5;
        ap_reg_ppstg_tmp_115_reg_1962_pp0_it7 <= ap_reg_ppstg_tmp_115_reg_1962_pp0_it6;
        ap_reg_ppstg_tmp_115_reg_1962_pp0_it8 <= ap_reg_ppstg_tmp_115_reg_1962_pp0_it7;
        ap_reg_ppstg_tmp_115_reg_1962_pp0_it9 <= ap_reg_ppstg_tmp_115_reg_1962_pp0_it8;
        ap_reg_ppstg_tmp_116_reg_1980_pp0_it4 <= tmp_116_reg_1980;
        ap_reg_ppstg_tmp_116_reg_1980_pp0_it5 <= ap_reg_ppstg_tmp_116_reg_1980_pp0_it4;
        ap_reg_ppstg_tmp_116_reg_1980_pp0_it6 <= ap_reg_ppstg_tmp_116_reg_1980_pp0_it5;
        ap_reg_ppstg_tmp_116_reg_1980_pp0_it7 <= ap_reg_ppstg_tmp_116_reg_1980_pp0_it6;
        ap_reg_ppstg_tmp_116_reg_1980_pp0_it8 <= ap_reg_ppstg_tmp_116_reg_1980_pp0_it7;
        ap_reg_ppstg_tmp_116_reg_1980_pp0_it9 <= ap_reg_ppstg_tmp_116_reg_1980_pp0_it8;
        ap_reg_ppstg_tmp_117_reg_1997_pp0_it4 <= tmp_117_reg_1997;
        ap_reg_ppstg_tmp_117_reg_1997_pp0_it5 <= ap_reg_ppstg_tmp_117_reg_1997_pp0_it4;
        ap_reg_ppstg_tmp_117_reg_1997_pp0_it6 <= ap_reg_ppstg_tmp_117_reg_1997_pp0_it5;
        ap_reg_ppstg_tmp_117_reg_1997_pp0_it7 <= ap_reg_ppstg_tmp_117_reg_1997_pp0_it6;
        ap_reg_ppstg_tmp_117_reg_1997_pp0_it8 <= ap_reg_ppstg_tmp_117_reg_1997_pp0_it7;
        ap_reg_ppstg_tmp_117_reg_1997_pp0_it9 <= ap_reg_ppstg_tmp_117_reg_1997_pp0_it8;
        ap_reg_ppstg_tmp_118_reg_2015_pp0_it5 <= tmp_118_reg_2015;
        ap_reg_ppstg_tmp_118_reg_2015_pp0_it6 <= ap_reg_ppstg_tmp_118_reg_2015_pp0_it5;
        ap_reg_ppstg_tmp_118_reg_2015_pp0_it7 <= ap_reg_ppstg_tmp_118_reg_2015_pp0_it6;
        ap_reg_ppstg_tmp_118_reg_2015_pp0_it8 <= ap_reg_ppstg_tmp_118_reg_2015_pp0_it7;
        ap_reg_ppstg_tmp_118_reg_2015_pp0_it9 <= ap_reg_ppstg_tmp_118_reg_2015_pp0_it8;
        ap_reg_ppstg_tmp_119_reg_2032_pp0_it5 <= tmp_119_reg_2032;
        ap_reg_ppstg_tmp_119_reg_2032_pp0_it6 <= ap_reg_ppstg_tmp_119_reg_2032_pp0_it5;
        ap_reg_ppstg_tmp_119_reg_2032_pp0_it7 <= ap_reg_ppstg_tmp_119_reg_2032_pp0_it6;
        ap_reg_ppstg_tmp_119_reg_2032_pp0_it8 <= ap_reg_ppstg_tmp_119_reg_2032_pp0_it7;
        ap_reg_ppstg_tmp_119_reg_2032_pp0_it9 <= ap_reg_ppstg_tmp_119_reg_2032_pp0_it8;
        ap_reg_ppstg_tmp_120_reg_2050_pp0_it6 <= tmp_120_reg_2050;
        ap_reg_ppstg_tmp_120_reg_2050_pp0_it7 <= ap_reg_ppstg_tmp_120_reg_2050_pp0_it6;
        ap_reg_ppstg_tmp_120_reg_2050_pp0_it8 <= ap_reg_ppstg_tmp_120_reg_2050_pp0_it7;
        ap_reg_ppstg_tmp_120_reg_2050_pp0_it9 <= ap_reg_ppstg_tmp_120_reg_2050_pp0_it8;
        ap_reg_ppstg_tmp_121_reg_2067_pp0_it6 <= tmp_121_reg_2067;
        ap_reg_ppstg_tmp_121_reg_2067_pp0_it7 <= ap_reg_ppstg_tmp_121_reg_2067_pp0_it6;
        ap_reg_ppstg_tmp_121_reg_2067_pp0_it8 <= ap_reg_ppstg_tmp_121_reg_2067_pp0_it7;
        ap_reg_ppstg_tmp_121_reg_2067_pp0_it9 <= ap_reg_ppstg_tmp_121_reg_2067_pp0_it8;
        ap_reg_ppstg_tmp_122_reg_2085_pp0_it7 <= tmp_122_reg_2085;
        ap_reg_ppstg_tmp_122_reg_2085_pp0_it8 <= ap_reg_ppstg_tmp_122_reg_2085_pp0_it7;
        ap_reg_ppstg_tmp_122_reg_2085_pp0_it9 <= ap_reg_ppstg_tmp_122_reg_2085_pp0_it8;
        ap_reg_ppstg_tmp_123_reg_2102_pp0_it7 <= tmp_123_reg_2102;
        ap_reg_ppstg_tmp_123_reg_2102_pp0_it8 <= ap_reg_ppstg_tmp_123_reg_2102_pp0_it7;
        ap_reg_ppstg_tmp_123_reg_2102_pp0_it9 <= ap_reg_ppstg_tmp_123_reg_2102_pp0_it8;
        ap_reg_ppstg_tmp_124_reg_2120_pp0_it8 <= tmp_124_reg_2120;
        ap_reg_ppstg_tmp_124_reg_2120_pp0_it9 <= ap_reg_ppstg_tmp_124_reg_2120_pp0_it8;
        ap_reg_ppstg_tmp_125_reg_2137_pp0_it8 <= tmp_125_reg_2137;
        ap_reg_ppstg_tmp_125_reg_2137_pp0_it9 <= ap_reg_ppstg_tmp_125_reg_2137_pp0_it8;
        ap_reg_ppstg_tmp_126_reg_2155_pp0_it9 <= tmp_126_reg_2155;
        ap_reg_ppstg_tmp_127_reg_2172_pp0_it9 <= tmp_127_reg_2172;
        tmp2_reg_2200[1] <= tmp2_fu_1745_p2[1];
tmp2_reg_2200[2] <= tmp2_fu_1745_p2[2];
tmp2_reg_2200[3] <= tmp2_fu_1745_p2[3];
tmp2_reg_2200[4] <= tmp2_fu_1745_p2[4];
tmp2_reg_2200[5] <= tmp2_fu_1745_p2[5];
tmp2_reg_2200[6] <= tmp2_fu_1745_p2[6];
tmp2_reg_2200[7] <= tmp2_fu_1745_p2[7];
tmp2_reg_2200[8] <= tmp2_fu_1745_p2[8];
tmp2_reg_2200[9] <= tmp2_fu_1745_p2[9];
tmp2_reg_2200[10] <= tmp2_fu_1745_p2[10];
tmp2_reg_2200[11] <= tmp2_fu_1745_p2[11];
tmp2_reg_2200[12] <= tmp2_fu_1745_p2[12];
tmp2_reg_2200[13] <= tmp2_fu_1745_p2[13];
tmp2_reg_2200[14] <= tmp2_fu_1745_p2[14];
tmp2_reg_2200[15] <= tmp2_fu_1745_p2[15];
tmp2_reg_2200[16] <= tmp2_fu_1745_p2[16];
tmp2_reg_2200[17] <= tmp2_fu_1745_p2[17];
tmp2_reg_2200[18] <= tmp2_fu_1745_p2[18];
tmp2_reg_2200[19] <= tmp2_fu_1745_p2[19];
tmp2_reg_2200[20] <= tmp2_fu_1745_p2[20];
tmp2_reg_2200[21] <= tmp2_fu_1745_p2[21];
        tmp5_reg_2205[1] <= tmp5_fu_1777_p2[1];
tmp5_reg_2205[2] <= tmp5_fu_1777_p2[2];
tmp5_reg_2205[3] <= tmp5_fu_1777_p2[3];
tmp5_reg_2205[4] <= tmp5_fu_1777_p2[4];
tmp5_reg_2205[5] <= tmp5_fu_1777_p2[5];
tmp5_reg_2205[6] <= tmp5_fu_1777_p2[6];
tmp5_reg_2205[7] <= tmp5_fu_1777_p2[7];
tmp5_reg_2205[8] <= tmp5_fu_1777_p2[8];
tmp5_reg_2205[9] <= tmp5_fu_1777_p2[9];
tmp5_reg_2205[10] <= tmp5_fu_1777_p2[10];
tmp5_reg_2205[11] <= tmp5_fu_1777_p2[11];
tmp5_reg_2205[12] <= tmp5_fu_1777_p2[12];
tmp5_reg_2205[13] <= tmp5_fu_1777_p2[13];
tmp5_reg_2205[14] <= tmp5_fu_1777_p2[14];
tmp5_reg_2205[15] <= tmp5_fu_1777_p2[15];
tmp5_reg_2205[16] <= tmp5_fu_1777_p2[16];
        tmp9_reg_2210[1] <= tmp9_fu_1851_p2[1];
tmp9_reg_2210[2] <= tmp9_fu_1851_p2[2];
tmp9_reg_2210[3] <= tmp9_fu_1851_p2[3];
tmp9_reg_2210[4] <= tmp9_fu_1851_p2[4];
tmp9_reg_2210[5] <= tmp9_fu_1851_p2[5];
tmp9_reg_2210[6] <= tmp9_fu_1851_p2[6];
tmp9_reg_2210[7] <= tmp9_fu_1851_p2[7];
tmp9_reg_2210[8] <= tmp9_fu_1851_p2[8];
tmp9_reg_2210[9] <= tmp9_fu_1851_p2[9];
tmp9_reg_2210[10] <= tmp9_fu_1851_p2[10];
tmp9_reg_2210[11] <= tmp9_fu_1851_p2[11];
        tmp_110_reg_1874 <= y_iteration_V_59_fu_195_p3[ap_const_lv32_1F];
        tmp_111_reg_1892 <= y_iteration_V_61_fu_237_p3[ap_const_lv32_1F];
        tmp_112_reg_1910 <= y_iteration_V_62_fu_310_p3[ap_const_lv32_1F];
        tmp_113_reg_1927 <= y_iteration_V_63_fu_388_p3[ap_const_lv32_1F];
        tmp_114_reg_1945 <= y_iteration_V_64_fu_461_p3[ap_const_lv32_1F];
        tmp_115_reg_1962 <= y_iteration_V_65_fu_539_p3[ap_const_lv32_1F];
        tmp_116_reg_1980 <= y_iteration_V_66_fu_612_p3[ap_const_lv32_1F];
        tmp_117_reg_1997 <= y_iteration_V_67_fu_690_p3[ap_const_lv32_1F];
        tmp_118_reg_2015 <= y_iteration_V_68_fu_763_p3[ap_const_lv32_1F];
        tmp_119_reg_2032 <= y_iteration_V_69_fu_841_p3[ap_const_lv32_1F];
        tmp_120_reg_2050 <= y_iteration_V_70_fu_914_p3[ap_const_lv32_1F];
        tmp_121_reg_2067 <= y_iteration_V_71_fu_992_p3[ap_const_lv32_1F];
        tmp_122_reg_2085 <= y_iteration_V_72_fu_1065_p3[ap_const_lv32_1F];
        tmp_123_reg_2102 <= y_iteration_V_73_fu_1143_p3[ap_const_lv32_1F];
        tmp_124_reg_2120 <= y_iteration_V_74_fu_1216_p3[ap_const_lv32_1F];
        tmp_125_reg_2137 <= y_iteration_V_75_fu_1294_p3[ap_const_lv32_1F];
        tmp_126_reg_2155 <= y_iteration_V_76_fu_1367_p3[ap_const_lv32_1F];
        tmp_127_reg_2172 <= y_iteration_V_77_fu_1445_p3[ap_const_lv32_1F];
        tmp_128_reg_2190 <= y_iteration_V_78_fu_1518_p3[ap_const_lv32_1F];
        tmp_129_reg_2195 <= y_iteration_V_79_fu_1566_p3[ap_const_lv32_1F];
        tmp_51_reg_1905 <= {{x_iteration_V_68_fu_245_p3[ap_const_lv32_1F : ap_const_lv32_1]}};
        tmp_54_reg_1934 <= {{y_iteration_V_63_fu_388_p3[ap_const_lv32_1F : ap_const_lv32_3]}};
        tmp_55_reg_1940 <= {{x_iteration_V_70_fu_396_p3[ap_const_lv32_1F : ap_const_lv32_3]}};
        tmp_58_reg_1969 <= {{y_iteration_V_65_fu_539_p3[ap_const_lv32_1F : ap_const_lv32_5]}};
        tmp_59_reg_1975 <= {{x_iteration_V_72_fu_547_p3[ap_const_lv32_1F : ap_const_lv32_5]}};
        tmp_62_reg_2004 <= {{y_iteration_V_67_fu_690_p3[ap_const_lv32_1F : ap_const_lv32_7]}};
        tmp_63_reg_2010 <= {{x_iteration_V_74_fu_698_p3[ap_const_lv32_1F : ap_const_lv32_7]}};
        tmp_66_reg_2039 <= {{y_iteration_V_69_fu_841_p3[ap_const_lv32_1F : ap_const_lv32_9]}};
        tmp_67_reg_2045 <= {{x_iteration_V_76_fu_849_p3[ap_const_lv32_1F : ap_const_lv32_9]}};
        tmp_70_reg_2074 <= {{y_iteration_V_71_fu_992_p3[ap_const_lv32_1F : ap_const_lv32_B]}};
        tmp_71_reg_2080 <= {{x_iteration_V_78_fu_1000_p3[ap_const_lv32_1F : ap_const_lv32_B]}};
        tmp_74_reg_2109 <= {{y_iteration_V_73_fu_1143_p3[ap_const_lv32_1F : ap_const_lv32_D]}};
        tmp_75_reg_2115 <= {{x_iteration_V_80_fu_1151_p3[ap_const_lv32_1F : ap_const_lv32_D]}};
        tmp_78_reg_2144 <= {{y_iteration_V_75_fu_1294_p3[ap_const_lv32_1F : ap_const_lv32_F]}};
        tmp_79_reg_2150 <= {{x_iteration_V_82_fu_1302_p3[ap_const_lv32_1F : ap_const_lv32_F]}};
        tmp_82_reg_2179 <= {{y_iteration_V_77_fu_1445_p3[ap_const_lv32_1F : ap_const_lv32_11]}};
        tmp_83_reg_2185 <= {{x_iteration_V_84_fu_1453_p3[ap_const_lv32_1F : ap_const_lv32_11]}};
        tmp_s_reg_1899 <= {{y_iteration_V_61_fu_237_p3[ap_const_lv32_1F : ap_const_lv32_1]}};
        x_iteration_V_68_reg_1886 <= x_iteration_V_68_fu_245_p3;
        x_iteration_V_70_reg_1921 <= x_iteration_V_70_fu_396_p3;
        x_iteration_V_72_reg_1956 <= x_iteration_V_72_fu_547_p3;
        x_iteration_V_74_reg_1991 <= x_iteration_V_74_fu_698_p3;
        x_iteration_V_76_reg_2026 <= x_iteration_V_76_fu_849_p3;
        x_iteration_V_78_reg_2061 <= x_iteration_V_78_fu_1000_p3;
        x_iteration_V_80_reg_2096 <= x_iteration_V_80_fu_1151_p3;
        x_iteration_V_82_reg_2131 <= x_iteration_V_82_fu_1302_p3;
        x_iteration_V_84_reg_2166 <= x_iteration_V_84_fu_1453_p3;
        y_iteration_V_61_reg_1880 <= y_iteration_V_61_fu_237_p3;
        y_iteration_V_63_reg_1915 <= y_iteration_V_63_fu_388_p3;
        y_iteration_V_65_reg_1950 <= y_iteration_V_65_fu_539_p3;
        y_iteration_V_67_reg_1985 <= y_iteration_V_67_fu_690_p3;
        y_iteration_V_69_reg_2020 <= y_iteration_V_69_fu_841_p3;
        y_iteration_V_71_reg_2055 <= y_iteration_V_71_fu_992_p3;
        y_iteration_V_73_reg_2090 <= y_iteration_V_73_fu_1143_p3;
        y_iteration_V_75_reg_2125 <= y_iteration_V_75_fu_1294_p3;
        y_iteration_V_77_reg_2160 <= y_iteration_V_77_fu_1445_p3;
    end
end
assign ap_return = (p_Val2_393_fu_1868_p0 + tmp1_fu_1860_p2);
assign p_Val2_295_fu_1596_p3 = ((ap_reg_ppstg_tmp_111_reg_1892_pp0_it9)? r_V_162_1_fu_1582_p3: r_V_167_1_fu_1589_p3);
assign p_Val2_393_fu_1868_p0 = $signed(tmp9_reg_2210);
assign p_Val2_447_v_cast_cast_fu_1603_p3 = ((ap_reg_ppstg_tmp_112_reg_1910_pp0_it9)? ap_const_lv22_3C1492: ap_const_lv22_3EB6E);
assign p_Val2_454_v_cast_cast_fu_1610_p3 = ((ap_reg_ppstg_tmp_113_reg_1927_pp0_it9)? ap_const_lv19_602A5: ap_const_lv19_1FD5B);
assign p_Val2_461_v_cast_cast_fu_1617_p3 = ((ap_reg_ppstg_tmp_114_reg_1945_pp0_it9)? ap_const_lv19_70056: ap_const_lv19_FFAA);
assign p_Val2_468_v_cast_cast_fu_1624_p3 = ((ap_reg_ppstg_tmp_115_reg_1962_pp0_it9)? ap_const_lv17_1800B: ap_const_lv17_7FF5);
assign p_Val2_475_v_cast_cast_fu_1631_p3 = ((ap_reg_ppstg_tmp_116_reg_1980_pp0_it9)? ap_const_lv17_1C002: ap_const_lv17_3FFE);
assign p_Val2_482_v_cast_cast_fu_1638_p3 = ((ap_reg_ppstg_tmp_117_reg_1997_pp0_it9)? ap_const_lv15_6001: ap_const_lv15_1FFF);
assign p_Val2_489_v_cast_cast_fu_1645_p3 = ((ap_reg_ppstg_tmp_118_reg_2015_pp0_it9)? ap_const_lv14_3001: ap_const_lv14_FFF);
assign p_Val2_496_v_cast_cast_fu_1652_p3 = ((ap_reg_ppstg_tmp_119_reg_2032_pp0_it9)? ap_const_lv14_3801: ap_const_lv14_7FF);
assign p_Val2_503_v_cast_cast_fu_1659_p3 = ((ap_reg_ppstg_tmp_120_reg_2050_pp0_it9)? ap_const_lv12_C01: ap_const_lv12_3FF);
assign p_Val2_510_v_cast_cast_fu_1666_p3 = ((ap_reg_ppstg_tmp_121_reg_2067_pp0_it9)? ap_const_lv12_E01: ap_const_lv12_1FF);
assign p_Val2_517_v_cast_cast_fu_1673_p3 = ((ap_reg_ppstg_tmp_122_reg_2085_pp0_it9)? ap_const_lv10_301: ap_const_lv10_FF);
assign p_Val2_524_v_cast_cast_fu_1680_p3 = ((ap_reg_ppstg_tmp_123_reg_2102_pp0_it9)? ap_const_lv9_181: ap_const_lv9_7F);
assign p_Val2_531_v_cast_cast_fu_1687_p3 = ((ap_reg_ppstg_tmp_124_reg_2120_pp0_it9)? ap_const_lv9_1C1: ap_const_lv9_3F);
assign p_Val2_538_v_cast_cast_fu_1694_p3 = ((ap_reg_ppstg_tmp_125_reg_2137_pp0_it9)? ap_const_lv7_61: ap_const_lv7_1F);
assign p_Val2_545_v_cast_cast_fu_1701_p3 = ((ap_reg_ppstg_tmp_126_reg_2155_pp0_it9)? ap_const_lv7_71: ap_const_lv7_F);
assign p_Val2_552_v_cast_cast_fu_1708_p3 = ((ap_reg_ppstg_tmp_127_reg_2172_pp0_it9)? ap_const_lv5_19: ap_const_lv5_7);
assign p_Val2_559_v_cast_cast_fu_1715_p3 = ((tmp_128_reg_2190)? ap_const_lv4_D: ap_const_lv4_3);
assign p_Val2_562_v_cast_cast_fu_1722_p3 = ((tmp_129_reg_2195)? ap_const_lv4_F: ap_const_lv4_1);
assign r_V_149_fu_289_p1 = $signed(tmp_51_reg_1905);
assign r_V_150_fu_297_p1 = $unsigned(tmp_s_reg_1899);
assign r_V_152_fu_362_p1 = $signed(tmp_53_fu_352_p4);
assign r_V_153_fu_372_p1 = $unsigned(tmp_52_fu_332_p4);
assign r_V_155_fu_440_p1 = $signed(tmp_55_reg_1940);
assign r_V_156_fu_448_p1 = $unsigned(tmp_54_reg_1934);
assign r_V_158_fu_513_p1 = $signed(tmp_57_fu_503_p4);
assign r_V_159_fu_523_p1 = $unsigned(tmp_56_fu_483_p4);
assign r_V_161_fu_591_p1 = $signed(tmp_59_reg_1975);
assign r_V_162_1_fu_1582_p3 = ((ap_reg_ppstg_tmp_110_reg_1874_pp0_it9)? ap_const_lv22_2C03EA: ap_const_lv22_525E4);
assign r_V_162_fu_599_p1 = $unsigned(tmp_58_reg_1969);
assign r_V_164_fu_664_p1 = $signed(tmp_61_fu_654_p4);
assign r_V_165_fu_674_p1 = $unsigned(tmp_60_fu_634_p4);
assign r_V_167_1_fu_1589_p3 = ((ap_reg_ppstg_tmp_110_reg_1874_pp0_it9)? ap_const_lv22_3ADA1C: ap_const_lv22_13FC16);
assign r_V_167_fu_742_p1 = $signed(tmp_63_reg_2010);
assign r_V_168_fu_750_p1 = $unsigned(tmp_62_reg_2004);
assign r_V_170_fu_815_p1 = $signed(tmp_65_fu_805_p4);
assign r_V_171_fu_825_p1 = $unsigned(tmp_64_fu_785_p4);
assign r_V_173_fu_893_p1 = $signed(tmp_67_reg_2045);
assign r_V_174_fu_901_p1 = $unsigned(tmp_66_reg_2039);
assign r_V_176_fu_966_p1 = $signed(tmp_69_fu_956_p4);
assign r_V_177_fu_976_p1 = $unsigned(tmp_68_fu_936_p4);
assign r_V_179_fu_1044_p1 = $signed(tmp_71_reg_2080);
assign r_V_180_fu_1052_p1 = $unsigned(tmp_70_reg_2074);
assign r_V_182_fu_1117_p1 = $signed(tmp_73_fu_1107_p4);
assign r_V_183_fu_1127_p1 = $unsigned(tmp_72_fu_1087_p4);
assign r_V_185_fu_1195_p1 = $signed(tmp_75_reg_2115);
assign r_V_186_fu_1203_p1 = $unsigned(tmp_74_reg_2109);
assign r_V_188_fu_1268_p1 = $signed(tmp_77_fu_1258_p4);
assign r_V_189_fu_1278_p1 = $unsigned(tmp_76_fu_1238_p4);
assign r_V_191_fu_1346_p1 = $signed(tmp_79_reg_2150);
assign r_V_192_fu_1354_p1 = $unsigned(tmp_78_reg_2144);
assign r_V_194_fu_1419_p1 = $signed(tmp_81_fu_1409_p4);
assign r_V_195_fu_1429_p1 = $unsigned(tmp_80_fu_1389_p4);
assign r_V_197_fu_1497_p1 = $signed(tmp_83_reg_2185);
assign r_V_198_fu_1505_p1 = $unsigned(tmp_82_reg_2179);
assign r_V_199_fu_1550_p1 = $signed(tmp_84_fu_1540_p4);
assign tmp10_fu_1809_p0 = $signed(tmp12_fu_1799_p2);
assign tmp10_fu_1809_p2 = (tmp10_fu_1809_p0 + tmp11_fu_1783_p2);
assign tmp11_fu_1783_p2 = (p_Val2_503_v_cast_cast_fu_1659_p3 + p_Val2_510_v_cast_cast_fu_1666_p3);
assign tmp12_fu_1799_p0 = $signed(tmp13_fu_1789_p2);
assign tmp12_fu_1799_p2 = (tmp12_fu_1799_p0 + p_Val2_517_v_cast_cast_fu_1673_p3);
assign tmp13_fu_1789_p2 = (p_Val2_524_v_cast_cast_fu_1680_p3 + p_Val2_531_v_cast_cast_fu_1687_p3);
assign tmp14_fu_1841_p0 = $signed(tmp16_fu_1831_p2);
assign tmp14_fu_1841_p2 = (tmp14_fu_1841_p0 + tmp15_fu_1815_p2);
assign tmp15_fu_1815_p2 = (p_Val2_538_v_cast_cast_fu_1694_p3 + p_Val2_545_v_cast_cast_fu_1701_p3);
assign tmp16_fu_1831_p0 = $signed(tmp17_fu_1821_p2);
assign tmp16_fu_1831_p2 = (tmp16_fu_1831_p0 + p_Val2_552_v_cast_cast_fu_1708_p3);
assign tmp17_fu_1821_p2 = (p_Val2_559_v_cast_cast_fu_1715_p3 + p_Val2_562_v_cast_cast_fu_1722_p3);
assign tmp1_fu_1860_p0 = $signed(tmp5_reg_2205);
assign tmp1_fu_1860_p2 = (tmp1_fu_1860_p0 + tmp2_reg_2200);
assign tmp2_fu_1745_p0 = $signed(tmp4_fu_1735_p2);
assign tmp2_fu_1745_p2 = (tmp2_fu_1745_p0 + tmp3_fu_1729_p2);
assign tmp3_fu_1729_p2 = (p_Val2_295_fu_1596_p3 + p_Val2_447_v_cast_cast_fu_1603_p3);
assign tmp4_fu_1735_p2 = (p_Val2_454_v_cast_cast_fu_1610_p3 + p_Val2_461_v_cast_cast_fu_1617_p3);
assign tmp5_fu_1777_p0 = $signed(tmp7_fu_1767_p2);
assign tmp5_fu_1777_p2 = (tmp5_fu_1777_p0 + tmp6_fu_1751_p2);
assign tmp6_fu_1751_p2 = (p_Val2_468_v_cast_cast_fu_1624_p3 + p_Val2_475_v_cast_cast_fu_1631_p3);
assign tmp7_fu_1767_p0 = $signed(tmp8_fu_1757_p2);
assign tmp7_fu_1767_p2 = (tmp7_fu_1767_p0 + p_Val2_482_v_cast_cast_fu_1638_p3);
assign tmp8_fu_1757_p2 = (p_Val2_489_v_cast_cast_fu_1645_p3 + p_Val2_496_v_cast_cast_fu_1652_p3);
assign tmp9_fu_1851_p0 = $signed(tmp14_fu_1841_p2);
assign tmp9_fu_1851_p2 = (tmp9_fu_1851_p0 + tmp10_fu_1809_p2);
assign tmp_110_fu_211_p3 = y_iteration_V_59_fu_195_p3[ap_const_lv32_1F];
assign tmp_112_fu_324_p3 = y_iteration_V_62_fu_310_p3[ap_const_lv32_1F];
assign tmp_114_fu_475_p3 = y_iteration_V_64_fu_461_p3[ap_const_lv32_1F];
assign tmp_116_fu_626_p3 = y_iteration_V_66_fu_612_p3[ap_const_lv32_1F];
assign tmp_118_fu_777_p3 = y_iteration_V_68_fu_763_p3[ap_const_lv32_1F];
assign tmp_120_fu_928_p3 = y_iteration_V_70_fu_914_p3[ap_const_lv32_1F];
assign tmp_122_fu_1079_p3 = y_iteration_V_72_fu_1065_p3[ap_const_lv32_1F];
assign tmp_124_fu_1230_p3 = y_iteration_V_74_fu_1216_p3[ap_const_lv32_1F];
assign tmp_126_fu_1381_p3 = y_iteration_V_76_fu_1367_p3[ap_const_lv32_1F];
assign tmp_128_fu_1532_p3 = y_iteration_V_78_fu_1518_p3[ap_const_lv32_1F];
assign tmp_52_fu_332_p4 = {{y_iteration_V_62_fu_310_p3[ap_const_lv32_1F : ap_const_lv32_2]}};
assign tmp_53_fu_352_p4 = {{x_iteration_V_69_fu_317_p3[ap_const_lv32_1F : ap_const_lv32_2]}};
assign tmp_56_fu_483_p4 = {{y_iteration_V_64_fu_461_p3[ap_const_lv32_1F : ap_const_lv32_4]}};
assign tmp_57_fu_503_p4 = {{x_iteration_V_71_fu_468_p3[ap_const_lv32_1F : ap_const_lv32_4]}};
assign tmp_60_fu_634_p4 = {{y_iteration_V_66_fu_612_p3[ap_const_lv32_1F : ap_const_lv32_6]}};
assign tmp_61_fu_654_p4 = {{x_iteration_V_73_fu_619_p3[ap_const_lv32_1F : ap_const_lv32_6]}};
assign tmp_64_fu_785_p4 = {{y_iteration_V_68_fu_763_p3[ap_const_lv32_1F : ap_const_lv32_8]}};
assign tmp_65_fu_805_p4 = {{x_iteration_V_75_fu_770_p3[ap_const_lv32_1F : ap_const_lv32_8]}};
assign tmp_68_fu_936_p4 = {{y_iteration_V_70_fu_914_p3[ap_const_lv32_1F : ap_const_lv32_A]}};
assign tmp_69_fu_956_p4 = {{x_iteration_V_77_fu_921_p3[ap_const_lv32_1F : ap_const_lv32_A]}};
assign tmp_72_fu_1087_p4 = {{y_iteration_V_72_fu_1065_p3[ap_const_lv32_1F : ap_const_lv32_C]}};
assign tmp_73_fu_1107_p4 = {{x_iteration_V_79_fu_1072_p3[ap_const_lv32_1F : ap_const_lv32_C]}};
assign tmp_76_fu_1238_p4 = {{y_iteration_V_74_fu_1216_p3[ap_const_lv32_1F : ap_const_lv32_E]}};
assign tmp_77_fu_1258_p4 = {{x_iteration_V_81_fu_1223_p3[ap_const_lv32_1F : ap_const_lv32_E]}};
assign tmp_80_fu_1389_p4 = {{y_iteration_V_76_fu_1367_p3[ap_const_lv32_1F : ap_const_lv32_10]}};
assign tmp_81_fu_1409_p4 = {{x_iteration_V_83_fu_1374_p3[ap_const_lv32_1F : ap_const_lv32_10]}};
assign tmp_84_fu_1540_p4 = {{x_iteration_V_85_fu_1525_p3[ap_const_lv32_1F : ap_const_lv32_12]}};
assign tmp_fu_177_p2 = ($signed(x_V) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign x_iteration_V_13_fu_219_p2 = (x_iteration_V_67_fu_203_p3 - y_iteration_V_59_fu_195_p3);
assign x_iteration_V_16_fu_284_p1 = $signed(tmp_s_reg_1899);
assign x_iteration_V_16_fu_284_p2 = (x_iteration_V_68_reg_1886 - x_iteration_V_16_fu_284_p1);
assign x_iteration_V_17_fu_300_p2 = (x_iteration_V_68_reg_1886 + r_V_150_fu_297_p1);
assign x_iteration_V_19_fu_346_p1 = $signed(tmp_52_fu_332_p4);
assign x_iteration_V_19_fu_346_p2 = (x_iteration_V_69_fu_317_p3 - x_iteration_V_19_fu_346_p1);
assign x_iteration_V_20_fu_376_p2 = (x_iteration_V_69_fu_317_p3 + r_V_153_fu_372_p1);
assign x_iteration_V_22_fu_435_p1 = $signed(tmp_54_reg_1934);
assign x_iteration_V_22_fu_435_p2 = (x_iteration_V_70_reg_1921 - x_iteration_V_22_fu_435_p1);
assign x_iteration_V_23_fu_451_p2 = (x_iteration_V_70_reg_1921 + r_V_156_fu_448_p1);
assign x_iteration_V_25_fu_497_p1 = $signed(tmp_56_fu_483_p4);
assign x_iteration_V_25_fu_497_p2 = (x_iteration_V_71_fu_468_p3 - x_iteration_V_25_fu_497_p1);
assign x_iteration_V_26_fu_527_p2 = (x_iteration_V_71_fu_468_p3 + r_V_159_fu_523_p1);
assign x_iteration_V_28_fu_586_p1 = $signed(tmp_58_reg_1969);
assign x_iteration_V_28_fu_586_p2 = (x_iteration_V_72_reg_1956 - x_iteration_V_28_fu_586_p1);
assign x_iteration_V_29_fu_602_p2 = (x_iteration_V_72_reg_1956 + r_V_162_fu_599_p1);
assign x_iteration_V_31_fu_648_p1 = $signed(tmp_60_fu_634_p4);
assign x_iteration_V_31_fu_648_p2 = (x_iteration_V_73_fu_619_p3 - x_iteration_V_31_fu_648_p1);
assign x_iteration_V_32_fu_678_p2 = (x_iteration_V_73_fu_619_p3 + r_V_165_fu_674_p1);
assign x_iteration_V_34_fu_737_p1 = $signed(tmp_62_reg_2004);
assign x_iteration_V_34_fu_737_p2 = (x_iteration_V_74_reg_1991 - x_iteration_V_34_fu_737_p1);
assign x_iteration_V_35_fu_753_p2 = (x_iteration_V_74_reg_1991 + r_V_168_fu_750_p1);
assign x_iteration_V_37_fu_799_p1 = $signed(tmp_64_fu_785_p4);
assign x_iteration_V_37_fu_799_p2 = (x_iteration_V_75_fu_770_p3 - x_iteration_V_37_fu_799_p1);
assign x_iteration_V_38_fu_829_p2 = (x_iteration_V_75_fu_770_p3 + r_V_171_fu_825_p1);
assign x_iteration_V_40_fu_888_p1 = $signed(tmp_66_reg_2039);
assign x_iteration_V_40_fu_888_p2 = (x_iteration_V_76_reg_2026 - x_iteration_V_40_fu_888_p1);
assign x_iteration_V_41_fu_904_p2 = (x_iteration_V_76_reg_2026 + r_V_174_fu_901_p1);
assign x_iteration_V_43_fu_950_p1 = $signed(tmp_68_fu_936_p4);
assign x_iteration_V_43_fu_950_p2 = (x_iteration_V_77_fu_921_p3 - x_iteration_V_43_fu_950_p1);
assign x_iteration_V_44_fu_980_p2 = (x_iteration_V_77_fu_921_p3 + r_V_177_fu_976_p1);
assign x_iteration_V_46_fu_1039_p1 = $signed(tmp_70_reg_2074);
assign x_iteration_V_46_fu_1039_p2 = (x_iteration_V_78_reg_2061 - x_iteration_V_46_fu_1039_p1);
assign x_iteration_V_47_fu_1055_p2 = (x_iteration_V_78_reg_2061 + r_V_180_fu_1052_p1);
assign x_iteration_V_49_fu_1101_p1 = $signed(tmp_72_fu_1087_p4);
assign x_iteration_V_49_fu_1101_p2 = (x_iteration_V_79_fu_1072_p3 - x_iteration_V_49_fu_1101_p1);
assign x_iteration_V_50_fu_1131_p2 = (x_iteration_V_79_fu_1072_p3 + r_V_183_fu_1127_p1);
assign x_iteration_V_52_fu_1190_p1 = $signed(tmp_74_reg_2109);
assign x_iteration_V_52_fu_1190_p2 = (x_iteration_V_80_reg_2096 - x_iteration_V_52_fu_1190_p1);
assign x_iteration_V_53_fu_1206_p2 = (x_iteration_V_80_reg_2096 + r_V_186_fu_1203_p1);
assign x_iteration_V_55_fu_1252_p1 = $signed(tmp_76_fu_1238_p4);
assign x_iteration_V_55_fu_1252_p2 = (x_iteration_V_81_fu_1223_p3 - x_iteration_V_55_fu_1252_p1);
assign x_iteration_V_56_fu_1282_p2 = (x_iteration_V_81_fu_1223_p3 + r_V_189_fu_1278_p1);
assign x_iteration_V_58_fu_1341_p1 = $signed(tmp_78_reg_2144);
assign x_iteration_V_58_fu_1341_p2 = (x_iteration_V_82_reg_2131 - x_iteration_V_58_fu_1341_p1);
assign x_iteration_V_59_fu_1357_p2 = (x_iteration_V_82_reg_2131 + r_V_192_fu_1354_p1);
assign x_iteration_V_61_fu_1403_p1 = $signed(tmp_80_fu_1389_p4);
assign x_iteration_V_61_fu_1403_p2 = (x_iteration_V_83_fu_1374_p3 - x_iteration_V_61_fu_1403_p1);
assign x_iteration_V_62_fu_1433_p2 = (x_iteration_V_83_fu_1374_p3 + r_V_195_fu_1429_p1);
assign x_iteration_V_64_fu_1492_p1 = $signed(tmp_82_reg_2179);
assign x_iteration_V_64_fu_1492_p2 = (x_iteration_V_84_reg_2166 - x_iteration_V_64_fu_1492_p1);
assign x_iteration_V_65_fu_1508_p2 = (x_iteration_V_84_reg_2166 + r_V_198_fu_1505_p1);
assign x_iteration_V_67_fu_203_p3 = ((tmp_fu_177_p2)? x_V: x_iteration_V_fu_183_p2);
assign x_iteration_V_68_fu_245_p3 = ((tmp_110_fu_211_p3)? x_iteration_V_13_fu_219_p2: y_iteration_V_60_fu_225_p2);
assign x_iteration_V_69_fu_317_p3 = ((tmp_111_reg_1892)? x_iteration_V_16_fu_284_p2: x_iteration_V_17_fu_300_p2);
assign x_iteration_V_70_fu_396_p3 = ((tmp_112_fu_324_p3)? x_iteration_V_19_fu_346_p2: x_iteration_V_20_fu_376_p2);
assign x_iteration_V_71_fu_468_p3 = ((tmp_113_reg_1927)? x_iteration_V_22_fu_435_p2: x_iteration_V_23_fu_451_p2);
assign x_iteration_V_72_fu_547_p3 = ((tmp_114_fu_475_p3)? x_iteration_V_25_fu_497_p2: x_iteration_V_26_fu_527_p2);
assign x_iteration_V_73_fu_619_p3 = ((tmp_115_reg_1962)? x_iteration_V_28_fu_586_p2: x_iteration_V_29_fu_602_p2);
assign x_iteration_V_74_fu_698_p3 = ((tmp_116_fu_626_p3)? x_iteration_V_31_fu_648_p2: x_iteration_V_32_fu_678_p2);
assign x_iteration_V_75_fu_770_p3 = ((tmp_117_reg_1997)? x_iteration_V_34_fu_737_p2: x_iteration_V_35_fu_753_p2);
assign x_iteration_V_76_fu_849_p3 = ((tmp_118_fu_777_p3)? x_iteration_V_37_fu_799_p2: x_iteration_V_38_fu_829_p2);
assign x_iteration_V_77_fu_921_p3 = ((tmp_119_reg_2032)? x_iteration_V_40_fu_888_p2: x_iteration_V_41_fu_904_p2);
assign x_iteration_V_78_fu_1000_p3 = ((tmp_120_fu_928_p3)? x_iteration_V_43_fu_950_p2: x_iteration_V_44_fu_980_p2);
assign x_iteration_V_79_fu_1072_p3 = ((tmp_121_reg_2067)? x_iteration_V_46_fu_1039_p2: x_iteration_V_47_fu_1055_p2);
assign x_iteration_V_80_fu_1151_p3 = ((tmp_122_fu_1079_p3)? x_iteration_V_49_fu_1101_p2: x_iteration_V_50_fu_1131_p2);
assign x_iteration_V_81_fu_1223_p3 = ((tmp_123_reg_2102)? x_iteration_V_52_fu_1190_p2: x_iteration_V_53_fu_1206_p2);
assign x_iteration_V_82_fu_1302_p3 = ((tmp_124_fu_1230_p3)? x_iteration_V_55_fu_1252_p2: x_iteration_V_56_fu_1282_p2);
assign x_iteration_V_83_fu_1374_p3 = ((tmp_125_reg_2137)? x_iteration_V_58_fu_1341_p2: x_iteration_V_59_fu_1357_p2);
assign x_iteration_V_84_fu_1453_p3 = ((tmp_126_fu_1381_p3)? x_iteration_V_61_fu_1403_p2: x_iteration_V_62_fu_1433_p2);
assign x_iteration_V_85_fu_1525_p3 = ((tmp_127_reg_2172)? x_iteration_V_64_fu_1492_p2: x_iteration_V_65_fu_1508_p2);
assign x_iteration_V_fu_183_p2 = (ap_const_lv32_0 - x_V);
assign y_iteration_V_11_fu_443_p1 = r_V_155_fu_440_p1;
assign y_iteration_V_11_fu_443_p2 = (y_iteration_V_63_reg_1915 + y_iteration_V_11_fu_443_p1);
assign y_iteration_V_12_fu_456_p1 = r_V_155_fu_440_p1;
assign y_iteration_V_12_fu_456_p2 = (y_iteration_V_63_reg_1915 - y_iteration_V_12_fu_456_p1);
assign y_iteration_V_14_fu_517_p1 = r_V_158_fu_513_p1;
assign y_iteration_V_14_fu_517_p2 = (y_iteration_V_64_fu_461_p3 + y_iteration_V_14_fu_517_p1);
assign y_iteration_V_15_fu_533_p1 = r_V_158_fu_513_p1;
assign y_iteration_V_15_fu_533_p2 = (y_iteration_V_64_fu_461_p3 - y_iteration_V_15_fu_533_p1);
assign y_iteration_V_17_fu_594_p1 = r_V_161_fu_591_p1;
assign y_iteration_V_17_fu_594_p2 = (y_iteration_V_65_reg_1950 + y_iteration_V_17_fu_594_p1);
assign y_iteration_V_18_fu_607_p1 = r_V_161_fu_591_p1;
assign y_iteration_V_18_fu_607_p2 = (y_iteration_V_65_reg_1950 - y_iteration_V_18_fu_607_p1);
assign y_iteration_V_20_fu_668_p1 = r_V_164_fu_664_p1;
assign y_iteration_V_20_fu_668_p2 = (y_iteration_V_66_fu_612_p3 + y_iteration_V_20_fu_668_p1);
assign y_iteration_V_21_fu_684_p1 = r_V_164_fu_664_p1;
assign y_iteration_V_21_fu_684_p2 = (y_iteration_V_66_fu_612_p3 - y_iteration_V_21_fu_684_p1);
assign y_iteration_V_23_fu_745_p1 = r_V_167_fu_742_p1;
assign y_iteration_V_23_fu_745_p2 = (y_iteration_V_67_reg_1985 + y_iteration_V_23_fu_745_p1);
assign y_iteration_V_24_fu_758_p1 = r_V_167_fu_742_p1;
assign y_iteration_V_24_fu_758_p2 = (y_iteration_V_67_reg_1985 - y_iteration_V_24_fu_758_p1);
assign y_iteration_V_26_fu_819_p1 = r_V_170_fu_815_p1;
assign y_iteration_V_26_fu_819_p2 = (y_iteration_V_68_fu_763_p3 + y_iteration_V_26_fu_819_p1);
assign y_iteration_V_27_fu_835_p1 = r_V_170_fu_815_p1;
assign y_iteration_V_27_fu_835_p2 = (y_iteration_V_68_fu_763_p3 - y_iteration_V_27_fu_835_p1);
assign y_iteration_V_29_fu_896_p1 = r_V_173_fu_893_p1;
assign y_iteration_V_29_fu_896_p2 = (y_iteration_V_69_reg_2020 + y_iteration_V_29_fu_896_p1);
assign y_iteration_V_30_fu_909_p1 = r_V_173_fu_893_p1;
assign y_iteration_V_30_fu_909_p2 = (y_iteration_V_69_reg_2020 - y_iteration_V_30_fu_909_p1);
assign y_iteration_V_32_fu_970_p1 = r_V_176_fu_966_p1;
assign y_iteration_V_32_fu_970_p2 = (y_iteration_V_70_fu_914_p3 + y_iteration_V_32_fu_970_p1);
assign y_iteration_V_33_fu_986_p1 = r_V_176_fu_966_p1;
assign y_iteration_V_33_fu_986_p2 = (y_iteration_V_70_fu_914_p3 - y_iteration_V_33_fu_986_p1);
assign y_iteration_V_35_fu_1047_p1 = r_V_179_fu_1044_p1;
assign y_iteration_V_35_fu_1047_p2 = (y_iteration_V_71_reg_2055 + y_iteration_V_35_fu_1047_p1);
assign y_iteration_V_36_fu_1060_p1 = r_V_179_fu_1044_p1;
assign y_iteration_V_36_fu_1060_p2 = (y_iteration_V_71_reg_2055 - y_iteration_V_36_fu_1060_p1);
assign y_iteration_V_38_fu_1121_p1 = r_V_182_fu_1117_p1;
assign y_iteration_V_38_fu_1121_p2 = (y_iteration_V_72_fu_1065_p3 + y_iteration_V_38_fu_1121_p1);
assign y_iteration_V_39_fu_1137_p1 = r_V_182_fu_1117_p1;
assign y_iteration_V_39_fu_1137_p2 = (y_iteration_V_72_fu_1065_p3 - y_iteration_V_39_fu_1137_p1);
assign y_iteration_V_3_fu_231_p2 = (y_iteration_V_59_fu_195_p3 - x_iteration_V_67_fu_203_p3);
assign y_iteration_V_41_fu_1198_p1 = r_V_185_fu_1195_p1;
assign y_iteration_V_41_fu_1198_p2 = (y_iteration_V_73_reg_2090 + y_iteration_V_41_fu_1198_p1);
assign y_iteration_V_42_fu_1211_p1 = r_V_185_fu_1195_p1;
assign y_iteration_V_42_fu_1211_p2 = (y_iteration_V_73_reg_2090 - y_iteration_V_42_fu_1211_p1);
assign y_iteration_V_44_fu_1272_p1 = r_V_188_fu_1268_p1;
assign y_iteration_V_44_fu_1272_p2 = (y_iteration_V_74_fu_1216_p3 + y_iteration_V_44_fu_1272_p1);
assign y_iteration_V_45_fu_1288_p1 = r_V_188_fu_1268_p1;
assign y_iteration_V_45_fu_1288_p2 = (y_iteration_V_74_fu_1216_p3 - y_iteration_V_45_fu_1288_p1);
assign y_iteration_V_47_fu_1349_p1 = r_V_191_fu_1346_p1;
assign y_iteration_V_47_fu_1349_p2 = (y_iteration_V_75_reg_2125 + y_iteration_V_47_fu_1349_p1);
assign y_iteration_V_48_fu_1362_p1 = r_V_191_fu_1346_p1;
assign y_iteration_V_48_fu_1362_p2 = (y_iteration_V_75_reg_2125 - y_iteration_V_48_fu_1362_p1);
assign y_iteration_V_50_fu_1423_p1 = r_V_194_fu_1419_p1;
assign y_iteration_V_50_fu_1423_p2 = (y_iteration_V_76_fu_1367_p3 + y_iteration_V_50_fu_1423_p1);
assign y_iteration_V_51_fu_1439_p1 = r_V_194_fu_1419_p1;
assign y_iteration_V_51_fu_1439_p2 = (y_iteration_V_76_fu_1367_p3 - y_iteration_V_51_fu_1439_p1);
assign y_iteration_V_53_fu_1500_p1 = r_V_197_fu_1497_p1;
assign y_iteration_V_53_fu_1500_p2 = (y_iteration_V_77_reg_2160 + y_iteration_V_53_fu_1500_p1);
assign y_iteration_V_54_fu_1513_p1 = r_V_197_fu_1497_p1;
assign y_iteration_V_54_fu_1513_p2 = (y_iteration_V_77_reg_2160 - y_iteration_V_54_fu_1513_p1);
assign y_iteration_V_56_fu_1554_p1 = r_V_199_fu_1550_p1;
assign y_iteration_V_56_fu_1554_p2 = (y_iteration_V_78_fu_1518_p3 + y_iteration_V_56_fu_1554_p1);
assign y_iteration_V_57_fu_1560_p1 = r_V_199_fu_1550_p1;
assign y_iteration_V_57_fu_1560_p2 = (y_iteration_V_78_fu_1518_p3 - y_iteration_V_57_fu_1560_p1);
assign y_iteration_V_59_fu_195_p3 = ((tmp_fu_177_p2)? y_V: y_iteration_V_fu_189_p2);
assign y_iteration_V_5_fu_292_p1 = r_V_149_fu_289_p1;
assign y_iteration_V_5_fu_292_p2 = (y_iteration_V_61_reg_1880 + y_iteration_V_5_fu_292_p1);
assign y_iteration_V_60_fu_225_p2 = (x_iteration_V_67_fu_203_p3 + y_iteration_V_59_fu_195_p3);
assign y_iteration_V_61_fu_237_p3 = ((tmp_110_fu_211_p3)? y_iteration_V_60_fu_225_p2: y_iteration_V_3_fu_231_p2);
assign y_iteration_V_62_fu_310_p3 = ((tmp_111_reg_1892)? y_iteration_V_5_fu_292_p2: y_iteration_V_6_fu_305_p2);
assign y_iteration_V_63_fu_388_p3 = ((tmp_112_fu_324_p3)? y_iteration_V_8_fu_366_p2: y_iteration_V_9_fu_382_p2);
assign y_iteration_V_64_fu_461_p3 = ((tmp_113_reg_1927)? y_iteration_V_11_fu_443_p2: y_iteration_V_12_fu_456_p2);
assign y_iteration_V_65_fu_539_p3 = ((tmp_114_fu_475_p3)? y_iteration_V_14_fu_517_p2: y_iteration_V_15_fu_533_p2);
assign y_iteration_V_66_fu_612_p3 = ((tmp_115_reg_1962)? y_iteration_V_17_fu_594_p2: y_iteration_V_18_fu_607_p2);
assign y_iteration_V_67_fu_690_p3 = ((tmp_116_fu_626_p3)? y_iteration_V_20_fu_668_p2: y_iteration_V_21_fu_684_p2);
assign y_iteration_V_68_fu_763_p3 = ((tmp_117_reg_1997)? y_iteration_V_23_fu_745_p2: y_iteration_V_24_fu_758_p2);
assign y_iteration_V_69_fu_841_p3 = ((tmp_118_fu_777_p3)? y_iteration_V_26_fu_819_p2: y_iteration_V_27_fu_835_p2);
assign y_iteration_V_6_fu_305_p1 = r_V_149_fu_289_p1;
assign y_iteration_V_6_fu_305_p2 = (y_iteration_V_61_reg_1880 - y_iteration_V_6_fu_305_p1);
assign y_iteration_V_70_fu_914_p3 = ((tmp_119_reg_2032)? y_iteration_V_29_fu_896_p2: y_iteration_V_30_fu_909_p2);
assign y_iteration_V_71_fu_992_p3 = ((tmp_120_fu_928_p3)? y_iteration_V_32_fu_970_p2: y_iteration_V_33_fu_986_p2);
assign y_iteration_V_72_fu_1065_p3 = ((tmp_121_reg_2067)? y_iteration_V_35_fu_1047_p2: y_iteration_V_36_fu_1060_p2);
assign y_iteration_V_73_fu_1143_p3 = ((tmp_122_fu_1079_p3)? y_iteration_V_38_fu_1121_p2: y_iteration_V_39_fu_1137_p2);
assign y_iteration_V_74_fu_1216_p3 = ((tmp_123_reg_2102)? y_iteration_V_41_fu_1198_p2: y_iteration_V_42_fu_1211_p2);
assign y_iteration_V_75_fu_1294_p3 = ((tmp_124_fu_1230_p3)? y_iteration_V_44_fu_1272_p2: y_iteration_V_45_fu_1288_p2);
assign y_iteration_V_76_fu_1367_p3 = ((tmp_125_reg_2137)? y_iteration_V_47_fu_1349_p2: y_iteration_V_48_fu_1362_p2);
assign y_iteration_V_77_fu_1445_p3 = ((tmp_126_fu_1381_p3)? y_iteration_V_50_fu_1423_p2: y_iteration_V_51_fu_1439_p2);
assign y_iteration_V_78_fu_1518_p3 = ((tmp_127_reg_2172)? y_iteration_V_53_fu_1500_p2: y_iteration_V_54_fu_1513_p2);
assign y_iteration_V_79_fu_1566_p3 = ((tmp_128_fu_1532_p3)? y_iteration_V_56_fu_1554_p2: y_iteration_V_57_fu_1560_p2);
assign y_iteration_V_8_fu_366_p1 = r_V_152_fu_362_p1;
assign y_iteration_V_8_fu_366_p2 = (y_iteration_V_62_fu_310_p3 + y_iteration_V_8_fu_366_p1);
assign y_iteration_V_9_fu_382_p1 = r_V_152_fu_362_p1;
assign y_iteration_V_9_fu_382_p2 = (y_iteration_V_62_fu_310_p3 - y_iteration_V_9_fu_382_p1);
assign y_iteration_V_fu_189_p2 = (ap_const_lv32_0 - y_V);
always @ (posedge ap_clk)
begin
    tmp2_reg_2200[0] <= 1'b1;
    tmp5_reg_2205[0] <= 1'b0;
    tmp9_reg_2210[0] <= 1'b0;
end



endmodule //cordic_atan

