|CPU
inputWire[0] => inputWire[0].IN1
inputWire[1] => inputWire[1].IN1
inputWire[2] => inputWire[2].IN1
inputWire[3] => inputWire[3].IN1
inputWire[4] => inputWire[4].IN1
inputWire[5] => inputWire[5].IN1
inputWire[6] => inputWire[6].IN1
inputWire[7] => inputWire[7].IN1
inputWire[8] => inputWire[8].IN1
inputWire[9] => inputWire[9].IN1
inputWire[10] => inputWire[10].IN1
inputWire[11] => inputWire[11].IN1
inputWire[12] => inputWire[12].IN1
inputWire[13] => inputWire[13].IN1
inputWire[14] => inputWire[14].IN1
inputWire[15] => inputWire[15].IN1
outputWire[0] << newStep4:UUT.outputWire
outputWire[1] << newStep4:UUT.outputWire
outputWire[2] << newStep4:UUT.outputWire
outputWire[3] << newStep4:UUT.outputWire
outputWire[4] << newStep4:UUT.outputWire
outputWire[5] << newStep4:UUT.outputWire
outputWire[6] << newStep4:UUT.outputWire
outputWire[7] << newStep4:UUT.outputWire
outputWire[8] << newStep4:UUT.outputWire
outputWire[9] << newStep4:UUT.outputWire
outputWire[10] << newStep4:UUT.outputWire
outputWire[11] << newStep4:UUT.outputWire
outputWire[12] << newStep4:UUT.outputWire
outputWire[13] << newStep4:UUT.outputWire
outputWire[14] << newStep4:UUT.outputWire
outputWire[15] << newStep4:UUT.outputWire
reset => reset.IN2
CLK => CLK.IN2


|CPU|newStep4:UUT
immShift[0] => immShift[0].IN1
immShift[1] => immShift[1].IN1
ALUOp[0] => ALUOp[0].IN1
ALUOp[1] => ALUOp[1].IN1
ALUOp[2] => ALUOp[2].IN1
writeEnable => writeEnable.IN1
numBits[0] => numBits[0].IN1
numBits[1] => numBits[1].IN1
memAddrSel => memAddrSel.IN1
ALUSrcA => ALUSrcA.IN1
ALUSrcB => ALUSrcB.IN1
memEnableRead => memEnableRead.IN1
memEnableWrite => memEnableWrite.IN1
PCWriteEnable => PCWriteEnable.IN1
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
PCSource => PCIn.OUTPUTSELECT
regDataWrite[0] => regDataWrite[0].IN1
regDataWrite[1] => regDataWrite[1].IN1
regDataWrite[2] => regDataWrite[2].IN1
DOrS => ~NO_FANOUT~
IRWrite => IRWrite.IN1
reset => reset.IN2
CLK => CLK.IN2
inputWire[0] => inputWire[0].IN1
inputWire[1] => inputWire[1].IN1
inputWire[2] => inputWire[2].IN1
inputWire[3] => inputWire[3].IN1
inputWire[4] => inputWire[4].IN1
inputWire[5] => inputWire[5].IN1
inputWire[6] => inputWire[6].IN1
inputWire[7] => inputWire[7].IN1
inputWire[8] => inputWire[8].IN1
inputWire[9] => inputWire[9].IN1
inputWire[10] => inputWire[10].IN1
inputWire[11] => inputWire[11].IN1
inputWire[12] => inputWire[12].IN1
inputWire[13] => inputWire[13].IN1
inputWire[14] => inputWire[14].IN1
inputWire[15] => inputWire[15].IN1
op[0] <= newStep3:UUT.Op
op[1] <= newStep3:UUT.Op
op[2] <= newStep3:UUT.Op
op[3] <= newStep3:UUT.Op
cmpRst[0] <= comparator:comp.dout
cmpRst[1] <= comparator:comp.dout
outputWire[0] <= newStep3:UUT.outputWire
outputWire[1] <= newStep3:UUT.outputWire
outputWire[2] <= newStep3:UUT.outputWire
outputWire[3] <= newStep3:UUT.outputWire
outputWire[4] <= newStep3:UUT.outputWire
outputWire[5] <= newStep3:UUT.outputWire
outputWire[6] <= newStep3:UUT.outputWire
outputWire[7] <= newStep3:UUT.outputWire
outputWire[8] <= newStep3:UUT.outputWire
outputWire[9] <= newStep3:UUT.outputWire
outputWire[10] <= newStep3:UUT.outputWire
outputWire[11] <= newStep3:UUT.outputWire
outputWire[12] <= newStep3:UUT.outputWire
outputWire[13] <= newStep3:UUT.outputWire
outputWire[14] <= newStep3:UUT.outputWire
outputWire[15] <= newStep3:UUT.outputWire


|CPU|newStep4:UUT|newStep3:UUT
CLK => CLK.IN3
ALUOp[0] => ALUOp[0].IN1
ALUOp[1] => ALUOp[1].IN1
ALUOp[2] => ALUOp[2].IN1
ALUSrcA => ALUSrcA.IN1
ALUSrcB => ALUSrcB.IN1
reset => reset.IN3
writeEnable => writeEnable.IN1
immShift[0] => immShift[0].IN1
immShift[1] => immShift[1].IN1
numBits[0] => numBits[0].IN1
numBits[1] => numBits[1].IN1
IRWrite => IRWrite.IN1
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableRead => MDRIn.OUTPUTSELECT
memEnableWrite => memEnableWrite.IN1
inputWire[0] => inputWire[0].IN1
inputWire[1] => inputWire[1].IN1
inputWire[2] => inputWire[2].IN1
inputWire[3] => inputWire[3].IN1
inputWire[4] => inputWire[4].IN1
inputWire[5] => inputWire[5].IN1
inputWire[6] => inputWire[6].IN1
inputWire[7] => inputWire[7].IN1
inputWire[8] => inputWire[8].IN1
inputWire[9] => inputWire[9].IN1
inputWire[10] => inputWire[10].IN1
inputWire[11] => inputWire[11].IN1
inputWire[12] => inputWire[12].IN1
inputWire[13] => inputWire[13].IN1
inputWire[14] => inputWire[14].IN1
inputWire[15] => inputWire[15].IN1
memAddrSel => memAddr.OUTPUTSELECT
memAddrSel => memAddr.OUTPUTSELECT
memAddrSel => memAddr.OUTPUTSELECT
memAddrSel => memAddr.OUTPUTSELECT
memAddrSel => memAddr.OUTPUTSELECT
memAddrSel => memAddr.OUTPUTSELECT
memAddrSel => memAddr.OUTPUTSELECT
memAddrSel => memAddr.OUTPUTSELECT
memAddrSel => memAddr.OUTPUTSELECT
memAddrSel => memAddr.OUTPUTSELECT
memAddrSel => memAddr.OUTPUTSELECT
memAddrSel => memAddr.OUTPUTSELECT
memAddrSel => memAddr.OUTPUTSELECT
memAddrSel => memAddr.OUTPUTSELECT
memAddrSel => memAddr.OUTPUTSELECT
regDataWrite[0] => Equal0.IN31
regDataWrite[0] => Equal1.IN0
regDataWrite[0] => Equal2.IN31
regDataWrite[0] => Equal3.IN1
regDataWrite[0] => Equal4.IN31
regDataWrite[1] => Equal0.IN30
regDataWrite[1] => Equal1.IN31
regDataWrite[1] => Equal2.IN0
regDataWrite[1] => Equal3.IN0
regDataWrite[1] => Equal4.IN30
regDataWrite[2] => Equal0.IN29
regDataWrite[2] => Equal1.IN30
regDataWrite[2] => Equal2.IN30
regDataWrite[2] => Equal3.IN31
regDataWrite[2] => Equal4.IN0
compOut[0] => dataWrite.DATAB
compOut[1] => dataWrite.DATAB
compOut[2] => dataWrite.DATAB
compOut[3] => dataWrite.DATAB
compOut[4] => dataWrite.DATAB
compOut[5] => dataWrite.DATAB
compOut[6] => dataWrite.DATAB
compOut[7] => dataWrite.DATAB
compOut[8] => dataWrite.DATAB
compOut[9] => dataWrite.DATAB
compOut[10] => dataWrite.DATAB
compOut[11] => dataWrite.DATAB
compOut[12] => dataWrite.DATAB
compOut[13] => dataWrite.DATAB
compOut[14] => dataWrite.DATAB
compOut[15] => dataWrite.DATAB
PC[0] => PC[0].IN1
PC[1] => PC[1].IN1
PC[2] => PC[2].IN1
PC[3] => PC[3].IN1
PC[4] => PC[4].IN1
PC[5] => PC[5].IN1
PC[6] => PC[6].IN1
PC[7] => PC[7].IN1
PC[8] => PC[8].IN1
PC[9] => PC[9].IN1
PC[10] => PC[10].IN1
PC[11] => PC[11].IN1
PC[12] => PC[12].IN1
PC[13] => PC[13].IN1
PC[14] => PC[14].IN1
PC[15] => PC[15].IN1
A[0] <= newStep2:UUT.A
A[1] <= newStep2:UUT.A
A[2] <= newStep2:UUT.A
A[3] <= newStep2:UUT.A
A[4] <= newStep2:UUT.A
A[5] <= newStep2:UUT.A
A[6] <= newStep2:UUT.A
A[7] <= newStep2:UUT.A
A[8] <= newStep2:UUT.A
A[9] <= newStep2:UUT.A
A[10] <= newStep2:UUT.A
A[11] <= newStep2:UUT.A
A[12] <= newStep2:UUT.A
A[13] <= newStep2:UUT.A
A[14] <= newStep2:UUT.A
A[15] <= newStep2:UUT.A
B[0] <= B[0].DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1].DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2].DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3].DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4].DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5].DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6].DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7].DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8].DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9].DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B[10].DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B[11].DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B[12].DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B[13].DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B[14].DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B[15].DB_MAX_OUTPUT_PORT_TYPE
ALUOut[0] <= newStep2:UUT.ALUOut
ALUOut[1] <= newStep2:UUT.ALUOut
ALUOut[2] <= newStep2:UUT.ALUOut
ALUOut[3] <= newStep2:UUT.ALUOut
ALUOut[4] <= newStep2:UUT.ALUOut
ALUOut[5] <= newStep2:UUT.ALUOut
ALUOut[6] <= newStep2:UUT.ALUOut
ALUOut[7] <= newStep2:UUT.ALUOut
ALUOut[8] <= newStep2:UUT.ALUOut
ALUOut[9] <= newStep2:UUT.ALUOut
ALUOut[10] <= newStep2:UUT.ALUOut
ALUOut[11] <= newStep2:UUT.ALUOut
ALUOut[12] <= newStep2:UUT.ALUOut
ALUOut[13] <= newStep2:UUT.ALUOut
ALUOut[14] <= newStep2:UUT.ALUOut
ALUOut[15] <= newStep2:UUT.ALUOut
Op[0] <= newStep2:UUT.Op
Op[1] <= newStep2:UUT.Op
Op[2] <= newStep2:UUT.Op
Op[3] <= newStep2:UUT.Op
outputWire[0] <= memory:memoryModule.outputWire
outputWire[1] <= memory:memoryModule.outputWire
outputWire[2] <= memory:memoryModule.outputWire
outputWire[3] <= memory:memoryModule.outputWire
outputWire[4] <= memory:memoryModule.outputWire
outputWire[5] <= memory:memoryModule.outputWire
outputWire[6] <= memory:memoryModule.outputWire
outputWire[7] <= memory:memoryModule.outputWire
outputWire[8] <= memory:memoryModule.outputWire
outputWire[9] <= memory:memoryModule.outputWire
outputWire[10] <= memory:memoryModule.outputWire
outputWire[11] <= memory:memoryModule.outputWire
outputWire[12] <= memory:memoryModule.outputWire
outputWire[13] <= memory:memoryModule.outputWire
outputWire[14] <= memory:memoryModule.outputWire
outputWire[15] <= memory:memoryModule.outputWire


|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT
CLK => CLK.IN3
ALUOp[0] => ALUOp[0].IN1
ALUOp[1] => ALUOp[1].IN1
ALUOp[2] => ALUOp[2].IN1
ALUSrcA => ALUSrcA.IN1
ALUSrcB => ALUSrcB.IN1
reset => reset.IN3
writeEnable => writeEnable.IN1
dataWrite[0] => dataWrite[0].IN1
dataWrite[1] => dataWrite[1].IN1
dataWrite[2] => dataWrite[2].IN1
dataWrite[3] => dataWrite[3].IN1
dataWrite[4] => dataWrite[4].IN1
dataWrite[5] => dataWrite[5].IN1
dataWrite[6] => dataWrite[6].IN1
dataWrite[7] => dataWrite[7].IN1
dataWrite[8] => dataWrite[8].IN1
dataWrite[9] => dataWrite[9].IN1
dataWrite[10] => dataWrite[10].IN1
dataWrite[11] => dataWrite[11].IN1
dataWrite[12] => dataWrite[12].IN1
dataWrite[13] => dataWrite[13].IN1
dataWrite[14] => dataWrite[14].IN1
dataWrite[15] => dataWrite[15].IN1
immShift[0] => immShift[0].IN1
immShift[1] => immShift[1].IN1
numBits[0] => numBits[0].IN1
numBits[1] => numBits[1].IN1
IRWrite => IRWrite.IN1
instruction[0] => instruction[0].IN1
instruction[1] => instruction[1].IN1
instruction[2] => instruction[2].IN1
instruction[3] => instruction[3].IN1
instruction[4] => instruction[4].IN1
instruction[5] => instruction[5].IN1
instruction[6] => instruction[6].IN1
instruction[7] => instruction[7].IN1
instruction[8] => instruction[8].IN1
instruction[9] => instruction[9].IN1
instruction[10] => instruction[10].IN1
instruction[11] => instruction[11].IN1
instruction[12] => instruction[12].IN1
instruction[13] => instruction[13].IN1
instruction[14] => instruction[14].IN1
instruction[15] => instruction[15].IN1
PC[0] => PC[0].IN1
PC[1] => PC[1].IN1
PC[2] => PC[2].IN1
PC[3] => PC[3].IN1
PC[4] => PC[4].IN1
PC[5] => PC[5].IN1
PC[6] => PC[6].IN1
PC[7] => PC[7].IN1
PC[8] => PC[8].IN1
PC[9] => PC[9].IN1
PC[10] => PC[10].IN1
PC[11] => PC[11].IN1
PC[12] => PC[12].IN1
PC[13] => PC[13].IN1
PC[14] => PC[14].IN1
PC[15] => PC[15].IN1
A[0] <= newStep1:UUT.A
A[1] <= newStep1:UUT.A
A[2] <= newStep1:UUT.A
A[3] <= newStep1:UUT.A
A[4] <= newStep1:UUT.A
A[5] <= newStep1:UUT.A
A[6] <= newStep1:UUT.A
A[7] <= newStep1:UUT.A
A[8] <= newStep1:UUT.A
A[9] <= newStep1:UUT.A
A[10] <= newStep1:UUT.A
A[11] <= newStep1:UUT.A
A[12] <= newStep1:UUT.A
A[13] <= newStep1:UUT.A
A[14] <= newStep1:UUT.A
A[15] <= newStep1:UUT.A
B[0] <= newStep1:UUT.B
B[1] <= newStep1:UUT.B
B[2] <= newStep1:UUT.B
B[3] <= newStep1:UUT.B
B[4] <= newStep1:UUT.B
B[5] <= newStep1:UUT.B
B[6] <= newStep1:UUT.B
B[7] <= newStep1:UUT.B
B[8] <= newStep1:UUT.B
B[9] <= newStep1:UUT.B
B[10] <= newStep1:UUT.B
B[11] <= newStep1:UUT.B
B[12] <= newStep1:UUT.B
B[13] <= newStep1:UUT.B
B[14] <= newStep1:UUT.B
B[15] <= newStep1:UUT.B
ALUOut[0] <= register:ALUOutReg.dout
ALUOut[1] <= register:ALUOutReg.dout
ALUOut[2] <= register:ALUOutReg.dout
ALUOut[3] <= register:ALUOutReg.dout
ALUOut[4] <= register:ALUOutReg.dout
ALUOut[5] <= register:ALUOutReg.dout
ALUOut[6] <= register:ALUOutReg.dout
ALUOut[7] <= register:ALUOutReg.dout
ALUOut[8] <= register:ALUOutReg.dout
ALUOut[9] <= register:ALUOutReg.dout
ALUOut[10] <= register:ALUOutReg.dout
ALUOut[11] <= register:ALUOutReg.dout
ALUOut[12] <= register:ALUOutReg.dout
ALUOut[13] <= register:ALUOutReg.dout
ALUOut[14] <= register:ALUOutReg.dout
ALUOut[15] <= register:ALUOutReg.dout
Op[0] <= instructionRegister:IR.Opcode
Op[1] <= instructionRegister:IR.Opcode
Op[2] <= instructionRegister:IR.Opcode
Op[3] <= instructionRegister:IR.Opcode
immediateGenerated[0] <= immediateGenerated[0].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[1] <= immediateGenerated[1].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[2] <= immediateGenerated[2].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[3] <= immediateGenerated[3].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[4] <= immediateGenerated[4].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[5] <= immediateGenerated[5].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[6] <= immediateGenerated[6].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[7] <= immediateGenerated[7].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[8] <= immediateGenerated[8].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[9] <= immediateGenerated[9].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[10] <= immediateGenerated[10].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[11] <= immediateGenerated[11].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[12] <= immediateGenerated[12].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[13] <= immediateGenerated[13].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[14] <= immediateGenerated[14].DB_MAX_OUTPUT_PORT_TYPE
immediateGenerated[15] <= immediateGenerated[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT
CLK => CLK.IN3
ALUOp[0] => ALUOp[0].IN1
ALUOp[1] => ALUOp[1].IN1
ALUOp[2] => ALUOp[2].IN1
immediate[0] => ALUB.DATAB
immediate[1] => ALUB.DATAB
immediate[2] => ALUB.DATAB
immediate[3] => ALUB.DATAB
immediate[4] => ALUB.DATAB
immediate[5] => ALUB.DATAB
immediate[6] => ALUB.DATAB
immediate[7] => ALUB.DATAB
immediate[8] => ALUB.DATAB
immediate[9] => ALUB.DATAB
immediate[10] => ALUB.DATAB
immediate[11] => ALUB.DATAB
immediate[12] => ALUB.DATAB
immediate[13] => ALUB.DATAB
immediate[14] => ALUB.DATAB
immediate[15] => ALUB.DATAB
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcA => ALUA.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
ALUSrcB => ALUB.OUTPUTSELECT
reset => reset.IN3
rdAddr[0] => rdAddr[0].IN1
rdAddr[1] => rdAddr[1].IN1
rdAddr[2] => rdAddr[2].IN1
rdAddr[3] => rdAddr[3].IN1
rs0Addr[0] => rs0Addr[0].IN1
rs0Addr[1] => rs0Addr[1].IN1
rs0Addr[2] => rs0Addr[2].IN1
rs0Addr[3] => rs0Addr[3].IN1
rs1Addr[0] => rs1Addr[0].IN1
rs1Addr[1] => rs1Addr[1].IN1
rs1Addr[2] => rs1Addr[2].IN1
rs1Addr[3] => rs1Addr[3].IN1
writeEnable => writeEnable.IN1
dataWrite[0] => dataWrite[0].IN1
dataWrite[1] => dataWrite[1].IN1
dataWrite[2] => dataWrite[2].IN1
dataWrite[3] => dataWrite[3].IN1
dataWrite[4] => dataWrite[4].IN1
dataWrite[5] => dataWrite[5].IN1
dataWrite[6] => dataWrite[6].IN1
dataWrite[7] => dataWrite[7].IN1
dataWrite[8] => dataWrite[8].IN1
dataWrite[9] => dataWrite[9].IN1
dataWrite[10] => dataWrite[10].IN1
dataWrite[11] => dataWrite[11].IN1
dataWrite[12] => dataWrite[12].IN1
dataWrite[13] => dataWrite[13].IN1
dataWrite[14] => dataWrite[14].IN1
dataWrite[15] => dataWrite[15].IN1
PC[0] => ALUA.DATAA
PC[1] => ALUA.DATAA
PC[2] => ALUA.DATAA
PC[3] => ALUA.DATAA
PC[4] => ALUA.DATAA
PC[5] => ALUA.DATAA
PC[6] => ALUA.DATAA
PC[7] => ALUA.DATAA
PC[8] => ALUA.DATAA
PC[9] => ALUA.DATAA
PC[10] => ALUA.DATAA
PC[11] => ALUA.DATAA
PC[12] => ALUA.DATAA
PC[13] => ALUA.DATAA
PC[14] => ALUA.DATAA
PC[15] => ALUA.DATAA
ALUOut[0] <= alu:ALU.ALUOut
ALUOut[1] <= alu:ALU.ALUOut
ALUOut[2] <= alu:ALU.ALUOut
ALUOut[3] <= alu:ALU.ALUOut
ALUOut[4] <= alu:ALU.ALUOut
ALUOut[5] <= alu:ALU.ALUOut
ALUOut[6] <= alu:ALU.ALUOut
ALUOut[7] <= alu:ALU.ALUOut
ALUOut[8] <= alu:ALU.ALUOut
ALUOut[9] <= alu:ALU.ALUOut
ALUOut[10] <= alu:ALU.ALUOut
ALUOut[11] <= alu:ALU.ALUOut
ALUOut[12] <= alu:ALU.ALUOut
ALUOut[13] <= alu:ALU.ALUOut
ALUOut[14] <= alu:ALU.ALUOut
ALUOut[15] <= alu:ALU.ALUOut
A[0] <= register:AReg.dout
A[1] <= register:AReg.dout
A[2] <= register:AReg.dout
A[3] <= register:AReg.dout
A[4] <= register:AReg.dout
A[5] <= register:AReg.dout
A[6] <= register:AReg.dout
A[7] <= register:AReg.dout
A[8] <= register:AReg.dout
A[9] <= register:AReg.dout
A[10] <= register:AReg.dout
A[11] <= register:AReg.dout
A[12] <= register:AReg.dout
A[13] <= register:AReg.dout
A[14] <= register:AReg.dout
A[15] <= register:AReg.dout
B[0] <= register:BReg.dout
B[1] <= register:BReg.dout
B[2] <= register:BReg.dout
B[3] <= register:BReg.dout
B[4] <= register:BReg.dout
B[5] <= register:BReg.dout
B[6] <= register:BReg.dout
B[7] <= register:BReg.dout
B[8] <= register:BReg.dout
B[9] <= register:BReg.dout
B[10] <= register:BReg.dout
B[11] <= register:BReg.dout
B[12] <= register:BReg.dout
B[13] <= register:BReg.dout
B[14] <= register:BReg.dout
B[15] <= register:BReg.dout


|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|alu:ALU
A[0] => Add0.IN16
A[0] => Add1.IN32
A[0] => ALUOut.IN0
A[0] => ALUOut.IN0
A[0] => ALUOut.IN0
A[0] => ShiftLeft0.IN16
A[0] => ShiftRight0.IN16
A[1] => Add0.IN15
A[1] => Add1.IN31
A[1] => ALUOut.IN0
A[1] => ALUOut.IN0
A[1] => ALUOut.IN0
A[1] => ShiftLeft0.IN15
A[1] => ShiftRight0.IN15
A[2] => Add0.IN14
A[2] => Add1.IN30
A[2] => ALUOut.IN0
A[2] => ALUOut.IN0
A[2] => ALUOut.IN0
A[2] => ShiftLeft0.IN14
A[2] => ShiftRight0.IN14
A[3] => Add0.IN13
A[3] => Add1.IN29
A[3] => ALUOut.IN0
A[3] => ALUOut.IN0
A[3] => ALUOut.IN0
A[3] => ShiftLeft0.IN13
A[3] => ShiftRight0.IN13
A[4] => Add0.IN12
A[4] => Add1.IN28
A[4] => ALUOut.IN0
A[4] => ALUOut.IN0
A[4] => ALUOut.IN0
A[4] => ShiftLeft0.IN12
A[4] => ShiftRight0.IN12
A[5] => Add0.IN11
A[5] => Add1.IN27
A[5] => ALUOut.IN0
A[5] => ALUOut.IN0
A[5] => ALUOut.IN0
A[5] => ShiftLeft0.IN11
A[5] => ShiftRight0.IN11
A[6] => Add0.IN10
A[6] => Add1.IN26
A[6] => ALUOut.IN0
A[6] => ALUOut.IN0
A[6] => ALUOut.IN0
A[6] => ShiftLeft0.IN10
A[6] => ShiftRight0.IN10
A[7] => Add0.IN9
A[7] => Add1.IN25
A[7] => ALUOut.IN0
A[7] => ALUOut.IN0
A[7] => ALUOut.IN0
A[7] => ShiftLeft0.IN9
A[7] => ShiftRight0.IN9
A[8] => Add0.IN8
A[8] => Add1.IN24
A[8] => ALUOut.IN0
A[8] => ALUOut.IN0
A[8] => ALUOut.IN0
A[8] => ShiftLeft0.IN8
A[8] => ShiftRight0.IN8
A[9] => Add0.IN7
A[9] => Add1.IN23
A[9] => ALUOut.IN0
A[9] => ALUOut.IN0
A[9] => ALUOut.IN0
A[9] => ShiftLeft0.IN7
A[9] => ShiftRight0.IN7
A[10] => Add0.IN6
A[10] => Add1.IN22
A[10] => ALUOut.IN0
A[10] => ALUOut.IN0
A[10] => ALUOut.IN0
A[10] => ShiftLeft0.IN6
A[10] => ShiftRight0.IN6
A[11] => Add0.IN5
A[11] => Add1.IN21
A[11] => ALUOut.IN0
A[11] => ALUOut.IN0
A[11] => ALUOut.IN0
A[11] => ShiftLeft0.IN5
A[11] => ShiftRight0.IN5
A[12] => Add0.IN4
A[12] => Add1.IN20
A[12] => ALUOut.IN0
A[12] => ALUOut.IN0
A[12] => ALUOut.IN0
A[12] => ShiftLeft0.IN4
A[12] => ShiftRight0.IN4
A[13] => Add0.IN3
A[13] => Add1.IN19
A[13] => ALUOut.IN0
A[13] => ALUOut.IN0
A[13] => ALUOut.IN0
A[13] => ShiftLeft0.IN3
A[13] => ShiftRight0.IN3
A[14] => Add0.IN2
A[14] => Add1.IN18
A[14] => ALUOut.IN0
A[14] => ALUOut.IN0
A[14] => ALUOut.IN0
A[14] => ShiftLeft0.IN2
A[14] => ShiftRight0.IN2
A[15] => Add0.IN1
A[15] => Add1.IN17
A[15] => ALUOut.IN0
A[15] => ALUOut.IN0
A[15] => ALUOut.IN0
A[15] => ShiftLeft0.IN1
A[15] => ShiftRight0.IN1
B[0] => Add0.IN32
B[0] => ALUOut.IN1
B[0] => ALUOut.IN1
B[0] => ALUOut.IN1
B[0] => ShiftLeft0.IN32
B[0] => ShiftRight0.IN32
B[0] => Add1.IN16
B[1] => Add0.IN31
B[1] => ALUOut.IN1
B[1] => ALUOut.IN1
B[1] => ALUOut.IN1
B[1] => ShiftLeft0.IN31
B[1] => ShiftRight0.IN31
B[1] => Add1.IN15
B[2] => Add0.IN30
B[2] => ALUOut.IN1
B[2] => ALUOut.IN1
B[2] => ALUOut.IN1
B[2] => ShiftLeft0.IN30
B[2] => ShiftRight0.IN30
B[2] => Add1.IN14
B[3] => Add0.IN29
B[3] => ALUOut.IN1
B[3] => ALUOut.IN1
B[3] => ALUOut.IN1
B[3] => ShiftLeft0.IN29
B[3] => ShiftRight0.IN29
B[3] => Add1.IN13
B[4] => Add0.IN28
B[4] => ALUOut.IN1
B[4] => ALUOut.IN1
B[4] => ALUOut.IN1
B[4] => ShiftLeft0.IN28
B[4] => ShiftRight0.IN28
B[4] => Add1.IN12
B[5] => Add0.IN27
B[5] => ALUOut.IN1
B[5] => ALUOut.IN1
B[5] => ALUOut.IN1
B[5] => ShiftLeft0.IN27
B[5] => ShiftRight0.IN27
B[5] => Add1.IN11
B[6] => Add0.IN26
B[6] => ALUOut.IN1
B[6] => ALUOut.IN1
B[6] => ALUOut.IN1
B[6] => ShiftLeft0.IN26
B[6] => ShiftRight0.IN26
B[6] => Add1.IN10
B[7] => Add0.IN25
B[7] => ALUOut.IN1
B[7] => ALUOut.IN1
B[7] => ALUOut.IN1
B[7] => ShiftLeft0.IN25
B[7] => ShiftRight0.IN25
B[7] => Add1.IN9
B[8] => Add0.IN24
B[8] => ALUOut.IN1
B[8] => ALUOut.IN1
B[8] => ALUOut.IN1
B[8] => ShiftLeft0.IN24
B[8] => ShiftRight0.IN24
B[8] => Add1.IN8
B[9] => Add0.IN23
B[9] => ALUOut.IN1
B[9] => ALUOut.IN1
B[9] => ALUOut.IN1
B[9] => ShiftLeft0.IN23
B[9] => ShiftRight0.IN23
B[9] => Add1.IN7
B[10] => Add0.IN22
B[10] => ALUOut.IN1
B[10] => ALUOut.IN1
B[10] => ALUOut.IN1
B[10] => ShiftLeft0.IN22
B[10] => ShiftRight0.IN22
B[10] => Add1.IN6
B[11] => Add0.IN21
B[11] => ALUOut.IN1
B[11] => ALUOut.IN1
B[11] => ALUOut.IN1
B[11] => ShiftLeft0.IN21
B[11] => ShiftRight0.IN21
B[11] => Add1.IN5
B[12] => Add0.IN20
B[12] => ALUOut.IN1
B[12] => ALUOut.IN1
B[12] => ALUOut.IN1
B[12] => ShiftLeft0.IN20
B[12] => ShiftRight0.IN20
B[12] => Add1.IN4
B[13] => Add0.IN19
B[13] => ALUOut.IN1
B[13] => ALUOut.IN1
B[13] => ALUOut.IN1
B[13] => ShiftLeft0.IN19
B[13] => ShiftRight0.IN19
B[13] => Add1.IN3
B[14] => Add0.IN18
B[14] => ALUOut.IN1
B[14] => ALUOut.IN1
B[14] => ALUOut.IN1
B[14] => ShiftLeft0.IN18
B[14] => ShiftRight0.IN18
B[14] => Add1.IN2
B[15] => Add0.IN17
B[15] => ALUOut.IN1
B[15] => ALUOut.IN1
B[15] => ALUOut.IN1
B[15] => ShiftLeft0.IN17
B[15] => ShiftRight0.IN17
B[15] => Add1.IN1
ALUOp[0] => Mux0.IN10
ALUOp[0] => Mux1.IN10
ALUOp[0] => Mux2.IN10
ALUOp[0] => Mux3.IN10
ALUOp[0] => Mux4.IN10
ALUOp[0] => Mux5.IN10
ALUOp[0] => Mux6.IN10
ALUOp[0] => Mux7.IN10
ALUOp[0] => Mux8.IN10
ALUOp[0] => Mux9.IN10
ALUOp[0] => Mux10.IN10
ALUOp[0] => Mux11.IN10
ALUOp[0] => Mux12.IN10
ALUOp[0] => Mux13.IN10
ALUOp[0] => Mux14.IN10
ALUOp[0] => Mux15.IN10
ALUOp[0] => Mux16.IN10
ALUOp[1] => Mux0.IN9
ALUOp[1] => Mux1.IN9
ALUOp[1] => Mux2.IN9
ALUOp[1] => Mux3.IN9
ALUOp[1] => Mux4.IN9
ALUOp[1] => Mux5.IN9
ALUOp[1] => Mux6.IN9
ALUOp[1] => Mux7.IN9
ALUOp[1] => Mux8.IN9
ALUOp[1] => Mux9.IN9
ALUOp[1] => Mux10.IN9
ALUOp[1] => Mux11.IN9
ALUOp[1] => Mux12.IN9
ALUOp[1] => Mux13.IN9
ALUOp[1] => Mux14.IN9
ALUOp[1] => Mux15.IN9
ALUOp[1] => Mux16.IN9
ALUOp[2] => Mux0.IN8
ALUOp[2] => Mux1.IN8
ALUOp[2] => Mux2.IN8
ALUOp[2] => Mux3.IN8
ALUOp[2] => Mux4.IN8
ALUOp[2] => Mux5.IN8
ALUOp[2] => Mux6.IN8
ALUOp[2] => Mux7.IN8
ALUOp[2] => Mux8.IN8
ALUOp[2] => Mux9.IN8
ALUOp[2] => Mux10.IN8
ALUOp[2] => Mux11.IN8
ALUOp[2] => Mux12.IN8
ALUOp[2] => Mux13.IN8
ALUOp[2] => Mux14.IN8
ALUOp[2] => Mux15.IN8
ALUOp[2] => Mux16.IN8
ALUOut[0] <= ALUOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[1] <= ALUOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[2] <= ALUOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[3] <= ALUOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[4] <= ALUOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[5] <= ALUOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[6] <= ALUOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[7] <= ALUOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[8] <= ALUOut[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[9] <= ALUOut[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[10] <= ALUOut[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[11] <= ALUOut[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[12] <= ALUOut[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[13] <= ALUOut[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[14] <= ALUOut[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[15] <= ALUOut[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|register:AReg
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
CLK => dout[0]~reg0.CLK
CLK => dout[1]~reg0.CLK
CLK => dout[2]~reg0.CLK
CLK => dout[3]~reg0.CLK
CLK => dout[4]~reg0.CLK
CLK => dout[5]~reg0.CLK
CLK => dout[6]~reg0.CLK
CLK => dout[7]~reg0.CLK
CLK => dout[8]~reg0.CLK
CLK => dout[9]~reg0.CLK
CLK => dout[10]~reg0.CLK
CLK => dout[11]~reg0.CLK
CLK => dout[12]~reg0.CLK
CLK => dout[13]~reg0.CLK
CLK => dout[14]~reg0.CLK
CLK => dout[15]~reg0.CLK


|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|register:BReg
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
CLK => dout[0]~reg0.CLK
CLK => dout[1]~reg0.CLK
CLK => dout[2]~reg0.CLK
CLK => dout[3]~reg0.CLK
CLK => dout[4]~reg0.CLK
CLK => dout[5]~reg0.CLK
CLK => dout[6]~reg0.CLK
CLK => dout[7]~reg0.CLK
CLK => dout[8]~reg0.CLK
CLK => dout[9]~reg0.CLK
CLK => dout[10]~reg0.CLK
CLK => dout[11]~reg0.CLK
CLK => dout[12]~reg0.CLK
CLK => dout[13]~reg0.CLK
CLK => dout[14]~reg0.CLK
CLK => dout[15]~reg0.CLK


|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|newStep1:UUT|registerFile:regFile
CLK => B[0]~reg0.CLK
CLK => B[1]~reg0.CLK
CLK => B[2]~reg0.CLK
CLK => B[3]~reg0.CLK
CLK => B[4]~reg0.CLK
CLK => B[5]~reg0.CLK
CLK => B[6]~reg0.CLK
CLK => B[7]~reg0.CLK
CLK => B[8]~reg0.CLK
CLK => B[9]~reg0.CLK
CLK => B[10]~reg0.CLK
CLK => B[11]~reg0.CLK
CLK => B[12]~reg0.CLK
CLK => B[13]~reg0.CLK
CLK => B[14]~reg0.CLK
CLK => B[15]~reg0.CLK
CLK => A[0]~reg0.CLK
CLK => A[1]~reg0.CLK
CLK => A[2]~reg0.CLK
CLK => A[3]~reg0.CLK
CLK => A[4]~reg0.CLK
CLK => A[5]~reg0.CLK
CLK => A[6]~reg0.CLK
CLK => A[7]~reg0.CLK
CLK => A[8]~reg0.CLK
CLK => A[9]~reg0.CLK
CLK => A[10]~reg0.CLK
CLK => A[11]~reg0.CLK
CLK => A[12]~reg0.CLK
CLK => A[13]~reg0.CLK
CLK => A[14]~reg0.CLK
CLK => A[15]~reg0.CLK
CLK => reg_array[15][0].CLK
CLK => reg_array[15][1].CLK
CLK => reg_array[15][2].CLK
CLK => reg_array[15][3].CLK
CLK => reg_array[15][4].CLK
CLK => reg_array[15][5].CLK
CLK => reg_array[15][6].CLK
CLK => reg_array[15][7].CLK
CLK => reg_array[15][8].CLK
CLK => reg_array[15][9].CLK
CLK => reg_array[15][10].CLK
CLK => reg_array[15][11].CLK
CLK => reg_array[15][12].CLK
CLK => reg_array[15][13].CLK
CLK => reg_array[15][14].CLK
CLK => reg_array[15][15].CLK
CLK => reg_array[14][0].CLK
CLK => reg_array[14][1].CLK
CLK => reg_array[14][2].CLK
CLK => reg_array[14][3].CLK
CLK => reg_array[14][4].CLK
CLK => reg_array[14][5].CLK
CLK => reg_array[14][6].CLK
CLK => reg_array[14][7].CLK
CLK => reg_array[14][8].CLK
CLK => reg_array[14][9].CLK
CLK => reg_array[14][10].CLK
CLK => reg_array[14][11].CLK
CLK => reg_array[14][12].CLK
CLK => reg_array[14][13].CLK
CLK => reg_array[14][14].CLK
CLK => reg_array[14][15].CLK
CLK => reg_array[13][0].CLK
CLK => reg_array[13][1].CLK
CLK => reg_array[13][2].CLK
CLK => reg_array[13][3].CLK
CLK => reg_array[13][4].CLK
CLK => reg_array[13][5].CLK
CLK => reg_array[13][6].CLK
CLK => reg_array[13][7].CLK
CLK => reg_array[13][8].CLK
CLK => reg_array[13][9].CLK
CLK => reg_array[13][10].CLK
CLK => reg_array[13][11].CLK
CLK => reg_array[13][12].CLK
CLK => reg_array[13][13].CLK
CLK => reg_array[13][14].CLK
CLK => reg_array[13][15].CLK
CLK => reg_array[12][0].CLK
CLK => reg_array[12][1].CLK
CLK => reg_array[12][2].CLK
CLK => reg_array[12][3].CLK
CLK => reg_array[12][4].CLK
CLK => reg_array[12][5].CLK
CLK => reg_array[12][6].CLK
CLK => reg_array[12][7].CLK
CLK => reg_array[12][8].CLK
CLK => reg_array[12][9].CLK
CLK => reg_array[12][10].CLK
CLK => reg_array[12][11].CLK
CLK => reg_array[12][12].CLK
CLK => reg_array[12][13].CLK
CLK => reg_array[12][14].CLK
CLK => reg_array[12][15].CLK
CLK => reg_array[11][0].CLK
CLK => reg_array[11][1].CLK
CLK => reg_array[11][2].CLK
CLK => reg_array[11][3].CLK
CLK => reg_array[11][4].CLK
CLK => reg_array[11][5].CLK
CLK => reg_array[11][6].CLK
CLK => reg_array[11][7].CLK
CLK => reg_array[11][8].CLK
CLK => reg_array[11][9].CLK
CLK => reg_array[11][10].CLK
CLK => reg_array[11][11].CLK
CLK => reg_array[11][12].CLK
CLK => reg_array[11][13].CLK
CLK => reg_array[11][14].CLK
CLK => reg_array[11][15].CLK
CLK => reg_array[10][0].CLK
CLK => reg_array[10][1].CLK
CLK => reg_array[10][2].CLK
CLK => reg_array[10][3].CLK
CLK => reg_array[10][4].CLK
CLK => reg_array[10][5].CLK
CLK => reg_array[10][6].CLK
CLK => reg_array[10][7].CLK
CLK => reg_array[10][8].CLK
CLK => reg_array[10][9].CLK
CLK => reg_array[10][10].CLK
CLK => reg_array[10][11].CLK
CLK => reg_array[10][12].CLK
CLK => reg_array[10][13].CLK
CLK => reg_array[10][14].CLK
CLK => reg_array[10][15].CLK
CLK => reg_array[9][0].CLK
CLK => reg_array[9][1].CLK
CLK => reg_array[9][2].CLK
CLK => reg_array[9][3].CLK
CLK => reg_array[9][4].CLK
CLK => reg_array[9][5].CLK
CLK => reg_array[9][6].CLK
CLK => reg_array[9][7].CLK
CLK => reg_array[9][8].CLK
CLK => reg_array[9][9].CLK
CLK => reg_array[9][10].CLK
CLK => reg_array[9][11].CLK
CLK => reg_array[9][12].CLK
CLK => reg_array[9][13].CLK
CLK => reg_array[9][14].CLK
CLK => reg_array[9][15].CLK
CLK => reg_array[8][0].CLK
CLK => reg_array[8][1].CLK
CLK => reg_array[8][2].CLK
CLK => reg_array[8][3].CLK
CLK => reg_array[8][4].CLK
CLK => reg_array[8][5].CLK
CLK => reg_array[8][6].CLK
CLK => reg_array[8][7].CLK
CLK => reg_array[8][8].CLK
CLK => reg_array[8][9].CLK
CLK => reg_array[8][10].CLK
CLK => reg_array[8][11].CLK
CLK => reg_array[8][12].CLK
CLK => reg_array[8][13].CLK
CLK => reg_array[8][14].CLK
CLK => reg_array[8][15].CLK
CLK => reg_array[7][0].CLK
CLK => reg_array[7][1].CLK
CLK => reg_array[7][2].CLK
CLK => reg_array[7][3].CLK
CLK => reg_array[7][4].CLK
CLK => reg_array[7][5].CLK
CLK => reg_array[7][6].CLK
CLK => reg_array[7][7].CLK
CLK => reg_array[7][8].CLK
CLK => reg_array[7][9].CLK
CLK => reg_array[7][10].CLK
CLK => reg_array[7][11].CLK
CLK => reg_array[7][12].CLK
CLK => reg_array[7][13].CLK
CLK => reg_array[7][14].CLK
CLK => reg_array[7][15].CLK
CLK => reg_array[6][0].CLK
CLK => reg_array[6][1].CLK
CLK => reg_array[6][2].CLK
CLK => reg_array[6][3].CLK
CLK => reg_array[6][4].CLK
CLK => reg_array[6][5].CLK
CLK => reg_array[6][6].CLK
CLK => reg_array[6][7].CLK
CLK => reg_array[6][8].CLK
CLK => reg_array[6][9].CLK
CLK => reg_array[6][10].CLK
CLK => reg_array[6][11].CLK
CLK => reg_array[6][12].CLK
CLK => reg_array[6][13].CLK
CLK => reg_array[6][14].CLK
CLK => reg_array[6][15].CLK
CLK => reg_array[5][0].CLK
CLK => reg_array[5][1].CLK
CLK => reg_array[5][2].CLK
CLK => reg_array[5][3].CLK
CLK => reg_array[5][4].CLK
CLK => reg_array[5][5].CLK
CLK => reg_array[5][6].CLK
CLK => reg_array[5][7].CLK
CLK => reg_array[5][8].CLK
CLK => reg_array[5][9].CLK
CLK => reg_array[5][10].CLK
CLK => reg_array[5][11].CLK
CLK => reg_array[5][12].CLK
CLK => reg_array[5][13].CLK
CLK => reg_array[5][14].CLK
CLK => reg_array[5][15].CLK
CLK => reg_array[4][0].CLK
CLK => reg_array[4][1].CLK
CLK => reg_array[4][2].CLK
CLK => reg_array[4][3].CLK
CLK => reg_array[4][4].CLK
CLK => reg_array[4][5].CLK
CLK => reg_array[4][6].CLK
CLK => reg_array[4][7].CLK
CLK => reg_array[4][8].CLK
CLK => reg_array[4][9].CLK
CLK => reg_array[4][10].CLK
CLK => reg_array[4][11].CLK
CLK => reg_array[4][12].CLK
CLK => reg_array[4][13].CLK
CLK => reg_array[4][14].CLK
CLK => reg_array[4][15].CLK
CLK => reg_array[3][0].CLK
CLK => reg_array[3][1].CLK
CLK => reg_array[3][2].CLK
CLK => reg_array[3][3].CLK
CLK => reg_array[3][4].CLK
CLK => reg_array[3][5].CLK
CLK => reg_array[3][6].CLK
CLK => reg_array[3][7].CLK
CLK => reg_array[3][8].CLK
CLK => reg_array[3][9].CLK
CLK => reg_array[3][10].CLK
CLK => reg_array[3][11].CLK
CLK => reg_array[3][12].CLK
CLK => reg_array[3][13].CLK
CLK => reg_array[3][14].CLK
CLK => reg_array[3][15].CLK
CLK => reg_array[2][0].CLK
CLK => reg_array[2][1].CLK
CLK => reg_array[2][2].CLK
CLK => reg_array[2][3].CLK
CLK => reg_array[2][4].CLK
CLK => reg_array[2][5].CLK
CLK => reg_array[2][6].CLK
CLK => reg_array[2][7].CLK
CLK => reg_array[2][8].CLK
CLK => reg_array[2][9].CLK
CLK => reg_array[2][10].CLK
CLK => reg_array[2][11].CLK
CLK => reg_array[2][12].CLK
CLK => reg_array[2][13].CLK
CLK => reg_array[2][14].CLK
CLK => reg_array[2][15].CLK
CLK => reg_array[1][0].CLK
CLK => reg_array[1][1].CLK
CLK => reg_array[1][2].CLK
CLK => reg_array[1][3].CLK
CLK => reg_array[1][4].CLK
CLK => reg_array[1][5].CLK
CLK => reg_array[1][6].CLK
CLK => reg_array[1][7].CLK
CLK => reg_array[1][8].CLK
CLK => reg_array[1][9].CLK
CLK => reg_array[1][10].CLK
CLK => reg_array[1][11].CLK
CLK => reg_array[1][12].CLK
CLK => reg_array[1][13].CLK
CLK => reg_array[1][14].CLK
CLK => reg_array[1][15].CLK
CLK => reg_array[0][0].CLK
CLK => reg_array[0][1].CLK
CLK => reg_array[0][2].CLK
CLK => reg_array[0][3].CLK
CLK => reg_array[0][4].CLK
CLK => reg_array[0][5].CLK
CLK => reg_array[0][6].CLK
CLK => reg_array[0][7].CLK
CLK => reg_array[0][8].CLK
CLK => reg_array[0][9].CLK
CLK => reg_array[0][10].CLK
CLK => reg_array[0][11].CLK
CLK => reg_array[0][12].CLK
CLK => reg_array[0][13].CLK
CLK => reg_array[0][14].CLK
CLK => reg_array[0][15].CLK
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
regWrite => reg_array.OUTPUTSELECT
rd[0] => Decoder0.IN3
rd[0] => Equal0.IN31
rd[1] => Decoder0.IN2
rd[1] => Equal0.IN30
rd[2] => Decoder0.IN1
rd[2] => Equal0.IN29
rd[3] => Decoder0.IN0
rd[3] => Equal0.IN28
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[0] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[1] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[2] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[3] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[4] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[5] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[6] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[7] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[8] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[9] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[10] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[11] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[12] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[13] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[14] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
dataWrite[15] => reg_array.DATAB
rs0[0] => Mux0.IN3
rs0[0] => Mux1.IN3
rs0[0] => Mux2.IN3
rs0[0] => Mux3.IN3
rs0[0] => Mux4.IN3
rs0[0] => Mux5.IN3
rs0[0] => Mux6.IN3
rs0[0] => Mux7.IN3
rs0[0] => Mux8.IN3
rs0[0] => Mux9.IN3
rs0[0] => Mux10.IN3
rs0[0] => Mux11.IN3
rs0[0] => Mux12.IN3
rs0[0] => Mux13.IN3
rs0[0] => Mux14.IN3
rs0[0] => Mux15.IN3
rs0[1] => Mux0.IN2
rs0[1] => Mux1.IN2
rs0[1] => Mux2.IN2
rs0[1] => Mux3.IN2
rs0[1] => Mux4.IN2
rs0[1] => Mux5.IN2
rs0[1] => Mux6.IN2
rs0[1] => Mux7.IN2
rs0[1] => Mux8.IN2
rs0[1] => Mux9.IN2
rs0[1] => Mux10.IN2
rs0[1] => Mux11.IN2
rs0[1] => Mux12.IN2
rs0[1] => Mux13.IN2
rs0[1] => Mux14.IN2
rs0[1] => Mux15.IN2
rs0[2] => Mux0.IN1
rs0[2] => Mux1.IN1
rs0[2] => Mux2.IN1
rs0[2] => Mux3.IN1
rs0[2] => Mux4.IN1
rs0[2] => Mux5.IN1
rs0[2] => Mux6.IN1
rs0[2] => Mux7.IN1
rs0[2] => Mux8.IN1
rs0[2] => Mux9.IN1
rs0[2] => Mux10.IN1
rs0[2] => Mux11.IN1
rs0[2] => Mux12.IN1
rs0[2] => Mux13.IN1
rs0[2] => Mux14.IN1
rs0[2] => Mux15.IN1
rs0[3] => Mux0.IN0
rs0[3] => Mux1.IN0
rs0[3] => Mux2.IN0
rs0[3] => Mux3.IN0
rs0[3] => Mux4.IN0
rs0[3] => Mux5.IN0
rs0[3] => Mux6.IN0
rs0[3] => Mux7.IN0
rs0[3] => Mux8.IN0
rs0[3] => Mux9.IN0
rs0[3] => Mux10.IN0
rs0[3] => Mux11.IN0
rs0[3] => Mux12.IN0
rs0[3] => Mux13.IN0
rs0[3] => Mux14.IN0
rs0[3] => Mux15.IN0
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1[0] => Mux16.IN3
rs1[0] => Mux17.IN3
rs1[0] => Mux18.IN3
rs1[0] => Mux19.IN3
rs1[0] => Mux20.IN3
rs1[0] => Mux21.IN3
rs1[0] => Mux22.IN3
rs1[0] => Mux23.IN3
rs1[0] => Mux24.IN3
rs1[0] => Mux25.IN3
rs1[0] => Mux26.IN3
rs1[0] => Mux27.IN3
rs1[0] => Mux28.IN3
rs1[0] => Mux29.IN3
rs1[0] => Mux30.IN3
rs1[0] => Mux31.IN3
rs1[1] => Mux16.IN2
rs1[1] => Mux17.IN2
rs1[1] => Mux18.IN2
rs1[1] => Mux19.IN2
rs1[1] => Mux20.IN2
rs1[1] => Mux21.IN2
rs1[1] => Mux22.IN2
rs1[1] => Mux23.IN2
rs1[1] => Mux24.IN2
rs1[1] => Mux25.IN2
rs1[1] => Mux26.IN2
rs1[1] => Mux27.IN2
rs1[1] => Mux28.IN2
rs1[1] => Mux29.IN2
rs1[1] => Mux30.IN2
rs1[1] => Mux31.IN2
rs1[2] => Mux16.IN1
rs1[2] => Mux17.IN1
rs1[2] => Mux18.IN1
rs1[2] => Mux19.IN1
rs1[2] => Mux20.IN1
rs1[2] => Mux21.IN1
rs1[2] => Mux22.IN1
rs1[2] => Mux23.IN1
rs1[2] => Mux24.IN1
rs1[2] => Mux25.IN1
rs1[2] => Mux26.IN1
rs1[2] => Mux27.IN1
rs1[2] => Mux28.IN1
rs1[2] => Mux29.IN1
rs1[2] => Mux30.IN1
rs1[2] => Mux31.IN1
rs1[3] => Mux16.IN0
rs1[3] => Mux17.IN0
rs1[3] => Mux18.IN0
rs1[3] => Mux19.IN0
rs1[3] => Mux20.IN0
rs1[3] => Mux21.IN0
rs1[3] => Mux22.IN0
rs1[3] => Mux23.IN0
rs1[3] => Mux24.IN0
rs1[3] => Mux25.IN0
rs1[3] => Mux26.IN0
rs1[3] => Mux27.IN0
rs1[3] => Mux28.IN0
rs1[3] => Mux29.IN0
rs1[3] => Mux30.IN0
rs1[3] => Mux31.IN0
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
reset => reg_array.OUTPUTSELECT
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|register:ALUOutReg
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
CLK => dout[0]~reg0.CLK
CLK => dout[1]~reg0.CLK
CLK => dout[2]~reg0.CLK
CLK => dout[3]~reg0.CLK
CLK => dout[4]~reg0.CLK
CLK => dout[5]~reg0.CLK
CLK => dout[6]~reg0.CLK
CLK => dout[7]~reg0.CLK
CLK => dout[8]~reg0.CLK
CLK => dout[9]~reg0.CLK
CLK => dout[10]~reg0.CLK
CLK => dout[11]~reg0.CLK
CLK => dout[12]~reg0.CLK
CLK => dout[13]~reg0.CLK
CLK => dout[14]~reg0.CLK
CLK => dout[15]~reg0.CLK


|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|instructionRegister:IR
instruction[0] => rs1Addr.DATAA
instruction[0] => instructionOut.DATAB
instruction[1] => rs1Addr.DATAA
instruction[1] => instructionOut.DATAB
instruction[2] => rs1Addr.DATAA
instruction[2] => instructionOut.DATAB
instruction[3] => rs1Addr.DATAA
instruction[3] => instructionOut.DATAB
instruction[4] => rs0Addr.DATAA
instruction[4] => instructionOut.DATAB
instruction[5] => rs0Addr.DATAA
instruction[5] => instructionOut.DATAB
instruction[6] => rs0Addr.DATAA
instruction[6] => instructionOut.DATAB
instruction[7] => rs0Addr.DATAA
instruction[7] => instructionOut.DATAB
instruction[8] => rs0Addr.DATAB
instruction[8] => rs1Addr.DATAB
instruction[8] => instructionOut.DATAB
instruction[8] => rdAddr.DATAB
instruction[9] => rs0Addr.DATAB
instruction[9] => rs1Addr.DATAB
instruction[9] => instructionOut.DATAB
instruction[9] => rdAddr.DATAB
instruction[10] => rs0Addr.DATAB
instruction[10] => rs1Addr.DATAB
instruction[10] => instructionOut.DATAB
instruction[10] => rdAddr.DATAB
instruction[11] => rs0Addr.DATAB
instruction[11] => rs1Addr.DATAB
instruction[11] => instructionOut.DATAB
instruction[11] => rdAddr.DATAB
instruction[12] => instructionOut.DATAB
instruction[12] => Opcode.DATAB
instruction[12] => Equal0.IN31
instruction[12] => Equal1.IN2
instruction[12] => Equal2.IN31
instruction[12] => Equal3.IN2
instruction[12] => Equal4.IN3
instruction[13] => instructionOut.DATAB
instruction[13] => Opcode.DATAB
instruction[13] => Equal0.IN2
instruction[13] => Equal1.IN31
instruction[13] => Equal2.IN30
instruction[13] => Equal3.IN1
instruction[13] => Equal4.IN2
instruction[14] => instructionOut.DATAB
instruction[14] => Opcode.DATAB
instruction[14] => Equal0.IN1
instruction[14] => Equal1.IN1
instruction[14] => Equal2.IN1
instruction[14] => Equal3.IN0
instruction[14] => Equal4.IN1
instruction[15] => instructionOut.DATAB
instruction[15] => Opcode.DATAB
instruction[15] => Equal0.IN0
instruction[15] => Equal1.IN0
instruction[15] => Equal2.IN0
instruction[15] => Equal3.IN31
instruction[15] => Equal4.IN0
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => instructionOut.OUTPUTSELECT
reset => rs1Addr.OUTPUTSELECT
reset => rs1Addr.OUTPUTSELECT
reset => rs1Addr.OUTPUTSELECT
reset => rs1Addr.OUTPUTSELECT
reset => rs0Addr.OUTPUTSELECT
reset => rs0Addr.OUTPUTSELECT
reset => rs0Addr.OUTPUTSELECT
reset => rs0Addr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => rdAddr.OUTPUTSELECT
reset => Opcode.OUTPUTSELECT
reset => Opcode.OUTPUTSELECT
reset => Opcode.OUTPUTSELECT
reset => Opcode.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => instructionOut.OUTPUTSELECT
regWrite => rs1Addr.OUTPUTSELECT
regWrite => rs1Addr.OUTPUTSELECT
regWrite => rs1Addr.OUTPUTSELECT
regWrite => rs1Addr.OUTPUTSELECT
regWrite => rs0Addr.OUTPUTSELECT
regWrite => rs0Addr.OUTPUTSELECT
regWrite => rs0Addr.OUTPUTSELECT
regWrite => rs0Addr.OUTPUTSELECT
regWrite => rdAddr.OUTPUTSELECT
regWrite => rdAddr.OUTPUTSELECT
regWrite => rdAddr.OUTPUTSELECT
regWrite => rdAddr.OUTPUTSELECT
regWrite => Opcode.OUTPUTSELECT
regWrite => Opcode.OUTPUTSELECT
regWrite => Opcode.OUTPUTSELECT
regWrite => Opcode.OUTPUTSELECT
CLK => Opcode[0]~reg0.CLK
CLK => Opcode[1]~reg0.CLK
CLK => Opcode[2]~reg0.CLK
CLK => Opcode[3]~reg0.CLK
CLK => rdAddr[0]~reg0.CLK
CLK => rdAddr[1]~reg0.CLK
CLK => rdAddr[2]~reg0.CLK
CLK => rdAddr[3]~reg0.CLK
CLK => rs0Addr[0]~reg0.CLK
CLK => rs0Addr[1]~reg0.CLK
CLK => rs0Addr[2]~reg0.CLK
CLK => rs0Addr[3]~reg0.CLK
CLK => rs1Addr[0]~reg0.CLK
CLK => rs1Addr[1]~reg0.CLK
CLK => rs1Addr[2]~reg0.CLK
CLK => rs1Addr[3]~reg0.CLK
CLK => instructionOut[0]~reg0.CLK
CLK => instructionOut[1]~reg0.CLK
CLK => instructionOut[2]~reg0.CLK
CLK => instructionOut[3]~reg0.CLK
CLK => instructionOut[4]~reg0.CLK
CLK => instructionOut[5]~reg0.CLK
CLK => instructionOut[6]~reg0.CLK
CLK => instructionOut[7]~reg0.CLK
CLK => instructionOut[8]~reg0.CLK
CLK => instructionOut[9]~reg0.CLK
CLK => instructionOut[10]~reg0.CLK
CLK => instructionOut[11]~reg0.CLK
CLK => instructionOut[12]~reg0.CLK
CLK => instructionOut[13]~reg0.CLK
CLK => instructionOut[14]~reg0.CLK
CLK => instructionOut[15]~reg0.CLK
instructionOut[0] <= instructionOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[1] <= instructionOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[2] <= instructionOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[3] <= instructionOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[4] <= instructionOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[5] <= instructionOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[6] <= instructionOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[7] <= instructionOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[8] <= instructionOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[9] <= instructionOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[10] <= instructionOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[11] <= instructionOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[12] <= instructionOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[13] <= instructionOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[14] <= instructionOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionOut[15] <= instructionOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1Addr[0] <= rs1Addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1Addr[1] <= rs1Addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1Addr[2] <= rs1Addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1Addr[3] <= rs1Addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs0Addr[0] <= rs0Addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs0Addr[1] <= rs0Addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs0Addr[2] <= rs0Addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs0Addr[3] <= rs0Addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdAddr[0] <= rdAddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdAddr[1] <= rdAddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdAddr[2] <= rdAddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdAddr[3] <= rdAddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Opcode[0] <= Opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Opcode[1] <= Opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Opcode[2] <= Opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Opcode[3] <= Opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|newStep4:UUT|newStep3:UUT|newStep2:UUT|immediateGenerator:immGen
din[0] => dout.DATAA
din[1] => dout.DATAA
din[2] => dout.DATAA
din[3] => Mux0.IN3
din[3] => Mux1.IN3
din[3] => Mux2.IN3
din[3] => Mux3.IN3
din[3] => Mux4.IN3
din[3] => Mux5.IN3
din[3] => Mux6.IN3
din[3] => Mux7.IN3
din[3] => dout.DATAA
din[4] => Mux7.IN1
din[4] => Mux7.IN2
din[5] => Mux6.IN1
din[5] => Mux6.IN2
din[6] => Mux5.IN1
din[6] => Mux5.IN2
din[7] => Mux0.IN2
din[7] => Mux1.IN2
din[7] => Mux2.IN2
din[7] => Mux3.IN2
din[7] => Mux4.IN1
din[7] => Mux4.IN2
din[8] => Mux3.IN1
din[9] => Mux2.IN1
din[10] => Mux1.IN1
din[11] => Mux0.IN1
din[12] => ~NO_FANOUT~
din[13] => ~NO_FANOUT~
din[14] => ~NO_FANOUT~
din[15] => ~NO_FANOUT~
numBits[0] => Mux0.IN5
numBits[0] => Mux1.IN5
numBits[0] => Mux2.IN5
numBits[0] => Mux3.IN5
numBits[0] => Mux4.IN5
numBits[0] => Mux5.IN5
numBits[0] => Mux6.IN5
numBits[0] => Mux7.IN5
numBits[0] => Decoder0.IN1
numBits[1] => Mux0.IN4
numBits[1] => Mux1.IN4
numBits[1] => Mux2.IN4
numBits[1] => Mux3.IN4
numBits[1] => Mux4.IN4
numBits[1] => Mux5.IN4
numBits[1] => Mux6.IN4
numBits[1] => Mux7.IN4
numBits[1] => Decoder0.IN0
immShift[0] => Equal0.IN0
immShift[0] => Equal1.IN31
immShift[1] => Equal0.IN31
immShift[1] => Equal1.IN0
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|newStep4:UUT|newStep3:UUT|memory:memoryModule
data[0] => outputWire.DATAB
data[0] => ram.data_a[0].DATAIN
data[0] => ram.DATAIN
data[1] => outputWire.DATAB
data[1] => ram.data_a[1].DATAIN
data[1] => ram.DATAIN1
data[2] => outputWire.DATAB
data[2] => ram.data_a[2].DATAIN
data[2] => ram.DATAIN2
data[3] => outputWire.DATAB
data[3] => ram.data_a[3].DATAIN
data[3] => ram.DATAIN3
data[4] => outputWire.DATAB
data[4] => ram.data_a[4].DATAIN
data[4] => ram.DATAIN4
data[5] => outputWire.DATAB
data[5] => ram.data_a[5].DATAIN
data[5] => ram.DATAIN5
data[6] => outputWire.DATAB
data[6] => ram.data_a[6].DATAIN
data[6] => ram.DATAIN6
data[7] => outputWire.DATAB
data[7] => ram.data_a[7].DATAIN
data[7] => ram.DATAIN7
data[8] => outputWire.DATAB
data[8] => ram.data_a[8].DATAIN
data[8] => ram.DATAIN8
data[9] => outputWire.DATAB
data[9] => ram.data_a[9].DATAIN
data[9] => ram.DATAIN9
data[10] => outputWire.DATAB
data[10] => ram.data_a[10].DATAIN
data[10] => ram.DATAIN10
data[11] => outputWire.DATAB
data[11] => ram.data_a[11].DATAIN
data[11] => ram.DATAIN11
data[12] => outputWire.DATAB
data[12] => ram.data_a[12].DATAIN
data[12] => ram.DATAIN12
data[13] => outputWire.DATAB
data[13] => ram.data_a[13].DATAIN
data[13] => ram.DATAIN13
data[14] => outputWire.DATAB
data[14] => ram.data_a[14].DATAIN
data[14] => ram.DATAIN14
data[15] => outputWire.DATAB
data[15] => ram.data_a[15].DATAIN
data[15] => ram.DATAIN15
addr[0] => ram.waddr_a[0].DATAIN
addr[0] => addr_reg[0].DATAIN
addr[0] => Equal0.IN2
addr[0] => Equal1.IN31
addr[0] => ram.WADDR
addr[1] => ram.waddr_a[1].DATAIN
addr[1] => addr_reg[1].DATAIN
addr[1] => Equal0.IN31
addr[1] => Equal1.IN30
addr[1] => ram.WADDR1
addr[2] => ram.waddr_a[2].DATAIN
addr[2] => addr_reg[2].DATAIN
addr[2] => Equal0.IN30
addr[2] => Equal1.IN29
addr[2] => ram.WADDR2
addr[3] => ram.waddr_a[3].DATAIN
addr[3] => addr_reg[3].DATAIN
addr[3] => Equal0.IN29
addr[3] => Equal1.IN28
addr[3] => ram.WADDR3
addr[4] => ram.waddr_a[4].DATAIN
addr[4] => addr_reg[4].DATAIN
addr[4] => Equal0.IN28
addr[4] => Equal1.IN27
addr[4] => ram.WADDR4
addr[5] => ram.waddr_a[5].DATAIN
addr[5] => addr_reg[5].DATAIN
addr[5] => Equal0.IN27
addr[5] => Equal1.IN26
addr[5] => ram.WADDR5
addr[6] => ram.waddr_a[6].DATAIN
addr[6] => addr_reg[6].DATAIN
addr[6] => Equal0.IN26
addr[6] => Equal1.IN25
addr[6] => ram.WADDR6
addr[7] => ram.waddr_a[7].DATAIN
addr[7] => addr_reg[7].DATAIN
addr[7] => Equal0.IN25
addr[7] => Equal1.IN24
addr[7] => ram.WADDR7
addr[8] => ram.waddr_a[8].DATAIN
addr[8] => addr_reg[8].DATAIN
addr[8] => Equal0.IN24
addr[8] => Equal1.IN23
addr[8] => ram.WADDR8
addr[9] => ram.waddr_a[9].DATAIN
addr[9] => addr_reg[9].DATAIN
addr[9] => Equal0.IN23
addr[9] => Equal1.IN22
addr[9] => ram.WADDR9
addr[10] => ram.waddr_a[10].DATAIN
addr[10] => addr_reg[10].DATAIN
addr[10] => Equal0.IN22
addr[10] => Equal1.IN21
addr[10] => ram.WADDR10
addr[11] => ram.waddr_a[11].DATAIN
addr[11] => addr_reg[11].DATAIN
addr[11] => Equal0.IN21
addr[11] => Equal1.IN20
addr[11] => ram.WADDR11
addr[12] => ram.waddr_a[12].DATAIN
addr[12] => addr_reg[12].DATAIN
addr[12] => Equal0.IN20
addr[12] => Equal1.IN19
addr[12] => ram.WADDR12
addr[13] => ram.waddr_a[13].DATAIN
addr[13] => addr_reg[13].DATAIN
addr[13] => Equal0.IN1
addr[13] => Equal1.IN1
addr[13] => ram.WADDR13
addr[14] => ram.waddr_a[14].DATAIN
addr[14] => addr_reg[14].DATAIN
addr[14] => Equal0.IN0
addr[14] => Equal1.IN0
addr[14] => ram.WADDR14
addr[15] => ram.waddr_a[15].DATAIN
addr[15] => addr_reg[15].DATAIN
addr[15] => Equal0.IN19
addr[15] => Equal1.IN18
addr[15] => ram.WADDR15
inputWire[0] => q.DATAB
inputWire[1] => q.DATAB
inputWire[2] => q.DATAB
inputWire[3] => q.DATAB
inputWire[4] => q.DATAB
inputWire[5] => q.DATAB
inputWire[6] => q.DATAB
inputWire[7] => q.DATAB
inputWire[8] => q.DATAB
inputWire[9] => q.DATAB
inputWire[10] => q.DATAB
inputWire[11] => q.DATAB
inputWire[12] => q.DATAB
inputWire[13] => q.DATAB
inputWire[14] => q.DATAB
inputWire[15] => q.DATAB
we => ram.we_a.DATAIN
we => outputWire[0]~reg0.ENA
we => outputWire[1]~reg0.ENA
we => outputWire[2]~reg0.ENA
we => outputWire[3]~reg0.ENA
we => outputWire[4]~reg0.ENA
we => outputWire[5]~reg0.ENA
we => outputWire[6]~reg0.ENA
we => outputWire[7]~reg0.ENA
we => outputWire[8]~reg0.ENA
we => outputWire[9]~reg0.ENA
we => outputWire[10]~reg0.ENA
we => outputWire[11]~reg0.ENA
we => outputWire[12]~reg0.ENA
we => outputWire[13]~reg0.ENA
we => outputWire[14]~reg0.ENA
we => outputWire[15]~reg0.ENA
we => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[15].CLK
clk => ram.waddr_a[14].CLK
clk => ram.waddr_a[13].CLK
clk => ram.waddr_a[12].CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => addr_reg[7].CLK
clk => addr_reg[8].CLK
clk => addr_reg[9].CLK
clk => addr_reg[10].CLK
clk => addr_reg[11].CLK
clk => addr_reg[12].CLK
clk => addr_reg[13].CLK
clk => addr_reg[14].CLK
clk => addr_reg[15].CLK
clk => outputWire[0]~reg0.CLK
clk => outputWire[1]~reg0.CLK
clk => outputWire[2]~reg0.CLK
clk => outputWire[3]~reg0.CLK
clk => outputWire[4]~reg0.CLK
clk => outputWire[5]~reg0.CLK
clk => outputWire[6]~reg0.CLK
clk => outputWire[7]~reg0.CLK
clk => outputWire[8]~reg0.CLK
clk => outputWire[9]~reg0.CLK
clk => outputWire[10]~reg0.CLK
clk => outputWire[11]~reg0.CLK
clk => outputWire[12]~reg0.CLK
clk => outputWire[13]~reg0.CLK
clk => outputWire[14]~reg0.CLK
clk => outputWire[15]~reg0.CLK
clk => ram.CLK0
reset => ~NO_FANOUT~
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
outputWire[0] <= outputWire[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[1] <= outputWire[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[2] <= outputWire[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[3] <= outputWire[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[4] <= outputWire[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[5] <= outputWire[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[6] <= outputWire[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[7] <= outputWire[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[8] <= outputWire[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[9] <= outputWire[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[10] <= outputWire[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[11] <= outputWire[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[12] <= outputWire[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[13] <= outputWire[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[14] <= outputWire[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputWire[15] <= outputWire[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|newStep4:UUT|newStep3:UUT|register:MDR
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
CLK => dout[0]~reg0.CLK
CLK => dout[1]~reg0.CLK
CLK => dout[2]~reg0.CLK
CLK => dout[3]~reg0.CLK
CLK => dout[4]~reg0.CLK
CLK => dout[5]~reg0.CLK
CLK => dout[6]~reg0.CLK
CLK => dout[7]~reg0.CLK
CLK => dout[8]~reg0.CLK
CLK => dout[9]~reg0.CLK
CLK => dout[10]~reg0.CLK
CLK => dout[11]~reg0.CLK
CLK => dout[12]~reg0.CLK
CLK => dout[13]~reg0.CLK
CLK => dout[14]~reg0.CLK
CLK => dout[15]~reg0.CLK


|CPU|newStep4:UUT|register:PC
din[0] => dout.DATAB
din[1] => dout.DATAB
din[2] => dout.DATAB
din[3] => dout.DATAB
din[4] => dout.DATAB
din[5] => dout.DATAB
din[6] => dout.DATAB
din[7] => dout.DATAB
din[8] => dout.DATAB
din[9] => dout.DATAB
din[10] => dout.DATAB
din[11] => dout.DATAB
din[12] => dout.DATAB
din[13] => dout.DATAB
din[14] => dout.DATAB
din[15] => dout.DATAB
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
regWrite => dout.OUTPUTSELECT
CLK => dout[0]~reg0.CLK
CLK => dout[1]~reg0.CLK
CLK => dout[2]~reg0.CLK
CLK => dout[3]~reg0.CLK
CLK => dout[4]~reg0.CLK
CLK => dout[5]~reg0.CLK
CLK => dout[6]~reg0.CLK
CLK => dout[7]~reg0.CLK
CLK => dout[8]~reg0.CLK
CLK => dout[9]~reg0.CLK
CLK => dout[10]~reg0.CLK
CLK => dout[11]~reg0.CLK
CLK => dout[12]~reg0.CLK
CLK => dout[13]~reg0.CLK
CLK => dout[14]~reg0.CLK
CLK => dout[15]~reg0.CLK


|CPU|newStep4:UUT|alu:PCAdder
A[0] => Add0.IN16
A[0] => Add1.IN32
A[0] => ALUOut.IN0
A[0] => ALUOut.IN0
A[0] => ALUOut.IN0
A[0] => ShiftLeft0.IN16
A[0] => ShiftRight0.IN16
A[1] => Add0.IN15
A[1] => Add1.IN31
A[1] => ALUOut.IN0
A[1] => ALUOut.IN0
A[1] => ALUOut.IN0
A[1] => ShiftLeft0.IN15
A[1] => ShiftRight0.IN15
A[2] => Add0.IN14
A[2] => Add1.IN30
A[2] => ALUOut.IN0
A[2] => ALUOut.IN0
A[2] => ALUOut.IN0
A[2] => ShiftLeft0.IN14
A[2] => ShiftRight0.IN14
A[3] => Add0.IN13
A[3] => Add1.IN29
A[3] => ALUOut.IN0
A[3] => ALUOut.IN0
A[3] => ALUOut.IN0
A[3] => ShiftLeft0.IN13
A[3] => ShiftRight0.IN13
A[4] => Add0.IN12
A[4] => Add1.IN28
A[4] => ALUOut.IN0
A[4] => ALUOut.IN0
A[4] => ALUOut.IN0
A[4] => ShiftLeft0.IN12
A[4] => ShiftRight0.IN12
A[5] => Add0.IN11
A[5] => Add1.IN27
A[5] => ALUOut.IN0
A[5] => ALUOut.IN0
A[5] => ALUOut.IN0
A[5] => ShiftLeft0.IN11
A[5] => ShiftRight0.IN11
A[6] => Add0.IN10
A[6] => Add1.IN26
A[6] => ALUOut.IN0
A[6] => ALUOut.IN0
A[6] => ALUOut.IN0
A[6] => ShiftLeft0.IN10
A[6] => ShiftRight0.IN10
A[7] => Add0.IN9
A[7] => Add1.IN25
A[7] => ALUOut.IN0
A[7] => ALUOut.IN0
A[7] => ALUOut.IN0
A[7] => ShiftLeft0.IN9
A[7] => ShiftRight0.IN9
A[8] => Add0.IN8
A[8] => Add1.IN24
A[8] => ALUOut.IN0
A[8] => ALUOut.IN0
A[8] => ALUOut.IN0
A[8] => ShiftLeft0.IN8
A[8] => ShiftRight0.IN8
A[9] => Add0.IN7
A[9] => Add1.IN23
A[9] => ALUOut.IN0
A[9] => ALUOut.IN0
A[9] => ALUOut.IN0
A[9] => ShiftLeft0.IN7
A[9] => ShiftRight0.IN7
A[10] => Add0.IN6
A[10] => Add1.IN22
A[10] => ALUOut.IN0
A[10] => ALUOut.IN0
A[10] => ALUOut.IN0
A[10] => ShiftLeft0.IN6
A[10] => ShiftRight0.IN6
A[11] => Add0.IN5
A[11] => Add1.IN21
A[11] => ALUOut.IN0
A[11] => ALUOut.IN0
A[11] => ALUOut.IN0
A[11] => ShiftLeft0.IN5
A[11] => ShiftRight0.IN5
A[12] => Add0.IN4
A[12] => Add1.IN20
A[12] => ALUOut.IN0
A[12] => ALUOut.IN0
A[12] => ALUOut.IN0
A[12] => ShiftLeft0.IN4
A[12] => ShiftRight0.IN4
A[13] => Add0.IN3
A[13] => Add1.IN19
A[13] => ALUOut.IN0
A[13] => ALUOut.IN0
A[13] => ALUOut.IN0
A[13] => ShiftLeft0.IN3
A[13] => ShiftRight0.IN3
A[14] => Add0.IN2
A[14] => Add1.IN18
A[14] => ALUOut.IN0
A[14] => ALUOut.IN0
A[14] => ALUOut.IN0
A[14] => ShiftLeft0.IN2
A[14] => ShiftRight0.IN2
A[15] => Add0.IN1
A[15] => Add1.IN17
A[15] => ALUOut.IN0
A[15] => ALUOut.IN0
A[15] => ALUOut.IN0
A[15] => ShiftLeft0.IN1
A[15] => ShiftRight0.IN1
B[0] => Add0.IN32
B[0] => ALUOut.IN1
B[0] => ALUOut.IN1
B[0] => ALUOut.IN1
B[0] => ShiftLeft0.IN32
B[0] => ShiftRight0.IN32
B[0] => Add1.IN16
B[1] => Add0.IN31
B[1] => ALUOut.IN1
B[1] => ALUOut.IN1
B[1] => ALUOut.IN1
B[1] => ShiftLeft0.IN31
B[1] => ShiftRight0.IN31
B[1] => Add1.IN15
B[2] => Add0.IN30
B[2] => ALUOut.IN1
B[2] => ALUOut.IN1
B[2] => ALUOut.IN1
B[2] => ShiftLeft0.IN30
B[2] => ShiftRight0.IN30
B[2] => Add1.IN14
B[3] => Add0.IN29
B[3] => ALUOut.IN1
B[3] => ALUOut.IN1
B[3] => ALUOut.IN1
B[3] => ShiftLeft0.IN29
B[3] => ShiftRight0.IN29
B[3] => Add1.IN13
B[4] => Add0.IN28
B[4] => ALUOut.IN1
B[4] => ALUOut.IN1
B[4] => ALUOut.IN1
B[4] => ShiftLeft0.IN28
B[4] => ShiftRight0.IN28
B[4] => Add1.IN12
B[5] => Add0.IN27
B[5] => ALUOut.IN1
B[5] => ALUOut.IN1
B[5] => ALUOut.IN1
B[5] => ShiftLeft0.IN27
B[5] => ShiftRight0.IN27
B[5] => Add1.IN11
B[6] => Add0.IN26
B[6] => ALUOut.IN1
B[6] => ALUOut.IN1
B[6] => ALUOut.IN1
B[6] => ShiftLeft0.IN26
B[6] => ShiftRight0.IN26
B[6] => Add1.IN10
B[7] => Add0.IN25
B[7] => ALUOut.IN1
B[7] => ALUOut.IN1
B[7] => ALUOut.IN1
B[7] => ShiftLeft0.IN25
B[7] => ShiftRight0.IN25
B[7] => Add1.IN9
B[8] => Add0.IN24
B[8] => ALUOut.IN1
B[8] => ALUOut.IN1
B[8] => ALUOut.IN1
B[8] => ShiftLeft0.IN24
B[8] => ShiftRight0.IN24
B[8] => Add1.IN8
B[9] => Add0.IN23
B[9] => ALUOut.IN1
B[9] => ALUOut.IN1
B[9] => ALUOut.IN1
B[9] => ShiftLeft0.IN23
B[9] => ShiftRight0.IN23
B[9] => Add1.IN7
B[10] => Add0.IN22
B[10] => ALUOut.IN1
B[10] => ALUOut.IN1
B[10] => ALUOut.IN1
B[10] => ShiftLeft0.IN22
B[10] => ShiftRight0.IN22
B[10] => Add1.IN6
B[11] => Add0.IN21
B[11] => ALUOut.IN1
B[11] => ALUOut.IN1
B[11] => ALUOut.IN1
B[11] => ShiftLeft0.IN21
B[11] => ShiftRight0.IN21
B[11] => Add1.IN5
B[12] => Add0.IN20
B[12] => ALUOut.IN1
B[12] => ALUOut.IN1
B[12] => ALUOut.IN1
B[12] => ShiftLeft0.IN20
B[12] => ShiftRight0.IN20
B[12] => Add1.IN4
B[13] => Add0.IN19
B[13] => ALUOut.IN1
B[13] => ALUOut.IN1
B[13] => ALUOut.IN1
B[13] => ShiftLeft0.IN19
B[13] => ShiftRight0.IN19
B[13] => Add1.IN3
B[14] => Add0.IN18
B[14] => ALUOut.IN1
B[14] => ALUOut.IN1
B[14] => ALUOut.IN1
B[14] => ShiftLeft0.IN18
B[14] => ShiftRight0.IN18
B[14] => Add1.IN2
B[15] => Add0.IN17
B[15] => ALUOut.IN1
B[15] => ALUOut.IN1
B[15] => ALUOut.IN1
B[15] => ShiftLeft0.IN17
B[15] => ShiftRight0.IN17
B[15] => Add1.IN1
ALUOp[0] => Mux0.IN10
ALUOp[0] => Mux1.IN10
ALUOp[0] => Mux2.IN10
ALUOp[0] => Mux3.IN10
ALUOp[0] => Mux4.IN10
ALUOp[0] => Mux5.IN10
ALUOp[0] => Mux6.IN10
ALUOp[0] => Mux7.IN10
ALUOp[0] => Mux8.IN10
ALUOp[0] => Mux9.IN10
ALUOp[0] => Mux10.IN10
ALUOp[0] => Mux11.IN10
ALUOp[0] => Mux12.IN10
ALUOp[0] => Mux13.IN10
ALUOp[0] => Mux14.IN10
ALUOp[0] => Mux15.IN10
ALUOp[0] => Mux16.IN10
ALUOp[1] => Mux0.IN9
ALUOp[1] => Mux1.IN9
ALUOp[1] => Mux2.IN9
ALUOp[1] => Mux3.IN9
ALUOp[1] => Mux4.IN9
ALUOp[1] => Mux5.IN9
ALUOp[1] => Mux6.IN9
ALUOp[1] => Mux7.IN9
ALUOp[1] => Mux8.IN9
ALUOp[1] => Mux9.IN9
ALUOp[1] => Mux10.IN9
ALUOp[1] => Mux11.IN9
ALUOp[1] => Mux12.IN9
ALUOp[1] => Mux13.IN9
ALUOp[1] => Mux14.IN9
ALUOp[1] => Mux15.IN9
ALUOp[1] => Mux16.IN9
ALUOp[2] => Mux0.IN8
ALUOp[2] => Mux1.IN8
ALUOp[2] => Mux2.IN8
ALUOp[2] => Mux3.IN8
ALUOp[2] => Mux4.IN8
ALUOp[2] => Mux5.IN8
ALUOp[2] => Mux6.IN8
ALUOp[2] => Mux7.IN8
ALUOp[2] => Mux8.IN8
ALUOp[2] => Mux9.IN8
ALUOp[2] => Mux10.IN8
ALUOp[2] => Mux11.IN8
ALUOp[2] => Mux12.IN8
ALUOp[2] => Mux13.IN8
ALUOp[2] => Mux14.IN8
ALUOp[2] => Mux15.IN8
ALUOp[2] => Mux16.IN8
ALUOut[0] <= ALUOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[1] <= ALUOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[2] <= ALUOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[3] <= ALUOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[4] <= ALUOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[5] <= ALUOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[6] <= ALUOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[7] <= ALUOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[8] <= ALUOut[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[9] <= ALUOut[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[10] <= ALUOut[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[11] <= ALUOut[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[12] <= ALUOut[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[13] <= ALUOut[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[14] <= ALUOut[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[15] <= ALUOut[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|CPU|newStep4:UUT|comparator:comp
A[0] => LessThan0.IN16
A[0] => Equal0.IN15
A[0] => LessThan1.IN16
A[1] => LessThan0.IN15
A[1] => Equal0.IN14
A[1] => LessThan1.IN15
A[2] => LessThan0.IN14
A[2] => Equal0.IN13
A[2] => LessThan1.IN14
A[3] => LessThan0.IN13
A[3] => Equal0.IN12
A[3] => LessThan1.IN13
A[4] => LessThan0.IN12
A[4] => Equal0.IN11
A[4] => LessThan1.IN12
A[5] => LessThan0.IN11
A[5] => Equal0.IN10
A[5] => LessThan1.IN11
A[6] => LessThan0.IN10
A[6] => Equal0.IN9
A[6] => LessThan1.IN10
A[7] => LessThan0.IN9
A[7] => Equal0.IN8
A[7] => LessThan1.IN9
A[8] => LessThan0.IN8
A[8] => Equal0.IN7
A[8] => LessThan1.IN8
A[9] => LessThan0.IN7
A[9] => Equal0.IN6
A[9] => LessThan1.IN7
A[10] => LessThan0.IN6
A[10] => Equal0.IN5
A[10] => LessThan1.IN6
A[11] => LessThan0.IN5
A[11] => Equal0.IN4
A[11] => LessThan1.IN5
A[12] => LessThan0.IN4
A[12] => Equal0.IN3
A[12] => LessThan1.IN4
A[13] => LessThan0.IN3
A[13] => Equal0.IN2
A[13] => LessThan1.IN3
A[14] => LessThan0.IN2
A[14] => Equal0.IN1
A[14] => LessThan1.IN2
A[15] => LessThan0.IN1
A[15] => Equal0.IN0
A[15] => LessThan1.IN1
B[0] => LessThan0.IN32
B[0] => Equal0.IN31
B[0] => LessThan1.IN32
B[1] => LessThan0.IN31
B[1] => Equal0.IN30
B[1] => LessThan1.IN31
B[2] => LessThan0.IN30
B[2] => Equal0.IN29
B[2] => LessThan1.IN30
B[3] => LessThan0.IN29
B[3] => Equal0.IN28
B[3] => LessThan1.IN29
B[4] => LessThan0.IN28
B[4] => Equal0.IN27
B[4] => LessThan1.IN28
B[5] => LessThan0.IN27
B[5] => Equal0.IN26
B[5] => LessThan1.IN27
B[6] => LessThan0.IN26
B[6] => Equal0.IN25
B[6] => LessThan1.IN26
B[7] => LessThan0.IN25
B[7] => Equal0.IN24
B[7] => LessThan1.IN25
B[8] => LessThan0.IN24
B[8] => Equal0.IN23
B[8] => LessThan1.IN24
B[9] => LessThan0.IN23
B[9] => Equal0.IN22
B[9] => LessThan1.IN23
B[10] => LessThan0.IN22
B[10] => Equal0.IN21
B[10] => LessThan1.IN22
B[11] => LessThan0.IN21
B[11] => Equal0.IN20
B[11] => LessThan1.IN21
B[12] => LessThan0.IN20
B[12] => Equal0.IN19
B[12] => LessThan1.IN20
B[13] => LessThan0.IN19
B[13] => Equal0.IN18
B[13] => LessThan1.IN19
B[14] => LessThan0.IN18
B[14] => Equal0.IN17
B[14] => LessThan1.IN18
B[15] => LessThan0.IN17
B[15] => Equal0.IN16
B[15] => LessThan1.IN17
dout[0] <= dout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE


|CPU|controlUnit:UTT
immShift[0] <= immShift[0].DB_MAX_OUTPUT_PORT_TYPE
immShift[1] <= immShift[1].DB_MAX_OUTPUT_PORT_TYPE
op[0] => Decoder0.IN3
op[0] => Mux6.IN19
op[0] => Mux4.IN19
op[0] => Mux3.IN19
op[0] => Mux2.IN19
op[0] => Mux1.IN19
op[0] => Mux0.IN19
op[0] => Mux5.IN19
op[0] => Mux7.IN19
op[0] => Mux8.IN19
op[0] => Mux9.IN19
op[0] => Mux10.IN19
op[0] => Mux11.IN19
op[0] => Mux12.IN19
op[0] => Mux13.IN19
op[0] => Mux14.IN19
op[0] => Mux15.IN19
op[1] => Decoder0.IN2
op[1] => Mux6.IN18
op[1] => Mux4.IN18
op[1] => Mux3.IN18
op[1] => Mux2.IN18
op[1] => Mux1.IN18
op[1] => Mux0.IN18
op[1] => Mux5.IN18
op[1] => Mux7.IN18
op[1] => Mux8.IN18
op[1] => Mux9.IN18
op[1] => Mux10.IN18
op[1] => Mux11.IN18
op[1] => Mux12.IN18
op[1] => Mux13.IN18
op[1] => Mux14.IN18
op[1] => Mux15.IN18
op[2] => Decoder0.IN1
op[2] => Mux6.IN17
op[2] => Mux4.IN17
op[2] => Mux3.IN17
op[2] => Mux2.IN17
op[2] => Mux1.IN17
op[2] => Mux0.IN17
op[2] => Mux5.IN17
op[2] => Mux7.IN17
op[2] => Mux8.IN17
op[2] => Mux9.IN17
op[2] => Mux10.IN17
op[2] => Mux11.IN17
op[2] => Mux12.IN17
op[2] => Mux13.IN17
op[2] => Mux14.IN17
op[2] => Mux15.IN17
op[3] => Decoder0.IN0
op[3] => Mux6.IN16
op[3] => Mux4.IN16
op[3] => Mux3.IN16
op[3] => Mux2.IN16
op[3] => Mux1.IN16
op[3] => Mux0.IN16
op[3] => Mux5.IN16
op[3] => Mux7.IN16
op[3] => Mux8.IN16
op[3] => Mux9.IN16
op[3] => Mux10.IN16
op[3] => Mux11.IN16
op[3] => Mux12.IN16
op[3] => Mux13.IN16
op[3] => Mux14.IN16
op[3] => Mux15.IN16
cmpRst[0] => cmpRstReg[0].DATAIN
cmpRst[1] => cmpRstReg[1].DATAIN
ALUOp[0] <= ALUOp[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALUOp[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= ALUOp[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
writeEnable <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
numBits[0] <= numBits.DB_MAX_OUTPUT_PORT_TYPE
numBits[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
memAddrSel <= memAddrSel$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcA <= ALUSrcA$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcB <= ALUSrcB$latch.DB_MAX_OUTPUT_PORT_TYPE
memEnableRead <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
memEnableWrite <= memEnableWrite.DB_MAX_OUTPUT_PORT_TYPE
PCWriteEnable <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
PCSource <= PCSource.DB_MAX_OUTPUT_PORT_TYPE
memToReg <= <GND>
DOrS <= DOrS$latch.DB_MAX_OUTPUT_PORT_TYPE
IRWrite <= IRWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
regDataWrite[0] <= regDataWrite[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
regDataWrite[1] <= regDataWrite[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
regDataWrite[2] <= regDataWrite[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
memAddrSet <= <GND>
CLK => current_state~1.DATAIN
Reset => current_state~3.DATAIN


