#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000022d0fcfcff0 .scope module, "tb_clock_divider" "tb_clock_divider" 2 5;
 .timescale -9 -12;
P_0000022d0fcf8700 .param/l "PERIOD" 0 2 8, +C4<00000000000000000000000000000010>;
v0000022d0fcfbae0_0 .net "clk", 0 0, v0000022d0fcfb6d0_0;  1 drivers
v0000022d0fcfbb80_0 .var "clk_in", 0 0;
v0000022d0fcf7010_0 .var "reset", 0 0;
S_0000022d0fcfd180 .scope module, "u_clock_divider" "clock_divider" 2 25, 3 1 0, S_0000022d0fcfcff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "clk";
P_0000022d0fcf9080 .param/l "half" 0 3 2, C4<0000000000001010>;
v0000022d0fcfb6d0_0 .var "clk", 0 0;
v0000022d0fcfb770_0 .net "clk_in", 0 0, v0000022d0fcfbb80_0;  1 drivers
v0000022d0fcfd310_0 .var "count", 15 0;
v0000022d0fcfd3b0_0 .net "reset", 0 0, v0000022d0fcf7010_0;  1 drivers
E_0000022d0fcf8f80 .event posedge, v0000022d0fcfb770_0;
    .scope S_0000022d0fcfd180;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022d0fcfb6d0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000022d0fcfd310_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0000022d0fcfd180;
T_1 ;
    %wait E_0000022d0fcf8f80;
    %load/vec4 v0000022d0fcfd3b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022d0fcfb6d0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000022d0fcfd310_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022d0fcfd310_0;
    %cmpi/e 10, 0, 16;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000022d0fcfb6d0_0;
    %inv;
    %assign/vec4 v0000022d0fcfb6d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000022d0fcfd310_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000022d0fcfd310_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000022d0fcfd310_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022d0fcfcff0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022d0fcfbb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022d0fcf7010_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000022d0fcfcff0;
T_3 ;
T_3.0 ;
    %delay 1000, 0;
    %load/vec4 v0000022d0fcfbb80_0;
    %inv;
    %store/vec4 v0000022d0fcfbb80_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0000022d0fcfcff0;
T_4 ;
    %vpi_call 2 33 "$dumpfile", "tb_clock_divider.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022d0fcfcff0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022d0fcfbb80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022d0fcf7010_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022d0fcf7010_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./clock_divider.v";
