{
  "models": { "ILA":"m0" , "VERILOG": "m1" },
  "state mapping": { 
    "pc" : "m1.dpath.pc",
    "x0" : "m1.dpath.lane_0.rfile.registers[0]",
    "x1" : "m1.dpath.lane_0.rfile.registers[1]",
    "x2" : "m1.dpath.lane_0.rfile.registers[2]",
    "x3" : "m1.dpath.lane_0.rfile.registers[3]",
    "x4" : "m1.dpath.lane_0.rfile.registers[4]",
    "x5" : "m1.dpath.lane_0.rfile.registers[5]",
    "x6" : "m1.dpath.lane_0.rfile.registers[6]",
    "x7" : "m1.dpath.lane_0.rfile.registers[7]",
    "x8" : "m1.dpath.lane_0.rfile.registers[8]",
    "x9" : "m1.dpath.lane_0.rfile.registers[9]",
    "x10" : "m1.dpath.lane_0.rfile.registers[10]",
    "x11" : "m1.dpath.lane_0.rfile.registers[11]",
    "x12" : "m1.dpath.lane_0.rfile.registers[12]",
    "x13" : "m1.dpath.lane_0.rfile.registers[13]",
    "x14" : "m1.dpath.lane_0.rfile.registers[14]",
    "x15" : "m1.dpath.lane_0.rfile.registers[15]",
    "x16" : "m1.dpath.lane_0.rfile.registers[16]",
    "x17" : "m1.dpath.lane_0.rfile.registers[17]",
    "x18" : "m1.dpath.lane_0.rfile.registers[18]",
    "x19" : "m1.dpath.lane_0.rfile.registers[19]",
    "x20" : "m1.dpath.lane_0.rfile.registers[20]",
    "x21" : "m1.dpath.lane_0.rfile.registers[21]",
    "x22" : "m1.dpath.lane_0.rfile.registers[22]",
    "x23" : "m1.dpath.lane_0.rfile.registers[23]",
    "x24" : "m1.dpath.lane_0.rfile.registers[24]",
    "x25" : "m1.dpath.lane_0.rfile.registers[25]",
    "x26" : "m1.dpath.lane_0.rfile.registers[26]",
    "x27" : "m1.dpath.lane_0.rfile.registers[27]",
    "x28" : "m1.dpath.lane_0.rfile.registers[28]",
    "x29" : "m1.dpath.lane_0.rfile.registers[29]",
    "x30" : "m1.dpath.lane_0.rfile.registers[30]",
    "x31" : "m1.dpath.lane_0.rfile.registers[31]",
    "mem"               : "**MEM**XRAM"
  },

  "interface mapping": {
     "clk":"**CLOCK**",
     "reset":"**RESET**",
     "imemreq_msg": "**KEEP**",
     "imemreq_rdy": "**KEEP**",
     "imemreq_val": "**KEEP**",
     "imemresp_val": "**KEEP**",
     "imemresp_msg": "**KEEP**",
     "dmemreq_msg": "**KEEP**",
     "dmemreq_rdy": "**KEEP**",
     "dmemreq_val": "**KEEP**",
     "dmemresp_msg":"**KEEP**",
     "dmemresp_val":"**KEEP**",
     "cp0_status": "**KEEP**"
  },

  "mapping control" : [ "__IMEM_mem_0_rdata == m1.ctrl.ir_next"
  ],

  "annotation" : {
    "reset" : {
        "cycle": 10,
        "no-reset-after": true
    }
  }
}
