const mmio = @import("mmio");
const types = @import("../../types.zig");

/// DAC
pub const DAC = extern struct {
    /// DAC control register
    /// offset: 0x00
    DAC_CR: mmio.Mmio(packed struct(u32) {
        /// DAC channel1 enable This bit is set and cleared by software to enable/disable DAC channel1.
        EN1: u1,
        /// DAC channel1 trigger enable
        TEN1: u1,
        /// DAC channel1 trigger selection These bits select the external event used to trigger DAC channel1. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
        TSEL1: u3,
        reserved6: u1 = 0,
        /// DAC channel1 noise/triangle wave generation enable These bits are set and cleared by software. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
        WAVE1: u2,
        /// DAC channel1 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
        MAMP1: u4,
        /// DAC channel1 DMA enable This bit is set and cleared by software.
        DMAEN1: u1,
        /// DAC channel1 DMA Underrun Interrupt enable This bit is set and cleared by software.
        DMAUDRIE1: u1,
        /// DAC Channel 1 calibration enable This bit is set and cleared by software to enable/disable DAC channel 1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
        CEN1: u1,
        reserved16: u1 = 0,
        /// DAC channel2 enable This bit is set and cleared by software to enable/disable DAC channel2.
        EN2: u1,
        /// DAC channel2 trigger enable
        TEN2: u1,
        /// DAC channel2 trigger selection These bits select the external event used to trigger DAC channel2 Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled).
        TSEL2: u3,
        reserved22: u1 = 0,
        /// DAC channel2 noise/triangle wave generation enable These bits are set/reset by software. 1x: Triangle wave generation enabled Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)
        WAVE2: u2,
        /// DAC channel2 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
        MAMP2: u4,
        /// DAC channel2 DMA enable This bit is set and cleared by software.
        DMAEN2: u1,
        /// DAC channel2 DMA underrun interrupt enable This bit is set and cleared by software.
        DMAUDRIE2: u1,
        /// DAC Channel 2 calibration enable This bit is set and cleared by software to enable/disable DAC channel 2 calibration, it can be written only if bit EN2=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
        CEN2: u1,
        padding: u1 = 0,
    }),
    /// DAC software trigger register
    /// offset: 0x04
    DAC_SWTRGR: mmio.Mmio(packed struct(u32) {
        /// DAC channel1 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register.
        SWTRIG1: u1,
        /// DAC channel2 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register.
        SWTRIG2: u1,
        padding: u30 = 0,
    }),
    /// DAC channel1 12-bit right-aligned data holding register
    /// offset: 0x08
    DAC_DHR12R1: mmio.Mmio(packed struct(u32) {
        /// DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
        DACC1DHR: u12,
        padding: u20 = 0,
    }),
    /// DAC channel1 12-bit left aligned data holding register
    /// offset: 0x0c
    DAC_DHR12L1: mmio.Mmio(packed struct(u32) {
        reserved4: u4 = 0,
        /// DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
        DACC1DHR: u12,
        padding: u16 = 0,
    }),
    /// DAC channel1 8-bit right aligned data holding register
    /// offset: 0x10
    DAC_DHR8R1: mmio.Mmio(packed struct(u32) {
        /// DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
        DACC1DHR: u8,
        padding: u24 = 0,
    }),
    /// DAC channel2 12-bit right aligned data holding register
    /// offset: 0x14
    DAC_DHR12R2: mmio.Mmio(packed struct(u32) {
        /// DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
        DACC2DHR: u12,
        padding: u20 = 0,
    }),
    /// DAC channel2 12-bit left aligned data holding register
    /// offset: 0x18
    DAC_DHR12L2: mmio.Mmio(packed struct(u32) {
        reserved4: u4 = 0,
        /// DAC channel2 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC channel2.
        DACC2DHR: u12,
        padding: u16 = 0,
    }),
    /// DAC channel2 8-bit right-aligned data holding register
    /// offset: 0x1c
    DAC_DHR8R2: mmio.Mmio(packed struct(u32) {
        /// DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
        DACC2DHR: u8,
        padding: u24 = 0,
    }),
    /// Dual DAC 12-bit right-aligned data holding register
    /// offset: 0x20
    DAC_DHR12RD: mmio.Mmio(packed struct(u32) {
        /// DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
        DACC1DHR: u12,
        reserved16: u4 = 0,
        /// DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
        DACC2DHR: u12,
        padding: u4 = 0,
    }),
    /// DUAL DAC 12-bit left aligned data holding register
    /// offset: 0x24
    DAC_DHR12LD: mmio.Mmio(packed struct(u32) {
        reserved4: u4 = 0,
        /// DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
        DACC1DHR: u12,
        reserved20: u4 = 0,
        /// DAC channel2 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
        DACC2DHR: u12,
    }),
    /// DUAL DAC 8-bit right aligned data holding register
    /// offset: 0x28
    DAC_DHR8RD: mmio.Mmio(packed struct(u32) {
        /// DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
        DACC1DHR: u8,
        /// DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
        DACC2DHR: u8,
        padding: u16 = 0,
    }),
    /// DAC channel1 data output register
    /// offset: 0x2c
    DAC_DOR1: mmio.Mmio(packed struct(u32) {
        /// DAC channel1 data output These bits are read-only, they contain data output for DAC channel1.
        DACC1DOR: u12,
        padding: u20 = 0,
    }),
    /// DAC channel2 data output register
    /// offset: 0x30
    DAC_DOR2: mmio.Mmio(packed struct(u32) {
        /// DAC channel2 data output These bits are read-only, they contain data output for DAC channel2.
        DACC2DOR: u12,
        padding: u20 = 0,
    }),
    /// DAC status register
    /// offset: 0x34
    DAC_SR: mmio.Mmio(packed struct(u32) {
        reserved13: u13 = 0,
        /// DAC channel1 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
        DMAUDR1: u1,
        /// DAC Channel 1 calibration offset status This bit is set and cleared by hardware
        CAL_FLAG1: u1,
        /// DAC Channel 1 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR1, It is cleared by hardware when the write operation of DAC_SHSR1 is complete. (It takes about 3LSI periods of synchronization).
        BWST1: u1,
        reserved29: u13 = 0,
        /// DAC channel2 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
        DMAUDR2: u1,
        /// DAC Channel 2 calibration offset status This bit is set and cleared by hardware
        CAL_FLAG2: u1,
        /// DAC Channel 2 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR2, It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI periods of synchronization).
        BWST2: u1,
    }),
    /// DAC calibration control register
    /// offset: 0x38
    DAC_CCR: mmio.Mmio(packed struct(u32) {
        /// DAC Channel 1 offset trimming value
        OTRIM1: u5,
        reserved16: u11 = 0,
        /// DAC Channel 2 offset trimming value
        OTRIM2: u5,
        padding: u11 = 0,
    }),
    /// DAC mode control register
    /// offset: 0x3c
    DAC_MCR: mmio.Mmio(packed struct(u32) {
        /// DAC Channel 1 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 1 mode: DAC Channel 1 in normal Mode DAC Channel 1 in sample &amp; hold mode
        MODE1: u3,
        reserved16: u13 = 0,
        /// DAC Channel 2 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 2 mode: DAC Channel 2 in normal Mode DAC Channel 2 in sample &amp; hold mode
        MODE2: u3,
        padding: u13 = 0,
    }),
    /// DAC Sample and Hold sample time register 1
    /// offset: 0x40
    DAC_SHSR1: mmio.Mmio(packed struct(u32) {
        /// DAC Channel 1 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel1 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, If BWSTx=1, the write operation is ignored.
        TSAMPLE1: u10,
        padding: u22 = 0,
    }),
    /// DAC Sample and Hold sample time register 2
    /// offset: 0x44
    DAC_SHSR2: mmio.Mmio(packed struct(u32) {
        /// DAC Channel 2 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel2 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, if BWSTx=1, the write operation is ignored.
        TSAMPLE2: u10,
        padding: u22 = 0,
    }),
    /// DAC Sample and Hold hold time register
    /// offset: 0x48
    DAC_SHHR: mmio.Mmio(packed struct(u32) {
        /// DAC Channel 1 hold Time (only valid in sample &amp; hold mode) Hold time= (THOLD[9:0]) x T LSI
        THOLD1: u10,
        reserved16: u6 = 0,
        /// DAC Channel 2 hold time (only valid in sample &amp; hold mode). Hold time= (THOLD[9:0]) x T LSI
        THOLD2: u10,
        padding: u6 = 0,
    }),
    /// DAC Sample and Hold refresh time register
    /// offset: 0x4c
    DAC_SHRR: mmio.Mmio(packed struct(u32) {
        /// DAC Channel 1 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
        TREFRESH1: u8,
        reserved16: u8 = 0,
        /// DAC Channel 2 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
        TREFRESH2: u8,
        padding: u8 = 0,
    }),
};
