module MulAddRecFN_postMul_1(
  input   clock,
  input   reset,
  input  [2:0] io_fromPreMul_highExpA,
  input   io_fromPreMul_isNaN_isQuietNaNA,
  input  [2:0] io_fromPreMul_highExpB,
  input   io_fromPreMul_isNaN_isQuietNaNB,
  input   io_fromPreMul_signProd,
  input   io_fromPreMul_isZeroProd,
  input   io_fromPreMul_opSignC,
  input  [2:0] io_fromPreMul_highExpC,
  input   io_fromPreMul_isNaN_isQuietNaNC,
  input   io_fromPreMul_isCDominant,
  input   io_fromPreMul_CAlignDist_0,
  input  [7:0] io_fromPreMul_CAlignDist,
  input   io_fromPreMul_bit0AlignedNegSigC,
  input  [54:0] io_fromPreMul_highAlignedNegSigC,
  input  [13:0] io_fromPreMul_sExpSum,
  input  [1:0] io_fromPreMul_roundingMode,
  input  [106:0] io_mulAddResult,
  output [64:0] io_out,
  output [4:0] io_exceptionFlags
);
  wire  isZeroA;
  wire [1:0] _T_43;
  wire  isSpecialA;
  wire  _T_45;
  wire  _T_47;
  wire  isInfA;
  wire  isNaNA;
  wire  _T_50;
  wire  isSigNaNA;
  wire  isZeroB;
  wire [1:0] _T_52;
  wire  isSpecialB;
  wire  _T_54;
  wire  _T_56;
  wire  isInfB;
  wire  isNaNB;
  wire  _T_59;
  wire  isSigNaNB;
  wire  isZeroC;
  wire [1:0] _T_61;
  wire  isSpecialC;
  wire  _T_63;
  wire  _T_65;
  wire  isInfC;
  wire  isNaNC;
  wire  _T_68;
  wire  isSigNaNC;
  wire  roundingMode_nearest_even;
  wire  roundingMode_min;
  wire  roundingMode_max;
  wire  doSubMags;
  wire  _T_71;
  wire [55:0] _T_73;
  wire [54:0] _T_74;
  wire [54:0] _T_75;
  wire [105:0] _T_76;
  wire [160:0] _T_77;
  wire [161:0] sigSum;
  wire [107:0] _T_79;
  wire [108:0] _GEN_0;
  wire [108:0] _T_82;
  wire [108:0] _T_83;
  wire [107:0] _T_85;
  wire [43:0] _T_86;
  wire [63:0] _T_87;
  wire  _T_89;
  wire [11:0] _T_90;
  wire [31:0] _T_91;
  wire  _T_93;
  wire [3:0] _T_94;
  wire [7:0] _T_95;
  wire  _T_97;
  wire  _T_98;
  wire  _T_100;
  wire  _T_102;
  wire [1:0] _T_104;
  wire [1:0] _T_105;
  wire [3:0] _T_106;
  wire [3:0] _T_107;
  wire  _T_109;
  wire  _T_110;
  wire  _T_112;
  wire  _T_114;
  wire [1:0] _T_116;
  wire [1:0] _T_117;
  wire  _T_118;
  wire  _T_120;
  wire  _T_122;
  wire [1:0] _T_124;
  wire [1:0] _T_125;
  wire [1:0] _T_126;
  wire [2:0] _T_127;
  wire [2:0] _T_128;
  wire [3:0] _T_129;
  wire [15:0] _T_130;
  wire [15:0] _T_131;
  wire  _T_133;
  wire [7:0] _T_134;
  wire [7:0] _T_135;
  wire  _T_137;
  wire [3:0] _T_138;
  wire [3:0] _T_139;
  wire  _T_141;
  wire  _T_142;
  wire  _T_144;
  wire  _T_146;
  wire [1:0] _T_148;
  wire [1:0] _T_149;
  wire  _T_150;
  wire  _T_152;
  wire  _T_154;
  wire [1:0] _T_156;
  wire [1:0] _T_157;
  wire [1:0] _T_158;
  wire [2:0] _T_159;
  wire [3:0] _T_160;
  wire [3:0] _T_161;
  wire  _T_163;
  wire  _T_164;
  wire  _T_166;
  wire  _T_168;
  wire [1:0] _T_170;
  wire [1:0] _T_171;
  wire  _T_172;
  wire  _T_174;
  wire  _T_176;
  wire [1:0] _T_178;
  wire [1:0] _T_179;
  wire [1:0] _T_180;
  wire [2:0] _T_181;
  wire [2:0] _T_182;
  wire [3:0] _T_183;
  wire [7:0] _T_184;
  wire [7:0] _T_185;
  wire  _T_187;
  wire [3:0] _T_188;
  wire [3:0] _T_189;
  wire  _T_191;
  wire  _T_192;
  wire  _T_194;
  wire  _T_196;
  wire [1:0] _T_198;
  wire [1:0] _T_199;
  wire  _T_200;
  wire  _T_202;
  wire  _T_204;
  wire [1:0] _T_206;
  wire [1:0] _T_207;
  wire [1:0] _T_208;
  wire [2:0] _T_209;
  wire [3:0] _T_210;
  wire [3:0] _T_211;
  wire  _T_213;
  wire  _T_214;
  wire  _T_216;
  wire  _T_218;
  wire [1:0] _T_220;
  wire [1:0] _T_221;
  wire  _T_222;
  wire  _T_224;
  wire  _T_226;
  wire [1:0] _T_228;
  wire [1:0] _T_229;
  wire [1:0] _T_230;
  wire [2:0] _T_231;
  wire [2:0] _T_232;
  wire [3:0] _T_233;
  wire [3:0] _T_234;
  wire [4:0] _T_235;
  wire [4:0] _T_236;
  wire [5:0] _T_237;
  wire [31:0] _T_238;
  wire [31:0] _T_239;
  wire  _T_241;
  wire [15:0] _T_242;
  wire [15:0] _T_243;
  wire  _T_245;
  wire [7:0] _T_246;
  wire [7:0] _T_247;
  wire  _T_249;
  wire [3:0] _T_250;
  wire [3:0] _T_251;
  wire  _T_253;
  wire  _T_254;
  wire  _T_256;
  wire  _T_258;
  wire [1:0] _T_260;
  wire [1:0] _T_261;
  wire  _T_262;
  wire  _T_264;
  wire  _T_266;
  wire [1:0] _T_268;
  wire [1:0] _T_269;
  wire [1:0] _T_270;
  wire [2:0] _T_271;
  wire [3:0] _T_272;
  wire [3:0] _T_273;
  wire  _T_275;
  wire  _T_276;
  wire  _T_278;
  wire  _T_280;
  wire [1:0] _T_282;
  wire [1:0] _T_283;
  wire  _T_284;
  wire  _T_286;
  wire  _T_288;
  wire [1:0] _T_290;
  wire [1:0] _T_291;
  wire [1:0] _T_292;
  wire [2:0] _T_293;
  wire [2:0] _T_294;
  wire [3:0] _T_295;
  wire [7:0] _T_296;
  wire [7:0] _T_297;
  wire  _T_299;
  wire [3:0] _T_300;
  wire [3:0] _T_301;
  wire  _T_303;
  wire  _T_304;
  wire  _T_306;
  wire  _T_308;
  wire [1:0] _T_310;
  wire [1:0] _T_311;
  wire  _T_312;
  wire  _T_314;
  wire  _T_316;
  wire [1:0] _T_318;
  wire [1:0] _T_319;
  wire [1:0] _T_320;
  wire [2:0] _T_321;
  wire [3:0] _T_322;
  wire [3:0] _T_323;
  wire  _T_325;
  wire  _T_326;
  wire  _T_328;
  wire  _T_330;
  wire [1:0] _T_332;
  wire [1:0] _T_333;
  wire  _T_334;
  wire  _T_336;
  wire  _T_338;
  wire [1:0] _T_340;
  wire [1:0] _T_341;
  wire [1:0] _T_342;
  wire [2:0] _T_343;
  wire [2:0] _T_344;
  wire [3:0] _T_345;
  wire [3:0] _T_346;
  wire [4:0] _T_347;
  wire [15:0] _T_348;
  wire [15:0] _T_349;
  wire  _T_351;
  wire [7:0] _T_352;
  wire [7:0] _T_353;
  wire  _T_355;
  wire [3:0] _T_356;
  wire [3:0] _T_357;
  wire  _T_359;
  wire  _T_360;
  wire  _T_362;
  wire  _T_364;
  wire [1:0] _T_366;
  wire [1:0] _T_367;
  wire  _T_368;
  wire  _T_370;
  wire  _T_372;
  wire [1:0] _T_374;
  wire [1:0] _T_375;
  wire [1:0] _T_376;
  wire [2:0] _T_377;
  wire [3:0] _T_378;
  wire [3:0] _T_379;
  wire  _T_381;
  wire  _T_382;
  wire  _T_384;
  wire  _T_386;
  wire [1:0] _T_388;
  wire [1:0] _T_389;
  wire  _T_390;
  wire  _T_392;
  wire  _T_394;
  wire [1:0] _T_396;
  wire [1:0] _T_397;
  wire [1:0] _T_398;
  wire [2:0] _T_399;
  wire [2:0] _T_400;
  wire [3:0] _T_401;
  wire [7:0] _T_402;
  wire [7:0] _T_403;
  wire  _T_405;
  wire [3:0] _T_406;
  wire [3:0] _T_407;
  wire  _T_409;
  wire  _T_410;
  wire  _T_412;
  wire  _T_414;
  wire [1:0] _T_416;
  wire [1:0] _T_417;
  wire  _T_418;
  wire  _T_420;
  wire  _T_422;
  wire [1:0] _T_424;
  wire [1:0] _T_425;
  wire [1:0] _T_426;
  wire [2:0] _T_427;
  wire [3:0] _T_428;
  wire [3:0] _T_429;
  wire  _T_431;
  wire  _T_432;
  wire  _T_434;
  wire  _T_436;
  wire [1:0] _T_438;
  wire [1:0] _T_439;
  wire  _T_440;
  wire  _T_442;
  wire  _T_444;
  wire [1:0] _T_446;
  wire [1:0] _T_447;
  wire [1:0] _T_448;
  wire [2:0] _T_449;
  wire [2:0] _T_450;
  wire [3:0] _T_451;
  wire [3:0] _T_452;
  wire [4:0] _T_453;
  wire [4:0] _T_454;
  wire [5:0] _T_455;
  wire [5:0] _T_456;
  wire [6:0] _T_457;
  wire [7:0] _GEN_2;
  wire [8:0] _T_458;
  wire [7:0] estNormNeg_dist;
  wire [31:0] _T_459;
  wire  _T_461;
  wire [43:0] _T_462;
  wire  _T_464;
  wire [1:0] firstReduceSigSum;
  wire [161:0] complSigSum;
  wire [31:0] _T_465;
  wire  _T_467;
  wire [43:0] _T_468;
  wire  _T_470;
  wire [1:0] firstReduceComplSigSum;
  wire  _T_471;
  wire [8:0] _T_473;
  wire [7:0] _T_474;
  wire [5:0] _T_475;
  wire [7:0] CDom_estNormDist;
  wire  _T_477;
  wire  _T_478;
  wire  _T_480;
  wire  _T_481;
  wire [85:0] _T_482;
  wire  _T_484;
  wire [86:0] _T_485;
  wire [86:0] _T_487;
  wire  _T_491;
  wire [85:0] _T_492;
  wire  _T_493;
  wire [86:0] _T_494;
  wire [86:0] _T_496;
  wire [86:0] _T_497;
  wire  _T_501;
  wire [85:0] _T_502;
  wire  _T_504;
  wire [86:0] _T_505;
  wire [86:0] _T_507;
  wire [86:0] _T_508;
  wire  _T_510;
  wire [85:0] _T_511;
  wire  _T_512;
  wire [86:0] _T_513;
  wire [86:0] _T_515;
  wire [86:0] CDom_firstNormAbsSigSum;
  wire [64:0] _T_516;
  wire  _T_519;
  wire  _T_521;
  wire [65:0] _T_522;
  wire  _T_524;
  wire  _T_525;
  wire [85:0] _T_529;
  wire [86:0] _T_530;
  wire [86:0] _T_531;
  wire [85:0] _T_532;
  wire [10:0] _T_533;
  wire  _T_535;
  wire [10:0] _T_536;
  wire  _T_538;
  wire  _T_539;
  wire [86:0] _T_540;
  wire  _T_541;
  wire  _T_542;
  wire [64:0] _T_543;
  wire [21:0] _T_547;
  wire [86:0] _T_548;
  wire [86:0] _T_549;
  wire [32:0] _T_551;
  wire [53:0] _T_555;
  wire [86:0] _T_556;
  wire [86:0] _T_557;
  wire [86:0] notCDom_pos_firstNormAbsSigSum;
  wire [63:0] _T_558;
  wire [64:0] _T_560;
  wire [1:0] _T_563;
  wire [87:0] _GEN_3;
  wire [87:0] _T_564;
  wire [87:0] _T_565;
  wire [86:0] _T_566;
  wire  _T_569;
  wire [87:0] _T_570;
  wire [65:0] _T_573;
  wire [87:0] _GEN_4;
  wire [87:0] _T_574;
  wire [87:0] _T_575;
  wire [33:0] _T_577;
  wire [87:0] _GEN_5;
  wire [87:0] _T_578;
  wire [87:0] _T_579;
  wire [87:0] notCDom_neg_cFirstNormAbsSigSum;
  wire  notCDom_signSigSum;
  wire  _T_581;
  wire  _T_582;
  wire  doNegSignSum;
  wire [7:0] estNormDist;
  wire [87:0] _T_584;
  wire [86:0] _T_585;
  wire [87:0] cFirstNormAbsSigSum;
  wire  _T_587;
  wire  _T_589;
  wire  _T_590;
  wire  doIncrSig;
  wire [4:0] estNormDist_5;
  wire [4:0] normTo2ShiftDist;
  wire [32:0] _T_592;
  wire [30:0] _T_593;
  wire [15:0] _T_594;
  wire [7:0] _T_599;
  wire [15:0] _T_600;
  wire [7:0] _T_601;
  wire [15:0] _GEN_6;
  wire [15:0] _T_602;
  wire [15:0] _T_604;
  wire [15:0] _T_605;
  wire [11:0] _T_609;
  wire [15:0] _GEN_7;
  wire [15:0] _T_610;
  wire [11:0] _T_611;
  wire [15:0] _GEN_8;
  wire [15:0] _T_612;
  wire [15:0] _T_614;
  wire [15:0] _T_615;
  wire [13:0] _T_619;
  wire [15:0] _GEN_9;
  wire [15:0] _T_620;
  wire [13:0] _T_621;
  wire [15:0] _GEN_10;
  wire [15:0] _T_622;
  wire [15:0] _T_624;
  wire [15:0] _T_625;
  wire [14:0] _T_629;
  wire [15:0] _GEN_11;
  wire [15:0] _T_630;
  wire [14:0] _T_631;
  wire [15:0] _GEN_12;
  wire [15:0] _T_632;
  wire [15:0] _T_634;
  wire [15:0] _T_635;
  wire [14:0] _T_636;
  wire [7:0] _T_637;
  wire [3:0] _T_642;
  wire [7:0] _T_643;
  wire [3:0] _T_644;
  wire [7:0] _GEN_13;
  wire [7:0] _T_645;
  wire [7:0] _T_647;
  wire [7:0] _T_648;
  wire [5:0] _T_652;
  wire [7:0] _GEN_14;
  wire [7:0] _T_653;
  wire [5:0] _T_654;
  wire [7:0] _GEN_15;
  wire [7:0] _T_655;
  wire [7:0] _T_657;
  wire [7:0] _T_658;
  wire [6:0] _T_662;
  wire [7:0] _GEN_16;
  wire [7:0] _T_663;
  wire [6:0] _T_664;
  wire [7:0] _GEN_17;
  wire [7:0] _T_665;
  wire [7:0] _T_667;
  wire [7:0] _T_668;
  wire [6:0] _T_669;
  wire [3:0] _T_670;
  wire [1:0] _T_671;
  wire  _T_672;
  wire  _T_673;
  wire [1:0] _T_674;
  wire [1:0] _T_675;
  wire  _T_676;
  wire  _T_677;
  wire [1:0] _T_678;
  wire [3:0] _T_679;
  wire [2:0] _T_680;
  wire [1:0] _T_681;
  wire  _T_682;
  wire  _T_683;
  wire [1:0] _T_684;
  wire  _T_685;
  wire [2:0] _T_686;
  wire [6:0] _T_687;
  wire [14:0] _T_688;
  wire [30:0] _T_689;
  wire [31:0] absSigSumExtraMask;
  wire [86:0] _T_691;
  wire [86:0] _T_692;
  wire [31:0] _T_693;
  wire [31:0] _T_694;
  wire [31:0] _T_695;
  wire  _T_697;
  wire [31:0] _T_699;
  wire  _T_701;
  wire  _T_702;
  wire [87:0] _T_703;
  wire [56:0] sigX3;
  wire [1:0] _T_704;
  wire  sigX3Shift1;
  wire [13:0] _GEN_18;
  wire [14:0] _T_706;
  wire [13:0] sExpX3;
  wire [2:0] _T_707;
  wire  isZeroY;
  wire  _T_709;
  wire  signY;
  wire [12:0] sExpX3_13;
  wire  _T_710;
  wire [55:0] _T_714;
  wire [12:0] _T_715;
  wire  _T_716;
  wire [11:0] _T_717;
  wire  _T_718;
  wire [10:0] _T_719;
  wire  _T_720;
  wire [9:0] _T_721;
  wire  _T_722;
  wire [8:0] _T_723;
  wire  _T_725;
  wire [7:0] _T_726;
  wire  _T_728;
  wire [6:0] _T_729;
  wire  _T_731;
  wire [5:0] _T_732;
  wire [64:0] _T_735;
  wire [49:0] _T_736;
  wire [31:0] _T_737;
  wire [15:0] _T_742;
  wire [31:0] _T_743;
  wire [15:0] _T_744;
  wire [31:0] _GEN_19;
  wire [31:0] _T_745;
  wire [31:0] _T_747;
  wire [31:0] _T_748;
  wire [23:0] _T_752;
  wire [31:0] _GEN_20;
  wire [31:0] _T_753;
  wire [23:0] _T_754;
  wire [31:0] _GEN_21;
  wire [31:0] _T_755;
  wire [31:0] _T_757;
  wire [31:0] _T_758;
  wire [27:0] _T_762;
  wire [31:0] _GEN_22;
  wire [31:0] _T_763;
  wire [27:0] _T_764;
  wire [31:0] _GEN_23;
  wire [31:0] _T_765;
  wire [31:0] _T_767;
  wire [31:0] _T_768;
  wire [29:0] _T_772;
  wire [31:0] _GEN_24;
  wire [31:0] _T_773;
  wire [29:0] _T_774;
  wire [31:0] _GEN_25;
  wire [31:0] _T_775;
  wire [31:0] _T_777;
  wire [31:0] _T_778;
  wire [30:0] _T_782;
  wire [31:0] _GEN_26;
  wire [31:0] _T_783;
  wire [30:0] _T_784;
  wire [31:0] _GEN_27;
  wire [31:0] _T_785;
  wire [31:0] _T_787;
  wire [31:0] _T_788;
  wire [17:0] _T_789;
  wire [15:0] _T_790;
  wire [7:0] _T_795;
  wire [15:0] _T_796;
  wire [7:0] _T_797;
  wire [15:0] _GEN_28;
  wire [15:0] _T_798;
  wire [15:0] _T_800;
  wire [15:0] _T_801;
  wire [11:0] _T_805;
  wire [15:0] _GEN_29;
  wire [15:0] _T_806;
  wire [11:0] _T_807;
  wire [15:0] _GEN_30;
  wire [15:0] _T_808;
  wire [15:0] _T_810;
  wire [15:0] _T_811;
  wire [13:0] _T_815;
  wire [15:0] _GEN_31;
  wire [15:0] _T_816;
  wire [13:0] _T_817;
  wire [15:0] _GEN_32;
  wire [15:0] _T_818;
  wire [15:0] _T_820;
  wire [15:0] _T_821;
  wire [14:0] _T_825;
  wire [15:0] _GEN_33;
  wire [15:0] _T_826;
  wire [14:0] _T_827;
  wire [15:0] _GEN_34;
  wire [15:0] _T_828;
  wire [15:0] _T_830;
  wire [15:0] _T_831;
  wire [1:0] _T_832;
  wire  _T_833;
  wire  _T_834;
  wire [1:0] _T_835;
  wire [17:0] _T_836;
  wire [49:0] _T_837;
  wire [49:0] _T_838;
  wire [49:0] _T_839;
  wire [49:0] _T_840;
  wire [49:0] _T_841;
  wire [49:0] _T_842;
  wire [49:0] _T_843;
  wire [49:0] _T_844;
  wire [49:0] _T_845;
  wire [49:0] _T_846;
  wire [49:0] _T_847;
  wire [49:0] _T_848;
  wire [49:0] _T_849;
  wire [53:0] _T_851;
  wire [3:0] _T_862;
  wire [1:0] _T_863;
  wire  _T_864;
  wire  _T_865;
  wire [1:0] _T_866;
  wire [1:0] _T_867;
  wire  _T_868;
  wire  _T_869;
  wire [1:0] _T_870;
  wire [3:0] _T_871;
  wire [3:0] _T_873;
  wire [3:0] _T_875;
  wire [3:0] _T_877;
  wire [3:0] _T_879;
  wire [53:0] _T_880;
  wire [53:0] _T_882;
  wire [53:0] _T_884;
  wire  _T_885;
  wire [53:0] _GEN_35;
  wire [53:0] _T_886;
  wire [55:0] _T_888;
  wire [55:0] roundMask;
  wire [54:0] _T_889;
  wire [54:0] _T_890;
  wire [55:0] _GEN_36;
  wire [55:0] roundPosMask;
  wire [56:0] _GEN_37;
  wire [56:0] _T_891;
  wire  roundPosBit;
  wire [56:0] _GEN_38;
  wire [56:0] _T_894;
  wire  anyRoundExtra;
  wire [56:0] _T_896;
  wire [56:0] _T_898;
  wire  allRoundExtra;
  wire  anyRound;
  wire  allRound;
  wire  roundDirectUp;
  wire  _T_901;
  wire  _T_902;
  wire  _T_903;
  wire  _T_904;
  wire  _T_907;
  wire  _T_908;
  wire  _T_909;
  wire  _T_910;
  wire  _T_911;
  wire  _T_912;
  wire  _T_913;
  wire  _T_914;
  wire  _T_915;
  wire  roundUp;
  wire  _T_919;
  wire  _T_920;
  wire  _T_921;
  wire  _T_922;
  wire  _T_924;
  wire  _T_925;
  wire  roundEven;
  wire  _T_927;
  wire  inexactY;
  wire [56:0] _GEN_40;
  wire [56:0] _T_928;
  wire [54:0] _T_929;
  wire [55:0] _T_931;
  wire [54:0] _T_932;
  wire  _T_934;
  wire  _T_936;
  wire  _T_937;
  wire [55:0] _T_938;
  wire [56:0] _GEN_41;
  wire [56:0] _T_939;
  wire [54:0] _T_940;
  wire [54:0] _T_942;
  wire [54:0] _T_944;
  wire [54:0] _T_945;
  wire [54:0] _T_948;
  wire [54:0] _T_950;
  wire [54:0] sigY3;
  wire  _T_951;
  wire [14:0] _T_953;
  wire [13:0] _T_954;
  wire [13:0] _T_956;
  wire  _T_957;
  wire [13:0] _T_959;
  wire [13:0] _T_960;
  wire [1:0] _T_961;
  wire  _T_963;
  wire [14:0] _T_965;
  wire [13:0] _T_966;
  wire [13:0] _T_968;
  wire [13:0] sExpY;
  wire [11:0] expY;
  wire [51:0] _T_969;
  wire [51:0] _T_970;
  wire [51:0] fractY;
  wire [2:0] _T_971;
  wire  overflowY;
  wire  _T_974;
  wire  _T_975;
  wire  _T_978;
  wire  _T_979;
  wire  totalUnderflowY;
  wire [10:0] _T_983;
  wire [12:0] _GEN_42;
  wire  _T_984;
  wire  _T_985;
  wire  underflowY;
  wire  _T_986;
  wire  _T_988;
  wire  _T_989;
  wire  roundMagUp;
  wire  overflowY_roundMagUp;
  wire  mulSpecial;
  wire  addSpecial;
  wire  notSpecial_addZeros;
  wire  _T_991;
  wire  _T_993;
  wire  commonCase;
  wire  _T_994;
  wire  _T_995;
  wire  _T_996;
  wire  _T_998;
  wire  _T_1000;
  wire  _T_1001;
  wire  _T_1002;
  wire  _T_1003;
  wire  _T_1004;
  wire  _T_1005;
  wire  notSigNaN_invalid;
  wire  _T_1006;
  wire  _T_1007;
  wire  invalid;
  wire  overflow;
  wire  underflow;
  wire  _T_1008;
  wire  inexact;
  wire  _T_1009;
  wire  notSpecial_isZeroOut;
  wire  _T_1010;
  wire  pegMinFiniteMagOut;
  wire  _T_1012;
  wire  pegMaxFiniteMagOut;
  wire  _T_1014;
  wire  _T_1015;
  wire  notNaN_isInfOut;
  wire  _T_1016;
  wire  _T_1017;
  wire  isNaNOut;
  wire  _T_1020;
  wire  _T_1022;
  wire  _T_1023;
  wire  _T_1024;
  wire  _T_1025;
  wire  _T_1027;
  wire  _T_1028;
  wire  _T_1029;
  wire  _T_1030;
  wire  _T_1033;
  wire  _T_1034;
  wire  _T_1035;
  wire  uncommonCaseSignOut;
  wire  _T_1037;
  wire  _T_1038;
  wire  _T_1039;
  wire  signOut;
  wire [11:0] _T_1042;
  wire [11:0] _T_1043;
  wire [11:0] _T_1044;
  wire [11:0] _T_1048;
  wire [11:0] _T_1049;
  wire [11:0] _T_1050;
  wire [11:0] _T_1053;
  wire [11:0] _T_1054;
  wire [11:0] _T_1055;
  wire [11:0] _T_1058;
  wire [11:0] _T_1059;
  wire [11:0] _T_1060;
  wire [11:0] _T_1063;
  wire [11:0] _T_1064;
  wire [11:0] _T_1067;
  wire [11:0] _T_1068;
  wire [11:0] _T_1071;
  wire [11:0] _T_1072;
  wire [11:0] _T_1075;
  wire [11:0] expOut;
  wire  _T_1076;
  wire  _T_1077;
  wire [51:0] _T_1081;
  wire [51:0] _T_1082;
  wire [51:0] _T_1086;
  wire [51:0] fractOut;
  wire [12:0] _T_1087;
  wire [64:0] _T_1088;
  wire [1:0] _T_1090;
  wire [1:0] _T_1091;
  wire [2:0] _T_1092;
  wire [4:0] _T_1093;
  assign io_out = _T_1088;
  assign io_exceptionFlags = _T_1093;
  assign isZeroA = io_fromPreMul_highExpA == 3'h0;
  assign _T_43 = io_fromPreMul_highExpA[2:1];
  assign isSpecialA = _T_43 == 2'h3;
  assign _T_45 = io_fromPreMul_highExpA[0];
  assign _T_47 = _T_45 == 1'h0;
  assign isInfA = isSpecialA & _T_47;
  assign isNaNA = isSpecialA & _T_45;
  assign _T_50 = io_fromPreMul_isNaN_isQuietNaNA == 1'h0;
  assign isSigNaNA = isNaNA & _T_50;
  assign isZeroB = io_fromPreMul_highExpB == 3'h0;
  assign _T_52 = io_fromPreMul_highExpB[2:1];
  assign isSpecialB = _T_52 == 2'h3;
  assign _T_54 = io_fromPreMul_highExpB[0];
  assign _T_56 = _T_54 == 1'h0;
  assign isInfB = isSpecialB & _T_56;
  assign isNaNB = isSpecialB & _T_54;
  assign _T_59 = io_fromPreMul_isNaN_isQuietNaNB == 1'h0;
  assign isSigNaNB = isNaNB & _T_59;
  assign isZeroC = io_fromPreMul_highExpC == 3'h0;
  assign _T_61 = io_fromPreMul_highExpC[2:1];
  assign isSpecialC = _T_61 == 2'h3;
  assign _T_63 = io_fromPreMul_highExpC[0];
  assign _T_65 = _T_63 == 1'h0;
  assign isInfC = isSpecialC & _T_65;
  assign isNaNC = isSpecialC & _T_63;
  assign _T_68 = io_fromPreMul_isNaN_isQuietNaNC == 1'h0;
  assign isSigNaNC = isNaNC & _T_68;
  assign roundingMode_nearest_even = io_fromPreMul_roundingMode == 2'h0;
  assign roundingMode_min = io_fromPreMul_roundingMode == 2'h2;
  assign roundingMode_max = io_fromPreMul_roundingMode == 2'h3;
  assign doSubMags = io_fromPreMul_signProd ^ io_fromPreMul_opSignC;
  assign _T_71 = io_mulAddResult[106];
  assign _T_73 = io_fromPreMul_highAlignedNegSigC + 55'h1;
  assign _T_74 = _T_73[54:0];
  assign _T_75 = _T_71 ? _T_74 : io_fromPreMul_highAlignedNegSigC;
  assign _T_76 = io_mulAddResult[105:0];
  assign _T_77 = {_T_75,_T_76};
  assign sigSum = {_T_77,io_fromPreMul_bit0AlignedNegSigC};
  assign _T_79 = sigSum[108:1];
  assign _GEN_0 = {{1'd0}, _T_79};
  assign _T_82 = _GEN_0 << 1;
  assign _T_83 = _GEN_0 ^ _T_82;
  assign _T_85 = _T_83[107:0];
  assign _T_86 = _T_85[107:64];
  assign _T_87 = _T_85[63:0];
  assign _T_89 = _T_86 != 44'h0;
  assign _T_90 = _T_86[43:32];
  assign _T_91 = _T_86[31:0];
  assign _T_93 = _T_90 != 12'h0;
  assign _T_94 = _T_90[11:8];
  assign _T_95 = _T_90[7:0];
  assign _T_97 = _T_94 != 4'h0;
  assign _T_98 = _T_94[3];
  assign _T_100 = _T_94[2];
  assign _T_102 = _T_94[1];
  assign _T_104 = _T_100 ? 2'h2 : {{1'd0}, _T_102};
  assign _T_105 = _T_98 ? 2'h3 : _T_104;
  assign _T_106 = _T_95[7:4];
  assign _T_107 = _T_95[3:0];
  assign _T_109 = _T_106 != 4'h0;
  assign _T_110 = _T_106[3];
  assign _T_112 = _T_106[2];
  assign _T_114 = _T_106[1];
  assign _T_116 = _T_112 ? 2'h2 : {{1'd0}, _T_114};
  assign _T_117 = _T_110 ? 2'h3 : _T_116;
  assign _T_118 = _T_107[3];
  assign _T_120 = _T_107[2];
  assign _T_122 = _T_107[1];
  assign _T_124 = _T_120 ? 2'h2 : {{1'd0}, _T_122};
  assign _T_125 = _T_118 ? 2'h3 : _T_124;
  assign _T_126 = _T_109 ? _T_117 : _T_125;
  assign _T_127 = {_T_109,_T_126};
  assign _T_128 = _T_97 ? {{1'd0}, _T_105} : _T_127;
  assign _T_129 = {_T_97,_T_128};
  assign _T_130 = _T_91[31:16];
  assign _T_131 = _T_91[15:0];
  assign _T_133 = _T_130 != 16'h0;
  assign _T_134 = _T_130[15:8];
  assign _T_135 = _T_130[7:0];
  assign _T_137 = _T_134 != 8'h0;
  assign _T_138 = _T_134[7:4];
  assign _T_139 = _T_134[3:0];
  assign _T_141 = _T_138 != 4'h0;
  assign _T_142 = _T_138[3];
  assign _T_144 = _T_138[2];
  assign _T_146 = _T_138[1];
  assign _T_148 = _T_144 ? 2'h2 : {{1'd0}, _T_146};
  assign _T_149 = _T_142 ? 2'h3 : _T_148;
  assign _T_150 = _T_139[3];
  assign _T_152 = _T_139[2];
  assign _T_154 = _T_139[1];
  assign _T_156 = _T_152 ? 2'h2 : {{1'd0}, _T_154};
  assign _T_157 = _T_150 ? 2'h3 : _T_156;
  assign _T_158 = _T_141 ? _T_149 : _T_157;
  assign _T_159 = {_T_141,_T_158};
  assign _T_160 = _T_135[7:4];
  assign _T_161 = _T_135[3:0];
  assign _T_163 = _T_160 != 4'h0;
  assign _T_164 = _T_160[3];
  assign _T_166 = _T_160[2];
  assign _T_168 = _T_160[1];
  assign _T_170 = _T_166 ? 2'h2 : {{1'd0}, _T_168};
  assign _T_171 = _T_164 ? 2'h3 : _T_170;
  assign _T_172 = _T_161[3];
  assign _T_174 = _T_161[2];
  assign _T_176 = _T_161[1];
  assign _T_178 = _T_174 ? 2'h2 : {{1'd0}, _T_176};
  assign _T_179 = _T_172 ? 2'h3 : _T_178;
  assign _T_180 = _T_163 ? _T_171 : _T_179;
  assign _T_181 = {_T_163,_T_180};
  assign _T_182 = _T_137 ? _T_159 : _T_181;
  assign _T_183 = {_T_137,_T_182};
  assign _T_184 = _T_131[15:8];
  assign _T_185 = _T_131[7:0];
  assign _T_187 = _T_184 != 8'h0;
  assign _T_188 = _T_184[7:4];
  assign _T_189 = _T_184[3:0];
  assign _T_191 = _T_188 != 4'h0;
  assign _T_192 = _T_188[3];
  assign _T_194 = _T_188[2];
  assign _T_196 = _T_188[1];
  assign _T_198 = _T_194 ? 2'h2 : {{1'd0}, _T_196};
  assign _T_199 = _T_192 ? 2'h3 : _T_198;
  assign _T_200 = _T_189[3];
  assign _T_202 = _T_189[2];
  assign _T_204 = _T_189[1];
  assign _T_206 = _T_202 ? 2'h2 : {{1'd0}, _T_204};
  assign _T_207 = _T_200 ? 2'h3 : _T_206;
  assign _T_208 = _T_191 ? _T_199 : _T_207;
  assign _T_209 = {_T_191,_T_208};
  assign _T_210 = _T_185[7:4];
  assign _T_211 = _T_185[3:0];
  assign _T_213 = _T_210 != 4'h0;
  assign _T_214 = _T_210[3];
  assign _T_216 = _T_210[2];
  assign _T_218 = _T_210[1];
  assign _T_220 = _T_216 ? 2'h2 : {{1'd0}, _T_218};
  assign _T_221 = _T_214 ? 2'h3 : _T_220;
  assign _T_222 = _T_211[3];
  assign _T_224 = _T_211[2];
  assign _T_226 = _T_211[1];
  assign _T_228 = _T_224 ? 2'h2 : {{1'd0}, _T_226};
  assign _T_229 = _T_222 ? 2'h3 : _T_228;
  assign _T_230 = _T_213 ? _T_221 : _T_229;
  assign _T_231 = {_T_213,_T_230};
  assign _T_232 = _T_187 ? _T_209 : _T_231;
  assign _T_233 = {_T_187,_T_232};
  assign _T_234 = _T_133 ? _T_183 : _T_233;
  assign _T_235 = {_T_133,_T_234};
  assign _T_236 = _T_93 ? {{1'd0}, _T_129} : _T_235;
  assign _T_237 = {_T_93,_T_236};
  assign _T_238 = _T_87[63:32];
  assign _T_239 = _T_87[31:0];
  assign _T_241 = _T_238 != 32'h0;
  assign _T_242 = _T_238[31:16];
  assign _T_243 = _T_238[15:0];
  assign _T_245 = _T_242 != 16'h0;
  assign _T_246 = _T_242[15:8];
  assign _T_247 = _T_242[7:0];
  assign _T_249 = _T_246 != 8'h0;
  assign _T_250 = _T_246[7:4];
  assign _T_251 = _T_246[3:0];
  assign _T_253 = _T_250 != 4'h0;
  assign _T_254 = _T_250[3];
  assign _T_256 = _T_250[2];
  assign _T_258 = _T_250[1];
  assign _T_260 = _T_256 ? 2'h2 : {{1'd0}, _T_258};
  assign _T_261 = _T_254 ? 2'h3 : _T_260;
  assign _T_262 = _T_251[3];
  assign _T_264 = _T_251[2];
  assign _T_266 = _T_251[1];
  assign _T_268 = _T_264 ? 2'h2 : {{1'd0}, _T_266};
  assign _T_269 = _T_262 ? 2'h3 : _T_268;
  assign _T_270 = _T_253 ? _T_261 : _T_269;
  assign _T_271 = {_T_253,_T_270};
  assign _T_272 = _T_247[7:4];
  assign _T_273 = _T_247[3:0];
  assign _T_275 = _T_272 != 4'h0;
  assign _T_276 = _T_272[3];
  assign _T_278 = _T_272[2];
  assign _T_280 = _T_272[1];
  assign _T_282 = _T_278 ? 2'h2 : {{1'd0}, _T_280};
  assign _T_283 = _T_276 ? 2'h3 : _T_282;
  assign _T_284 = _T_273[3];
  assign _T_286 = _T_273[2];
  assign _T_288 = _T_273[1];
  assign _T_290 = _T_286 ? 2'h2 : {{1'd0}, _T_288};
  assign _T_291 = _T_284 ? 2'h3 : _T_290;
  assign _T_292 = _T_275 ? _T_283 : _T_291;
  assign _T_293 = {_T_275,_T_292};
  assign _T_294 = _T_249 ? _T_271 : _T_293;
  assign _T_295 = {_T_249,_T_294};
  assign _T_296 = _T_243[15:8];
  assign _T_297 = _T_243[7:0];
  assign _T_299 = _T_296 != 8'h0;
  assign _T_300 = _T_296[7:4];
  assign _T_301 = _T_296[3:0];
  assign _T_303 = _T_300 != 4'h0;
  assign _T_304 = _T_300[3];
  assign _T_306 = _T_300[2];
  assign _T_308 = _T_300[1];
  assign _T_310 = _T_306 ? 2'h2 : {{1'd0}, _T_308};
  assign _T_311 = _T_304 ? 2'h3 : _T_310;
  assign _T_312 = _T_301[3];
  assign _T_314 = _T_301[2];
  assign _T_316 = _T_301[1];
  assign _T_318 = _T_314 ? 2'h2 : {{1'd0}, _T_316};
  assign _T_319 = _T_312 ? 2'h3 : _T_318;
  assign _T_320 = _T_303 ? _T_311 : _T_319;
  assign _T_321 = {_T_303,_T_320};
  assign _T_322 = _T_297[7:4];
  assign _T_323 = _T_297[3:0];
  assign _T_325 = _T_322 != 4'h0;
  assign _T_326 = _T_322[3];
  assign _T_328 = _T_322[2];
  assign _T_330 = _T_322[1];
  assign _T_332 = _T_328 ? 2'h2 : {{1'd0}, _T_330};
  assign _T_333 = _T_326 ? 2'h3 : _T_332;
  assign _T_334 = _T_323[3];
  assign _T_336 = _T_323[2];
  assign _T_338 = _T_323[1];
  assign _T_340 = _T_336 ? 2'h2 : {{1'd0}, _T_338};
  assign _T_341 = _T_334 ? 2'h3 : _T_340;
  assign _T_342 = _T_325 ? _T_333 : _T_341;
  assign _T_343 = {_T_325,_T_342};
  assign _T_344 = _T_299 ? _T_321 : _T_343;
  assign _T_345 = {_T_299,_T_344};
  assign _T_346 = _T_245 ? _T_295 : _T_345;
  assign _T_347 = {_T_245,_T_346};
  assign _T_348 = _T_239[31:16];
  assign _T_349 = _T_239[15:0];
  assign _T_351 = _T_348 != 16'h0;
  assign _T_352 = _T_348[15:8];
  assign _T_353 = _T_348[7:0];
  assign _T_355 = _T_352 != 8'h0;
  assign _T_356 = _T_352[7:4];
  assign _T_357 = _T_352[3:0];
  assign _T_359 = _T_356 != 4'h0;
  assign _T_360 = _T_356[3];
  assign _T_362 = _T_356[2];
  assign _T_364 = _T_356[1];
  assign _T_366 = _T_362 ? 2'h2 : {{1'd0}, _T_364};
  assign _T_367 = _T_360 ? 2'h3 : _T_366;
  assign _T_368 = _T_357[3];
  assign _T_370 = _T_357[2];
  assign _T_372 = _T_357[1];
  assign _T_374 = _T_370 ? 2'h2 : {{1'd0}, _T_372};
  assign _T_375 = _T_368 ? 2'h3 : _T_374;
  assign _T_376 = _T_359 ? _T_367 : _T_375;
  assign _T_377 = {_T_359,_T_376};
  assign _T_378 = _T_353[7:4];
  assign _T_379 = _T_353[3:0];
  assign _T_381 = _T_378 != 4'h0;
  assign _T_382 = _T_378[3];
  assign _T_384 = _T_378[2];
  assign _T_386 = _T_378[1];
  assign _T_388 = _T_384 ? 2'h2 : {{1'd0}, _T_386};
  assign _T_389 = _T_382 ? 2'h3 : _T_388;
  assign _T_390 = _T_379[3];
  assign _T_392 = _T_379[2];
  assign _T_394 = _T_379[1];
  assign _T_396 = _T_392 ? 2'h2 : {{1'd0}, _T_394};
  assign _T_397 = _T_390 ? 2'h3 : _T_396;
  assign _T_398 = _T_381 ? _T_389 : _T_397;
  assign _T_399 = {_T_381,_T_398};
  assign _T_400 = _T_355 ? _T_377 : _T_399;
  assign _T_401 = {_T_355,_T_400};
  assign _T_402 = _T_349[15:8];
  assign _T_403 = _T_349[7:0];
  assign _T_405 = _T_402 != 8'h0;
  assign _T_406 = _T_402[7:4];
  assign _T_407 = _T_402[3:0];
  assign _T_409 = _T_406 != 4'h0;
  assign _T_410 = _T_406[3];
  assign _T_412 = _T_406[2];
  assign _T_414 = _T_406[1];
  assign _T_416 = _T_412 ? 2'h2 : {{1'd0}, _T_414};
  assign _T_417 = _T_410 ? 2'h3 : _T_416;
  assign _T_418 = _T_407[3];
  assign _T_420 = _T_407[2];
  assign _T_422 = _T_407[1];
  assign _T_424 = _T_420 ? 2'h2 : {{1'd0}, _T_422};
  assign _T_425 = _T_418 ? 2'h3 : _T_424;
  assign _T_426 = _T_409 ? _T_417 : _T_425;
  assign _T_427 = {_T_409,_T_426};
  assign _T_428 = _T_403[7:4];
  assign _T_429 = _T_403[3:0];
  assign _T_431 = _T_428 != 4'h0;
  assign _T_432 = _T_428[3];
  assign _T_434 = _T_428[2];
  assign _T_436 = _T_428[1];
  assign _T_438 = _T_434 ? 2'h2 : {{1'd0}, _T_436};
  assign _T_439 = _T_432 ? 2'h3 : _T_438;
  assign _T_440 = _T_429[3];
  assign _T_442 = _T_429[2];
  assign _T_444 = _T_429[1];
  assign _T_446 = _T_442 ? 2'h2 : {{1'd0}, _T_444};
  assign _T_447 = _T_440 ? 2'h3 : _T_446;
  assign _T_448 = _T_431 ? _T_439 : _T_447;
  assign _T_449 = {_T_431,_T_448};
  assign _T_450 = _T_405 ? _T_427 : _T_449;
  assign _T_451 = {_T_405,_T_450};
  assign _T_452 = _T_351 ? _T_401 : _T_451;
  assign _T_453 = {_T_351,_T_452};
  assign _T_454 = _T_241 ? _T_347 : _T_453;
  assign _T_455 = {_T_241,_T_454};
  assign _T_456 = _T_89 ? _T_237 : _T_455;
  assign _T_457 = {_T_89,_T_456};
  assign _GEN_2 = {{1'd0}, _T_457};
  assign _T_458 = 8'ha0 - _GEN_2;
  assign estNormNeg_dist = _T_458[7:0];
  assign _T_459 = sigSum[75:44];
  assign _T_461 = _T_459 != 32'h0;
  assign _T_462 = sigSum[43:0];
  assign _T_464 = _T_462 != 44'h0;
  assign firstReduceSigSum = {_T_461,_T_464};
  assign complSigSum = ~ sigSum;
  assign _T_465 = complSigSum[75:44];
  assign _T_467 = _T_465 != 32'h0;
  assign _T_468 = complSigSum[43:0];
  assign _T_470 = _T_468 != 44'h0;
  assign firstReduceComplSigSum = {_T_467,_T_470};
  assign _T_471 = io_fromPreMul_CAlignDist_0 | doSubMags;
  assign _T_473 = io_fromPreMul_CAlignDist - 8'h1;
  assign _T_474 = _T_473[7:0];
  assign _T_475 = _T_474[5:0];
  assign CDom_estNormDist = _T_471 ? io_fromPreMul_CAlignDist : {{2'd0}, _T_475};
  assign _T_477 = doSubMags == 1'h0;
  assign _T_478 = CDom_estNormDist[5];
  assign _T_480 = _T_478 == 1'h0;
  assign _T_481 = _T_477 & _T_480;
  assign _T_482 = sigSum[161:76];
  assign _T_484 = firstReduceSigSum != 2'h0;
  assign _T_485 = {_T_482,_T_484};
  assign _T_487 = _T_481 ? _T_485 : 87'h0;
  assign _T_491 = _T_477 & _T_478;
  assign _T_492 = sigSum[129:44];
  assign _T_493 = firstReduceSigSum[0];
  assign _T_494 = {_T_492,_T_493};
  assign _T_496 = _T_491 ? _T_494 : 87'h0;
  assign _T_497 = _T_487 | _T_496;
  assign _T_501 = doSubMags & _T_480;
  assign _T_502 = complSigSum[161:76];
  assign _T_504 = firstReduceComplSigSum != 2'h0;
  assign _T_505 = {_T_502,_T_504};
  assign _T_507 = _T_501 ? _T_505 : 87'h0;
  assign _T_508 = _T_497 | _T_507;
  assign _T_510 = doSubMags & _T_478;
  assign _T_511 = complSigSum[129:44];
  assign _T_512 = firstReduceComplSigSum[0];
  assign _T_513 = {_T_511,_T_512};
  assign _T_515 = _T_510 ? _T_513 : 87'h0;
  assign CDom_firstNormAbsSigSum = _T_508 | _T_515;
  assign _T_516 = sigSum[108:44];
  assign _T_519 = _T_512 == 1'h0;
  assign _T_521 = doSubMags ? _T_519 : _T_493;
  assign _T_522 = {_T_516,_T_521};
  assign _T_524 = estNormNeg_dist[4];
  assign _T_525 = sigSum[1];
  assign _T_529 = doSubMags ? 86'h3fffffffffffffffffffff : 86'h0;
  assign _T_530 = {_T_525,_T_529};
  assign _T_531 = _T_524 ? {{21'd0}, _T_522} : _T_530;
  assign _T_532 = sigSum[97:12];
  assign _T_533 = complSigSum[11:1];
  assign _T_535 = _T_533 == 11'h0;
  assign _T_536 = sigSum[11:1];
  assign _T_538 = _T_536 != 11'h0;
  assign _T_539 = doSubMags ? _T_535 : _T_538;
  assign _T_540 = {_T_532,_T_539};
  assign _T_541 = estNormNeg_dist[6];
  assign _T_542 = estNormNeg_dist[5];
  assign _T_543 = sigSum[65:1];
  assign _T_547 = doSubMags ? 22'h3fffff : 22'h0;
  assign _T_548 = {_T_543,_T_547};
  assign _T_549 = _T_542 ? _T_548 : _T_540;
  assign _T_551 = sigSum[33:1];
  assign _T_555 = doSubMags ? 54'h3fffffffffffff : 54'h0;
  assign _T_556 = {_T_551,_T_555};
  assign _T_557 = _T_542 ? _T_531 : _T_556;
  assign notCDom_pos_firstNormAbsSigSum = _T_541 ? _T_549 : _T_557;
  assign _T_558 = complSigSum[107:44];
  assign _T_560 = {_T_558,_T_512};
  assign _T_563 = complSigSum[2:1];
  assign _GEN_3 = {{86'd0}, _T_563};
  assign _T_564 = _GEN_3 << 86;
  assign _T_565 = _T_524 ? {{23'd0}, _T_560} : _T_564;
  assign _T_566 = complSigSum[98:12];
  assign _T_569 = _T_533 != 11'h0;
  assign _T_570 = {_T_566,_T_569};
  assign _T_573 = complSigSum[66:1];
  assign _GEN_4 = {{22'd0}, _T_573};
  assign _T_574 = _GEN_4 << 22;
  assign _T_575 = _T_542 ? _T_574 : _T_570;
  assign _T_577 = complSigSum[34:1];
  assign _GEN_5 = {{54'd0}, _T_577};
  assign _T_578 = _GEN_5 << 54;
  assign _T_579 = _T_542 ? _T_565 : _T_578;
  assign notCDom_neg_cFirstNormAbsSigSum = _T_541 ? _T_575 : _T_579;
  assign notCDom_signSigSum = sigSum[109];
  assign _T_581 = isZeroC == 1'h0;
  assign _T_582 = doSubMags & _T_581;
  assign doNegSignSum = io_fromPreMul_isCDominant ? _T_582 : notCDom_signSigSum;
  assign estNormDist = io_fromPreMul_isCDominant ? CDom_estNormDist : estNormNeg_dist;
  assign _T_584 = io_fromPreMul_isCDominant ? {{1'd0}, CDom_firstNormAbsSigSum} : notCDom_neg_cFirstNormAbsSigSum;
  assign _T_585 = io_fromPreMul_isCDominant ? CDom_firstNormAbsSigSum : notCDom_pos_firstNormAbsSigSum;
  assign cFirstNormAbsSigSum = notCDom_signSigSum ? _T_584 : {{1'd0}, _T_585};
  assign _T_587 = io_fromPreMul_isCDominant == 1'h0;
  assign _T_589 = notCDom_signSigSum == 1'h0;
  assign _T_590 = _T_587 & _T_589;
  assign doIncrSig = _T_590 & doSubMags;
  assign estNormDist_5 = estNormDist[4:0];
  assign normTo2ShiftDist = ~ estNormDist_5;
  assign _T_592 = $signed(33'sh100000000) >>> normTo2ShiftDist;
  assign _T_593 = _T_592[31:1];
  assign _T_594 = _T_593[15:0];
  assign _T_599 = _T_594[15:8];
  assign _T_600 = {{8'd0}, _T_599};
  assign _T_601 = _T_594[7:0];
  assign _GEN_6 = {{8'd0}, _T_601};
  assign _T_602 = _GEN_6 << 8;
  assign _T_604 = _T_602 & 16'hff00;
  assign _T_605 = _T_600 | _T_604;
  assign _T_609 = _T_605[15:4];
  assign _GEN_7 = {{4'd0}, _T_609};
  assign _T_610 = _GEN_7 & 16'hf0f;
  assign _T_611 = _T_605[11:0];
  assign _GEN_8 = {{4'd0}, _T_611};
  assign _T_612 = _GEN_8 << 4;
  assign _T_614 = _T_612 & 16'hf0f0;
  assign _T_615 = _T_610 | _T_614;
  assign _T_619 = _T_615[15:2];
  assign _GEN_9 = {{2'd0}, _T_619};
  assign _T_620 = _GEN_9 & 16'h3333;
  assign _T_621 = _T_615[13:0];
  assign _GEN_10 = {{2'd0}, _T_621};
  assign _T_622 = _GEN_10 << 2;
  assign _T_624 = _T_622 & 16'hcccc;
  assign _T_625 = _T_620 | _T_624;
  assign _T_629 = _T_625[15:1];
  assign _GEN_11 = {{1'd0}, _T_629};
  assign _T_630 = _GEN_11 & 16'h5555;
  assign _T_631 = _T_625[14:0];
  assign _GEN_12 = {{1'd0}, _T_631};
  assign _T_632 = _GEN_12 << 1;
  assign _T_634 = _T_632 & 16'haaaa;
  assign _T_635 = _T_630 | _T_634;
  assign _T_636 = _T_593[30:16];
  assign _T_637 = _T_636[7:0];
  assign _T_642 = _T_637[7:4];
  assign _T_643 = {{4'd0}, _T_642};
  assign _T_644 = _T_637[3:0];
  assign _GEN_13 = {{4'd0}, _T_644};
  assign _T_645 = _GEN_13 << 4;
  assign _T_647 = _T_645 & 8'hf0;
  assign _T_648 = _T_643 | _T_647;
  assign _T_652 = _T_648[7:2];
  assign _GEN_14 = {{2'd0}, _T_652};
  assign _T_653 = _GEN_14 & 8'h33;
  assign _T_654 = _T_648[5:0];
  assign _GEN_15 = {{2'd0}, _T_654};
  assign _T_655 = _GEN_15 << 2;
  assign _T_657 = _T_655 & 8'hcc;
  assign _T_658 = _T_653 | _T_657;
  assign _T_662 = _T_658[7:1];
  assign _GEN_16 = {{1'd0}, _T_662};
  assign _T_663 = _GEN_16 & 8'h55;
  assign _T_664 = _T_658[6:0];
  assign _GEN_17 = {{1'd0}, _T_664};
  assign _T_665 = _GEN_17 << 1;
  assign _T_667 = _T_665 & 8'haa;
  assign _T_668 = _T_663 | _T_667;
  assign _T_669 = _T_636[14:8];
  assign _T_670 = _T_669[3:0];
  assign _T_671 = _T_670[1:0];
  assign _T_672 = _T_671[0];
  assign _T_673 = _T_671[1];
  assign _T_674 = {_T_672,_T_673};
  assign _T_675 = _T_670[3:2];
  assign _T_676 = _T_675[0];
  assign _T_677 = _T_675[1];
  assign _T_678 = {_T_676,_T_677};
  assign _T_679 = {_T_674,_T_678};
  assign _T_680 = _T_669[6:4];
  assign _T_681 = _T_680[1:0];
  assign _T_682 = _T_681[0];
  assign _T_683 = _T_681[1];
  assign _T_684 = {_T_682,_T_683};
  assign _T_685 = _T_680[2];
  assign _T_686 = {_T_684,_T_685};
  assign _T_687 = {_T_679,_T_686};
  assign _T_688 = {_T_668,_T_687};
  assign _T_689 = {_T_635,_T_688};
  assign absSigSumExtraMask = {_T_689,1'h1};
  assign _T_691 = cFirstNormAbsSigSum[87:1];
  assign _T_692 = _T_691 >> normTo2ShiftDist;
  assign _T_693 = cFirstNormAbsSigSum[31:0];
  assign _T_694 = ~ _T_693;
  assign _T_695 = _T_694 & absSigSumExtraMask;
  assign _T_697 = _T_695 == 32'h0;
  assign _T_699 = _T_693 & absSigSumExtraMask;
  assign _T_701 = _T_699 != 32'h0;
  assign _T_702 = doIncrSig ? _T_697 : _T_701;
  assign _T_703 = {_T_692,_T_702};
  assign sigX3 = _T_703[56:0];
  assign _T_704 = sigX3[56:55];
  assign sigX3Shift1 = _T_704 == 2'h0;
  assign _GEN_18 = {{6'd0}, estNormDist};
  assign _T_706 = io_fromPreMul_sExpSum - _GEN_18;
  assign sExpX3 = _T_706[13:0];
  assign _T_707 = sigX3[56:54];
  assign isZeroY = _T_707 == 3'h0;
  assign _T_709 = io_fromPreMul_signProd ^ doNegSignSum;
  assign signY = isZeroY ? roundingMode_min : _T_709;
  assign sExpX3_13 = sExpX3[12:0];
  assign _T_710 = sExpX3[13];
  assign _T_714 = _T_710 ? 56'hffffffffffffff : 56'h0;
  assign _T_715 = ~ sExpX3_13;
  assign _T_716 = _T_715[12];
  assign _T_717 = _T_715[11:0];
  assign _T_718 = _T_717[11];
  assign _T_719 = _T_717[10:0];
  assign _T_720 = _T_719[10];
  assign _T_721 = _T_719[9:0];
  assign _T_722 = _T_721[9];
  assign _T_723 = _T_721[8:0];
  assign _T_725 = _T_723[8];
  assign _T_726 = _T_723[7:0];
  assign _T_728 = _T_726[7];
  assign _T_729 = _T_726[6:0];
  assign _T_731 = _T_729[6];
  assign _T_732 = _T_729[5:0];
  assign _T_735 = $signed(65'sh10000000000000000) >>> _T_732;
  assign _T_736 = _T_735[63:14];
  assign _T_737 = _T_736[31:0];
  assign _T_742 = _T_737[31:16];
  assign _T_743 = {{16'd0}, _T_742};
  assign _T_744 = _T_737[15:0];
  assign _GEN_19 = {{16'd0}, _T_744};
  assign _T_745 = _GEN_19 << 16;
  assign _T_747 = _T_745 & 32'hffff0000;
  assign _T_748 = _T_743 | _T_747;
  assign _T_752 = _T_748[31:8];
  assign _GEN_20 = {{8'd0}, _T_752};
  assign _T_753 = _GEN_20 & 32'hff00ff;
  assign _T_754 = _T_748[23:0];
  assign _GEN_21 = {{8'd0}, _T_754};
  assign _T_755 = _GEN_21 << 8;
  assign _T_757 = _T_755 & 32'hff00ff00;
  assign _T_758 = _T_753 | _T_757;
  assign _T_762 = _T_758[31:4];
  assign _GEN_22 = {{4'd0}, _T_762};
  assign _T_763 = _GEN_22 & 32'hf0f0f0f;
  assign _T_764 = _T_758[27:0];
  assign _GEN_23 = {{4'd0}, _T_764};
  assign _T_765 = _GEN_23 << 4;
  assign _T_767 = _T_765 & 32'hf0f0f0f0;
  assign _T_768 = _T_763 | _T_767;
  assign _T_772 = _T_768[31:2];
  assign _GEN_24 = {{2'd0}, _T_772};
  assign _T_773 = _GEN_24 & 32'h33333333;
  assign _T_774 = _T_768[29:0];
  assign _GEN_25 = {{2'd0}, _T_774};
  assign _T_775 = _GEN_25 << 2;
  assign _T_777 = _T_775 & 32'hcccccccc;
  assign _T_778 = _T_773 | _T_777;
  assign _T_782 = _T_778[31:1];
  assign _GEN_26 = {{1'd0}, _T_782};
  assign _T_783 = _GEN_26 & 32'h55555555;
  assign _T_784 = _T_778[30:0];
  assign _GEN_27 = {{1'd0}, _T_784};
  assign _T_785 = _GEN_27 << 1;
  assign _T_787 = _T_785 & 32'haaaaaaaa;
  assign _T_788 = _T_783 | _T_787;
  assign _T_789 = _T_736[49:32];
  assign _T_790 = _T_789[15:0];
  assign _T_795 = _T_790[15:8];
  assign _T_796 = {{8'd0}, _T_795};
  assign _T_797 = _T_790[7:0];
  assign _GEN_28 = {{8'd0}, _T_797};
  assign _T_798 = _GEN_28 << 8;
  assign _T_800 = _T_798 & 16'hff00;
  assign _T_801 = _T_796 | _T_800;
  assign _T_805 = _T_801[15:4];
  assign _GEN_29 = {{4'd0}, _T_805};
  assign _T_806 = _GEN_29 & 16'hf0f;
  assign _T_807 = _T_801[11:0];
  assign _GEN_30 = {{4'd0}, _T_807};
  assign _T_808 = _GEN_30 << 4;
  assign _T_810 = _T_808 & 16'hf0f0;
  assign _T_811 = _T_806 | _T_810;
  assign _T_815 = _T_811[15:2];
  assign _GEN_31 = {{2'd0}, _T_815};
  assign _T_816 = _GEN_31 & 16'h3333;
  assign _T_817 = _T_811[13:0];
  assign _GEN_32 = {{2'd0}, _T_817};
  assign _T_818 = _GEN_32 << 2;
  assign _T_820 = _T_818 & 16'hcccc;
  assign _T_821 = _T_816 | _T_820;
  assign _T_825 = _T_821[15:1];
  assign _GEN_33 = {{1'd0}, _T_825};
  assign _T_826 = _GEN_33 & 16'h5555;
  assign _T_827 = _T_821[14:0];
  assign _GEN_34 = {{1'd0}, _T_827};
  assign _T_828 = _GEN_34 << 1;
  assign _T_830 = _T_828 & 16'haaaa;
  assign _T_831 = _T_826 | _T_830;
  assign _T_832 = _T_789[17:16];
  assign _T_833 = _T_832[0];
  assign _T_834 = _T_832[1];
  assign _T_835 = {_T_833,_T_834};
  assign _T_836 = {_T_831,_T_835};
  assign _T_837 = {_T_788,_T_836};
  assign _T_838 = ~ _T_837;
  assign _T_839 = _T_731 ? 50'h0 : _T_838;
  assign _T_840 = ~ _T_839;
  assign _T_841 = ~ _T_840;
  assign _T_842 = _T_728 ? 50'h0 : _T_841;
  assign _T_843 = ~ _T_842;
  assign _T_844 = ~ _T_843;
  assign _T_845 = _T_725 ? 50'h0 : _T_844;
  assign _T_846 = ~ _T_845;
  assign _T_847 = ~ _T_846;
  assign _T_848 = _T_722 ? 50'h0 : _T_847;
  assign _T_849 = ~ _T_848;
  assign _T_851 = {_T_849,4'hf};
  assign _T_862 = _T_735[3:0];
  assign _T_863 = _T_862[1:0];
  assign _T_864 = _T_863[0];
  assign _T_865 = _T_863[1];
  assign _T_866 = {_T_864,_T_865};
  assign _T_867 = _T_862[3:2];
  assign _T_868 = _T_867[0];
  assign _T_869 = _T_867[1];
  assign _T_870 = {_T_868,_T_869};
  assign _T_871 = {_T_866,_T_870};
  assign _T_873 = _T_731 ? _T_871 : 4'h0;
  assign _T_875 = _T_728 ? _T_873 : 4'h0;
  assign _T_877 = _T_725 ? _T_875 : 4'h0;
  assign _T_879 = _T_722 ? _T_877 : 4'h0;
  assign _T_880 = _T_720 ? _T_851 : {{50'd0}, _T_879};
  assign _T_882 = _T_718 ? _T_880 : 54'h0;
  assign _T_884 = _T_716 ? _T_882 : 54'h0;
  assign _T_885 = sigX3[55];
  assign _GEN_35 = {{53'd0}, _T_885};
  assign _T_886 = _T_884 | _GEN_35;
  assign _T_888 = {_T_886,2'h3};
  assign roundMask = _T_714 | _T_888;
  assign _T_889 = roundMask[55:1];
  assign _T_890 = ~ _T_889;
  assign _GEN_36 = {{1'd0}, _T_890};
  assign roundPosMask = _GEN_36 & roundMask;
  assign _GEN_37 = {{1'd0}, roundPosMask};
  assign _T_891 = sigX3 & _GEN_37;
  assign roundPosBit = _T_891 != 57'h0;
  assign _GEN_38 = {{2'd0}, _T_889};
  assign _T_894 = sigX3 & _GEN_38;
  assign anyRoundExtra = _T_894 != 57'h0;
  assign _T_896 = ~ sigX3;
  assign _T_898 = _T_896 & _GEN_38;
  assign allRoundExtra = _T_898 == 57'h0;
  assign anyRound = roundPosBit | anyRoundExtra;
  assign allRound = roundPosBit & allRoundExtra;
  assign roundDirectUp = signY ? roundingMode_min : roundingMode_max;
  assign _T_901 = doIncrSig == 1'h0;
  assign _T_902 = _T_901 & roundingMode_nearest_even;
  assign _T_903 = _T_902 & roundPosBit;
  assign _T_904 = _T_903 & anyRoundExtra;
  assign _T_907 = _T_901 & roundDirectUp;
  assign _T_908 = _T_907 & anyRound;
  assign _T_909 = _T_904 | _T_908;
  assign _T_910 = doIncrSig & allRound;
  assign _T_911 = _T_909 | _T_910;
  assign _T_912 = doIncrSig & roundingMode_nearest_even;
  assign _T_913 = _T_912 & roundPosBit;
  assign _T_914 = _T_911 | _T_913;
  assign _T_915 = doIncrSig & roundDirectUp;
  assign roundUp = _T_914 | _T_915;
  assign _T_919 = roundPosBit == 1'h0;
  assign _T_920 = roundingMode_nearest_even & _T_919;
  assign _T_921 = _T_920 & allRoundExtra;
  assign _T_922 = roundingMode_nearest_even & roundPosBit;
  assign _T_924 = anyRoundExtra == 1'h0;
  assign _T_925 = _T_922 & _T_924;
  assign roundEven = doIncrSig ? _T_921 : _T_925;
  assign _T_927 = allRound == 1'h0;
  assign inexactY = doIncrSig ? _T_927 : anyRound;
  assign _GEN_40 = {{1'd0}, roundMask};
  assign _T_928 = sigX3 | _GEN_40;
  assign _T_929 = _T_928[56:2];
  assign _T_931 = _T_929 + 55'h1;
  assign _T_932 = _T_931[54:0];
  assign _T_934 = roundUp == 1'h0;
  assign _T_936 = roundEven == 1'h0;
  assign _T_937 = _T_934 & _T_936;
  assign _T_938 = ~ roundMask;
  assign _GEN_41 = {{1'd0}, _T_938};
  assign _T_939 = sigX3 & _GEN_41;
  assign _T_940 = _T_939[56:2];
  assign _T_942 = _T_937 ? _T_940 : 55'h0;
  assign _T_944 = roundUp ? _T_932 : 55'h0;
  assign _T_945 = _T_942 | _T_944;
  assign _T_948 = _T_932 & _T_890;
  assign _T_950 = roundEven ? _T_948 : 55'h0;
  assign sigY3 = _T_945 | _T_950;
  assign _T_951 = sigY3[54];
  assign _T_953 = sExpX3 + 14'h1;
  assign _T_954 = _T_953[13:0];
  assign _T_956 = _T_951 ? _T_954 : 14'h0;
  assign _T_957 = sigY3[53];
  assign _T_959 = _T_957 ? sExpX3 : 14'h0;
  assign _T_960 = _T_956 | _T_959;
  assign _T_961 = sigY3[54:53];
  assign _T_963 = _T_961 == 2'h0;
  assign _T_965 = sExpX3 - 14'h1;
  assign _T_966 = _T_965[13:0];
  assign _T_968 = _T_963 ? _T_966 : 14'h0;
  assign sExpY = _T_960 | _T_968;
  assign expY = sExpY[11:0];
  assign _T_969 = sigY3[51:0];
  assign _T_970 = sigY3[52:1];
  assign fractY = sigX3Shift1 ? _T_969 : _T_970;
  assign _T_971 = sExpY[12:10];
  assign overflowY = _T_971 == 3'h3;
  assign _T_974 = isZeroY == 1'h0;
  assign _T_975 = sExpY[12];
  assign _T_978 = expY < 12'h3ce;
  assign _T_979 = _T_975 | _T_978;
  assign totalUnderflowY = _T_974 & _T_979;
  assign _T_983 = sigX3Shift1 ? 11'h402 : 11'h401;
  assign _GEN_42 = {{2'd0}, _T_983};
  assign _T_984 = sExpX3_13 <= _GEN_42;
  assign _T_985 = _T_710 | _T_984;
  assign underflowY = inexactY & _T_985;
  assign _T_986 = roundingMode_min & signY;
  assign _T_988 = signY == 1'h0;
  assign _T_989 = roundingMode_max & _T_988;
  assign roundMagUp = _T_986 | _T_989;
  assign overflowY_roundMagUp = roundingMode_nearest_even | roundMagUp;
  assign mulSpecial = isSpecialA | isSpecialB;
  assign addSpecial = mulSpecial | isSpecialC;
  assign notSpecial_addZeros = io_fromPreMul_isZeroProd & isZeroC;
  assign _T_991 = addSpecial == 1'h0;
  assign _T_993 = notSpecial_addZeros == 1'h0;
  assign commonCase = _T_991 & _T_993;
  assign _T_994 = isInfA & isZeroB;
  assign _T_995 = isZeroA & isInfB;
  assign _T_996 = _T_994 | _T_995;
  assign _T_998 = isNaNA == 1'h0;
  assign _T_1000 = isNaNB == 1'h0;
  assign _T_1001 = _T_998 & _T_1000;
  assign _T_1002 = isInfA | isInfB;
  assign _T_1003 = _T_1001 & _T_1002;
  assign _T_1004 = _T_1003 & isInfC;
  assign _T_1005 = _T_1004 & doSubMags;
  assign notSigNaN_invalid = _T_996 | _T_1005;
  assign _T_1006 = isSigNaNA | isSigNaNB;
  assign _T_1007 = _T_1006 | isSigNaNC;
  assign invalid = _T_1007 | notSigNaN_invalid;
  assign overflow = commonCase & overflowY;
  assign underflow = commonCase & underflowY;
  assign _T_1008 = commonCase & inexactY;
  assign inexact = overflow | _T_1008;
  assign _T_1009 = notSpecial_addZeros | isZeroY;
  assign notSpecial_isZeroOut = _T_1009 | totalUnderflowY;
  assign _T_1010 = commonCase & totalUnderflowY;
  assign pegMinFiniteMagOut = _T_1010 & roundMagUp;
  assign _T_1012 = overflowY_roundMagUp == 1'h0;
  assign pegMaxFiniteMagOut = overflow & _T_1012;
  assign _T_1014 = _T_1002 | isInfC;
  assign _T_1015 = overflow & overflowY_roundMagUp;
  assign notNaN_isInfOut = _T_1014 | _T_1015;
  assign _T_1016 = isNaNA | isNaNB;
  assign _T_1017 = _T_1016 | isNaNC;
  assign isNaNOut = _T_1017 | notSigNaN_invalid;
  assign _T_1020 = _T_477 & io_fromPreMul_opSignC;
  assign _T_1022 = isSpecialC == 1'h0;
  assign _T_1023 = mulSpecial & _T_1022;
  assign _T_1024 = _T_1023 & io_fromPreMul_signProd;
  assign _T_1025 = _T_1020 | _T_1024;
  assign _T_1027 = mulSpecial == 1'h0;
  assign _T_1028 = _T_1027 & isSpecialC;
  assign _T_1029 = _T_1028 & io_fromPreMul_opSignC;
  assign _T_1030 = _T_1025 | _T_1029;
  assign _T_1033 = _T_1027 & notSpecial_addZeros;
  assign _T_1034 = _T_1033 & doSubMags;
  assign _T_1035 = _T_1034 & roundingMode_min;
  assign uncommonCaseSignOut = _T_1030 | _T_1035;
  assign _T_1037 = isNaNOut == 1'h0;
  assign _T_1038 = _T_1037 & uncommonCaseSignOut;
  assign _T_1039 = commonCase & signY;
  assign signOut = _T_1038 | _T_1039;
  assign _T_1042 = notSpecial_isZeroOut ? 12'he00 : 12'h0;
  assign _T_1043 = ~ _T_1042;
  assign _T_1044 = expY & _T_1043;
  assign _T_1048 = pegMinFiniteMagOut ? 12'hc31 : 12'h0;
  assign _T_1049 = ~ _T_1048;
  assign _T_1050 = _T_1044 & _T_1049;
  assign _T_1053 = pegMaxFiniteMagOut ? 12'h400 : 12'h0;
  assign _T_1054 = ~ _T_1053;
  assign _T_1055 = _T_1050 & _T_1054;
  assign _T_1058 = notNaN_isInfOut ? 12'h200 : 12'h0;
  assign _T_1059 = ~ _T_1058;
  assign _T_1060 = _T_1055 & _T_1059;
  assign _T_1063 = pegMinFiniteMagOut ? 12'h3ce : 12'h0;
  assign _T_1064 = _T_1060 | _T_1063;
  assign _T_1067 = pegMaxFiniteMagOut ? 12'hbff : 12'h0;
  assign _T_1068 = _T_1064 | _T_1067;
  assign _T_1071 = notNaN_isInfOut ? 12'hc00 : 12'h0;
  assign _T_1072 = _T_1068 | _T_1071;
  assign _T_1075 = isNaNOut ? 12'he00 : 12'h0;
  assign expOut = _T_1072 | _T_1075;
  assign _T_1076 = totalUnderflowY & roundMagUp;
  assign _T_1077 = _T_1076 | isNaNOut;
  assign _T_1081 = isNaNOut ? 52'h8000000000000 : 52'h0;
  assign _T_1082 = _T_1077 ? _T_1081 : fractY;
  assign _T_1086 = pegMaxFiniteMagOut ? 52'hfffffffffffff : 52'h0;
  assign fractOut = _T_1082 | _T_1086;
  assign _T_1087 = {signOut,expOut};
  assign _T_1088 = {_T_1087,fractOut};
  assign _T_1090 = {underflow,inexact};
  assign _T_1091 = {invalid,1'h0};
  assign _T_1092 = {_T_1091,overflow};
  assign _T_1093 = {_T_1092,_T_1090};
endmodule