git clone --depth 1 --no-tags https://github.com/apinise/RV32IM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728306672
git clone --depth 1 --no-tags https://github.com/NP95/DV_Prep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720354415
git clone --depth 1 --no-tags https://github.com/ShishkinGleb/Automat-on-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723694012
git clone --depth 1 --no-tags https://github.com/memreduman/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723008090
git clone --depth 1 --no-tags https://github.com/Artityagi123456789/15DaysofUVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745614718
git clone --depth 1 --no-tags https://github.com/NoBizz/Iverilog-Motor-control-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745525208
git clone --depth 1 --no-tags https://github.com/ZiyangYE/LicheeTang25k_SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737178291
git clone --depth 1 --no-tags https://github.com/arjunabinash/UART_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736156621
git clone --depth 1 --no-tags https://github.com/scalable-arch/DRAMController_2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743990323
git clone --depth 1 --no-tags https://github.com/tmssngr/z8verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747283490
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/pulpino__i2c_master__ip_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744988382
git clone --depth 1 --no-tags https://github.com/nkusikevin/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738714850
git clone --depth 1 --no-tags https://github.com/huy7715/Newyear_Report.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737627443
git clone --depth 1 --no-tags https://github.com/huy7715/Noel_report.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735113606
git clone --depth 1 --no-tags https://github.com/Vor-Art/DCD_MultiBankMemory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732958280
git clone --depth 1 --no-tags https://github.com/arjunabinash/HALFADDER_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736164673
git clone --depth 1 --no-tags https://github.com/StartForKiller/WivCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734908709
git clone --depth 1 --no-tags https://github.com/maxli1997/EECS470.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741217862
git clone --depth 1 --no-tags https://github.com/BigPig-Bro/Encoder_BMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747044408
git clone --depth 1 --no-tags https://github.com/mostafa-kermaninia/Basic-Switch-and-Gate-Structures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739915536
git clone --depth 1 --no-tags https://github.com/Dragon-Git/flexible-indirect-registers-with-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739769175
git clone --depth 1 --no-tags https://github.com/vietchau0509/-Eight-Bit-Four-Functions-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739113796
git clone --depth 1 --no-tags https://github.com/VyshnaviChilukamukku/ROUTER-Verification-UVM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745905607
git clone --depth 1 --no-tags https://github.com/liuguangxi/vlib_arith_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732905996
git clone --depth 1 --no-tags https://github.com/Jety16/Arquitectura_Del_computador_Famaf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742011734
git clone --depth 1 --no-tags https://github.com/tompacino/oled_rgb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736929845
git clone --depth 1 --no-tags https://github.com/teddywhy/uvm_apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738178774
git clone --depth 1 --no-tags https://github.com/hdlguy/litefury_pcie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740658340
git clone --depth 1 --no-tags https://github.com/wickerwaka/nec_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744352167
git clone --depth 1 --no-tags https://github.com/iJustLeyxo/Sprout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743570189
git clone --depth 1 --no-tags https://github.com/BillyScreezo/DSP-tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741961803
git clone --depth 1 --no-tags https://github.com/04amrita/100codesOfsystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733957610
git clone --depth 1 --no-tags https://github.com/BillyScreezo/Peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742000698
git clone --depth 1 --no-tags https://github.com/OmniaMohamed12/FIFO-Verification-using-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746798676
git clone --depth 1 --no-tags https://github.com/wptaylor/RV32I_piped.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738795378
git clone --depth 1 --no-tags https://github.com/HPC-SDC/PEA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735766610
git clone --depth 1 --no-tags https://github.com/TnnsBeast/HSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732573052
git clone --depth 1 --no-tags https://github.com/argrabowski/fpga-light-sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737247642
git clone --depth 1 --no-tags https://github.com/meeeeet/VIP-AHBLite-APB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739481121
git clone --depth 1 --no-tags https://github.com/manmohanverma1234/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734523462
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/UVM_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740919401
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/UVM_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739594823
git clone --depth 1 --no-tags https://github.com/Dragon-Git/uvm_syoscb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740025582
git clone --depth 1 --no-tags https://github.com/oskarwires/sdram_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738661015
git clone --depth 1 --no-tags https://github.com/tclin0122/GNSS_Layer_1-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737911061
git clone --depth 1 --no-tags https://github.com/MarcoMassetti/radix-8-modified-booth-encoding-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739324411
git clone --depth 1 --no-tags https://github.com/sharathat45/nuwanda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747902432
git clone --depth 1 --no-tags https://github.com/Pietro4F/RISC-V-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739340752
git clone --depth 1 --no-tags https://github.com/Dragon-Git/cdns_interface_registry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739765454
git clone --depth 1 --no-tags https://github.com/tom-urkin/Round-Robin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743917781
git clone --depth 1 --no-tags https://github.com/MrWonder323/Digital-Design-Exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737004351
git clone --depth 1 --no-tags https://github.com/RakshithaRShettigar/AXI_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743879912
git clone --depth 1 --no-tags https://github.com/MyWurger/4.1.-OCP-PIO-timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748384558
git clone --depth 1 --no-tags https://github.com/mostafa-kermaninia/Serial-transmitter-circuit-with-sequence-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741935490
git clone --depth 1 --no-tags https://github.com/Bubi2001/rtl_utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736804400
git clone --depth 1 --no-tags https://github.com/MeanPaper/Pipeline-RV32i-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732770502
git clone --depth 1 --no-tags https://github.com/yizhou82/ARM32CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737431937
git clone --depth 1 --no-tags https://github.com/dolce-project/gelato.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735651527
git clone --depth 1 --no-tags https://github.com/kapi36/Verification-of-RAM-using-System-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745768156
git clone --depth 1 --no-tags https://github.com/SumaiyaTariqueLabiba/VeriRISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738559684
git clone --depth 1 --no-tags https://github.com/holyuming/vitis-rtl-kernel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747666069
git clone --depth 1 --no-tags https://github.com/ODraa/Elaborato_Architettura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734439619
git clone --depth 1 --no-tags https://github.com/BillyScreezo/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742456485
git clone --depth 1 --no-tags https://github.com/soc-hub-fi/rt-ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743947670
git clone --depth 1 --no-tags https://github.com/Pochepayka/SistemVerilogLaba2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736054719
git clone --depth 1 --no-tags https://github.com/Pochepayka/SistemVerilogLaba1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736015380
git clone --depth 1 --no-tags https://github.com/argrabowski/fpga-vga-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737244791
git clone --depth 1 --no-tags https://github.com/OYounis/GAP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739565697
git clone --depth 1 --no-tags https://github.com/mostafa-kermaninia/Flip-Flop-generate-and-development.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741931543
git clone --depth 1 --no-tags https://github.com/mostafa-kermaninia/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741929042
git clone --depth 1 --no-tags https://github.com/berkayouzhan/8-Bit-Alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741578901
git clone --depth 1 --no-tags https://github.com/deepthipsu/Asynch_FIFO_ECE593.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745727568
git clone --depth 1 --no-tags https://github.com/v-deep/verification-environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747280375
git clone --depth 1 --no-tags https://github.com/v-deep/memory_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747294601
git clone --depth 1 --no-tags https://github.com/Vishnutpgit/VLSI---ROUTER-1X3--Design-and-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741513927
git clone --depth 1 --no-tags https://github.com/Smruti-2001/Design-and-verify-the-protocol-SPI-Master-and-Slave-using-Systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748143153
git clone --depth 1 --no-tags https://github.com/Max-Y-Ma/MNIST-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745991707
git clone --depth 1 --no-tags https://github.com/houdonghui1/open-source-secure-IP-library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736921350
git clone --depth 1 --no-tags https://github.com/flyingbrids/ImageKernelFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735792201
git clone --depth 1 --no-tags https://github.com/sathyanarayanat/verification-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736397410
git clone --depth 1 --no-tags https://github.com/rohangowdamr/FIFO_MEMORY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739786161
git clone --depth 1 --no-tags https://github.com/attar8/Single-port-Ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732616918
git clone --depth 1 --no-tags https://github.com/sigasi/veresta-doc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733505037
git clone --depth 1 --no-tags https://github.com/Evap1/Numerical-systems-and-the-structure-of-the-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734356879
git clone --depth 1 --no-tags https://github.com/yarakhalaf/Design_and_UVM_Verification_for_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734705326
git clone --depth 1 --no-tags https://github.com/chaoqun-liang/eth-axis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735365631
git clone --depth 1 --no-tags https://github.com/Sloechka/apb_spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735135859
git clone --depth 1 --no-tags https://github.com/By41k/Sapr2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736566543
git clone --depth 1 --no-tags https://github.com/ashiaotw/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734165247
git clone --depth 1 --no-tags https://github.com/Isaiah1810/RSSB-CPU-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735160060
git clone --depth 1 --no-tags https://github.com/okenna10/Simon32-64-Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737324999
git clone --depth 1 --no-tags https://github.com/Anunalla/AHB-MUX-Verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739833066
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/CoCotb_AES128_Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740918023
git clone --depth 1 --no-tags https://github.com/ngkhatu/LC3_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742136442
git clone --depth 1 --no-tags https://github.com/startiantian/verification_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736476888
git clone --depth 1 --no-tags https://github.com/BlueDagger05/Sv_Complete_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742414829
git clone --depth 1 --no-tags https://github.com/Arvind-Kumar-Dv/apb_3_uvm_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744481650
git clone --depth 1 --no-tags https://github.com/Arvind-Kumar-Dv/dff_tb_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744470887
