{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729429204573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729429204574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 18:30:04 2024 " "Processing started: Sun Oct 20 18:30:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729429204574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429204574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429204574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729429204727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729429204727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1c_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1c_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1c_riscv_cpu " "Found entity 1: t1c_riscv_cpu" {  } { { "code/t1c_riscv_cpu.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "code/riscv_cpu.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "code/instr_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212446 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_mem.v(23) " "Verilog HDL information at data_mem.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729429212447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "code/components/reg_file.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reg_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "code/components/mux4.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/mux4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "code/components/mux3.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/mux3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "code/components/mux2.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/mux2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "code/components/main_decoder.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/main_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/imm_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/imm_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_extend " "Found entity 1: imm_extend" {  } { { "code/components/imm_extend.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/imm_extend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "code/components/datapath.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "code/components/controller.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "code/components/alu_decoder.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/alu_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "code/components/alu.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "code/components/adder.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729429212452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1c_riscv_cpu " "Elaborating entity \"t1c_riscv_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729429212489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 t1c_riscv_cpu.v(24) " "Verilog HDL assignment warning at t1c_riscv_cpu.v(24): truncated value with size 32 to match size of target (1)" {  } { { "code/t1c_riscv_cpu.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729429212490 "|t1c_riscv_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu riscv_cpu:rvcpu " "Elaborating entity \"riscv_cpu\" for hierarchy \"riscv_cpu:rvcpu\"" {  } { { "code/t1c_riscv_cpu.v" "rvcpu" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscv_cpu:rvcpu\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\"" {  } { { "code/riscv_cpu.v" "c" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/riscv_cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder riscv_cpu:rvcpu\|controller:c\|main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|main_decoder:md\"" {  } { { "code/components/controller.v" "md" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/controller.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\"" {  } { { "code/components/controller.v" "ad" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/controller.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscv_cpu:rvcpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\"" {  } { { "code/riscv_cpu.v" "dp" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/riscv_cpu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg " "Elaborating entity \"reset_ff\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\"" {  } { { "code/components/datapath.v" "pcreg" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4\"" {  } { { "code/components/datapath.v" "pcadd4" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscv_cpu:rvcpu\|datapath:dp\|mux3:pcmux " "Elaborating entity \"mux3\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux3:pcmux\"" {  } { { "code/components/datapath.v" "pcmux" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\"" {  } { { "code/components/datapath.v" "rf" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_extend riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext " "Elaborating entity \"imm_extend\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext\"" {  } { { "code/components/datapath.v" "ext" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscv_cpu:rvcpu\|datapath:dp\|mux2:srcbmux " "Elaborating entity \"mux2\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux2:srcbmux\"" {  } { { "code/components/datapath.v" "srcbmux" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_cpu:rvcpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|alu:alu\"" {  } { { "code/components/datapath.v" "alu" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/datapath.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212501 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(37) " "Verilog HDL warning at alu.v(37): converting signed shift amount to unsigned" {  } { { "code/components/alu.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/alu.v" 37 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1729429212502 "|t1c_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux " "Elaborating entity \"mux4\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux\"" {  } { { "code/components/datapath.v" "resultmux" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instrmem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instrmem\"" {  } { { "code/t1c_riscv_cpu.v" "instrmem" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212504 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "79 0 511 instr_mem.v(14) " "Verilog HDL warning at instr_mem.v(14): number of words (79) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "code/instr_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/instr_mem.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1729429212507 "|t1c_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729429212517 "|t1c_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729429212517 "|t1c_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729429212517 "|t1c_riscv_cpu|instr_mem:instrmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:datamem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:datamem\"" {  } { { "code/t1c_riscv_cpu.v" "datamem" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429212521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_mem.v(32) " "Verilog HDL assignment warning at data_mem.v(32): truncated value with size 32 to match size of target (8)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729429212523 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_mem.v(33) " "Verilog HDL assignment warning at data_mem.v(33): truncated value with size 32 to match size of target (8)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729429212524 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_mem.v(34) " "Verilog HDL assignment warning at data_mem.v(34): truncated value with size 32 to match size of target (8)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729429212525 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_mem.v(35) " "Verilog HDL assignment warning at data_mem.v(35): truncated value with size 32 to match size of target (8)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729429212526 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "data_mem.v(70) " "Verilog HDL Case Statement warning at data_mem.v(70): incomplete case statement has no default case item" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1729429212568 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_mem data_mem.v(70) " "Verilog HDL Always Construct warning at data_mem.v(70): inferring latch(es) for variable \"rd_data_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729429212568 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[0\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[0\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212627 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[1\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[1\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212627 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[2\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[2\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212627 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[3\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[3\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212627 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[4\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[4\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212628 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[5\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[5\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212628 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[6\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[6\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212628 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[7\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[7\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212628 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[8\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[8\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212628 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[9\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[9\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212628 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[10\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[10\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212628 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[11\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[11\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212629 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[12\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[12\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212629 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[13\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[13\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212629 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[14\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[14\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212629 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[15\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[15\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212629 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[16\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[16\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212629 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[17\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[17\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212629 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[18\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[18\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212629 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[19\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[19\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212630 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[20\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[20\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212630 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[21\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[21\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212630 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[22\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[22\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212630 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[23\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[23\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212630 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[24\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[24\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212630 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[25\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[25\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212630 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[26\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[26\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212630 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[27\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[27\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212630 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[28\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[28\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212631 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[29\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[29\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212631 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[30\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[30\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212631 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_mem\[31\] data_mem.v(70) " "Inferred latch for \"rd_data_mem\[31\]\" at data_mem.v(70)" {  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429212631 "|t1c_riscv_cpu|data_mem:datamem"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr " "RAM logic \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr\" is uninferred due to asynchronous read logic" {  } { { "code/components/reg_file.v" "reg_file_arr" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reg_file.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1729429214215 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1729429214215 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1729429214226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[0\] " "Latch data_mem:datamem\|rd_data_mem\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223974 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[1\] " "Latch data_mem:datamem\|rd_data_mem\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223974 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[2\] " "Latch data_mem:datamem\|rd_data_mem\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223974 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[3\] " "Latch data_mem:datamem\|rd_data_mem\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223974 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[4\] " "Latch data_mem:datamem\|rd_data_mem\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223974 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[5\] " "Latch data_mem:datamem\|rd_data_mem\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223974 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[6\] " "Latch data_mem:datamem\|rd_data_mem\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223974 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[7\] " "Latch data_mem:datamem\|rd_data_mem\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223974 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[8\] " "Latch data_mem:datamem\|rd_data_mem\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223974 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[9\] " "Latch data_mem:datamem\|rd_data_mem\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223974 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[10\] " "Latch data_mem:datamem\|rd_data_mem\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223974 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[11\] " "Latch data_mem:datamem\|rd_data_mem\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223974 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[12\] " "Latch data_mem:datamem\|rd_data_mem\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223975 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[13\] " "Latch data_mem:datamem\|rd_data_mem\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223975 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[14\] " "Latch data_mem:datamem\|rd_data_mem\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223975 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[15\] " "Latch data_mem:datamem\|rd_data_mem\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223975 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[16\] " "Latch data_mem:datamem\|rd_data_mem\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223975 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[17\] " "Latch data_mem:datamem\|rd_data_mem\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223975 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[18\] " "Latch data_mem:datamem\|rd_data_mem\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223975 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[19\] " "Latch data_mem:datamem\|rd_data_mem\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223975 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[20\] " "Latch data_mem:datamem\|rd_data_mem\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223975 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[21\] " "Latch data_mem:datamem\|rd_data_mem\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223975 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[22\] " "Latch data_mem:datamem\|rd_data_mem\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223975 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[23\] " "Latch data_mem:datamem\|rd_data_mem\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223975 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[24\] " "Latch data_mem:datamem\|rd_data_mem\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223975 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[25\] " "Latch data_mem:datamem\|rd_data_mem\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223975 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[26\] " "Latch data_mem:datamem\|rd_data_mem\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223976 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[27\] " "Latch data_mem:datamem\|rd_data_mem\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223976 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[28\] " "Latch data_mem:datamem\|rd_data_mem\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223976 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[29\] " "Latch data_mem:datamem\|rd_data_mem\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223976 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[30\] " "Latch data_mem:datamem\|rd_data_mem\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223976 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_mem:datamem\|rd_data_mem\[31\] " "Latch data_mem:datamem\|rd_data_mem\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\|q\[10\]" {  } { { "code/components/reset_ff.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/components/reset_ff.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729429223976 ""}  } { { "code/data_mem.v" "" { Text "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/code/data_mem.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729429223976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729429227588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/output_files/t1c_riscv_cpu.map.smsg " "Generated suppressed messages file /home/bala/intelFPGA_lite/20.1/t1c_riscv_cpu/output_files/t1c_riscv_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429234571 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729429234866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729429234866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7970 " "Implemented 7970 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729429235253 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729429235253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7742 " "Implemented 7742 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729429235253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729429235253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729429235267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 18:30:35 2024 " "Processing ended: Sun Oct 20 18:30:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729429235267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729429235267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729429235267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729429235267 ""}
