/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_NET_H
#define TRACE_TRACE_HW_NET_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_ALLWINNER_SUN8I_EMAC_MII_READ_REG 0
#define TRACE_ALLWINNER_SUN8I_EMAC_MII_READ_REG_ENABLED 0
#define TRACE_ALLWINNER_SUN8I_EMAC_MII_READ_REG_BACKEND_DSTATE() (0)
static inline void trace_allwinner_sun8i_emac_mii_read_reg(uint32_t reg, uint32_t value) {
    (void)reg;
    (void)value;
}
#define TRACE_ALLWINNER_SUN8I_EMAC_MII_WRITE_REG 0
#define TRACE_ALLWINNER_SUN8I_EMAC_MII_WRITE_REG_ENABLED 0
#define TRACE_ALLWINNER_SUN8I_EMAC_MII_WRITE_REG_BACKEND_DSTATE() (0)
static inline void trace_allwinner_sun8i_emac_mii_write_reg(uint32_t reg, uint32_t value) {
    (void)reg;
    (void)value;
}
#define TRACE_ALLWINNER_SUN8I_EMAC_READ 0
#define TRACE_ALLWINNER_SUN8I_EMAC_READ_ENABLED 0
#define TRACE_ALLWINNER_SUN8I_EMAC_READ_BACKEND_DSTATE() (0)
static inline void trace_allwinner_sun8i_emac_read(uint64_t offset, uint64_t val) {
    (void)offset;
    (void)val;
}
#define TRACE_ALLWINNER_SUN8I_EMAC_RECEIVE 0
#define TRACE_ALLWINNER_SUN8I_EMAC_RECEIVE_ENABLED 0
#define TRACE_ALLWINNER_SUN8I_EMAC_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_sun8i_emac_receive(uint32_t desc, uint32_t paddr, uint32_t bytes) {
    (void)desc;
    (void)paddr;
    (void)bytes;
}
#define TRACE_ALLWINNER_SUN8I_EMAC_RESET 0
#define TRACE_ALLWINNER_SUN8I_EMAC_RESET_ENABLED 0
#define TRACE_ALLWINNER_SUN8I_EMAC_RESET_BACKEND_DSTATE() (0)
static inline void trace_allwinner_sun8i_emac_reset(void) {
}
#define TRACE_ALLWINNER_SUN8I_EMAC_SET_LINK 0
#define TRACE_ALLWINNER_SUN8I_EMAC_SET_LINK_ENABLED 0
#define TRACE_ALLWINNER_SUN8I_EMAC_SET_LINK_BACKEND_DSTATE() (0)
static inline void trace_allwinner_sun8i_emac_set_link(bool active) {
    (void)active;
}
#define TRACE_ALLWINNER_SUN8I_EMAC_TRANSMIT 0
#define TRACE_ALLWINNER_SUN8I_EMAC_TRANSMIT_ENABLED 0
#define TRACE_ALLWINNER_SUN8I_EMAC_TRANSMIT_BACKEND_DSTATE() (0)
static inline void trace_allwinner_sun8i_emac_transmit(uint32_t desc, uint32_t paddr, uint32_t bytes) {
    (void)desc;
    (void)paddr;
    (void)bytes;
}
#define TRACE_ALLWINNER_SUN8I_EMAC_WRITE 0
#define TRACE_ALLWINNER_SUN8I_EMAC_WRITE_ENABLED 0
#define TRACE_ALLWINNER_SUN8I_EMAC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_sun8i_emac_write(uint64_t offset, uint64_t val) {
    (void)offset;
    (void)val;
}
#define TRACE_DP8393X_LOAD_CAM 0
#define TRACE_DP8393X_LOAD_CAM_ENABLED 0
#define TRACE_DP8393X_LOAD_CAM_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_load_cam(int idx, int cam0, int cam1, int cam2, int cam3, int cam4, int cam5) {
    (void)idx;
    (void)cam0;
    (void)cam1;
    (void)cam2;
    (void)cam3;
    (void)cam4;
    (void)cam5;
}
#define TRACE_DP8393X_LOAD_CAM_DONE 0
#define TRACE_DP8393X_LOAD_CAM_DONE_ENABLED 0
#define TRACE_DP8393X_LOAD_CAM_DONE_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_load_cam_done(int cen) {
    (void)cen;
}
#define TRACE_DP8393X_LOWER_IRQ 0
#define TRACE_DP8393X_LOWER_IRQ_ENABLED 0
#define TRACE_DP8393X_LOWER_IRQ_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_lower_irq(void) {
}
#define TRACE_DP8393X_RAISE_IRQ 0
#define TRACE_DP8393X_RAISE_IRQ_ENABLED 0
#define TRACE_DP8393X_RAISE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_raise_irq(int isr) {
    (void)isr;
}
#define TRACE_DP8393X_READ 0
#define TRACE_DP8393X_READ_ENABLED 0
#define TRACE_DP8393X_READ_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_read(int reg, const char *name, int val, int size) {
    (void)reg;
    (void)name;
    (void)val;
    (void)size;
}
#define TRACE_DP8393X_READ_RRA_REGS 0
#define TRACE_DP8393X_READ_RRA_REGS_ENABLED 0
#define TRACE_DP8393X_READ_RRA_REGS_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_read_rra_regs(int crba0, int crba1, int rbwc0, int rbwc1) {
    (void)crba0;
    (void)crba1;
    (void)rbwc0;
    (void)rbwc1;
}
#define TRACE_DP8393X_RECEIVE_NOT_NETCARD 0
#define TRACE_DP8393X_RECEIVE_NOT_NETCARD_ENABLED 0
#define TRACE_DP8393X_RECEIVE_NOT_NETCARD_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_receive_not_netcard(void) {
}
#define TRACE_DP8393X_RECEIVE_OVERSIZE 0
#define TRACE_DP8393X_RECEIVE_OVERSIZE_ENABLED 0
#define TRACE_DP8393X_RECEIVE_OVERSIZE_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_receive_oversize(int size) {
    (void)size;
}
#define TRACE_DP8393X_RECEIVE_PACKET 0
#define TRACE_DP8393X_RECEIVE_PACKET_ENABLED 0
#define TRACE_DP8393X_RECEIVE_PACKET_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_receive_packet(int crba) {
    (void)crba;
}
#define TRACE_DP8393X_RECEIVE_WRITE_STATUS 0
#define TRACE_DP8393X_RECEIVE_WRITE_STATUS_ENABLED 0
#define TRACE_DP8393X_RECEIVE_WRITE_STATUS_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_receive_write_status(int crba) {
    (void)crba;
}
#define TRACE_DP8393X_TRANSMIT_PACKET 0
#define TRACE_DP8393X_TRANSMIT_PACKET_ENABLED 0
#define TRACE_DP8393X_TRANSMIT_PACKET_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_transmit_packet(int ttda) {
    (void)ttda;
}
#define TRACE_DP8393X_TRANSMIT_TXLEN_ERROR 0
#define TRACE_DP8393X_TRANSMIT_TXLEN_ERROR_ENABLED 0
#define TRACE_DP8393X_TRANSMIT_TXLEN_ERROR_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_transmit_txlen_error(int len) {
    (void)len;
}
#define TRACE_DP8393X_WRITE 0
#define TRACE_DP8393X_WRITE_ENABLED 0
#define TRACE_DP8393X_WRITE_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_write(int reg, const char *name, int val, int size) {
    (void)reg;
    (void)name;
    (void)val;
    (void)size;
}
#define TRACE_DP8393X_WRITE_INVALID 0
#define TRACE_DP8393X_WRITE_INVALID_ENABLED 0
#define TRACE_DP8393X_WRITE_INVALID_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_write_invalid(int reg) {
    (void)reg;
}
#define TRACE_DP8393X_WRITE_INVALID_DCR 0
#define TRACE_DP8393X_WRITE_INVALID_DCR_ENABLED 0
#define TRACE_DP8393X_WRITE_INVALID_DCR_BACKEND_DSTATE() (0)
static inline void trace_dp8393x_write_invalid_dcr(const char *name) {
    (void)name;
}
#define TRACE_E1000_RECEIVER_OVERRUN 0
#define TRACE_E1000_RECEIVER_OVERRUN_ENABLED 0
#define TRACE_E1000_RECEIVER_OVERRUN_BACKEND_DSTATE() (0)
static inline void trace_e1000_receiver_overrun(size_t s, uint32_t rdh, uint32_t rdt) {
    (void)s;
    (void)rdh;
    (void)rdt;
}
#define TRACE_E1000E_CB_PCI_REALIZE 0
#define TRACE_E1000E_CB_PCI_REALIZE_ENABLED 0
#define TRACE_E1000E_CB_PCI_REALIZE_BACKEND_DSTATE() (0)
static inline void trace_e1000e_cb_pci_realize(void) {
}
#define TRACE_E1000E_CB_PCI_UNINIT 0
#define TRACE_E1000E_CB_PCI_UNINIT_ENABLED 0
#define TRACE_E1000E_CB_PCI_UNINIT_BACKEND_DSTATE() (0)
static inline void trace_e1000e_cb_pci_uninit(void) {
}
#define TRACE_E1000E_CB_POST_LOAD 0
#define TRACE_E1000E_CB_POST_LOAD_ENABLED 0
#define TRACE_E1000E_CB_POST_LOAD_BACKEND_DSTATE() (0)
static inline void trace_e1000e_cb_post_load(void) {
}
#define TRACE_E1000E_CB_PRE_SAVE 0
#define TRACE_E1000E_CB_PRE_SAVE_ENABLED 0
#define TRACE_E1000E_CB_PRE_SAVE_BACKEND_DSTATE() (0)
static inline void trace_e1000e_cb_pre_save(void) {
}
#define TRACE_E1000E_CB_QDEV_RESET_HOLD 0
#define TRACE_E1000E_CB_QDEV_RESET_HOLD_ENABLED 0
#define TRACE_E1000E_CB_QDEV_RESET_HOLD_BACKEND_DSTATE() (0)
static inline void trace_e1000e_cb_qdev_reset_hold(void) {
}
#define TRACE_E1000E_CFG_SUPPORT_VIRTIO 0
#define TRACE_E1000E_CFG_SUPPORT_VIRTIO_ENABLED 0
#define TRACE_E1000E_CFG_SUPPORT_VIRTIO_BACKEND_DSTATE() (0)
static inline void trace_e1000e_cfg_support_virtio(bool support) {
    (void)support;
}
#define TRACE_E1000E_CORE_CTRL_PHY_RESET 0
#define TRACE_E1000E_CORE_CTRL_PHY_RESET_ENABLED 0
#define TRACE_E1000E_CORE_CTRL_PHY_RESET_BACKEND_DSTATE() (0)
static inline void trace_e1000e_core_ctrl_phy_reset(void) {
}
#define TRACE_E1000E_CORE_CTRL_SW_RESET 0
#define TRACE_E1000E_CORE_CTRL_SW_RESET_ENABLED 0
#define TRACE_E1000E_CORE_CTRL_SW_RESET_BACKEND_DSTATE() (0)
static inline void trace_e1000e_core_ctrl_sw_reset(void) {
}
#define TRACE_E1000E_CORE_CTRL_WRITE 0
#define TRACE_E1000E_CORE_CTRL_WRITE_ENABLED 0
#define TRACE_E1000E_CORE_CTRL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_e1000e_core_ctrl_write(uint64_t index, uint32_t val) {
    (void)index;
    (void)val;
}
#define TRACE_E1000E_CORE_MDIC_READ 0
#define TRACE_E1000E_CORE_MDIC_READ_ENABLED 0
#define TRACE_E1000E_CORE_MDIC_READ_BACKEND_DSTATE() (0)
static inline void trace_e1000e_core_mdic_read(uint8_t page, uint32_t addr, uint32_t data) {
    (void)page;
    (void)addr;
    (void)data;
}
#define TRACE_E1000E_CORE_MDIC_READ_UNHANDLED 0
#define TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_ENABLED 0
#define TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_core_mdic_read_unhandled(uint8_t page, uint32_t addr) {
    (void)page;
    (void)addr;
}
#define TRACE_E1000E_CORE_MDIC_WRITE 0
#define TRACE_E1000E_CORE_MDIC_WRITE_ENABLED 0
#define TRACE_E1000E_CORE_MDIC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_e1000e_core_mdic_write(uint8_t page, uint32_t addr, uint32_t data) {
    (void)page;
    (void)addr;
    (void)data;
}
#define TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED 0
#define TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_ENABLED 0
#define TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_core_mdic_write_unhandled(uint8_t page, uint32_t addr) {
    (void)page;
    (void)addr;
}
#define TRACE_E1000E_CORE_READ 0
#define TRACE_E1000E_CORE_READ_ENABLED 0
#define TRACE_E1000E_CORE_READ_BACKEND_DSTATE() (0)
static inline void trace_e1000e_core_read(uint64_t index, uint32_t size, uint64_t val) {
    (void)index;
    (void)size;
    (void)val;
}
#define TRACE_E1000E_CORE_WRITE 0
#define TRACE_E1000E_CORE_WRITE_ENABLED 0
#define TRACE_E1000E_CORE_WRITE_BACKEND_DSTATE() (0)
static inline void trace_e1000e_core_write(uint64_t index, uint32_t size, uint64_t val) {
    (void)index;
    (void)size;
    (void)val;
}
#define TRACE_E1000E_IO_READ_ADDR 0
#define TRACE_E1000E_IO_READ_ADDR_ENABLED 0
#define TRACE_E1000E_IO_READ_ADDR_BACKEND_DSTATE() (0)
static inline void trace_e1000e_io_read_addr(uint64_t addr) {
    (void)addr;
}
#define TRACE_E1000E_IO_READ_DATA 0
#define TRACE_E1000E_IO_READ_DATA_ENABLED 0
#define TRACE_E1000E_IO_READ_DATA_BACKEND_DSTATE() (0)
static inline void trace_e1000e_io_read_data(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_E1000E_IO_WRITE_ADDR 0
#define TRACE_E1000E_IO_WRITE_ADDR_ENABLED 0
#define TRACE_E1000E_IO_WRITE_ADDR_BACKEND_DSTATE() (0)
static inline void trace_e1000e_io_write_addr(uint64_t addr) {
    (void)addr;
}
#define TRACE_E1000E_IO_WRITE_DATA 0
#define TRACE_E1000E_IO_WRITE_DATA_ENABLED 0
#define TRACE_E1000E_IO_WRITE_DATA_BACKEND_DSTATE() (0)
static inline void trace_e1000e_io_write_data(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_E1000E_IRQ_ADD_MSI_OTHER 0
#define TRACE_E1000E_IRQ_ADD_MSI_OTHER_ENABLED 0
#define TRACE_E1000E_IRQ_ADD_MSI_OTHER_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_add_msi_other(uint32_t new_val) {
    (void)new_val;
}
#define TRACE_E1000E_IRQ_CLEAR 0
#define TRACE_E1000E_IRQ_CLEAR_ENABLED 0
#define TRACE_E1000E_IRQ_CLEAR_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_clear(uint32_t offset, uint32_t old, uint32_t new) {
    (void)offset;
    (void)old;
    (void)new;
}
#define TRACE_E1000E_IRQ_EITR_SET 0
#define TRACE_E1000E_IRQ_EITR_SET_ENABLED 0
#define TRACE_E1000E_IRQ_EITR_SET_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_eitr_set(uint32_t eitr_num, uint32_t val) {
    (void)eitr_num;
    (void)val;
}
#define TRACE_E1000E_IRQ_FIRE_ALL_TIMERS 0
#define TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_ENABLED 0
#define TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_fire_all_timers(uint32_t val) {
    (void)val;
}
#define TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS 0
#define TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_ENABLED 0
#define TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_fire_delayed_interrupts(void) {
}
#define TRACE_E1000E_IRQ_FIX_ICR_ASSERTED 0
#define TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_ENABLED 0
#define TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_fix_icr_asserted(uint32_t new_val) {
    (void)new_val;
}
#define TRACE_E1000E_IRQ_IAM_CLEAR_EIAME 0
#define TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_ENABLED 0
#define TRACE_E1000E_IRQ_IAM_CLEAR_EIAME_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_iam_clear_eiame(uint32_t iam, uint32_t cause) {
    (void)iam;
    (void)cause;
}
#define TRACE_E1000E_IRQ_ICR_CLEAR_EIAC 0
#define TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_ENABLED 0
#define TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_icr_clear_eiac(uint32_t icr, uint32_t eiac) {
    (void)icr;
    (void)eiac;
}
#define TRACE_E1000E_IRQ_ICR_CLEAR_IAME 0
#define TRACE_E1000E_IRQ_ICR_CLEAR_IAME_ENABLED 0
#define TRACE_E1000E_IRQ_ICR_CLEAR_IAME_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_icr_clear_iame(void) {
}
#define TRACE_E1000E_IRQ_ICR_CLEAR_ICR_BIT_IMS 0
#define TRACE_E1000E_IRQ_ICR_CLEAR_ICR_BIT_IMS_ENABLED 0
#define TRACE_E1000E_IRQ_ICR_CLEAR_ICR_BIT_IMS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_icr_clear_icr_bit_ims(uint32_t icr, uint32_t ims) {
    (void)icr;
    (void)ims;
}
#define TRACE_E1000E_IRQ_ICR_CLEAR_NONMSIX_ICR_READ 0
#define TRACE_E1000E_IRQ_ICR_CLEAR_NONMSIX_ICR_READ_ENABLED 0
#define TRACE_E1000E_IRQ_ICR_CLEAR_NONMSIX_ICR_READ_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_icr_clear_nonmsix_icr_read(void) {
}
#define TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS 0
#define TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_ENABLED 0
#define TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_icr_clear_zero_ims(void) {
}
#define TRACE_E1000E_IRQ_ICR_PROCESS_IAME 0
#define TRACE_E1000E_IRQ_ICR_PROCESS_IAME_ENABLED 0
#define TRACE_E1000E_IRQ_ICR_PROCESS_IAME_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_icr_process_iame(void) {
}
#define TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC 0
#define TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_ENABLED 0
#define TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_ims_clear_set_imc(uint32_t val) {
    (void)val;
}
#define TRACE_E1000E_IRQ_ITR_SET 0
#define TRACE_E1000E_IRQ_ITR_SET_ENABLED 0
#define TRACE_E1000E_IRQ_ITR_SET_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_itr_set(uint32_t val) {
    (void)val;
}
#define TRACE_E1000E_IRQ_LEGACY_NOTIFY 0
#define TRACE_E1000E_IRQ_LEGACY_NOTIFY_ENABLED 0
#define TRACE_E1000E_IRQ_LEGACY_NOTIFY_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_legacy_notify(bool level) {
    (void)level;
}
#define TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED 0
#define TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_ENABLED 0
#define TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_legacy_notify_postponed(void) {
}
#define TRACE_E1000E_IRQ_MSI_NOTIFY 0
#define TRACE_E1000E_IRQ_MSI_NOTIFY_ENABLED 0
#define TRACE_E1000E_IRQ_MSI_NOTIFY_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_msi_notify(uint32_t cause) {
    (void)cause;
}
#define TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED 0
#define TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_ENABLED 0
#define TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_msi_notify_postponed(void) {
}
#define TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC 0
#define TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_ENABLED 0
#define TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_msix_notify_postponed_vec(int idx) {
    (void)idx;
}
#define TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC 0
#define TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_ENABLED 0
#define TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_msix_notify_vec(uint32_t vector) {
    (void)vector;
}
#define TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING 0
#define TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_ENABLED 0
#define TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_msix_pending_clearing(uint32_t cause, uint32_t int_cfg, uint32_t vec) {
    (void)cause;
    (void)int_cfg;
    (void)vec;
}
#define TRACE_E1000E_IRQ_PENDING_INTERRUPTS 0
#define TRACE_E1000E_IRQ_PENDING_INTERRUPTS_ENABLED 0
#define TRACE_E1000E_IRQ_PENDING_INTERRUPTS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_pending_interrupts(uint32_t pending, uint32_t icr, uint32_t ims) {
    (void)pending;
    (void)icr;
    (void)ims;
}
#define TRACE_E1000E_IRQ_POSTPONED_BY_XITR 0
#define TRACE_E1000E_IRQ_POSTPONED_BY_XITR_ENABLED 0
#define TRACE_E1000E_IRQ_POSTPONED_BY_XITR_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_postponed_by_xitr(uint32_t reg) {
    (void)reg;
}
#define TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING 0
#define TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_ENABLED 0
#define TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_rdtr_fpd_not_running(void) {
}
#define TRACE_E1000E_IRQ_RDTR_FPD_RUNNING 0
#define TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_ENABLED 0
#define TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_rdtr_fpd_running(void) {
}
#define TRACE_E1000E_IRQ_READ_ICS 0
#define TRACE_E1000E_IRQ_READ_ICS_ENABLED 0
#define TRACE_E1000E_IRQ_READ_ICS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_read_ics(uint32_t ics) {
    (void)ics;
}
#define TRACE_E1000E_IRQ_READ_IMS 0
#define TRACE_E1000E_IRQ_READ_IMS_ENABLED 0
#define TRACE_E1000E_IRQ_READ_IMS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_read_ims(uint32_t ims) {
    (void)ims;
}
#define TRACE_E1000E_IRQ_REARM_TIMER 0
#define TRACE_E1000E_IRQ_REARM_TIMER_ENABLED 0
#define TRACE_E1000E_IRQ_REARM_TIMER_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_rearm_timer(uint32_t reg, int64_t delay_ns) {
    (void)reg;
    (void)delay_ns;
}
#define TRACE_E1000E_IRQ_SET 0
#define TRACE_E1000E_IRQ_SET_ENABLED 0
#define TRACE_E1000E_IRQ_SET_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_set(uint32_t offset, uint32_t old, uint32_t new) {
    (void)offset;
    (void)old;
    (void)new;
}
#define TRACE_E1000E_IRQ_THROTTLING_TIMER 0
#define TRACE_E1000E_IRQ_THROTTLING_TIMER_ENABLED 0
#define TRACE_E1000E_IRQ_THROTTLING_TIMER_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_throttling_timer(uint32_t reg) {
    (void)reg;
}
#define TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING 0
#define TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_ENABLED 0
#define TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_tidv_fpd_not_running(void) {
}
#define TRACE_E1000E_IRQ_TIDV_FPD_RUNNING 0
#define TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_ENABLED 0
#define TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_tidv_fpd_running(void) {
}
#define TRACE_E1000E_IRQ_WRITE_ICS 0
#define TRACE_E1000E_IRQ_WRITE_ICS_ENABLED 0
#define TRACE_E1000E_IRQ_WRITE_ICS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_irq_write_ics(uint32_t val) {
    (void)val;
}
#define TRACE_E1000E_LINK_AUTONEG_FLOWCTL 0
#define TRACE_E1000E_LINK_AUTONEG_FLOWCTL_ENABLED 0
#define TRACE_E1000E_LINK_AUTONEG_FLOWCTL_BACKEND_DSTATE() (0)
static inline void trace_e1000e_link_autoneg_flowctl(bool enabled) {
    (void)enabled;
}
#define TRACE_E1000E_LINK_READ_PARAMS 0
#define TRACE_E1000E_LINK_READ_PARAMS_ENABLED 0
#define TRACE_E1000E_LINK_READ_PARAMS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_link_read_params(bool autodetect, uint32_t speed, bool force_spd, bool force_dplx, bool rx_fctl, bool tx_fctl) {
    (void)autodetect;
    (void)speed;
    (void)force_spd;
    (void)force_dplx;
    (void)rx_fctl;
    (void)tx_fctl;
}
#define TRACE_E1000E_LINK_SET_EXT_PARAMS 0
#define TRACE_E1000E_LINK_SET_EXT_PARAMS_ENABLED 0
#define TRACE_E1000E_LINK_SET_EXT_PARAMS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_link_set_ext_params(bool asd_check, bool speed_select_bypass) {
    (void)asd_check;
    (void)speed_select_bypass;
}
#define TRACE_E1000E_LINK_SET_PARAMS 0
#define TRACE_E1000E_LINK_SET_PARAMS_ENABLED 0
#define TRACE_E1000E_LINK_SET_PARAMS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_link_set_params(bool autodetect, uint32_t speed, bool force_spd, bool force_dplx, bool rx_fctl, bool tx_fctl) {
    (void)autodetect;
    (void)speed;
    (void)force_spd;
    (void)force_dplx;
    (void)rx_fctl;
    (void)tx_fctl;
}
#define TRACE_E1000E_LINK_STATUS 0
#define TRACE_E1000E_LINK_STATUS_ENABLED 0
#define TRACE_E1000E_LINK_STATUS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_link_status(bool link_up, bool full_dplx, uint32_t speed, uint32_t asdv) {
    (void)link_up;
    (void)full_dplx;
    (void)speed;
    (void)asdv;
}
#define TRACE_E1000E_LINK_STATUS_CHANGED 0
#define TRACE_E1000E_LINK_STATUS_CHANGED_ENABLED 0
#define TRACE_E1000E_LINK_STATUS_CHANGED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_link_status_changed(bool status) {
    (void)status;
}
#define TRACE_E1000E_MAC_SET_PERMANENT 0
#define TRACE_E1000E_MAC_SET_PERMANENT_ENABLED 0
#define TRACE_E1000E_MAC_SET_PERMANENT_BACKEND_DSTATE() (0)
static inline void trace_e1000e_mac_set_permanent(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) {
    (void)b0;
    (void)b1;
    (void)b2;
    (void)b3;
    (void)b4;
    (void)b5;
}
#define TRACE_E1000E_MAC_SET_SW 0
#define TRACE_E1000E_MAC_SET_SW_ENABLED 0
#define TRACE_E1000E_MAC_SET_SW_BACKEND_DSTATE() (0)
static inline void trace_e1000e_mac_set_sw(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) {
    (void)b0;
    (void)b1;
    (void)b2;
    (void)b3;
    (void)b4;
    (void)b5;
}
#define TRACE_E1000E_MSI_INIT_FAIL 0
#define TRACE_E1000E_MSI_INIT_FAIL_ENABLED 0
#define TRACE_E1000E_MSI_INIT_FAIL_BACKEND_DSTATE() (0)
static inline void trace_e1000e_msi_init_fail(int32_t res) {
    (void)res;
}
#define TRACE_E1000E_MSIX_INIT_FAIL 0
#define TRACE_E1000E_MSIX_INIT_FAIL_ENABLED 0
#define TRACE_E1000E_MSIX_INIT_FAIL_BACKEND_DSTATE() (0)
static inline void trace_e1000e_msix_init_fail(int32_t res) {
    (void)res;
}
#define TRACE_E1000E_MSIX_USE_VECTOR_FAIL 0
#define TRACE_E1000E_MSIX_USE_VECTOR_FAIL_ENABLED 0
#define TRACE_E1000E_MSIX_USE_VECTOR_FAIL_BACKEND_DSTATE() (0)
static inline void trace_e1000e_msix_use_vector_fail(uint32_t vec, int32_t res) {
    (void)vec;
    (void)res;
}
#define TRACE_E1000E_RING_FREE_SPACE 0
#define TRACE_E1000E_RING_FREE_SPACE_ENABLED 0
#define TRACE_E1000E_RING_FREE_SPACE_BACKEND_DSTATE() (0)
static inline void trace_e1000e_ring_free_space(int ridx, uint32_t rdlen, uint32_t rdh, uint32_t rdt) {
    (void)ridx;
    (void)rdlen;
    (void)rdh;
    (void)rdt;
}
#define TRACE_E1000E_RX_CAN_RECV 0
#define TRACE_E1000E_RX_CAN_RECV_ENABLED 0
#define TRACE_E1000E_RX_CAN_RECV_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_can_recv(void) {
}
#define TRACE_E1000E_RX_CAN_RECV_RINGS_FULL 0
#define TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_ENABLED 0
#define TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_can_recv_rings_full(void) {
}
#define TRACE_E1000E_RX_DESC_BUFF_SIZES 0
#define TRACE_E1000E_RX_DESC_BUFF_SIZES_ENABLED 0
#define TRACE_E1000E_RX_DESC_BUFF_SIZES_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_desc_buff_sizes(uint32_t b0, uint32_t b1, uint32_t b2, uint32_t b3) {
    (void)b0;
    (void)b1;
    (void)b2;
    (void)b3;
}
#define TRACE_E1000E_RX_DESC_BUFF_WRITE 0
#define TRACE_E1000E_RX_DESC_BUFF_WRITE_ENABLED 0
#define TRACE_E1000E_RX_DESC_BUFF_WRITE_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_desc_buff_write(uint8_t idx, uint64_t addr, uint16_t offset, const void* source, uint32_t len) {
    (void)idx;
    (void)addr;
    (void)offset;
    (void)source;
    (void)len;
}
#define TRACE_E1000E_RX_DESC_LEN 0
#define TRACE_E1000E_RX_DESC_LEN_ENABLED 0
#define TRACE_E1000E_RX_DESC_LEN_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_desc_len(uint8_t rx_desc_len) {
    (void)rx_desc_len;
}
#define TRACE_E1000E_RX_DESC_PS_READ 0
#define TRACE_E1000E_RX_DESC_PS_READ_ENABLED 0
#define TRACE_E1000E_RX_DESC_PS_READ_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_desc_ps_read(uint64_t a0, uint64_t a1, uint64_t a2, uint64_t a3) {
    (void)a0;
    (void)a1;
    (void)a2;
    (void)a3;
}
#define TRACE_E1000E_RX_DESC_PS_WRITE 0
#define TRACE_E1000E_RX_DESC_PS_WRITE_ENABLED 0
#define TRACE_E1000E_RX_DESC_PS_WRITE_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_desc_ps_write(uint16_t a0, uint16_t a1, uint16_t a2, uint16_t a3) {
    (void)a0;
    (void)a1;
    (void)a2;
    (void)a3;
}
#define TRACE_E1000E_RX_DESCR 0
#define TRACE_E1000E_RX_DESCR_ENABLED 0
#define TRACE_E1000E_RX_DESCR_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_descr(int ridx, uint64_t base, uint8_t len) {
    (void)ridx;
    (void)base;
    (void)len;
}
#define TRACE_E1000E_RX_FLT_DROPPED 0
#define TRACE_E1000E_RX_FLT_DROPPED_ENABLED 0
#define TRACE_E1000E_RX_FLT_DROPPED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_flt_dropped(void) {
}
#define TRACE_E1000E_RX_HAS_BUFFERS 0
#define TRACE_E1000E_RX_HAS_BUFFERS_ENABLED 0
#define TRACE_E1000E_RX_HAS_BUFFERS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_has_buffers(int ridx, uint32_t free_desc, size_t total_size, uint32_t desc_buf_size) {
    (void)ridx;
    (void)free_desc;
    (void)total_size;
    (void)desc_buf_size;
}
#define TRACE_E1000E_RX_INTERRUPT_DELAYED 0
#define TRACE_E1000E_RX_INTERRUPT_DELAYED_ENABLED 0
#define TRACE_E1000E_RX_INTERRUPT_DELAYED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_interrupt_delayed(uint32_t causes) {
    (void)causes;
}
#define TRACE_E1000E_RX_INTERRUPT_SET 0
#define TRACE_E1000E_RX_INTERRUPT_SET_ENABLED 0
#define TRACE_E1000E_RX_INTERRUPT_SET_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_interrupt_set(uint32_t causes) {
    (void)causes;
}
#define TRACE_E1000E_RX_METADATA_ACK 0
#define TRACE_E1000E_RX_METADATA_ACK_ENABLED 0
#define TRACE_E1000E_RX_METADATA_ACK_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_metadata_ack(void) {
}
#define TRACE_E1000E_RX_METADATA_IP_ID 0
#define TRACE_E1000E_RX_METADATA_IP_ID_ENABLED 0
#define TRACE_E1000E_RX_METADATA_IP_ID_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_metadata_ip_id(uint16_t ip_id) {
    (void)ip_id;
}
#define TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED 0
#define TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_ENABLED 0
#define TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_metadata_ipv6_filtering_disabled(void) {
}
#define TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED 0
#define TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_ENABLED 0
#define TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_metadata_ipv6_sum_disabled(void) {
}
#define TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED 0
#define TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_ENABLED 0
#define TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_metadata_l3_cso_disabled(void) {
}
#define TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED 0
#define TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_ENABLED 0
#define TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_metadata_l3_csum_validation_failed(void) {
}
#define TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED 0
#define TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_ENABLED 0
#define TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_metadata_l4_cso_disabled(void) {
}
#define TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED 0
#define TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_ENABLED 0
#define TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_metadata_l4_csum_validation_failed(void) {
}
#define TRACE_E1000E_RX_METADATA_PKT_TYPE 0
#define TRACE_E1000E_RX_METADATA_PKT_TYPE_ENABLED 0
#define TRACE_E1000E_RX_METADATA_PKT_TYPE_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_metadata_pkt_type(uint32_t pkt_type) {
    (void)pkt_type;
}
#define TRACE_E1000E_RX_METADATA_PROTOCOLS 0
#define TRACE_E1000E_RX_METADATA_PROTOCOLS_ENABLED 0
#define TRACE_E1000E_RX_METADATA_PROTOCOLS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_metadata_protocols(bool hasip4, bool hasip6, int l4hdr_protocol) {
    (void)hasip4;
    (void)hasip6;
    (void)l4hdr_protocol;
}
#define TRACE_E1000E_RX_METADATA_RSS 0
#define TRACE_E1000E_RX_METADATA_RSS_ENABLED 0
#define TRACE_E1000E_RX_METADATA_RSS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_metadata_rss(uint32_t rss, uint32_t mrq) {
    (void)rss;
    (void)mrq;
}
#define TRACE_E1000E_RX_METADATA_STATUS_FLAGS 0
#define TRACE_E1000E_RX_METADATA_STATUS_FLAGS_ENABLED 0
#define TRACE_E1000E_RX_METADATA_STATUS_FLAGS_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_metadata_status_flags(uint32_t status_flags) {
    (void)status_flags;
}
#define TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO 0
#define TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_ENABLED 0
#define TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_metadata_virthdr_no_csum_info(void) {
}
#define TRACE_E1000E_RX_METADATA_VLAN 0
#define TRACE_E1000E_RX_METADATA_VLAN_ENABLED 0
#define TRACE_E1000E_RX_METADATA_VLAN_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_metadata_vlan(uint16_t vlan_tag) {
    (void)vlan_tag;
}
#define TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST 0
#define TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_ENABLED 0
#define TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_not_written_to_guest(int queue_idx) {
    (void)queue_idx;
}
#define TRACE_E1000E_RX_NULL_DESCRIPTOR 0
#define TRACE_E1000E_RX_NULL_DESCRIPTOR_ENABLED 0
#define TRACE_E1000E_RX_NULL_DESCRIPTOR_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_null_descriptor(void) {
}
#define TRACE_E1000E_RX_RECEIVE_IOV 0
#define TRACE_E1000E_RX_RECEIVE_IOV_ENABLED 0
#define TRACE_E1000E_RX_RECEIVE_IOV_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_receive_iov(int iovcnt) {
    (void)iovcnt;
}
#define TRACE_E1000E_RX_RSS_DISABLED 0
#define TRACE_E1000E_RX_RSS_DISABLED_ENABLED 0
#define TRACE_E1000E_RX_RSS_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_rss_disabled(void) {
}
#define TRACE_E1000E_RX_RSS_IP4 0
#define TRACE_E1000E_RX_RSS_IP4_ENABLED 0
#define TRACE_E1000E_RX_RSS_IP4_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_rss_ip4(int l4hdr_proto, uint32_t mrqc, bool tcpipv4_enabled, bool ipv4_enabled) {
    (void)l4hdr_proto;
    (void)mrqc;
    (void)tcpipv4_enabled;
    (void)ipv4_enabled;
}
#define TRACE_E1000E_RX_RSS_IP6 0
#define TRACE_E1000E_RX_RSS_IP6_ENABLED 0
#define TRACE_E1000E_RX_RSS_IP6_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_rss_ip6(bool ex_dis, bool new_ex_dis, int l4hdr_proto, bool has_ext_headers, bool ex_dst_valid, bool ex_src_valid, uint32_t mrqc, bool tcpipv6ex_enabled, bool ipv6ex_enabled, bool ipv6_enabled) {
    (void)ex_dis;
    (void)new_ex_dis;
    (void)l4hdr_proto;
    (void)has_ext_headers;
    (void)ex_dst_valid;
    (void)ex_src_valid;
    (void)mrqc;
    (void)tcpipv6ex_enabled;
    (void)ipv6ex_enabled;
    (void)ipv6_enabled;
}
#define TRACE_E1000E_RX_RSS_IP6_RFCTL 0
#define TRACE_E1000E_RX_RSS_IP6_RFCTL_ENABLED 0
#define TRACE_E1000E_RX_RSS_IP6_RFCTL_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_rss_ip6_rfctl(uint32_t rfctl) {
    (void)rfctl;
}
#define TRACE_E1000E_RX_RSS_STARTED 0
#define TRACE_E1000E_RX_RSS_STARTED_ENABLED 0
#define TRACE_E1000E_RX_RSS_STARTED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_rss_started(void) {
}
#define TRACE_E1000E_RX_RSS_TYPE 0
#define TRACE_E1000E_RX_RSS_TYPE_ENABLED 0
#define TRACE_E1000E_RX_RSS_TYPE_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_rss_type(uint32_t type) {
    (void)type;
}
#define TRACE_E1000E_RX_SET_CSO 0
#define TRACE_E1000E_RX_SET_CSO_ENABLED 0
#define TRACE_E1000E_RX_SET_CSO_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_set_cso(int cso_state) {
    (void)cso_state;
}
#define TRACE_E1000E_RX_SET_RCTL 0
#define TRACE_E1000E_RX_SET_RCTL_ENABLED 0
#define TRACE_E1000E_RX_SET_RCTL_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_set_rctl(uint32_t rctl) {
    (void)rctl;
}
#define TRACE_E1000E_RX_SET_RDT 0
#define TRACE_E1000E_RX_SET_RDT_ENABLED 0
#define TRACE_E1000E_RX_SET_RDT_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_set_rdt(int queue_idx, uint32_t val) {
    (void)queue_idx;
    (void)val;
}
#define TRACE_E1000E_RX_SET_RFCTL 0
#define TRACE_E1000E_RX_SET_RFCTL_ENABLED 0
#define TRACE_E1000E_RX_SET_RFCTL_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_set_rfctl(uint32_t val) {
    (void)val;
}
#define TRACE_E1000E_RX_START_RECV 0
#define TRACE_E1000E_RX_START_RECV_ENABLED 0
#define TRACE_E1000E_RX_START_RECV_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_start_recv(void) {
}
#define TRACE_E1000E_RX_WRITTEN_TO_GUEST 0
#define TRACE_E1000E_RX_WRITTEN_TO_GUEST_ENABLED 0
#define TRACE_E1000E_RX_WRITTEN_TO_GUEST_BACKEND_DSTATE() (0)
static inline void trace_e1000e_rx_written_to_guest(int queue_idx) {
    (void)queue_idx;
}
#define TRACE_E1000E_TX_DESCR 0
#define TRACE_E1000E_TX_DESCR_ENABLED 0
#define TRACE_E1000E_TX_DESCR_BACKEND_DSTATE() (0)
static inline void trace_e1000e_tx_descr(void *addr, uint32_t lower, uint32_t upper) {
    (void)addr;
    (void)lower;
    (void)upper;
}
#define TRACE_E1000E_TX_DISABLED 0
#define TRACE_E1000E_TX_DISABLED_ENABLED 0
#define TRACE_E1000E_TX_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_tx_disabled(void) {
}
#define TRACE_E1000E_VLAN_VET 0
#define TRACE_E1000E_VLAN_VET_ENABLED 0
#define TRACE_E1000E_VLAN_VET_BACKEND_DSTATE() (0)
static inline void trace_e1000e_vlan_vet(uint16_t vet) {
    (void)vet;
}
#define TRACE_E1000E_VM_STATE_RUNNING 0
#define TRACE_E1000E_VM_STATE_RUNNING_ENABLED 0
#define TRACE_E1000E_VM_STATE_RUNNING_BACKEND_DSTATE() (0)
static inline void trace_e1000e_vm_state_running(void) {
}
#define TRACE_E1000E_VM_STATE_STOPPED 0
#define TRACE_E1000E_VM_STATE_STOPPED_ENABLED 0
#define TRACE_E1000E_VM_STATE_STOPPED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_vm_state_stopped(void) {
}
#define TRACE_E1000E_WRN_IO_ADDR_FLASH 0
#define TRACE_E1000E_WRN_IO_ADDR_FLASH_ENABLED 0
#define TRACE_E1000E_WRN_IO_ADDR_FLASH_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_io_addr_flash(uint64_t addr) {
    (void)addr;
}
#define TRACE_E1000E_WRN_IO_ADDR_UNDEFINED 0
#define TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_ENABLED 0
#define TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_io_addr_undefined(uint64_t addr) {
    (void)addr;
}
#define TRACE_E1000E_WRN_IO_ADDR_UNKNOWN 0
#define TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_ENABLED 0
#define TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_io_addr_unknown(uint64_t addr) {
    (void)addr;
}
#define TRACE_E1000E_WRN_IO_READ_UNKNOWN 0
#define TRACE_E1000E_WRN_IO_READ_UNKNOWN_ENABLED 0
#define TRACE_E1000E_WRN_IO_READ_UNKNOWN_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_io_read_unknown(uint64_t addr) {
    (void)addr;
}
#define TRACE_E1000E_WRN_IO_WRITE_UNKNOWN 0
#define TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_ENABLED 0
#define TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_io_write_unknown(uint64_t addr) {
    (void)addr;
}
#define TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED 0
#define TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_ENABLED 0
#define TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_iscsi_filtering_not_supported(void) {
}
#define TRACE_E1000E_WRN_MSIX_INVALID 0
#define TRACE_E1000E_WRN_MSIX_INVALID_ENABLED 0
#define TRACE_E1000E_WRN_MSIX_INVALID_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_msix_invalid(uint32_t cause, uint32_t cfg) {
    (void)cause;
    (void)cfg;
}
#define TRACE_E1000E_WRN_MSIX_VEC_WRONG 0
#define TRACE_E1000E_WRN_MSIX_VEC_WRONG_ENABLED 0
#define TRACE_E1000E_WRN_MSIX_VEC_WRONG_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_msix_vec_wrong(uint32_t cause, uint32_t cfg) {
    (void)cause;
    (void)cfg;
}
#define TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED 0
#define TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_ENABLED 0
#define TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_nfsr_filtering_not_supported(void) {
}
#define TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED 0
#define TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_ENABLED 0
#define TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_nfsw_filtering_not_supported(void) {
}
#define TRACE_E1000E_WRN_NO_SNAP_SUPPORT 0
#define TRACE_E1000E_WRN_NO_SNAP_SUPPORT_ENABLED 0
#define TRACE_E1000E_WRN_NO_SNAP_SUPPORT_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_no_snap_support(void) {
}
#define TRACE_E1000E_WRN_NO_TS_SUPPORT 0
#define TRACE_E1000E_WRN_NO_TS_SUPPORT_ENABLED 0
#define TRACE_E1000E_WRN_NO_TS_SUPPORT_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_no_ts_support(void) {
}
#define TRACE_E1000E_WRN_REGS_READ_TRIVIAL 0
#define TRACE_E1000E_WRN_REGS_READ_TRIVIAL_ENABLED 0
#define TRACE_E1000E_WRN_REGS_READ_TRIVIAL_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_regs_read_trivial(uint32_t index) {
    (void)index;
}
#define TRACE_E1000E_WRN_REGS_READ_UNKNOWN 0
#define TRACE_E1000E_WRN_REGS_READ_UNKNOWN_ENABLED 0
#define TRACE_E1000E_WRN_REGS_READ_UNKNOWN_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_regs_read_unknown(uint64_t index, uint32_t size) {
    (void)index;
    (void)size;
}
#define TRACE_E1000E_WRN_REGS_WRITE_RO 0
#define TRACE_E1000E_WRN_REGS_WRITE_RO_ENABLED 0
#define TRACE_E1000E_WRN_REGS_WRITE_RO_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_regs_write_ro(uint64_t index, uint32_t size, uint64_t val) {
    (void)index;
    (void)size;
    (void)val;
}
#define TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL 0
#define TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_ENABLED 0
#define TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_regs_write_trivial(uint32_t index) {
    (void)index;
}
#define TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN 0
#define TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_ENABLED 0
#define TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_BACKEND_DSTATE() (0)
static inline void trace_e1000e_wrn_regs_write_unknown(uint64_t index, uint32_t size, uint64_t val) {
    (void)index;
    (void)size;
    (void)val;
}
#define TRACE_E1000X_LINK_NEGOTIATION_DONE 0
#define TRACE_E1000X_LINK_NEGOTIATION_DONE_ENABLED 0
#define TRACE_E1000X_LINK_NEGOTIATION_DONE_BACKEND_DSTATE() (0)
static inline void trace_e1000x_link_negotiation_done(void) {
}
#define TRACE_E1000X_LINK_NEGOTIATION_START 0
#define TRACE_E1000X_LINK_NEGOTIATION_START_ENABLED 0
#define TRACE_E1000X_LINK_NEGOTIATION_START_BACKEND_DSTATE() (0)
static inline void trace_e1000x_link_negotiation_start(void) {
}
#define TRACE_E1000X_MAC_INDICATE 0
#define TRACE_E1000X_MAC_INDICATE_ENABLED 0
#define TRACE_E1000X_MAC_INDICATE_BACKEND_DSTATE() (0)
static inline void trace_e1000x_mac_indicate(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) {
    (void)b0;
    (void)b1;
    (void)b2;
    (void)b3;
    (void)b4;
    (void)b5;
}
#define TRACE_E1000X_RX_CAN_RECV_DISABLED 0
#define TRACE_E1000X_RX_CAN_RECV_DISABLED_ENABLED 0
#define TRACE_E1000X_RX_CAN_RECV_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_e1000x_rx_can_recv_disabled(bool link_up, bool rx_enabled, bool pci_master) {
    (void)link_up;
    (void)rx_enabled;
    (void)pci_master;
}
#define TRACE_E1000X_RX_DISABLED 0
#define TRACE_E1000X_RX_DISABLED_ENABLED 0
#define TRACE_E1000X_RX_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_e1000x_rx_disabled(uint32_t rctl_reg) {
    (void)rctl_reg;
}
#define TRACE_E1000X_RX_FLT_INEXACT_MISMATCH 0
#define TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_ENABLED 0
#define TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_BACKEND_DSTATE() (0)
static inline void trace_e1000x_rx_flt_inexact_mismatch(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5, uint32_t mo, uint32_t mta, uint32_t mta_val) {
    (void)b0;
    (void)b1;
    (void)b2;
    (void)b3;
    (void)b4;
    (void)b5;
    (void)mo;
    (void)mta;
    (void)mta_val;
}
#define TRACE_E1000X_RX_FLT_UCAST_MATCH 0
#define TRACE_E1000X_RX_FLT_UCAST_MATCH_ENABLED 0
#define TRACE_E1000X_RX_FLT_UCAST_MATCH_BACKEND_DSTATE() (0)
static inline void trace_e1000x_rx_flt_ucast_match(uint32_t idx, uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) {
    (void)idx;
    (void)b0;
    (void)b1;
    (void)b2;
    (void)b3;
    (void)b4;
    (void)b5;
}
#define TRACE_E1000X_RX_FLT_UCAST_MISMATCH 0
#define TRACE_E1000X_RX_FLT_UCAST_MISMATCH_ENABLED 0
#define TRACE_E1000X_RX_FLT_UCAST_MISMATCH_BACKEND_DSTATE() (0)
static inline void trace_e1000x_rx_flt_ucast_mismatch(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) {
    (void)b0;
    (void)b1;
    (void)b2;
    (void)b3;
    (void)b4;
    (void)b5;
}
#define TRACE_E1000X_RX_FLT_VLAN_MATCH 0
#define TRACE_E1000X_RX_FLT_VLAN_MATCH_ENABLED 0
#define TRACE_E1000X_RX_FLT_VLAN_MATCH_BACKEND_DSTATE() (0)
static inline void trace_e1000x_rx_flt_vlan_match(uint16_t vid) {
    (void)vid;
}
#define TRACE_E1000X_RX_FLT_VLAN_MISMATCH 0
#define TRACE_E1000X_RX_FLT_VLAN_MISMATCH_ENABLED 0
#define TRACE_E1000X_RX_FLT_VLAN_MISMATCH_BACKEND_DSTATE() (0)
static inline void trace_e1000x_rx_flt_vlan_mismatch(uint16_t vid) {
    (void)vid;
}
#define TRACE_E1000X_RX_LINK_DOWN 0
#define TRACE_E1000X_RX_LINK_DOWN_ENABLED 0
#define TRACE_E1000X_RX_LINK_DOWN_BACKEND_DSTATE() (0)
static inline void trace_e1000x_rx_link_down(uint32_t status_reg) {
    (void)status_reg;
}
#define TRACE_E1000X_RX_OVERSIZED 0
#define TRACE_E1000X_RX_OVERSIZED_ENABLED 0
#define TRACE_E1000X_RX_OVERSIZED_BACKEND_DSTATE() (0)
static inline void trace_e1000x_rx_oversized(size_t size) {
    (void)size;
}
#define TRACE_E1000X_VLAN_IS_VLAN_PKT 0
#define TRACE_E1000X_VLAN_IS_VLAN_PKT_ENABLED 0
#define TRACE_E1000X_VLAN_IS_VLAN_PKT_BACKEND_DSTATE() (0)
static inline void trace_e1000x_vlan_is_vlan_pkt(bool is_vlan_pkt, uint16_t eth_proto, uint16_t vet) {
    (void)is_vlan_pkt;
    (void)eth_proto;
    (void)vet;
}
#define TRACE_ETHLITE_PKT_LOST 0
#define TRACE_ETHLITE_PKT_LOST_ENABLED 0
#define TRACE_ETHLITE_PKT_LOST_BACKEND_DSTATE() (0)
static inline void trace_ethlite_pkt_lost(uint32_t rx_ctrl) {
    (void)rx_ctrl;
}
#define TRACE_ETHLITE_PKT_SIZE_TOO_BIG 0
#define TRACE_ETHLITE_PKT_SIZE_TOO_BIG_ENABLED 0
#define TRACE_ETHLITE_PKT_SIZE_TOO_BIG_BACKEND_DSTATE() (0)
static inline void trace_ethlite_pkt_size_too_big(uint64_t size) {
    (void)size;
}
#define TRACE_I82596_CA_INIT 0
#define TRACE_I82596_CA_INIT_ENABLED 0
#define TRACE_I82596_CA_INIT_BACKEND_DSTATE() (0)
static inline void trace_i82596_ca_init(uint32_t scb, uint8_t mode, uint32_t base) {
    (void)scb;
    (void)mode;
    (void)base;
}
#define TRACE_I82596_DUMP 0
#define TRACE_I82596_DUMP_ENABLED 0
#define TRACE_I82596_DUMP_BACKEND_DSTATE() (0)
static inline void trace_i82596_dump(uint32_t addr) {
    (void)addr;
}
#define TRACE_I82596_FLUSH_QUEUE 0
#define TRACE_I82596_FLUSH_QUEUE_ENABLED 0
#define TRACE_I82596_FLUSH_QUEUE_BACKEND_DSTATE() (0)
static inline void trace_i82596_flush_queue(int count) {
    (void)count;
}
#define TRACE_I82596_IOPORT_WRITE 0
#define TRACE_I82596_IOPORT_WRITE_ENABLED 0
#define TRACE_I82596_IOPORT_WRITE_BACKEND_DSTATE() (0)
static inline void trace_i82596_ioport_write(uint32_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_I82596_NEW_MAC 0
#define TRACE_I82596_NEW_MAC_ENABLED 0
#define TRACE_I82596_NEW_MAC_BACKEND_DSTATE() (0)
static inline void trace_i82596_new_mac(const char *id_with_mac) {
    (void)id_with_mac;
}
#define TRACE_I82596_RECEIVE_ANALYSIS 0
#define TRACE_I82596_RECEIVE_ANALYSIS_ENABLED 0
#define TRACE_I82596_RECEIVE_ANALYSIS_BACKEND_DSTATE() (0)
static inline void trace_i82596_receive_analysis(const char *s) {
    (void)s;
}
#define TRACE_I82596_RECEIVE_IOV 0
#define TRACE_I82596_RECEIVE_IOV_ENABLED 0
#define TRACE_I82596_RECEIVE_IOV_BACKEND_DSTATE() (0)
static inline void trace_i82596_receive_iov(size_t size, int iovcnt) {
    (void)size;
    (void)iovcnt;
}
#define TRACE_I82596_RECEIVE_PACKET 0
#define TRACE_I82596_RECEIVE_PACKET_ENABLED 0
#define TRACE_I82596_RECEIVE_PACKET_BACKEND_DSTATE() (0)
static inline void trace_i82596_receive_packet(const uint8_t *buf, size_t size) {
    (void)buf;
    (void)size;
}
#define TRACE_I82596_RECEIVE_QUEUE_FULL 0
#define TRACE_I82596_RECEIVE_QUEUE_FULL_ENABLED 0
#define TRACE_I82596_RECEIVE_QUEUE_FULL_BACKEND_DSTATE() (0)
static inline void trace_i82596_receive_queue_full(void) {
}
#define TRACE_I82596_RECEIVE_SUSPENDED 0
#define TRACE_I82596_RECEIVE_SUSPENDED_ENABLED 0
#define TRACE_I82596_RECEIVE_SUSPENDED_BACKEND_DSTATE() (0)
static inline void trace_i82596_receive_suspended(void) {
}
#define TRACE_I82596_RX_COMPLETE 0
#define TRACE_I82596_RX_COMPLETE_ENABLED 0
#define TRACE_I82596_RX_COMPLETE_BACKEND_DSTATE() (0)
static inline void trace_i82596_rx_complete(uint32_t crc, uint32_t align, uint32_t resource) {
    (void)crc;
    (void)align;
    (void)resource;
}
#define TRACE_I82596_RX_INCOMPLETE 0
#define TRACE_I82596_RX_INCOMPLETE_ENABLED 0
#define TRACE_I82596_RX_INCOMPLETE_BACKEND_DSTATE() (0)
static inline void trace_i82596_rx_incomplete(size_t copied, size_t total) {
    (void)copied;
    (void)total;
}
#define TRACE_I82596_RX_OUT_OF_RBDS 0
#define TRACE_I82596_RX_OUT_OF_RBDS_ENABLED 0
#define TRACE_I82596_RX_OUT_OF_RBDS_BACKEND_DSTATE() (0)
static inline void trace_i82596_rx_out_of_rbds(void) {
}
#define TRACE_I82596_RX_RBD 0
#define TRACE_I82596_RX_RBD_ENABLED 0
#define TRACE_I82596_RX_RBD_BACKEND_DSTATE() (0)
static inline void trace_i82596_rx_rbd(uint64_t addr, uint16_t count, uint32_t buf, uint16_t size) {
    (void)addr;
    (void)count;
    (void)buf;
    (void)size;
}
#define TRACE_I82596_RX_RFD 0
#define TRACE_I82596_RX_RFD_ENABLED 0
#define TRACE_I82596_RX_RFD_BACKEND_DSTATE() (0)
static inline void trace_i82596_rx_rfd(uint64_t addr, uint16_t status, uint16_t cmd, uint32_t link, uint32_t rbd) {
    (void)addr;
    (void)status;
    (void)cmd;
    (void)link;
    (void)rbd;
}
#define TRACE_I82596_RX_RFD_UPDATE 0
#define TRACE_I82596_RX_RFD_UPDATE_ENABLED 0
#define TRACE_I82596_RX_RFD_UPDATE_BACKEND_DSTATE() (0)
static inline void trace_i82596_rx_rfd_update(uint32_t addr, uint32_t next_rfd) {
    (void)addr;
    (void)next_rfd;
}
#define TRACE_I82596_RX_SHORT_FRAME 0
#define TRACE_I82596_RX_SHORT_FRAME_ENABLED 0
#define TRACE_I82596_RX_SHORT_FRAME_BACKEND_DSTATE() (0)
static inline void trace_i82596_rx_short_frame(size_t size) {
    (void)size;
}
#define TRACE_I82596_RX_STATE_CHANGE 0
#define TRACE_I82596_RX_STATE_CHANGE_ENABLED 0
#define TRACE_I82596_RX_STATE_CHANGE_BACKEND_DSTATE() (0)
static inline void trace_i82596_rx_state_change(uint8_t old_state, uint8_t new_state) {
    (void)old_state;
    (void)new_state;
}
#define TRACE_I82596_S_RESET 0
#define TRACE_I82596_S_RESET_ENABLED 0
#define TRACE_I82596_S_RESET_BACKEND_DSTATE() (0)
static inline void trace_i82596_s_reset(void *s) {
    (void)s;
}
#define TRACE_I82596_SCB_COMMAND 0
#define TRACE_I82596_SCB_COMMAND_ENABLED 0
#define TRACE_I82596_SCB_COMMAND_BACKEND_DSTATE() (0)
static inline void trace_i82596_scb_command(uint8_t cuc, uint8_t ruc) {
    (void)cuc;
    (void)ruc;
}
#define TRACE_I82596_SET_MULTICAST 0
#define TRACE_I82596_SET_MULTICAST_ENABLED 0
#define TRACE_I82596_SET_MULTICAST_BACKEND_DSTATE() (0)
static inline void trace_i82596_set_multicast(uint16_t count) {
    (void)count;
}
#define TRACE_I82596_TRANSMIT 0
#define TRACE_I82596_TRANSMIT_ENABLED 0
#define TRACE_I82596_TRANSMIT_BACKEND_DSTATE() (0)
static inline void trace_i82596_transmit(uint32_t size, uint32_t addr) {
    (void)size;
    (void)addr;
}
#define TRACE_I82596_TX_TBD 0
#define TRACE_I82596_TX_TBD_ENABLED 0
#define TRACE_I82596_TX_TBD_BACKEND_DSTATE() (0)
static inline void trace_i82596_tx_tbd(uint64_t addr, uint16_t size, uint32_t buf) {
    (void)addr;
    (void)size;
    (void)buf;
}
#define TRACE_I82596_TX_TFD 0
#define TRACE_I82596_TX_TFD_ENABLED 0
#define TRACE_I82596_TX_TFD_BACKEND_DSTATE() (0)
static inline void trace_i82596_tx_tfd(uint64_t addr, uint16_t status, uint16_t cmd, uint32_t link, uint32_t tbd) {
    (void)addr;
    (void)status;
    (void)cmd;
    (void)link;
    (void)tbd;
}
#define TRACE_IGB_CORE_MDIC_READ 0
#define TRACE_IGB_CORE_MDIC_READ_ENABLED 0
#define TRACE_IGB_CORE_MDIC_READ_BACKEND_DSTATE() (0)
static inline void trace_igb_core_mdic_read(uint32_t addr, uint32_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_IGB_CORE_MDIC_READ_UNHANDLED 0
#define TRACE_IGB_CORE_MDIC_READ_UNHANDLED_ENABLED 0
#define TRACE_IGB_CORE_MDIC_READ_UNHANDLED_BACKEND_DSTATE() (0)
static inline void trace_igb_core_mdic_read_unhandled(uint32_t addr) {
    (void)addr;
}
#define TRACE_IGB_CORE_MDIC_WRITE 0
#define TRACE_IGB_CORE_MDIC_WRITE_ENABLED 0
#define TRACE_IGB_CORE_MDIC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_igb_core_mdic_write(uint32_t addr, uint32_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_IGB_CORE_MDIC_WRITE_UNHANDLED 0
#define TRACE_IGB_CORE_MDIC_WRITE_UNHANDLED_ENABLED 0
#define TRACE_IGB_CORE_MDIC_WRITE_UNHANDLED_BACKEND_DSTATE() (0)
static inline void trace_igb_core_mdic_write_unhandled(uint32_t addr) {
    (void)addr;
}
#define TRACE_IGB_CORE_VF_RESET 0
#define TRACE_IGB_CORE_VF_RESET_ENABLED 0
#define TRACE_IGB_CORE_VF_RESET_BACKEND_DSTATE() (0)
static inline void trace_igb_core_vf_reset(uint16_t vfn) {
    (void)vfn;
}
#define TRACE_IGB_IRQ_EITR_SET 0
#define TRACE_IGB_IRQ_EITR_SET_ENABLED 0
#define TRACE_IGB_IRQ_EITR_SET_BACKEND_DSTATE() (0)
static inline void trace_igb_irq_eitr_set(uint32_t eitr_num, uint32_t val) {
    (void)eitr_num;
    (void)val;
}
#define TRACE_IGB_IRQ_ICR_CLEAR_GPIE_NSICR 0
#define TRACE_IGB_IRQ_ICR_CLEAR_GPIE_NSICR_ENABLED 0
#define TRACE_IGB_IRQ_ICR_CLEAR_GPIE_NSICR_BACKEND_DSTATE() (0)
static inline void trace_igb_irq_icr_clear_gpie_nsicr(void) {
}
#define TRACE_IGB_IRQ_READ_IAM 0
#define TRACE_IGB_IRQ_READ_IAM_ENABLED 0
#define TRACE_IGB_IRQ_READ_IAM_BACKEND_DSTATE() (0)
static inline void trace_igb_irq_read_iam(uint32_t icr) {
    (void)icr;
}
#define TRACE_IGB_IRQ_SET_IAM 0
#define TRACE_IGB_IRQ_SET_IAM_ENABLED 0
#define TRACE_IGB_IRQ_SET_IAM_BACKEND_DSTATE() (0)
static inline void trace_igb_irq_set_iam(uint32_t icr) {
    (void)icr;
}
#define TRACE_IGB_IRQ_WRITE_EIAC 0
#define TRACE_IGB_IRQ_WRITE_EIAC_ENABLED 0
#define TRACE_IGB_IRQ_WRITE_EIAC_BACKEND_DSTATE() (0)
static inline void trace_igb_irq_write_eiac(uint32_t val) {
    (void)val;
}
#define TRACE_IGB_IRQ_WRITE_EIAM 0
#define TRACE_IGB_IRQ_WRITE_EIAM_ENABLED 0
#define TRACE_IGB_IRQ_WRITE_EIAM_BACKEND_DSTATE() (0)
static inline void trace_igb_irq_write_eiam(uint32_t val, bool msix) {
    (void)val;
    (void)msix;
}
#define TRACE_IGB_IRQ_WRITE_EICR 0
#define TRACE_IGB_IRQ_WRITE_EICR_ENABLED 0
#define TRACE_IGB_IRQ_WRITE_EICR_BACKEND_DSTATE() (0)
static inline void trace_igb_irq_write_eicr(uint32_t val, bool msix) {
    (void)val;
    (void)msix;
}
#define TRACE_IGB_IRQ_WRITE_EICS 0
#define TRACE_IGB_IRQ_WRITE_EICS_ENABLED 0
#define TRACE_IGB_IRQ_WRITE_EICS_BACKEND_DSTATE() (0)
static inline void trace_igb_irq_write_eics(uint32_t val, bool msix) {
    (void)val;
    (void)msix;
}
#define TRACE_IGB_IRQ_WRITE_EIMC 0
#define TRACE_IGB_IRQ_WRITE_EIMC_ENABLED 0
#define TRACE_IGB_IRQ_WRITE_EIMC_BACKEND_DSTATE() (0)
static inline void trace_igb_irq_write_eimc(uint32_t val, bool msix) {
    (void)val;
    (void)msix;
}
#define TRACE_IGB_IRQ_WRITE_EIMS 0
#define TRACE_IGB_IRQ_WRITE_EIMS_ENABLED 0
#define TRACE_IGB_IRQ_WRITE_EIMS_BACKEND_DSTATE() (0)
static inline void trace_igb_irq_write_eims(uint32_t val, bool msix) {
    (void)val;
    (void)msix;
}
#define TRACE_IGB_LINK_SET_EXT_PARAMS 0
#define TRACE_IGB_LINK_SET_EXT_PARAMS_ENABLED 0
#define TRACE_IGB_LINK_SET_EXT_PARAMS_BACKEND_DSTATE() (0)
static inline void trace_igb_link_set_ext_params(bool asd_check, bool speed_select_bypass, bool pfrstd) {
    (void)asd_check;
    (void)speed_select_bypass;
    (void)pfrstd;
}
#define TRACE_IGB_RX_DESC_BUFF_SIZE 0
#define TRACE_IGB_RX_DESC_BUFF_SIZE_ENABLED 0
#define TRACE_IGB_RX_DESC_BUFF_SIZE_BACKEND_DSTATE() (0)
static inline void trace_igb_rx_desc_buff_size(uint32_t b) {
    (void)b;
}
#define TRACE_IGB_RX_DESC_BUFF_WRITE 0
#define TRACE_IGB_RX_DESC_BUFF_WRITE_ENABLED 0
#define TRACE_IGB_RX_DESC_BUFF_WRITE_BACKEND_DSTATE() (0)
static inline void trace_igb_rx_desc_buff_write(uint8_t idx, uint64_t addr, uint16_t offset, const void* source, uint32_t len) {
    (void)idx;
    (void)addr;
    (void)offset;
    (void)source;
    (void)len;
}
#define TRACE_IGB_RX_METADATA_RSS 0
#define TRACE_IGB_RX_METADATA_RSS_ENABLED 0
#define TRACE_IGB_RX_METADATA_RSS_BACKEND_DSTATE() (0)
static inline void trace_igb_rx_metadata_rss(uint32_t rss, uint16_t rss_pkt_type) {
    (void)rss;
    (void)rss_pkt_type;
}
#define TRACE_IGB_SET_PFMAILBOX 0
#define TRACE_IGB_SET_PFMAILBOX_ENABLED 0
#define TRACE_IGB_SET_PFMAILBOX_BACKEND_DSTATE() (0)
static inline void trace_igb_set_pfmailbox(uint32_t vf_num, uint32_t val) {
    (void)vf_num;
    (void)val;
}
#define TRACE_IGB_SET_VFMAILBOX 0
#define TRACE_IGB_SET_VFMAILBOX_ENABLED 0
#define TRACE_IGB_SET_VFMAILBOX_BACKEND_DSTATE() (0)
static inline void trace_igb_set_vfmailbox(uint32_t vf_num, uint32_t val) {
    (void)vf_num;
    (void)val;
}
#define TRACE_IGB_WRITE_CONFIG 0
#define TRACE_IGB_WRITE_CONFIG_ENABLED 0
#define TRACE_IGB_WRITE_CONFIG_BACKEND_DSTATE() (0)
static inline void trace_igb_write_config(uint32_t address, uint32_t val, int len) {
    (void)address;
    (void)val;
    (void)len;
}
#define TRACE_IGB_WRN_RX_DESC_MODES_NOT_SUPP 0
#define TRACE_IGB_WRN_RX_DESC_MODES_NOT_SUPP_ENABLED 0
#define TRACE_IGB_WRN_RX_DESC_MODES_NOT_SUPP_BACKEND_DSTATE() (0)
static inline void trace_igb_wrn_rx_desc_modes_not_supp(int desc_type) {
    (void)desc_type;
}
#define TRACE_IGBVF_WRITE_CONFIG 0
#define TRACE_IGBVF_WRITE_CONFIG_ENABLED 0
#define TRACE_IGBVF_WRITE_CONFIG_BACKEND_DSTATE() (0)
static inline void trace_igbvf_write_config(uint32_t address, uint32_t val, int len) {
    (void)address;
    (void)val;
    (void)len;
}
#define TRACE_IGBVF_WRN_IO_ADDR_UNKNOWN 0
#define TRACE_IGBVF_WRN_IO_ADDR_UNKNOWN_ENABLED 0
#define TRACE_IGBVF_WRN_IO_ADDR_UNKNOWN_BACKEND_DSTATE() (0)
static inline void trace_igbvf_wrn_io_addr_unknown(uint64_t addr) {
    (void)addr;
}
#define TRACE_IMX_ENET_READ_BD 0
#define TRACE_IMX_ENET_READ_BD_ENABLED 0
#define TRACE_IMX_ENET_READ_BD_BACKEND_DSTATE() (0)
static inline void trace_imx_enet_read_bd(uint64_t addr, int flags, int len, int data, int options, int status) {
    (void)addr;
    (void)flags;
    (void)len;
    (void)data;
    (void)options;
    (void)status;
}
#define TRACE_IMX_ENET_RECEIVE 0
#define TRACE_IMX_ENET_RECEIVE_ENABLED 0
#define TRACE_IMX_ENET_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_imx_enet_receive(size_t size) {
    (void)size;
}
#define TRACE_IMX_ENET_RECEIVE_LAST 0
#define TRACE_IMX_ENET_RECEIVE_LAST_ENABLED 0
#define TRACE_IMX_ENET_RECEIVE_LAST_BACKEND_DSTATE() (0)
static inline void trace_imx_enet_receive_last(int last) {
    (void)last;
}
#define TRACE_IMX_ENET_RECEIVE_LEN 0
#define TRACE_IMX_ENET_RECEIVE_LEN_ENABLED 0
#define TRACE_IMX_ENET_RECEIVE_LEN_BACKEND_DSTATE() (0)
static inline void trace_imx_enet_receive_len(uint64_t addr, int len) {
    (void)addr;
    (void)len;
}
#define TRACE_IMX_ETH_READ 0
#define TRACE_IMX_ETH_READ_ENABLED 0
#define TRACE_IMX_ETH_READ_BACKEND_DSTATE() (0)
static inline void trace_imx_eth_read(int reg, const char *reg_name, uint32_t value) {
    (void)reg;
    (void)reg_name;
    (void)value;
}
#define TRACE_IMX_ETH_RX_BD_FULL 0
#define TRACE_IMX_ETH_RX_BD_FULL_ENABLED 0
#define TRACE_IMX_ETH_RX_BD_FULL_BACKEND_DSTATE() (0)
static inline void trace_imx_eth_rx_bd_full(void) {
}
#define TRACE_IMX_ETH_TX_BD_BUSY 0
#define TRACE_IMX_ETH_TX_BD_BUSY_ENABLED 0
#define TRACE_IMX_ETH_TX_BD_BUSY_BACKEND_DSTATE() (0)
static inline void trace_imx_eth_tx_bd_busy(void) {
}
#define TRACE_IMX_ETH_WRITE 0
#define TRACE_IMX_ETH_WRITE_ENABLED 0
#define TRACE_IMX_ETH_WRITE_BACKEND_DSTATE() (0)
static inline void trace_imx_eth_write(int reg, const char *reg_name, uint64_t value) {
    (void)reg;
    (void)reg_name;
    (void)value;
}
#define TRACE_IMX_FEC_READ_BD 0
#define TRACE_IMX_FEC_READ_BD_ENABLED 0
#define TRACE_IMX_FEC_READ_BD_BACKEND_DSTATE() (0)
static inline void trace_imx_fec_read_bd(uint64_t addr, int flags, int len, int data) {
    (void)addr;
    (void)flags;
    (void)len;
    (void)data;
}
#define TRACE_IMX_FEC_RECEIVE 0
#define TRACE_IMX_FEC_RECEIVE_ENABLED 0
#define TRACE_IMX_FEC_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_imx_fec_receive(size_t size) {
    (void)size;
}
#define TRACE_IMX_FEC_RECEIVE_LAST 0
#define TRACE_IMX_FEC_RECEIVE_LAST_ENABLED 0
#define TRACE_IMX_FEC_RECEIVE_LAST_BACKEND_DSTATE() (0)
static inline void trace_imx_fec_receive_last(int last) {
    (void)last;
}
#define TRACE_IMX_FEC_RECEIVE_LEN 0
#define TRACE_IMX_FEC_RECEIVE_LEN_ENABLED 0
#define TRACE_IMX_FEC_RECEIVE_LEN_BACKEND_DSTATE() (0)
static inline void trace_imx_fec_receive_len(uint64_t addr, int len) {
    (void)addr;
    (void)len;
}
#define TRACE_IMX_PHY_READ_NUM 0
#define TRACE_IMX_PHY_READ_NUM_ENABLED 0
#define TRACE_IMX_PHY_READ_NUM_BACKEND_DSTATE() (0)
static inline void trace_imx_phy_read_num(int phy, int configured) {
    (void)phy;
    (void)configured;
}
#define TRACE_IMX_PHY_WRITE_NUM 0
#define TRACE_IMX_PHY_WRITE_NUM_ENABLED 0
#define TRACE_IMX_PHY_WRITE_NUM_BACKEND_DSTATE() (0)
static inline void trace_imx_phy_write_num(int phy, int configured) {
    (void)phy;
    (void)configured;
}
#define TRACE_LAN9118_PHY_READ 0
#define TRACE_LAN9118_PHY_READ_ENABLED 0
#define TRACE_LAN9118_PHY_READ_BACKEND_DSTATE() (0)
static inline void trace_lan9118_phy_read(uint16_t val, int reg) {
    (void)val;
    (void)reg;
}
#define TRACE_LAN9118_PHY_RESET 0
#define TRACE_LAN9118_PHY_RESET_ENABLED 0
#define TRACE_LAN9118_PHY_RESET_BACKEND_DSTATE() (0)
static inline void trace_lan9118_phy_reset(void) {
}
#define TRACE_LAN9118_PHY_UPDATE_LINK 0
#define TRACE_LAN9118_PHY_UPDATE_LINK_ENABLED 0
#define TRACE_LAN9118_PHY_UPDATE_LINK_BACKEND_DSTATE() (0)
static inline void trace_lan9118_phy_update_link(const char *s) {
    (void)s;
}
#define TRACE_LAN9118_PHY_WRITE 0
#define TRACE_LAN9118_PHY_WRITE_ENABLED 0
#define TRACE_LAN9118_PHY_WRITE_BACKEND_DSTATE() (0)
static inline void trace_lan9118_phy_write(uint16_t val, int reg) {
    (void)val;
    (void)reg;
}
#define TRACE_LANCE_MEM_READW 0
#define TRACE_LANCE_MEM_READW_ENABLED 0
#define TRACE_LANCE_MEM_READW_BACKEND_DSTATE() (0)
static inline void trace_lance_mem_readw(uint64_t addr, uint32_t ret) {
    (void)addr;
    (void)ret;
}
#define TRACE_LANCE_MEM_WRITEW 0
#define TRACE_LANCE_MEM_WRITEW_ENABLED 0
#define TRACE_LANCE_MEM_WRITEW_BACKEND_DSTATE() (0)
static inline void trace_lance_mem_writew(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_LASI_82596_MEM_READW 0
#define TRACE_LASI_82596_MEM_READW_ENABLED 0
#define TRACE_LASI_82596_MEM_READW_BACKEND_DSTATE() (0)
static inline void trace_lasi_82596_mem_readw(uint64_t addr, uint32_t ret) {
    (void)addr;
    (void)ret;
}
#define TRACE_LASI_82596_MEM_WRITEW 0
#define TRACE_LASI_82596_MEM_WRITEW_ENABLED 0
#define TRACE_LASI_82596_MEM_WRITEW_BACKEND_DSTATE() (0)
static inline void trace_lasi_82596_mem_writew(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_NE2000_IOPORT_READ 0
#define TRACE_NE2000_IOPORT_READ_ENABLED 0
#define TRACE_NE2000_IOPORT_READ_BACKEND_DSTATE() (0)
static inline void trace_ne2000_ioport_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_NE2000_IOPORT_WRITE 0
#define TRACE_NE2000_IOPORT_WRITE_ENABLED 0
#define TRACE_NE2000_IOPORT_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ne2000_ioport_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_NE2000_READ 0
#define TRACE_NE2000_READ_ENABLED 0
#define TRACE_NE2000_READ_BACKEND_DSTATE() (0)
static inline void trace_ne2000_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_NE2000_WRITE 0
#define TRACE_NE2000_WRITE_ENABLED 0
#define TRACE_NE2000_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ne2000_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM 0
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_ENABLED 0
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l3_csum_validate_csum(size_t l3hdr_off, uint32_t csl, uint32_t cntr, uint16_t csum, bool csum_valid) {
    (void)l3hdr_off;
    (void)csl;
    (void)cntr;
    (void)csum;
    (void)csum_valid;
}
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY 0
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_ENABLED 0
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l3_csum_validate_entry(void) {
}
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4 0
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_ENABLED 0
#define TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l3_csum_validate_not_ip4(void) {
}
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM 0
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_calc_csum(size_t l4hdr_off, uint16_t csl, uint32_t cntr, uint16_t csum) {
    (void)l4hdr_off;
    (void)csl;
    (void)cntr;
    (void)csum;
}
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY 0
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_calc_entry(void) {
}
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP 0
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_calc_ip4_tcp(void) {
}
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP 0
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_calc_ip4_udp(void) {
}
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP 0
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_calc_ip6_tcp(void) {
}
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP 0
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_calc_ip6_udp(void) {
}
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM 0
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_calc_ph_csum(uint32_t cntr, uint16_t csl) {
    (void)cntr;
    (void)csl;
}
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM 0
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_fix_csum(uint32_t cso, uint16_t csum) {
    (void)cso;
    (void)csum;
}
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY 0
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_fix_entry(void) {
}
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT 0
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_fix_ip4_fragment(void) {
}
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP 0
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_fix_not_xxp(void) {
}
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP 0
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_fix_tcp(uint32_t l4_cso) {
    (void)l4_cso;
}
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP 0
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_fix_udp(uint32_t l4_cso) {
    (void)l4_cso;
}
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM 0
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_fix_udp_with_no_checksum(void) {
}
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM 0
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_validate_csum(bool csum_valid) {
    (void)csum_valid;
}
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY 0
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_validate_entry(void) {
}
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT 0
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_validate_ip4_fragment(void) {
}
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP 0
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_validate_not_xxp(void) {
}
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM 0
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_ENABLED 0
#define TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_l4_csum_validate_udp_with_no_checksum(void) {
}
#define TRACE_NET_RX_PKT_PARSED 0
#define TRACE_NET_RX_PKT_PARSED_ENABLED 0
#define TRACE_NET_RX_PKT_PARSED_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_parsed(bool ip4, bool ip6, int l4proto, size_t l3o, size_t l4o, size_t l5o) {
    (void)ip4;
    (void)ip6;
    (void)l4proto;
    (void)l3o;
    (void)l4o;
    (void)l5o;
}
#define TRACE_NET_RX_PKT_RSS_ADD_CHUNK 0
#define TRACE_NET_RX_PKT_RSS_ADD_CHUNK_ENABLED 0
#define TRACE_NET_RX_PKT_RSS_ADD_CHUNK_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_rss_add_chunk(void* ptr, size_t size, size_t input_offset) {
    (void)ptr;
    (void)size;
    (void)input_offset;
}
#define TRACE_NET_RX_PKT_RSS_HASH 0
#define TRACE_NET_RX_PKT_RSS_HASH_ENABLED 0
#define TRACE_NET_RX_PKT_RSS_HASH_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_rss_hash(size_t rss_length, uint32_t rss_hash) {
    (void)rss_length;
    (void)rss_hash;
}
#define TRACE_NET_RX_PKT_RSS_IP4 0
#define TRACE_NET_RX_PKT_RSS_IP4_ENABLED 0
#define TRACE_NET_RX_PKT_RSS_IP4_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_rss_ip4(void) {
}
#define TRACE_NET_RX_PKT_RSS_IP4_TCP 0
#define TRACE_NET_RX_PKT_RSS_IP4_TCP_ENABLED 0
#define TRACE_NET_RX_PKT_RSS_IP4_TCP_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_rss_ip4_tcp(void) {
}
#define TRACE_NET_RX_PKT_RSS_IP4_UDP 0
#define TRACE_NET_RX_PKT_RSS_IP4_UDP_ENABLED 0
#define TRACE_NET_RX_PKT_RSS_IP4_UDP_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_rss_ip4_udp(void) {
}
#define TRACE_NET_RX_PKT_RSS_IP6 0
#define TRACE_NET_RX_PKT_RSS_IP6_ENABLED 0
#define TRACE_NET_RX_PKT_RSS_IP6_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_rss_ip6(void) {
}
#define TRACE_NET_RX_PKT_RSS_IP6_EX 0
#define TRACE_NET_RX_PKT_RSS_IP6_EX_ENABLED 0
#define TRACE_NET_RX_PKT_RSS_IP6_EX_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_rss_ip6_ex(void) {
}
#define TRACE_NET_RX_PKT_RSS_IP6_EX_TCP 0
#define TRACE_NET_RX_PKT_RSS_IP6_EX_TCP_ENABLED 0
#define TRACE_NET_RX_PKT_RSS_IP6_EX_TCP_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_rss_ip6_ex_tcp(void) {
}
#define TRACE_NET_RX_PKT_RSS_IP6_EX_UDP 0
#define TRACE_NET_RX_PKT_RSS_IP6_EX_UDP_ENABLED 0
#define TRACE_NET_RX_PKT_RSS_IP6_EX_UDP_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_rss_ip6_ex_udp(void) {
}
#define TRACE_NET_RX_PKT_RSS_IP6_TCP 0
#define TRACE_NET_RX_PKT_RSS_IP6_TCP_ENABLED 0
#define TRACE_NET_RX_PKT_RSS_IP6_TCP_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_rss_ip6_tcp(void) {
}
#define TRACE_NET_RX_PKT_RSS_IP6_UDP 0
#define TRACE_NET_RX_PKT_RSS_IP6_UDP_ENABLED 0
#define TRACE_NET_RX_PKT_RSS_IP6_UDP_BACKEND_DSTATE() (0)
static inline void trace_net_rx_pkt_rss_ip6_udp(void) {
}
#define TRACE_NPCM_GMAC_DEBUG_DESC_DATA 0
#define TRACE_NPCM_GMAC_DEBUG_DESC_DATA_ENABLED 0
#define TRACE_NPCM_GMAC_DEBUG_DESC_DATA_BACKEND_DSTATE() (0)
static inline void trace_npcm_gmac_debug_desc_data(const char* name, void* addr, uint32_t des0, uint32_t des1, uint32_t des2, uint32_t des3) {
    (void)name;
    (void)addr;
    (void)des0;
    (void)des1;
    (void)des2;
    (void)des3;
}
#define TRACE_NPCM_GMAC_MDIO_ACCESS 0
#define TRACE_NPCM_GMAC_MDIO_ACCESS_ENABLED 0
#define TRACE_NPCM_GMAC_MDIO_ACCESS_BACKEND_DSTATE() (0)
static inline void trace_npcm_gmac_mdio_access(const char *name, uint8_t is_write, uint8_t pa, uint8_t gr, uint16_t val) {
    (void)name;
    (void)is_write;
    (void)pa;
    (void)gr;
    (void)val;
}
#define TRACE_NPCM_GMAC_PACKET_DESC_READ 0
#define TRACE_NPCM_GMAC_PACKET_DESC_READ_ENABLED 0
#define TRACE_NPCM_GMAC_PACKET_DESC_READ_BACKEND_DSTATE() (0)
static inline void trace_npcm_gmac_packet_desc_read(const char* name, uint32_t desc_addr) {
    (void)name;
    (void)desc_addr;
}
#define TRACE_NPCM_GMAC_PACKET_RECEIVE 0
#define TRACE_NPCM_GMAC_PACKET_RECEIVE_ENABLED 0
#define TRACE_NPCM_GMAC_PACKET_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_npcm_gmac_packet_receive(const char* name, uint32_t len) {
    (void)name;
    (void)len;
}
#define TRACE_NPCM_GMAC_PACKET_RECEIVED 0
#define TRACE_NPCM_GMAC_PACKET_RECEIVED_ENABLED 0
#define TRACE_NPCM_GMAC_PACKET_RECEIVED_BACKEND_DSTATE() (0)
static inline void trace_npcm_gmac_packet_received(const char* name, uint32_t len) {
    (void)name;
    (void)len;
}
#define TRACE_NPCM_GMAC_PACKET_RECEIVING_BUFFER 0
#define TRACE_NPCM_GMAC_PACKET_RECEIVING_BUFFER_ENABLED 0
#define TRACE_NPCM_GMAC_PACKET_RECEIVING_BUFFER_BACKEND_DSTATE() (0)
static inline void trace_npcm_gmac_packet_receiving_buffer(const char* name, uint32_t buf_len, uint32_t rx_buf_addr) {
    (void)name;
    (void)buf_len;
    (void)rx_buf_addr;
}
#define TRACE_NPCM_GMAC_PACKET_SENT 0
#define TRACE_NPCM_GMAC_PACKET_SENT_ENABLED 0
#define TRACE_NPCM_GMAC_PACKET_SENT_BACKEND_DSTATE() (0)
static inline void trace_npcm_gmac_packet_sent(const char* name, uint16_t len) {
    (void)name;
    (void)len;
}
#define TRACE_NPCM_GMAC_PACKET_TX_DESC_DATA 0
#define TRACE_NPCM_GMAC_PACKET_TX_DESC_DATA_ENABLED 0
#define TRACE_NPCM_GMAC_PACKET_TX_DESC_DATA_BACKEND_DSTATE() (0)
static inline void trace_npcm_gmac_packet_tx_desc_data(const char* name, uint32_t tdes0, uint32_t tdes1) {
    (void)name;
    (void)tdes0;
    (void)tdes1;
}
#define TRACE_NPCM_GMAC_REG_READ 0
#define TRACE_NPCM_GMAC_REG_READ_ENABLED 0
#define TRACE_NPCM_GMAC_REG_READ_BACKEND_DSTATE() (0)
static inline void trace_npcm_gmac_reg_read(const char *name, uint64_t offset, uint32_t value) {
    (void)name;
    (void)offset;
    (void)value;
}
#define TRACE_NPCM_GMAC_REG_WRITE 0
#define TRACE_NPCM_GMAC_REG_WRITE_ENABLED 0
#define TRACE_NPCM_GMAC_REG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_npcm_gmac_reg_write(const char *name, uint64_t offset, uint32_t value) {
    (void)name;
    (void)offset;
    (void)value;
}
#define TRACE_NPCM_GMAC_RESET 0
#define TRACE_NPCM_GMAC_RESET_ENABLED 0
#define TRACE_NPCM_GMAC_RESET_BACKEND_DSTATE() (0)
static inline void trace_npcm_gmac_reset(const char *name, uint16_t value) {
    (void)name;
    (void)value;
}
#define TRACE_NPCM_GMAC_SET_LINK 0
#define TRACE_NPCM_GMAC_SET_LINK_ENABLED 0
#define TRACE_NPCM_GMAC_SET_LINK_BACKEND_DSTATE() (0)
static inline void trace_npcm_gmac_set_link(bool active) {
    (void)active;
}
#define TRACE_NPCM_GMAC_TX_DESC_OWNER 0
#define TRACE_NPCM_GMAC_TX_DESC_OWNER_ENABLED 0
#define TRACE_NPCM_GMAC_TX_DESC_OWNER_BACKEND_DSTATE() (0)
static inline void trace_npcm_gmac_tx_desc_owner(const char* name, uint32_t desc_addr) {
    (void)name;
    (void)desc_addr;
}
#define TRACE_NPCM_GMAC_UPDATE_IRQ 0
#define TRACE_NPCM_GMAC_UPDATE_IRQ_ENABLED 0
#define TRACE_NPCM_GMAC_UPDATE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_npcm_gmac_update_irq(const char *name, uint32_t status, uint32_t intr_en, int level) {
    (void)name;
    (void)status;
    (void)intr_en;
    (void)level;
}
#define TRACE_NPCM_PCS_REG_READ 0
#define TRACE_NPCM_PCS_REG_READ_ENABLED 0
#define TRACE_NPCM_PCS_REG_READ_BACKEND_DSTATE() (0)
static inline void trace_npcm_pcs_reg_read(const char *name, uint16_t indirect_access_base, uint64_t offset, uint16_t value) {
    (void)name;
    (void)indirect_access_base;
    (void)offset;
    (void)value;
}
#define TRACE_NPCM_PCS_REG_WRITE 0
#define TRACE_NPCM_PCS_REG_WRITE_ENABLED 0
#define TRACE_NPCM_PCS_REG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_npcm_pcs_reg_write(const char *name, uint16_t indirect_access_base, uint64_t offset, uint16_t value) {
    (void)name;
    (void)indirect_access_base;
    (void)offset;
    (void)value;
}
#define TRACE_NPCM7XX_EMC_CAN_RECEIVE 0
#define TRACE_NPCM7XX_EMC_CAN_RECEIVE_ENABLED 0
#define TRACE_NPCM7XX_EMC_CAN_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_can_receive(int can_receive) {
    (void)can_receive;
}
#define TRACE_NPCM7XX_EMC_CPU_OWNED_DESC 0
#define TRACE_NPCM7XX_EMC_CPU_OWNED_DESC_ENABLED 0
#define TRACE_NPCM7XX_EMC_CPU_OWNED_DESC_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_cpu_owned_desc(uint32_t addr) {
    (void)addr;
}
#define TRACE_NPCM7XX_EMC_PACKET_DROPPED 0
#define TRACE_NPCM7XX_EMC_PACKET_DROPPED_ENABLED 0
#define TRACE_NPCM7XX_EMC_PACKET_DROPPED_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_packet_dropped(uint32_t len) {
    (void)len;
}
#define TRACE_NPCM7XX_EMC_PACKET_FILTERED_OUT 0
#define TRACE_NPCM7XX_EMC_PACKET_FILTERED_OUT_ENABLED 0
#define TRACE_NPCM7XX_EMC_PACKET_FILTERED_OUT_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_packet_filtered_out(const char* fail_reason) {
    (void)fail_reason;
}
#define TRACE_NPCM7XX_EMC_RECEIVED_PACKET 0
#define TRACE_NPCM7XX_EMC_RECEIVED_PACKET_ENABLED 0
#define TRACE_NPCM7XX_EMC_RECEIVED_PACKET_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_received_packet(uint32_t len) {
    (void)len;
}
#define TRACE_NPCM7XX_EMC_RECEIVING_PACKET 0
#define TRACE_NPCM7XX_EMC_RECEIVING_PACKET_ENABLED 0
#define TRACE_NPCM7XX_EMC_RECEIVING_PACKET_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_receiving_packet(uint32_t len) {
    (void)len;
}
#define TRACE_NPCM7XX_EMC_REG_READ 0
#define TRACE_NPCM7XX_EMC_REG_READ_ENABLED 0
#define TRACE_NPCM7XX_EMC_REG_READ_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_reg_read(int emc_num, uint32_t result, const char *name, int regno) {
    (void)emc_num;
    (void)result;
    (void)name;
    (void)regno;
}
#define TRACE_NPCM7XX_EMC_REG_WRITE 0
#define TRACE_NPCM7XX_EMC_REG_WRITE_ENABLED 0
#define TRACE_NPCM7XX_EMC_REG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_reg_write(int emc_num, const char *name, int regno, uint32_t value) {
    (void)emc_num;
    (void)name;
    (void)regno;
    (void)value;
}
#define TRACE_NPCM7XX_EMC_RESET 0
#define TRACE_NPCM7XX_EMC_RESET_ENABLED 0
#define TRACE_NPCM7XX_EMC_RESET_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_reset(int emc_num) {
    (void)emc_num;
}
#define TRACE_NPCM7XX_EMC_RX_DONE 0
#define TRACE_NPCM7XX_EMC_RX_DONE_ENABLED 0
#define TRACE_NPCM7XX_EMC_RX_DONE_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_rx_done(uint32_t crxdsa) {
    (void)crxdsa;
}
#define TRACE_NPCM7XX_EMC_SENT_PACKET 0
#define TRACE_NPCM7XX_EMC_SENT_PACKET_ENABLED 0
#define TRACE_NPCM7XX_EMC_SENT_PACKET_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_sent_packet(uint32_t len) {
    (void)len;
}
#define TRACE_NPCM7XX_EMC_SET_MISTA 0
#define TRACE_NPCM7XX_EMC_SET_MISTA_ENABLED 0
#define TRACE_NPCM7XX_EMC_SET_MISTA_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_set_mista(uint32_t flags) {
    (void)flags;
}
#define TRACE_NPCM7XX_EMC_TX_DONE 0
#define TRACE_NPCM7XX_EMC_TX_DONE_ENABLED 0
#define TRACE_NPCM7XX_EMC_TX_DONE_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_tx_done(uint32_t ctxdsa) {
    (void)ctxdsa;
}
#define TRACE_NPCM7XX_EMC_UPDATE_RX_IRQ 0
#define TRACE_NPCM7XX_EMC_UPDATE_RX_IRQ_ENABLED 0
#define TRACE_NPCM7XX_EMC_UPDATE_RX_IRQ_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_update_rx_irq(int level) {
    (void)level;
}
#define TRACE_NPCM7XX_EMC_UPDATE_TX_IRQ 0
#define TRACE_NPCM7XX_EMC_UPDATE_TX_IRQ_ENABLED 0
#define TRACE_NPCM7XX_EMC_UPDATE_TX_IRQ_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_emc_update_tx_irq(int level) {
    (void)level;
}
#define TRACE_OPEN_ETH_DESC_READ 0
#define TRACE_OPEN_ETH_DESC_READ_ENABLED 0
#define TRACE_OPEN_ETH_DESC_READ_BACKEND_DSTATE() (0)
static inline void trace_open_eth_desc_read(uint32_t addr, uint32_t v) {
    (void)addr;
    (void)v;
}
#define TRACE_OPEN_ETH_DESC_WRITE 0
#define TRACE_OPEN_ETH_DESC_WRITE_ENABLED 0
#define TRACE_OPEN_ETH_DESC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_open_eth_desc_write(uint32_t addr, uint32_t v) {
    (void)addr;
    (void)v;
}
#define TRACE_OPEN_ETH_MII_READ 0
#define TRACE_OPEN_ETH_MII_READ_ENABLED 0
#define TRACE_OPEN_ETH_MII_READ_BACKEND_DSTATE() (0)
static inline void trace_open_eth_mii_read(unsigned idx, uint16_t v) {
    (void)idx;
    (void)v;
}
#define TRACE_OPEN_ETH_MII_WRITE 0
#define TRACE_OPEN_ETH_MII_WRITE_ENABLED 0
#define TRACE_OPEN_ETH_MII_WRITE_BACKEND_DSTATE() (0)
static inline void trace_open_eth_mii_write(unsigned idx, uint16_t v) {
    (void)idx;
    (void)v;
}
#define TRACE_OPEN_ETH_RECEIVE 0
#define TRACE_OPEN_ETH_RECEIVE_ENABLED 0
#define TRACE_OPEN_ETH_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_open_eth_receive(unsigned len) {
    (void)len;
}
#define TRACE_OPEN_ETH_RECEIVE_DESC 0
#define TRACE_OPEN_ETH_RECEIVE_DESC_ENABLED 0
#define TRACE_OPEN_ETH_RECEIVE_DESC_BACKEND_DSTATE() (0)
static inline void trace_open_eth_receive_desc(uint32_t addr, uint32_t len_flags) {
    (void)addr;
    (void)len_flags;
}
#define TRACE_OPEN_ETH_RECEIVE_MCAST 0
#define TRACE_OPEN_ETH_RECEIVE_MCAST_ENABLED 0
#define TRACE_OPEN_ETH_RECEIVE_MCAST_BACKEND_DSTATE() (0)
static inline void trace_open_eth_receive_mcast(unsigned idx, uint32_t h0, uint32_t h1) {
    (void)idx;
    (void)h0;
    (void)h1;
}
#define TRACE_OPEN_ETH_RECEIVE_REJECT 0
#define TRACE_OPEN_ETH_RECEIVE_REJECT_ENABLED 0
#define TRACE_OPEN_ETH_RECEIVE_REJECT_BACKEND_DSTATE() (0)
static inline void trace_open_eth_receive_reject(void) {
}
#define TRACE_OPEN_ETH_REG_READ 0
#define TRACE_OPEN_ETH_REG_READ_ENABLED 0
#define TRACE_OPEN_ETH_REG_READ_BACKEND_DSTATE() (0)
static inline void trace_open_eth_reg_read(uint32_t addr, uint32_t v) {
    (void)addr;
    (void)v;
}
#define TRACE_OPEN_ETH_REG_WRITE 0
#define TRACE_OPEN_ETH_REG_WRITE_ENABLED 0
#define TRACE_OPEN_ETH_REG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_open_eth_reg_write(uint32_t addr, uint32_t v) {
    (void)addr;
    (void)v;
}
#define TRACE_OPEN_ETH_START_XMIT 0
#define TRACE_OPEN_ETH_START_XMIT_ENABLED 0
#define TRACE_OPEN_ETH_START_XMIT_BACKEND_DSTATE() (0)
static inline void trace_open_eth_start_xmit(uint32_t addr, unsigned len, unsigned tx_len) {
    (void)addr;
    (void)len;
    (void)tx_len;
}
#define TRACE_OPEN_ETH_UPDATE_IRQ 0
#define TRACE_OPEN_ETH_UPDATE_IRQ_ENABLED 0
#define TRACE_OPEN_ETH_UPDATE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_open_eth_update_irq(uint32_t v) {
    (void)v;
}
#define TRACE_PCNET_APROM_READB 0
#define TRACE_PCNET_APROM_READB_ENABLED 0
#define TRACE_PCNET_APROM_READB_BACKEND_DSTATE() (0)
static inline void trace_pcnet_aprom_readb(void *opaque, uint32_t addr, uint32_t val) {
    (void)opaque;
    (void)addr;
    (void)val;
}
#define TRACE_PCNET_APROM_WRITEB 0
#define TRACE_PCNET_APROM_WRITEB_ENABLED 0
#define TRACE_PCNET_APROM_WRITEB_BACKEND_DSTATE() (0)
static inline void trace_pcnet_aprom_writeb(void *opaque, uint32_t addr, uint32_t val) {
    (void)opaque;
    (void)addr;
    (void)val;
}
#define TRACE_PCNET_INIT 0
#define TRACE_PCNET_INIT_ENABLED 0
#define TRACE_PCNET_INIT_BACKEND_DSTATE() (0)
static inline void trace_pcnet_init(void *s, uint64_t init_addr) {
    (void)s;
    (void)init_addr;
}
#define TRACE_PCNET_IOPORT_READ 0
#define TRACE_PCNET_IOPORT_READ_ENABLED 0
#define TRACE_PCNET_IOPORT_READ_BACKEND_DSTATE() (0)
static inline void trace_pcnet_ioport_read(void *opaque, uint64_t addr, unsigned size) {
    (void)opaque;
    (void)addr;
    (void)size;
}
#define TRACE_PCNET_IOPORT_WRITE 0
#define TRACE_PCNET_IOPORT_WRITE_ENABLED 0
#define TRACE_PCNET_IOPORT_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pcnet_ioport_write(void *opaque, uint64_t addr, uint64_t data, unsigned size) {
    (void)opaque;
    (void)addr;
    (void)data;
    (void)size;
}
#define TRACE_PCNET_ISR_CHANGE 0
#define TRACE_PCNET_ISR_CHANGE_ENABLED 0
#define TRACE_PCNET_ISR_CHANGE_BACKEND_DSTATE() (0)
static inline void trace_pcnet_isr_change(void *s, uint32_t isr, uint32_t isr_old) {
    (void)s;
    (void)isr;
    (void)isr_old;
}
#define TRACE_PCNET_RLEN_TLEN 0
#define TRACE_PCNET_RLEN_TLEN_ENABLED 0
#define TRACE_PCNET_RLEN_TLEN_BACKEND_DSTATE() (0)
static inline void trace_pcnet_rlen_tlen(void *s, uint32_t rlen, uint32_t tlen) {
    (void)s;
    (void)rlen;
    (void)tlen;
}
#define TRACE_PCNET_S_RESET 0
#define TRACE_PCNET_S_RESET_ENABLED 0
#define TRACE_PCNET_S_RESET_BACKEND_DSTATE() (0)
static inline void trace_pcnet_s_reset(void *s) {
    (void)s;
}
#define TRACE_PCNET_SS32_RDRA_TDRA 0
#define TRACE_PCNET_SS32_RDRA_TDRA_ENABLED 0
#define TRACE_PCNET_SS32_RDRA_TDRA_BACKEND_DSTATE() (0)
static inline void trace_pcnet_ss32_rdra_tdra(void *s, uint32_t ss32, uint32_t rdra, uint32_t rcvrl, uint32_t tdra, uint32_t xmtrl) {
    (void)s;
    (void)ss32;
    (void)rdra;
    (void)rcvrl;
    (void)tdra;
    (void)xmtrl;
}
#define TRACE_PCNET_USER_INT 0
#define TRACE_PCNET_USER_INT_ENABLED 0
#define TRACE_PCNET_USER_INT_BACKEND_DSTATE() (0)
static inline void trace_pcnet_user_int(void *s) {
    (void)s;
}
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE 0
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_ENABLED 0
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_PAGE_BACKEND_DSTATE() (0)
static inline void trace_spapr_vlan_add_rxbuf_to_page(uint32_t ptr, uint32_t rx_bufs, uint64_t bd) {
    (void)ptr;
    (void)rx_bufs;
    (void)bd;
}
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL 0
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_ENABLED 0
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_BACKEND_DSTATE() (0)
static inline void trace_spapr_vlan_add_rxbuf_to_pool(int pool, uint64_t len, int32_t count) {
    (void)pool;
    (void)len;
    (void)count;
}
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE 0
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_ENABLED 0
#define TRACE_SPAPR_VLAN_ADD_RXBUF_TO_POOL_CREATE_BACKEND_DSTATE() (0)
static inline void trace_spapr_vlan_add_rxbuf_to_pool_create(int pool, uint64_t len) {
    (void)pool;
    (void)len;
}
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE 0
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_ENABLED 0
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_BACKEND_DSTATE() (0)
static inline void trace_spapr_vlan_get_rx_bd_from_page(int buf_ptr, uint64_t bd) {
    (void)buf_ptr;
    (void)bd;
}
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND 0
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_ENABLED 0
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_PAGE_FOUND_BACKEND_DSTATE() (0)
static inline void trace_spapr_vlan_get_rx_bd_from_page_found(uint32_t use_buf_ptr, uint32_t rx_bufs) {
    (void)use_buf_ptr;
    (void)rx_bufs;
}
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND 0
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_ENABLED 0
#define TRACE_SPAPR_VLAN_GET_RX_BD_FROM_POOL_FOUND_BACKEND_DSTATE() (0)
static inline void trace_spapr_vlan_get_rx_bd_from_pool_found(int pool, int32_t count, uint32_t rx_bufs) {
    (void)pool;
    (void)count;
    (void)rx_bufs;
}
#define TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER 0
#define TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_ENABLED 0
#define TRACE_SPAPR_VLAN_H_ADD_LOGICAL_LAN_BUFFER_BACKEND_DSTATE() (0)
static inline void trace_spapr_vlan_h_add_logical_lan_buffer(uint64_t reg, uint64_t buf) {
    (void)reg;
    (void)buf;
}
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN 0
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_ENABLED 0
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BACKEND_DSTATE() (0)
static inline void trace_spapr_vlan_h_send_logical_lan(uint64_t reg, uint64_t continue_token) {
    (void)reg;
    (void)continue_token;
}
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC 0
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_ENABLED 0
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_BUF_DESC_BACKEND_DSTATE() (0)
static inline void trace_spapr_vlan_h_send_logical_lan_buf_desc(uint64_t buf) {
    (void)buf;
}
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS 0
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_ENABLED 0
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_RXBUFS_BACKEND_DSTATE() (0)
static inline void trace_spapr_vlan_h_send_logical_lan_rxbufs(uint32_t rx_bufs) {
    (void)rx_bufs;
}
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL 0
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_ENABLED 0
#define TRACE_SPAPR_VLAN_H_SEND_LOGICAL_LAN_TOTAL_BACKEND_DSTATE() (0)
static inline void trace_spapr_vlan_h_send_logical_lan_total(int nbufs, unsigned total_len) {
    (void)nbufs;
    (void)total_len;
}
#define TRACE_SPAPR_VLAN_RECEIVE 0
#define TRACE_SPAPR_VLAN_RECEIVE_ENABLED 0
#define TRACE_SPAPR_VLAN_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_spapr_vlan_receive(const char *id, uint32_t rx_bufs) {
    (void)id;
    (void)rx_bufs;
}
#define TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED 0
#define TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_ENABLED 0
#define TRACE_SPAPR_VLAN_RECEIVE_DMA_COMPLETED_BACKEND_DSTATE() (0)
static inline void trace_spapr_vlan_receive_dma_completed(void) {
}
#define TRACE_SPAPR_VLAN_RECEIVE_WROTE 0
#define TRACE_SPAPR_VLAN_RECEIVE_WROTE_ENABLED 0
#define TRACE_SPAPR_VLAN_RECEIVE_WROTE_BACKEND_DSTATE() (0)
static inline void trace_spapr_vlan_receive_wrote(uint64_t ptr, uint64_t hi, uint64_t lo) {
    (void)ptr;
    (void)hi;
    (void)lo;
}
#define TRACE_SUNGEM_MII_INVALID_OP 0
#define TRACE_SUNGEM_MII_INVALID_OP_ENABLED 0
#define TRACE_SUNGEM_MII_INVALID_OP_BACKEND_DSTATE() (0)
static inline void trace_sungem_mii_invalid_op(uint8_t op) {
    (void)op;
}
#define TRACE_SUNGEM_MII_INVALID_SOF 0
#define TRACE_SUNGEM_MII_INVALID_SOF_ENABLED 0
#define TRACE_SUNGEM_MII_INVALID_SOF_BACKEND_DSTATE() (0)
static inline void trace_sungem_mii_invalid_sof(uint32_t val) {
    (void)val;
}
#define TRACE_SUNGEM_MII_READ 0
#define TRACE_SUNGEM_MII_READ_ENABLED 0
#define TRACE_SUNGEM_MII_READ_BACKEND_DSTATE() (0)
static inline void trace_sungem_mii_read(uint8_t phy_addr, uint8_t reg_addr, uint16_t val) {
    (void)phy_addr;
    (void)reg_addr;
    (void)val;
}
#define TRACE_SUNGEM_MII_WRITE 0
#define TRACE_SUNGEM_MII_WRITE_ENABLED 0
#define TRACE_SUNGEM_MII_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sungem_mii_write(uint8_t phy_addr, uint8_t reg_addr, uint16_t val) {
    (void)phy_addr;
    (void)reg_addr;
    (void)val;
}
#define TRACE_SUNGEM_MMIO_GREG_READ 0
#define TRACE_SUNGEM_MMIO_GREG_READ_ENABLED 0
#define TRACE_SUNGEM_MMIO_GREG_READ_BACKEND_DSTATE() (0)
static inline void trace_sungem_mmio_greg_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUNGEM_MMIO_GREG_WRITE 0
#define TRACE_SUNGEM_MMIO_GREG_WRITE_ENABLED 0
#define TRACE_SUNGEM_MMIO_GREG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sungem_mmio_greg_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUNGEM_MMIO_MAC_READ 0
#define TRACE_SUNGEM_MMIO_MAC_READ_ENABLED 0
#define TRACE_SUNGEM_MMIO_MAC_READ_BACKEND_DSTATE() (0)
static inline void trace_sungem_mmio_mac_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUNGEM_MMIO_MAC_WRITE 0
#define TRACE_SUNGEM_MMIO_MAC_WRITE_ENABLED 0
#define TRACE_SUNGEM_MMIO_MAC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sungem_mmio_mac_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUNGEM_MMIO_MIF_READ 0
#define TRACE_SUNGEM_MMIO_MIF_READ_ENABLED 0
#define TRACE_SUNGEM_MMIO_MIF_READ_BACKEND_DSTATE() (0)
static inline void trace_sungem_mmio_mif_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUNGEM_MMIO_MIF_WRITE 0
#define TRACE_SUNGEM_MMIO_MIF_WRITE_ENABLED 0
#define TRACE_SUNGEM_MMIO_MIF_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sungem_mmio_mif_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUNGEM_MMIO_PCS_READ 0
#define TRACE_SUNGEM_MMIO_PCS_READ_ENABLED 0
#define TRACE_SUNGEM_MMIO_PCS_READ_BACKEND_DSTATE() (0)
static inline void trace_sungem_mmio_pcs_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUNGEM_MMIO_PCS_WRITE 0
#define TRACE_SUNGEM_MMIO_PCS_WRITE_ENABLED 0
#define TRACE_SUNGEM_MMIO_PCS_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sungem_mmio_pcs_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUNGEM_MMIO_RXDMA_READ 0
#define TRACE_SUNGEM_MMIO_RXDMA_READ_ENABLED 0
#define TRACE_SUNGEM_MMIO_RXDMA_READ_BACKEND_DSTATE() (0)
static inline void trace_sungem_mmio_rxdma_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUNGEM_MMIO_RXDMA_WRITE 0
#define TRACE_SUNGEM_MMIO_RXDMA_WRITE_ENABLED 0
#define TRACE_SUNGEM_MMIO_RXDMA_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sungem_mmio_rxdma_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUNGEM_MMIO_TXDMA_READ 0
#define TRACE_SUNGEM_MMIO_TXDMA_READ_ENABLED 0
#define TRACE_SUNGEM_MMIO_TXDMA_READ_BACKEND_DSTATE() (0)
static inline void trace_sungem_mmio_txdma_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUNGEM_MMIO_TXDMA_WRITE 0
#define TRACE_SUNGEM_MMIO_TXDMA_WRITE_ENABLED 0
#define TRACE_SUNGEM_MMIO_TXDMA_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sungem_mmio_txdma_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUNGEM_MMIO_WOL_READ 0
#define TRACE_SUNGEM_MMIO_WOL_READ_ENABLED 0
#define TRACE_SUNGEM_MMIO_WOL_READ_BACKEND_DSTATE() (0)
static inline void trace_sungem_mmio_wol_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUNGEM_MMIO_WOL_WRITE 0
#define TRACE_SUNGEM_MMIO_WOL_WRITE_ENABLED 0
#define TRACE_SUNGEM_MMIO_WOL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sungem_mmio_wol_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SUNGEM_RESET 0
#define TRACE_SUNGEM_RESET_ENABLED 0
#define TRACE_SUNGEM_RESET_BACKEND_DSTATE() (0)
static inline void trace_sungem_reset(bool pci_reset) {
    (void)pci_reset;
}
#define TRACE_SUNGEM_RX_BAD_FRAME_SIZE 0
#define TRACE_SUNGEM_RX_BAD_FRAME_SIZE_ENABLED 0
#define TRACE_SUNGEM_RX_BAD_FRAME_SIZE_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_bad_frame_size(size_t size) {
    (void)size;
}
#define TRACE_SUNGEM_RX_CHECK 0
#define TRACE_SUNGEM_RX_CHECK_ENABLED 0
#define TRACE_SUNGEM_RX_CHECK_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_check(bool full, uint32_t kick, uint32_t done) {
    (void)full;
    (void)kick;
    (void)done;
}
#define TRACE_SUNGEM_RX_DESC 0
#define TRACE_SUNGEM_RX_DESC_ENABLED 0
#define TRACE_SUNGEM_RX_DESC_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_desc(uint64_t control, uint64_t buffer) {
    (void)control;
    (void)buffer;
}
#define TRACE_SUNGEM_RX_DISABLED 0
#define TRACE_SUNGEM_RX_DISABLED_ENABLED 0
#define TRACE_SUNGEM_RX_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_disabled(void) {
}
#define TRACE_SUNGEM_RX_KICK 0
#define TRACE_SUNGEM_RX_KICK_ENABLED 0
#define TRACE_SUNGEM_RX_KICK_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_kick(uint64_t val) {
    (void)val;
}
#define TRACE_SUNGEM_RX_MAC_CHECK 0
#define TRACE_SUNGEM_RX_MAC_CHECK_ENABLED 0
#define TRACE_SUNGEM_RX_MAC_CHECK_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_mac_check(uint32_t mac0, uint32_t mac1, uint32_t mac2) {
    (void)mac0;
    (void)mac1;
    (void)mac2;
}
#define TRACE_SUNGEM_RX_MAC_COMPARE 0
#define TRACE_SUNGEM_RX_MAC_COMPARE_ENABLED 0
#define TRACE_SUNGEM_RX_MAC_COMPARE_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_mac_compare(uint32_t mac0, uint32_t mac1, uint32_t mac2) {
    (void)mac0;
    (void)mac1;
    (void)mac2;
}
#define TRACE_SUNGEM_RX_MAC_DISABLED 0
#define TRACE_SUNGEM_RX_MAC_DISABLED_ENABLED 0
#define TRACE_SUNGEM_RX_MAC_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_mac_disabled(void) {
}
#define TRACE_SUNGEM_RX_MAC_MULTICAST 0
#define TRACE_SUNGEM_RX_MAC_MULTICAST_ENABLED 0
#define TRACE_SUNGEM_RX_MAC_MULTICAST_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_mac_multicast(void) {
}
#define TRACE_SUNGEM_RX_PACKET 0
#define TRACE_SUNGEM_RX_PACKET_ENABLED 0
#define TRACE_SUNGEM_RX_PACKET_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_packet(size_t size) {
    (void)size;
}
#define TRACE_SUNGEM_RX_PROCESS 0
#define TRACE_SUNGEM_RX_PROCESS_ENABLED 0
#define TRACE_SUNGEM_RX_PROCESS_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_process(uint32_t done, uint32_t kick, uint32_t size) {
    (void)done;
    (void)kick;
    (void)size;
}
#define TRACE_SUNGEM_RX_RESET 0
#define TRACE_SUNGEM_RX_RESET_ENABLED 0
#define TRACE_SUNGEM_RX_RESET_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_reset(void) {
}
#define TRACE_SUNGEM_RX_RINGFULL 0
#define TRACE_SUNGEM_RX_RINGFULL_ENABLED 0
#define TRACE_SUNGEM_RX_RINGFULL_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_ringfull(void) {
}
#define TRACE_SUNGEM_RX_TXDMA_DISABLED 0
#define TRACE_SUNGEM_RX_TXDMA_DISABLED_ENABLED 0
#define TRACE_SUNGEM_RX_TXDMA_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_txdma_disabled(void) {
}
#define TRACE_SUNGEM_RX_UNMATCHED 0
#define TRACE_SUNGEM_RX_UNMATCHED_ENABLED 0
#define TRACE_SUNGEM_RX_UNMATCHED_BACKEND_DSTATE() (0)
static inline void trace_sungem_rx_unmatched(void) {
}
#define TRACE_SUNGEM_TX_CHECKSUM 0
#define TRACE_SUNGEM_TX_CHECKSUM_ENABLED 0
#define TRACE_SUNGEM_TX_CHECKSUM_BACKEND_DSTATE() (0)
static inline void trace_sungem_tx_checksum(uint16_t start, uint16_t off) {
    (void)start;
    (void)off;
}
#define TRACE_SUNGEM_TX_CHECKSUM_OOB 0
#define TRACE_SUNGEM_TX_CHECKSUM_OOB_ENABLED 0
#define TRACE_SUNGEM_TX_CHECKSUM_OOB_BACKEND_DSTATE() (0)
static inline void trace_sungem_tx_checksum_oob(void) {
}
#define TRACE_SUNGEM_TX_DESC 0
#define TRACE_SUNGEM_TX_DESC_ENABLED 0
#define TRACE_SUNGEM_TX_DESC_BACKEND_DSTATE() (0)
static inline void trace_sungem_tx_desc(uint32_t comp, uint64_t control, uint64_t buffer) {
    (void)comp;
    (void)control;
    (void)buffer;
}
#define TRACE_SUNGEM_TX_DISABLED 0
#define TRACE_SUNGEM_TX_DISABLED_ENABLED 0
#define TRACE_SUNGEM_TX_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_sungem_tx_disabled(void) {
}
#define TRACE_SUNGEM_TX_FINISHED 0
#define TRACE_SUNGEM_TX_FINISHED_ENABLED 0
#define TRACE_SUNGEM_TX_FINISHED_BACKEND_DSTATE() (0)
static inline void trace_sungem_tx_finished(uint32_t size) {
    (void)size;
}
#define TRACE_SUNGEM_TX_KICK 0
#define TRACE_SUNGEM_TX_KICK_ENABLED 0
#define TRACE_SUNGEM_TX_KICK_BACKEND_DSTATE() (0)
static inline void trace_sungem_tx_kick(void) {
}
#define TRACE_SUNGEM_TX_OVERFLOW 0
#define TRACE_SUNGEM_TX_OVERFLOW_ENABLED 0
#define TRACE_SUNGEM_TX_OVERFLOW_BACKEND_DSTATE() (0)
static inline void trace_sungem_tx_overflow(void) {
}
#define TRACE_SUNGEM_TX_PROCESS 0
#define TRACE_SUNGEM_TX_PROCESS_ENABLED 0
#define TRACE_SUNGEM_TX_PROCESS_BACKEND_DSTATE() (0)
static inline void trace_sungem_tx_process(uint32_t comp, uint32_t kick, uint32_t size) {
    (void)comp;
    (void)kick;
    (void)size;
}
#define TRACE_SUNGEM_TX_RESET 0
#define TRACE_SUNGEM_TX_RESET_ENABLED 0
#define TRACE_SUNGEM_TX_RESET_BACKEND_DSTATE() (0)
static inline void trace_sungem_tx_reset(void) {
}
#define TRACE_SUNGEM_TX_UNFINISHED 0
#define TRACE_SUNGEM_TX_UNFINISHED_ENABLED 0
#define TRACE_SUNGEM_TX_UNFINISHED_BACKEND_DSTATE() (0)
static inline void trace_sungem_tx_unfinished(void) {
}
#define TRACE_SUNHME_ERX_READ 0
#define TRACE_SUNHME_ERX_READ_ENABLED 0
#define TRACE_SUNHME_ERX_READ_BACKEND_DSTATE() (0)
static inline void trace_sunhme_erx_read(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SUNHME_ERX_WRITE 0
#define TRACE_SUNHME_ERX_WRITE_ENABLED 0
#define TRACE_SUNHME_ERX_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sunhme_erx_write(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SUNHME_ETX_READ 0
#define TRACE_SUNHME_ETX_READ_ENABLED 0
#define TRACE_SUNHME_ETX_READ_BACKEND_DSTATE() (0)
static inline void trace_sunhme_etx_read(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SUNHME_ETX_WRITE 0
#define TRACE_SUNHME_ETX_WRITE_ENABLED 0
#define TRACE_SUNHME_ETX_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sunhme_etx_write(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SUNHME_MAC_READ 0
#define TRACE_SUNHME_MAC_READ_ENABLED 0
#define TRACE_SUNHME_MAC_READ_BACKEND_DSTATE() (0)
static inline void trace_sunhme_mac_read(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SUNHME_MAC_WRITE 0
#define TRACE_SUNHME_MAC_WRITE_ENABLED 0
#define TRACE_SUNHME_MAC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sunhme_mac_write(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SUNHME_MIF_READ 0
#define TRACE_SUNHME_MIF_READ_ENABLED 0
#define TRACE_SUNHME_MIF_READ_BACKEND_DSTATE() (0)
static inline void trace_sunhme_mif_read(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SUNHME_MIF_WRITE 0
#define TRACE_SUNHME_MIF_WRITE_ENABLED 0
#define TRACE_SUNHME_MIF_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sunhme_mif_write(uint8_t addr, uint16_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SUNHME_MII_READ 0
#define TRACE_SUNHME_MII_READ_ENABLED 0
#define TRACE_SUNHME_MII_READ_BACKEND_DSTATE() (0)
static inline void trace_sunhme_mii_read(uint8_t addr, uint16_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SUNHME_MII_WRITE 0
#define TRACE_SUNHME_MII_WRITE_ENABLED 0
#define TRACE_SUNHME_MII_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sunhme_mii_write(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SUNHME_RX_DESC 0
#define TRACE_SUNHME_RX_DESC_ENABLED 0
#define TRACE_SUNHME_RX_DESC_BACKEND_DSTATE() (0)
static inline void trace_sunhme_rx_desc(uint32_t addr, int offset, uint32_t status, int len, int cr, int nr) {
    (void)addr;
    (void)offset;
    (void)status;
    (void)len;
    (void)cr;
    (void)nr;
}
#define TRACE_SUNHME_RX_FILTER_ACCEPT 0
#define TRACE_SUNHME_RX_FILTER_ACCEPT_ENABLED 0
#define TRACE_SUNHME_RX_FILTER_ACCEPT_BACKEND_DSTATE() (0)
static inline void trace_sunhme_rx_filter_accept(void) {
}
#define TRACE_SUNHME_RX_FILTER_BCAST_MATCH 0
#define TRACE_SUNHME_RX_FILTER_BCAST_MATCH_ENABLED 0
#define TRACE_SUNHME_RX_FILTER_BCAST_MATCH_BACKEND_DSTATE() (0)
static inline void trace_sunhme_rx_filter_bcast_match(void) {
}
#define TRACE_SUNHME_RX_FILTER_DESTMAC 0
#define TRACE_SUNHME_RX_FILTER_DESTMAC_ENABLED 0
#define TRACE_SUNHME_RX_FILTER_DESTMAC_BACKEND_DSTATE() (0)
static inline void trace_sunhme_rx_filter_destmac(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3, uint8_t b4, uint8_t b5) {
    (void)b0;
    (void)b1;
    (void)b2;
    (void)b3;
    (void)b4;
    (void)b5;
}
#define TRACE_SUNHME_RX_FILTER_HASH_MATCH 0
#define TRACE_SUNHME_RX_FILTER_HASH_MATCH_ENABLED 0
#define TRACE_SUNHME_RX_FILTER_HASH_MATCH_BACKEND_DSTATE() (0)
static inline void trace_sunhme_rx_filter_hash_match(void) {
}
#define TRACE_SUNHME_RX_FILTER_HASH_NOMATCH 0
#define TRACE_SUNHME_RX_FILTER_HASH_NOMATCH_ENABLED 0
#define TRACE_SUNHME_RX_FILTER_HASH_NOMATCH_BACKEND_DSTATE() (0)
static inline void trace_sunhme_rx_filter_hash_nomatch(void) {
}
#define TRACE_SUNHME_RX_FILTER_LOCAL_MATCH 0
#define TRACE_SUNHME_RX_FILTER_LOCAL_MATCH_ENABLED 0
#define TRACE_SUNHME_RX_FILTER_LOCAL_MATCH_BACKEND_DSTATE() (0)
static inline void trace_sunhme_rx_filter_local_match(void) {
}
#define TRACE_SUNHME_RX_FILTER_PROMISC_MATCH 0
#define TRACE_SUNHME_RX_FILTER_PROMISC_MATCH_ENABLED 0
#define TRACE_SUNHME_RX_FILTER_PROMISC_MATCH_BACKEND_DSTATE() (0)
static inline void trace_sunhme_rx_filter_promisc_match(void) {
}
#define TRACE_SUNHME_RX_FILTER_REJECT 0
#define TRACE_SUNHME_RX_FILTER_REJECT_ENABLED 0
#define TRACE_SUNHME_RX_FILTER_REJECT_BACKEND_DSTATE() (0)
static inline void trace_sunhme_rx_filter_reject(void) {
}
#define TRACE_SUNHME_RX_INCOMING 0
#define TRACE_SUNHME_RX_INCOMING_ENABLED 0
#define TRACE_SUNHME_RX_INCOMING_BACKEND_DSTATE() (0)
static inline void trace_sunhme_rx_incoming(size_t len) {
    (void)len;
}
#define TRACE_SUNHME_RX_NORXD 0
#define TRACE_SUNHME_RX_NORXD_ENABLED 0
#define TRACE_SUNHME_RX_NORXD_BACKEND_DSTATE() (0)
static inline void trace_sunhme_rx_norxd(void) {
}
#define TRACE_SUNHME_RX_XSUM_CALC 0
#define TRACE_SUNHME_RX_XSUM_CALC_ENABLED 0
#define TRACE_SUNHME_RX_XSUM_CALC_BACKEND_DSTATE() (0)
static inline void trace_sunhme_rx_xsum_calc(uint16_t xsum) {
    (void)xsum;
}
#define TRACE_SUNHME_SEB_READ 0
#define TRACE_SUNHME_SEB_READ_ENABLED 0
#define TRACE_SUNHME_SEB_READ_BACKEND_DSTATE() (0)
static inline void trace_sunhme_seb_read(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SUNHME_SEB_WRITE 0
#define TRACE_SUNHME_SEB_WRITE_ENABLED 0
#define TRACE_SUNHME_SEB_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sunhme_seb_write(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SUNHME_TX_DESC 0
#define TRACE_SUNHME_TX_DESC_ENABLED 0
#define TRACE_SUNHME_TX_DESC_BACKEND_DSTATE() (0)
static inline void trace_sunhme_tx_desc(uint64_t buffer, uint32_t status, int cr, int nr) {
    (void)buffer;
    (void)status;
    (void)cr;
    (void)nr;
}
#define TRACE_SUNHME_TX_DONE 0
#define TRACE_SUNHME_TX_DONE_ENABLED 0
#define TRACE_SUNHME_TX_DONE_BACKEND_DSTATE() (0)
static inline void trace_sunhme_tx_done(int len) {
    (void)len;
}
#define TRACE_SUNHME_TX_XSUM_ADD 0
#define TRACE_SUNHME_TX_XSUM_ADD_ENABLED 0
#define TRACE_SUNHME_TX_XSUM_ADD_BACKEND_DSTATE() (0)
static inline void trace_sunhme_tx_xsum_add(int offset, int len) {
    (void)offset;
    (void)len;
}
#define TRACE_SUNHME_TX_XSUM_STUFF 0
#define TRACE_SUNHME_TX_XSUM_STUFF_ENABLED 0
#define TRACE_SUNHME_TX_XSUM_STUFF_BACKEND_DSTATE() (0)
static inline void trace_sunhme_tx_xsum_stuff(uint16_t xsum, int offset) {
    (void)xsum;
    (void)offset;
}
#define TRACE_SUNHME_UPDATE_IRQ 0
#define TRACE_SUNHME_UPDATE_IRQ_ENABLED 0
#define TRACE_SUNHME_UPDATE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_sunhme_update_irq(uint32_t mifmask, uint32_t mif, uint32_t sebmask, uint32_t seb, int level) {
    (void)mifmask;
    (void)mif;
    (void)sebmask;
    (void)seb;
    (void)level;
}
#define TRACE_TULIP_DESCRIPTOR 0
#define TRACE_TULIP_DESCRIPTOR_ENABLED 0
#define TRACE_TULIP_DESCRIPTOR_BACKEND_DSTATE() (0)
static inline void trace_tulip_descriptor(const char *prefix, uint32_t addr, uint32_t status, uint32_t control, uint32_t len1, uint32_t len2, uint32_t buf1, uint32_t buf2) {
    (void)prefix;
    (void)addr;
    (void)status;
    (void)control;
    (void)len1;
    (void)len2;
    (void)buf1;
    (void)buf2;
}
#define TRACE_TULIP_IRQ 0
#define TRACE_TULIP_IRQ_ENABLED 0
#define TRACE_TULIP_IRQ_BACKEND_DSTATE() (0)
static inline void trace_tulip_irq(uint32_t mask, uint32_t en, const char *state) {
    (void)mask;
    (void)en;
    (void)state;
}
#define TRACE_TULIP_MII_READ 0
#define TRACE_TULIP_MII_READ_ENABLED 0
#define TRACE_TULIP_MII_READ_BACKEND_DSTATE() (0)
static inline void trace_tulip_mii_read(int phy, int reg, uint16_t data) {
    (void)phy;
    (void)reg;
    (void)data;
}
#define TRACE_TULIP_MII_WRITE 0
#define TRACE_TULIP_MII_WRITE_ENABLED 0
#define TRACE_TULIP_MII_WRITE_BACKEND_DSTATE() (0)
static inline void trace_tulip_mii_write(int phy, int reg, uint16_t data) {
    (void)phy;
    (void)reg;
    (void)data;
}
#define TRACE_TULIP_RECEIVE 0
#define TRACE_TULIP_RECEIVE_ENABLED 0
#define TRACE_TULIP_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_tulip_receive(const uint8_t *buf, size_t len) {
    (void)buf;
    (void)len;
}
#define TRACE_TULIP_REG_READ 0
#define TRACE_TULIP_REG_READ_ENABLED 0
#define TRACE_TULIP_REG_READ_BACKEND_DSTATE() (0)
static inline void trace_tulip_reg_read(uint64_t addr, const char *name, int size, uint64_t val) {
    (void)addr;
    (void)name;
    (void)size;
    (void)val;
}
#define TRACE_TULIP_REG_WRITE 0
#define TRACE_TULIP_REG_WRITE_ENABLED 0
#define TRACE_TULIP_REG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_tulip_reg_write(uint64_t addr, const char *name, int size, uint64_t val) {
    (void)addr;
    (void)name;
    (void)size;
    (void)val;
}
#define TRACE_TULIP_RESET 0
#define TRACE_TULIP_RESET_ENABLED 0
#define TRACE_TULIP_RESET_BACKEND_DSTATE() (0)
static inline void trace_tulip_reset(void) {
}
#define TRACE_TULIP_RX_STATE 0
#define TRACE_TULIP_RX_STATE_ENABLED 0
#define TRACE_TULIP_RX_STATE_BACKEND_DSTATE() (0)
static inline void trace_tulip_rx_state(const char *state) {
    (void)state;
}
#define TRACE_TULIP_SETUP_FILTER 0
#define TRACE_TULIP_SETUP_FILTER_ENABLED 0
#define TRACE_TULIP_SETUP_FILTER_BACKEND_DSTATE() (0)
static inline void trace_tulip_setup_filter(int n, uint8_t a, uint8_t b, uint8_t c, uint8_t d, uint8_t e, uint8_t f) {
    (void)n;
    (void)a;
    (void)b;
    (void)c;
    (void)d;
    (void)e;
    (void)f;
}
#define TRACE_TULIP_SETUP_FRAME 0
#define TRACE_TULIP_SETUP_FRAME_ENABLED 0
#define TRACE_TULIP_SETUP_FRAME_BACKEND_DSTATE() (0)
static inline void trace_tulip_setup_frame(void) {
}
#define TRACE_TULIP_TX_STATE 0
#define TRACE_TULIP_TX_STATE_ENABLED 0
#define TRACE_TULIP_TX_STATE_BACKEND_DSTATE() (0)
static inline void trace_tulip_tx_state(const char *state) {
    (void)state;
}
#define TRACE_VIRTIO_NET_ANNOUNCE_NOTIFY 0
#define TRACE_VIRTIO_NET_ANNOUNCE_NOTIFY_ENABLED 0
#define TRACE_VIRTIO_NET_ANNOUNCE_NOTIFY_BACKEND_DSTATE() (0)
static inline void trace_virtio_net_announce_notify(void) {
}
#define TRACE_VIRTIO_NET_ANNOUNCE_TIMER 0
#define TRACE_VIRTIO_NET_ANNOUNCE_TIMER_ENABLED 0
#define TRACE_VIRTIO_NET_ANNOUNCE_TIMER_BACKEND_DSTATE() (0)
static inline void trace_virtio_net_announce_timer(int round) {
    (void)round;
}
#define TRACE_VIRTIO_NET_HANDLE_ANNOUNCE 0
#define TRACE_VIRTIO_NET_HANDLE_ANNOUNCE_ENABLED 0
#define TRACE_VIRTIO_NET_HANDLE_ANNOUNCE_BACKEND_DSTATE() (0)
static inline void trace_virtio_net_handle_announce(int round) {
    (void)round;
}
#define TRACE_VIRTIO_NET_POST_LOAD_DEVICE 0
#define TRACE_VIRTIO_NET_POST_LOAD_DEVICE_ENABLED 0
#define TRACE_VIRTIO_NET_POST_LOAD_DEVICE_BACKEND_DSTATE() (0)
static inline void trace_virtio_net_post_load_device(void) {
}
#define TRACE_VIRTIO_NET_RSS_ATTACH_EBPF 0
#define TRACE_VIRTIO_NET_RSS_ATTACH_EBPF_ENABLED 0
#define TRACE_VIRTIO_NET_RSS_ATTACH_EBPF_BACKEND_DSTATE() (0)
static inline void trace_virtio_net_rss_attach_ebpf(void *nic, int prog_fd) {
    (void)nic;
    (void)prog_fd;
}
#define TRACE_VIRTIO_NET_RSS_DISABLE 0
#define TRACE_VIRTIO_NET_RSS_DISABLE_ENABLED 0
#define TRACE_VIRTIO_NET_RSS_DISABLE_BACKEND_DSTATE() (0)
static inline void trace_virtio_net_rss_disable(void *nic) {
    (void)nic;
}
#define TRACE_VIRTIO_NET_RSS_ENABLE 0
#define TRACE_VIRTIO_NET_RSS_ENABLE_ENABLED 0
#define TRACE_VIRTIO_NET_RSS_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_virtio_net_rss_enable(void *nic, uint32_t p1, uint16_t p2, uint8_t p3) {
    (void)nic;
    (void)p1;
    (void)p2;
    (void)p3;
}
#define TRACE_VIRTIO_NET_RSS_ERROR 0
#define TRACE_VIRTIO_NET_RSS_ERROR_ENABLED 0
#define TRACE_VIRTIO_NET_RSS_ERROR_BACKEND_DSTATE() (0)
static inline void trace_virtio_net_rss_error(void *nic, const char *msg, uint32_t value) {
    (void)nic;
    (void)msg;
    (void)value;
}
#define TRACE_VIRTIO_NET_RSS_LOAD 0
#define TRACE_VIRTIO_NET_RSS_LOAD_ENABLED 0
#define TRACE_VIRTIO_NET_RSS_LOAD_BACKEND_DSTATE() (0)
static inline void trace_virtio_net_rss_load(void *nic, size_t nfds, void *fds) {
    (void)nic;
    (void)nfds;
    (void)fds;
}
#define TRACE_XEN_NETDEV_CONNECT 0
#define TRACE_XEN_NETDEV_CONNECT_ENABLED 0
#define TRACE_XEN_NETDEV_CONNECT_BACKEND_DSTATE() (0)
static inline void trace_xen_netdev_connect(int dev, unsigned int tx, unsigned int rx, int port) {
    (void)dev;
    (void)tx;
    (void)rx;
    (void)port;
}
#define TRACE_XEN_NETDEV_CREATE 0
#define TRACE_XEN_NETDEV_CREATE_ENABLED 0
#define TRACE_XEN_NETDEV_CREATE_BACKEND_DSTATE() (0)
static inline void trace_xen_netdev_create(int dev) {
    (void)dev;
}
#define TRACE_XEN_NETDEV_DESTROY 0
#define TRACE_XEN_NETDEV_DESTROY_ENABLED 0
#define TRACE_XEN_NETDEV_DESTROY_BACKEND_DSTATE() (0)
static inline void trace_xen_netdev_destroy(int dev) {
    (void)dev;
}
#define TRACE_XEN_NETDEV_DISCONNECT 0
#define TRACE_XEN_NETDEV_DISCONNECT_ENABLED 0
#define TRACE_XEN_NETDEV_DISCONNECT_BACKEND_DSTATE() (0)
static inline void trace_xen_netdev_disconnect(int dev) {
    (void)dev;
}
#define TRACE_XEN_NETDEV_FRONTEND_CHANGED 0
#define TRACE_XEN_NETDEV_FRONTEND_CHANGED_ENABLED 0
#define TRACE_XEN_NETDEV_FRONTEND_CHANGED_BACKEND_DSTATE() (0)
static inline void trace_xen_netdev_frontend_changed(const char *dev, int state) {
    (void)dev;
    (void)state;
}
#define TRACE_XEN_NETDEV_REALIZE 0
#define TRACE_XEN_NETDEV_REALIZE_ENABLED 0
#define TRACE_XEN_NETDEV_REALIZE_BACKEND_DSTATE() (0)
static inline void trace_xen_netdev_realize(int dev, const char *info, const char *peer) {
    (void)dev;
    (void)info;
    (void)peer;
}
#define TRACE_XEN_NETDEV_RX 0
#define TRACE_XEN_NETDEV_RX_ENABLED 0
#define TRACE_XEN_NETDEV_RX_BACKEND_DSTATE() (0)
static inline void trace_xen_netdev_rx(int dev, int idx, int status, int flags) {
    (void)dev;
    (void)idx;
    (void)status;
    (void)flags;
}
#define TRACE_XEN_NETDEV_TX 0
#define TRACE_XEN_NETDEV_TX_ENABLED 0
#define TRACE_XEN_NETDEV_TX_BACKEND_DSTATE() (0)
static inline void trace_xen_netdev_tx(int dev, int ref, int off, int len, unsigned int flags, const char *c, const char *d, const char *m, const char *e) {
    (void)dev;
    (void)ref;
    (void)off;
    (void)len;
    (void)flags;
    (void)c;
    (void)d;
    (void)m;
    (void)e;
}
#define TRACE_XEN_NETDEV_UNREALIZE 0
#define TRACE_XEN_NETDEV_UNREALIZE_ENABLED 0
#define TRACE_XEN_NETDEV_UNREALIZE_BACKEND_DSTATE() (0)
static inline void trace_xen_netdev_unrealize(int dev) {
    (void)dev;
}

#endif