
<html><head><title>Save As VHDL Form</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="dishika" />
<meta name="CreateDate" content="2023-08-31" />
<meta name="CreateTime" content="1693486435" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use the Virtuoso Hierarchy Editor" />
<meta name="DocTitle" content="Virtuoso Hierarchy Editor User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Save As VHDL Form" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="cdshiereditor" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-31" />
<meta name="ModifiedTime" content="1693486435" />
<meta name="NextFile" content="appB_re_Open_Form.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Cadence Shared Tools" />
<meta name="PrevFile" content="appB_re_Save_As_Verilog_Form.html" />
<meta name="c_product" content="Virtuoso Layout Suite,Virtuoso Schematic Editor,Virtuoso Analog Design Environment" />
<meta name="Product" content="Virtuoso Shared Tools" />
<meta name="ProductFamily" content="Virtuoso Shared Tools" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Hierarchy Editor User Guide -- Save As VHDL Form" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="user interface reference" />
<meta name="prod_feature" content="Cadence Library Structure" />
<meta name="prod_subfeature" content="Hierarchy Editor" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="cdshiereditorIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="cdshiereditorTOC.html">Contents</a></li><li><a class="prev" href="appB_re_Save_As_Verilog_Form.html" title="Save As Verilog Form">Save As Verilog Form</a></li><li style="float: right;"><a class="viewPrint" href="cdshiereditor.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="appB_re_Open_Form.html" title="Open Form">Open Form</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Hierarchy Editor User Guide<br />Product Version IC23.1, August 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_Save_As_VHDL_Form" title="Save As VHDL Form"></a><h2>
<a id="pgfId-1042400"></a><a id="41981"></a>Sav<a id="hebSaveVHDLHelp"></a>e As VHDL Fo<a id="SaveAsVHDLform"></a>rm</h2>

<p>
<a id="pgfId-1042743"></a>Use this form to save a configuration for VHDL applications.</p>
<table class="webflareTable" id="#id1042750">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1042752">
<a id="pgfId-1042752"></a>Field </span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1042754">
<a id="pgfId-1042754"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1042756"></a><strong><em>Configuration</em></strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1042758"></a>Selects the library in which you want to save the VHDL configuration. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1042760"></a><em>Library</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1042762"></a>Selects the cell in which you want to save the VHDL configuration. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1042764"></a><em>Cell</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1042766"></a>Represents the configuration view. For VHDL configurations, the view name is always <code>configuration</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1042768"></a><em>View</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1042770"></a>Adds cellview that do not have VHDL source files but do have Verilog source files to the VHDL configuration. Select this option if you want to add these cellviews to the VHDL configuration; deselect it if you do not want to add these cellviews to the VHDL configuration.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1042772"></a><em>Check for Verilog </em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1042774"></a>If the <em>Check for Verilog</em> option is deselected, the Hierarchy Editor adds all cellviews that do not have VHDL source files to the configuration but comments them out and generates a warning for them in the Save as VHDL Warnings dialog box.</p>
</td>
</tr>
</tbody></table>

<h4><em>
<a id="pgfId-1044032"></a>Related topics</em></h4>

<p>
<a id="pgfId-1044028"></a><a href="chap2_tk_Saving_a_Configuration.html#25291">Saving a Configuration</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="appB_re_Save_As_Verilog_Form.html" id="prev" title="Save As Verilog Form">Save As Verilog Form</a></em></b><b><em><a href="appB_re_Open_Form.html" id="nex" title="Open Form">Open Form</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>