--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri May 30 21:15:18 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     detector_sequencia_110
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            9 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.227ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             current_state_i2  (from clk_c +)
   Destination:    FD1S3IX    D              current_state_i2  (to clk_c +)

   Delay:                   2.948ns  (18.0% logic, 82.0% route), 2 logic levels.

 Constraint Details:

      2.948ns data_path current_state_i2 to current_state_i2 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.227ns

 Path Details: current_state_i2 to current_state_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              current_state_i2 (from clk_c)
Route         4   e 1.397                                  current_state[2]
LUT4        ---     0.166              B to Z              i1_3_lut_adj_1
Route         1   e 1.020                                  n85
                  --------
                    2.948  (18.0% logic, 82.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.227ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             current_state_i2  (from clk_c +)
   Destination:    FD1S3AX    D              current_state_i1  (to clk_c +)

   Delay:                   2.948ns  (18.0% logic, 82.0% route), 2 logic levels.

 Constraint Details:

      2.948ns data_path current_state_i2 to current_state_i1 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.227ns

 Path Details: current_state_i2 to current_state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              current_state_i2 (from clk_c)
Route         4   e 1.397                                  current_state[2]
LUT4        ---     0.166              C to Z              current_state_2__I_0_19_Mux_1_i7_4_lut
Route         1   e 1.020                                  next_state[1]
                  --------
                    2.948  (18.0% logic, 82.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.227ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             current_state_i0  (from clk_c +)
   Destination:    FD1S3IX    D              current_state_i2  (to clk_c +)

   Delay:                   2.948ns  (18.0% logic, 82.0% route), 2 logic levels.

 Constraint Details:

      2.948ns data_path current_state_i0 to current_state_i2 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.227ns

 Path Details: current_state_i0 to current_state_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              current_state_i0 (from clk_c)
Route         4   e 1.397                                  current_state[0]
LUT4        ---     0.166              C to Z              i1_3_lut_adj_1
Route         1   e 1.020                                  n85
                  --------
                    2.948  (18.0% logic, 82.0% route), 2 logic levels.

Report: 2.773 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     2.773 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  9 paths, 7 nets, and 15 connections (62.5% coverage)


Peak memory: 110338048 bytes, TRCE: 61440 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
