{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 15:22:24 2019 " "Info: Processing started: Tue Oct 15 15:22:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Instr_Reg:inst3\|Instr15_0\[0\] register Banco_reg:inst10\|Reg7\[26\] 115.09 MHz 8.689 ns Internal " "Info: Clock \"clock\" has Internal fmax of 115.09 MHz between source register \"Instr_Reg:inst3\|Instr15_0\[0\]\" and destination register \"Banco_reg:inst10\|Reg7\[26\]\" (period= 8.689 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.509 ns + Longest register register " "Info: + Longest register to register delay is 8.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst3\|Instr15_0\[0\] 1 REG LCFF_X26_Y20_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y20_N19; Fanout = 3; REG Node = 'Instr_Reg:inst3\|Instr15_0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.346 ns) 0.612 ns ULAsrcB:inst12\|Mux0~0 2 COMB LCCOMB_X26_Y20_N30 4 " "Info: 2: + IC(0.266 ns) + CELL(0.346 ns) = 0.612 ns; Loc. = LCCOMB_X26_Y20_N30; Fanout = 4; COMB Node = 'ULAsrcB:inst12\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.612 ns" { Instr_Reg:inst3|Instr15_0[0] ULAsrcB:inst12|Mux0~0 } "NODE_NAME" } } { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.228 ns) 1.098 ns Ula32:inst1\|carry_temp\[0\]~1 3 COMB LCCOMB_X26_Y20_N28 4 " "Info: 3: + IC(0.258 ns) + CELL(0.228 ns) = 1.098 ns; Loc. = LCCOMB_X26_Y20_N28; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.486 ns" { ULAsrcB:inst12|Mux0~0 Ula32:inst1|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.357 ns) 1.722 ns Ula32:inst1\|carry_temp\[2\]~4 4 COMB LCCOMB_X26_Y20_N16 3 " "Info: 4: + IC(0.267 ns) + CELL(0.357 ns) = 1.722 ns; Loc. = LCCOMB_X26_Y20_N16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[2\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.624 ns" { Ula32:inst1|carry_temp[0]~1 Ula32:inst1|carry_temp[2]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.154 ns) 2.184 ns Ula32:inst1\|carry_temp\[4\]~7 5 COMB LCCOMB_X26_Y20_N26 4 " "Info: 5: + IC(0.308 ns) + CELL(0.154 ns) = 2.184 ns; Loc. = LCCOMB_X26_Y20_N26; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.462 ns" { Ula32:inst1|carry_temp[2]~4 Ula32:inst1|carry_temp[4]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 2.463 ns Ula32:inst1\|carry_temp\[6\]~9 6 COMB LCCOMB_X26_Y20_N22 2 " "Info: 6: + IC(0.226 ns) + CELL(0.053 ns) = 2.463 ns; Loc. = LCCOMB_X26_Y20_N22; Fanout = 2; COMB Node = 'Ula32:inst1\|carry_temp\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:inst1|carry_temp[4]~7 Ula32:inst1|carry_temp[6]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.225 ns) 2.911 ns Ula32:inst1\|carry_temp\[7\]~11 7 COMB LCCOMB_X26_Y20_N8 4 " "Info: 7: + IC(0.223 ns) + CELL(0.225 ns) = 2.911 ns; Loc. = LCCOMB_X26_Y20_N8; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.448 ns" { Ula32:inst1|carry_temp[6]~9 Ula32:inst1|carry_temp[7]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.053 ns) 3.282 ns Ula32:inst1\|carry_temp\[9\]~12DUPLICATE 8 COMB LCCOMB_X26_Y20_N14 1 " "Info: 8: + IC(0.318 ns) + CELL(0.053 ns) = 3.282 ns; Loc. = LCCOMB_X26_Y20_N14; Fanout = 1; COMB Node = 'Ula32:inst1\|carry_temp\[9\]~12DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.371 ns" { Ula32:inst1|carry_temp[7]~11 Ula32:inst1|carry_temp[9]~12DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.053 ns) 3.919 ns Ula32:inst1\|carry_temp\[11\]~13 9 COMB LCCOMB_X27_Y16_N4 3 " "Info: 9: + IC(0.584 ns) + CELL(0.053 ns) = 3.919 ns; Loc. = LCCOMB_X27_Y16_N4; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[11\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.637 ns" { Ula32:inst1|carry_temp[9]~12DUPLICATE Ula32:inst1|carry_temp[11]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 4.189 ns Ula32:inst1\|carry_temp\[13\]~14 10 COMB LCCOMB_X27_Y16_N0 3 " "Info: 10: + IC(0.217 ns) + CELL(0.053 ns) = 4.189 ns; Loc. = LCCOMB_X27_Y16_N0; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[13\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst1|carry_temp[11]~13 Ula32:inst1|carry_temp[13]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.457 ns Ula32:inst1\|carry_temp\[15\]~15 11 COMB LCCOMB_X27_Y16_N14 3 " "Info: 11: + IC(0.215 ns) + CELL(0.053 ns) = 4.457 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[15\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[13]~14 Ula32:inst1|carry_temp[15]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.728 ns Ula32:inst1\|carry_temp\[17\]~16 12 COMB LCCOMB_X27_Y16_N28 3 " "Info: 12: + IC(0.218 ns) + CELL(0.053 ns) = 4.728 ns; Loc. = LCCOMB_X27_Y16_N28; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[17\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.053 ns) 5.312 ns Ula32:inst1\|carry_temp\[19\]~17 13 COMB LCCOMB_X31_Y16_N10 5 " "Info: 13: + IC(0.531 ns) + CELL(0.053 ns) = 5.312 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[19\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.584 ns" { Ula32:inst1|carry_temp[17]~16 Ula32:inst1|carry_temp[19]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 5.579 ns Ula32:inst1\|carry_temp\[21\]~18 14 COMB LCCOMB_X31_Y16_N30 4 " "Info: 14: + IC(0.214 ns) + CELL(0.053 ns) = 5.579 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[21\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:inst1|carry_temp[19]~17 Ula32:inst1|carry_temp[21]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 5.845 ns Ula32:inst1\|carry_temp\[23\]~19 15 COMB LCCOMB_X31_Y16_N0 5 " "Info: 15: + IC(0.213 ns) + CELL(0.053 ns) = 5.845 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[23\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst1|carry_temp[21]~18 Ula32:inst1|carry_temp[23]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.113 ns Ula32:inst1\|carry_temp\[25\]~20 16 COMB LCCOMB_X31_Y16_N4 4 " "Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 6.113 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[25\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[23]~19 Ula32:inst1|carry_temp[25]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.154 ns) 7.045 ns Ula32:inst1\|Mux5~0 17 COMB LCCOMB_X26_Y17_N18 34 " "Info: 17: + IC(0.778 ns) + CELL(0.154 ns) = 7.045 ns; Loc. = LCCOMB_X26_Y17_N18; Fanout = 34; COMB Node = 'Ula32:inst1\|Mux5~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.932 ns" { Ula32:inst1|carry_temp[25]~20 Ula32:inst1|Mux5~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.309 ns) 8.509 ns Banco_reg:inst10\|Reg7\[26\] 18 REG LCFF_X31_Y14_N7 2 " "Info: 18: + IC(1.155 ns) + CELL(0.309 ns) = 8.509 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 2; REG Node = 'Banco_reg:inst10\|Reg7\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.464 ns" { Ula32:inst1|Mux5~0 Banco_reg:inst10|Reg7[26] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 27.07 % ) " "Info: Total cell delay = 2.303 ns ( 27.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.206 ns ( 72.93 % ) " "Info: Total interconnect delay = 6.206 ns ( 72.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.509 ns" { Instr_Reg:inst3|Instr15_0[0] ULAsrcB:inst12|Mux0~0 Ula32:inst1|carry_temp[0]~1 Ula32:inst1|carry_temp[2]~4 Ula32:inst1|carry_temp[4]~7 Ula32:inst1|carry_temp[6]~9 Ula32:inst1|carry_temp[7]~11 Ula32:inst1|carry_temp[9]~12DUPLICATE Ula32:inst1|carry_temp[11]~13 Ula32:inst1|carry_temp[13]~14 Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~16 Ula32:inst1|carry_temp[19]~17 Ula32:inst1|carry_temp[21]~18 Ula32:inst1|carry_temp[23]~19 Ula32:inst1|carry_temp[25]~20 Ula32:inst1|Mux5~0 Banco_reg:inst10|Reg7[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.509 ns" { Instr_Reg:inst3|Instr15_0[0] {} ULAsrcB:inst12|Mux0~0 {} Ula32:inst1|carry_temp[0]~1 {} Ula32:inst1|carry_temp[2]~4 {} Ula32:inst1|carry_temp[4]~7 {} Ula32:inst1|carry_temp[6]~9 {} Ula32:inst1|carry_temp[7]~11 {} Ula32:inst1|carry_temp[9]~12DUPLICATE {} Ula32:inst1|carry_temp[11]~13 {} Ula32:inst1|carry_temp[13]~14 {} Ula32:inst1|carry_temp[15]~15 {} Ula32:inst1|carry_temp[17]~16 {} Ula32:inst1|carry_temp[19]~17 {} Ula32:inst1|carry_temp[21]~18 {} Ula32:inst1|carry_temp[23]~19 {} Ula32:inst1|carry_temp[25]~20 {} Ula32:inst1|Mux5~0 {} Banco_reg:inst10|Reg7[26] {} } { 0.000ns 0.266ns 0.258ns 0.267ns 0.308ns 0.226ns 0.223ns 0.318ns 0.584ns 0.217ns 0.215ns 0.218ns 0.531ns 0.214ns 0.213ns 0.215ns 0.778ns 1.155ns } { 0.000ns 0.346ns 0.228ns 0.357ns 0.154ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.483 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1312 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1312; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns Banco_reg:inst10\|Reg7\[26\] 3 REG LCFF_X31_Y14_N7 2 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 2; REG Node = 'Banco_reg:inst10\|Reg7\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.286 ns" { clock~clkctrl Banco_reg:inst10|Reg7[26] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl Banco_reg:inst10|Reg7[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:inst10|Reg7[26] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.479 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1312 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1312; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns Instr_Reg:inst3\|Instr15_0\[0\] 3 REG LCFF_X26_Y20_N19 3 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y20_N19; Fanout = 3; REG Node = 'Instr_Reg:inst3\|Instr15_0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl Banco_reg:inst10|Reg7[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:inst10|Reg7[26] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.509 ns" { Instr_Reg:inst3|Instr15_0[0] ULAsrcB:inst12|Mux0~0 Ula32:inst1|carry_temp[0]~1 Ula32:inst1|carry_temp[2]~4 Ula32:inst1|carry_temp[4]~7 Ula32:inst1|carry_temp[6]~9 Ula32:inst1|carry_temp[7]~11 Ula32:inst1|carry_temp[9]~12DUPLICATE Ula32:inst1|carry_temp[11]~13 Ula32:inst1|carry_temp[13]~14 Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~16 Ula32:inst1|carry_temp[19]~17 Ula32:inst1|carry_temp[21]~18 Ula32:inst1|carry_temp[23]~19 Ula32:inst1|carry_temp[25]~20 Ula32:inst1|Mux5~0 Banco_reg:inst10|Reg7[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.509 ns" { Instr_Reg:inst3|Instr15_0[0] {} ULAsrcB:inst12|Mux0~0 {} Ula32:inst1|carry_temp[0]~1 {} Ula32:inst1|carry_temp[2]~4 {} Ula32:inst1|carry_temp[4]~7 {} Ula32:inst1|carry_temp[6]~9 {} Ula32:inst1|carry_temp[7]~11 {} Ula32:inst1|carry_temp[9]~12DUPLICATE {} Ula32:inst1|carry_temp[11]~13 {} Ula32:inst1|carry_temp[13]~14 {} Ula32:inst1|carry_temp[15]~15 {} Ula32:inst1|carry_temp[17]~16 {} Ula32:inst1|carry_temp[19]~17 {} Ula32:inst1|carry_temp[21]~18 {} Ula32:inst1|carry_temp[23]~19 {} Ula32:inst1|carry_temp[25]~20 {} Ula32:inst1|Mux5~0 {} Banco_reg:inst10|Reg7[26] {} } { 0.000ns 0.266ns 0.258ns 0.267ns 0.308ns 0.226ns 0.223ns 0.318ns 0.584ns 0.217ns 0.215ns 0.218ns 0.531ns 0.214ns 0.213ns 0.215ns 0.778ns 1.155ns } { 0.000ns 0.346ns 0.228ns 0.357ns 0.154ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.154ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clock clock~clkctrl Banco_reg:inst10|Reg7[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clock {} clock~combout {} clock~clkctrl {} Banco_reg:inst10|Reg7[26] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ULA_Out\[30\] Instr_Reg:inst3\|Instr15_0\[0\] 14.516 ns register " "Info: tco from clock \"clock\" to destination pin \"ULA_Out\[30\]\" through register \"Instr_Reg:inst3\|Instr15_0\[0\]\" is 14.516 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1312 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1312; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -832 -1200 -1032 -816 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns Instr_Reg:inst3\|Instr15_0\[0\] 3 REG LCFF_X26_Y20_N19 3 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y20_N19; Fanout = 3; REG Node = 'Instr_Reg:inst3\|Instr15_0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.943 ns + Longest register pin " "Info: + Longest register to pin delay is 11.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst3\|Instr15_0\[0\] 1 REG LCFF_X26_Y20_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y20_N19; Fanout = 3; REG Node = 'Instr_Reg:inst3\|Instr15_0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.346 ns) 0.612 ns ULAsrcB:inst12\|Mux0~0 2 COMB LCCOMB_X26_Y20_N30 4 " "Info: 2: + IC(0.266 ns) + CELL(0.346 ns) = 0.612 ns; Loc. = LCCOMB_X26_Y20_N30; Fanout = 4; COMB Node = 'ULAsrcB:inst12\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.612 ns" { Instr_Reg:inst3|Instr15_0[0] ULAsrcB:inst12|Mux0~0 } "NODE_NAME" } } { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.228 ns) 1.098 ns Ula32:inst1\|carry_temp\[0\]~1 3 COMB LCCOMB_X26_Y20_N28 4 " "Info: 3: + IC(0.258 ns) + CELL(0.228 ns) = 1.098 ns; Loc. = LCCOMB_X26_Y20_N28; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.486 ns" { ULAsrcB:inst12|Mux0~0 Ula32:inst1|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.357 ns) 1.722 ns Ula32:inst1\|carry_temp\[2\]~4 4 COMB LCCOMB_X26_Y20_N16 3 " "Info: 4: + IC(0.267 ns) + CELL(0.357 ns) = 1.722 ns; Loc. = LCCOMB_X26_Y20_N16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[2\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.624 ns" { Ula32:inst1|carry_temp[0]~1 Ula32:inst1|carry_temp[2]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.154 ns) 2.184 ns Ula32:inst1\|carry_temp\[4\]~7 5 COMB LCCOMB_X26_Y20_N26 4 " "Info: 5: + IC(0.308 ns) + CELL(0.154 ns) = 2.184 ns; Loc. = LCCOMB_X26_Y20_N26; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.462 ns" { Ula32:inst1|carry_temp[2]~4 Ula32:inst1|carry_temp[4]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 2.463 ns Ula32:inst1\|carry_temp\[6\]~9 6 COMB LCCOMB_X26_Y20_N22 2 " "Info: 6: + IC(0.226 ns) + CELL(0.053 ns) = 2.463 ns; Loc. = LCCOMB_X26_Y20_N22; Fanout = 2; COMB Node = 'Ula32:inst1\|carry_temp\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:inst1|carry_temp[4]~7 Ula32:inst1|carry_temp[6]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.225 ns) 2.911 ns Ula32:inst1\|carry_temp\[7\]~11 7 COMB LCCOMB_X26_Y20_N8 4 " "Info: 7: + IC(0.223 ns) + CELL(0.225 ns) = 2.911 ns; Loc. = LCCOMB_X26_Y20_N8; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.448 ns" { Ula32:inst1|carry_temp[6]~9 Ula32:inst1|carry_temp[7]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.053 ns) 3.282 ns Ula32:inst1\|carry_temp\[9\]~12DUPLICATE 8 COMB LCCOMB_X26_Y20_N14 1 " "Info: 8: + IC(0.318 ns) + CELL(0.053 ns) = 3.282 ns; Loc. = LCCOMB_X26_Y20_N14; Fanout = 1; COMB Node = 'Ula32:inst1\|carry_temp\[9\]~12DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.371 ns" { Ula32:inst1|carry_temp[7]~11 Ula32:inst1|carry_temp[9]~12DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.053 ns) 3.919 ns Ula32:inst1\|carry_temp\[11\]~13 9 COMB LCCOMB_X27_Y16_N4 3 " "Info: 9: + IC(0.584 ns) + CELL(0.053 ns) = 3.919 ns; Loc. = LCCOMB_X27_Y16_N4; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[11\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.637 ns" { Ula32:inst1|carry_temp[9]~12DUPLICATE Ula32:inst1|carry_temp[11]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 4.189 ns Ula32:inst1\|carry_temp\[13\]~14 10 COMB LCCOMB_X27_Y16_N0 3 " "Info: 10: + IC(0.217 ns) + CELL(0.053 ns) = 4.189 ns; Loc. = LCCOMB_X27_Y16_N0; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[13\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst1|carry_temp[11]~13 Ula32:inst1|carry_temp[13]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.457 ns Ula32:inst1\|carry_temp\[15\]~15 11 COMB LCCOMB_X27_Y16_N14 3 " "Info: 11: + IC(0.215 ns) + CELL(0.053 ns) = 4.457 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[15\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[13]~14 Ula32:inst1|carry_temp[15]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.728 ns Ula32:inst1\|carry_temp\[17\]~16 12 COMB LCCOMB_X27_Y16_N28 3 " "Info: 12: + IC(0.218 ns) + CELL(0.053 ns) = 4.728 ns; Loc. = LCCOMB_X27_Y16_N28; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[17\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.053 ns) 5.312 ns Ula32:inst1\|carry_temp\[19\]~17 13 COMB LCCOMB_X31_Y16_N10 5 " "Info: 13: + IC(0.531 ns) + CELL(0.053 ns) = 5.312 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[19\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.584 ns" { Ula32:inst1|carry_temp[17]~16 Ula32:inst1|carry_temp[19]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 5.579 ns Ula32:inst1\|carry_temp\[21\]~18 14 COMB LCCOMB_X31_Y16_N30 4 " "Info: 14: + IC(0.214 ns) + CELL(0.053 ns) = 5.579 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[21\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:inst1|carry_temp[19]~17 Ula32:inst1|carry_temp[21]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 5.845 ns Ula32:inst1\|carry_temp\[23\]~19 15 COMB LCCOMB_X31_Y16_N0 5 " "Info: 15: + IC(0.213 ns) + CELL(0.053 ns) = 5.845 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 5; COMB Node = 'Ula32:inst1\|carry_temp\[23\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst1|carry_temp[21]~18 Ula32:inst1|carry_temp[23]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.113 ns Ula32:inst1\|carry_temp\[25\]~20 16 COMB LCCOMB_X31_Y16_N4 4 " "Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 6.113 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 4; COMB Node = 'Ula32:inst1\|carry_temp\[25\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst1|carry_temp[23]~19 Ula32:inst1|carry_temp[25]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 6.389 ns Ula32:inst1\|carry_temp\[27\]~21DUPLICATE 17 COMB LCCOMB_X31_Y16_N26 2 " "Info: 17: + IC(0.223 ns) + CELL(0.053 ns) = 6.389 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 2; COMB Node = 'Ula32:inst1\|carry_temp\[27\]~21DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:inst1|carry_temp[25]~20 Ula32:inst1|carry_temp[27]~21DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 6.652 ns Ula32:inst1\|carry_temp\[29\]~22 18 COMB LCCOMB_X31_Y16_N16 3 " "Info: 18: + IC(0.210 ns) + CELL(0.053 ns) = 6.652 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 3; COMB Node = 'Ula32:inst1\|carry_temp\[29\]~22'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:inst1|carry_temp[27]~21DUPLICATE Ula32:inst1|carry_temp[29]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.053 ns) 7.026 ns Ula32:inst1\|Mux1~0 19 COMB LCCOMB_X30_Y16_N6 34 " "Info: 19: + IC(0.321 ns) + CELL(0.053 ns) = 7.026 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 34; COMB Node = 'Ula32:inst1\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.374 ns" { Ula32:inst1|carry_temp[29]~22 Ula32:inst1|Mux1~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.773 ns) + CELL(2.144 ns) 11.943 ns ULA_Out\[30\] 20 PIN PIN_K21 0 " "Info: 20: + IC(2.773 ns) + CELL(2.144 ns) = 11.943 ns; Loc. = PIN_K21; Fanout = 0; PIN Node = 'ULA_Out\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.917 ns" { Ula32:inst1|Mux1~0 ULA_Out[30] } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -312 2240 2416 -296 "ULA_Out\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.143 ns ( 34.69 % ) " "Info: Total cell delay = 4.143 ns ( 34.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.800 ns ( 65.31 % ) " "Info: Total interconnect delay = 7.800 ns ( 65.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.943 ns" { Instr_Reg:inst3|Instr15_0[0] ULAsrcB:inst12|Mux0~0 Ula32:inst1|carry_temp[0]~1 Ula32:inst1|carry_temp[2]~4 Ula32:inst1|carry_temp[4]~7 Ula32:inst1|carry_temp[6]~9 Ula32:inst1|carry_temp[7]~11 Ula32:inst1|carry_temp[9]~12DUPLICATE Ula32:inst1|carry_temp[11]~13 Ula32:inst1|carry_temp[13]~14 Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~16 Ula32:inst1|carry_temp[19]~17 Ula32:inst1|carry_temp[21]~18 Ula32:inst1|carry_temp[23]~19 Ula32:inst1|carry_temp[25]~20 Ula32:inst1|carry_temp[27]~21DUPLICATE Ula32:inst1|carry_temp[29]~22 Ula32:inst1|Mux1~0 ULA_Out[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.943 ns" { Instr_Reg:inst3|Instr15_0[0] {} ULAsrcB:inst12|Mux0~0 {} Ula32:inst1|carry_temp[0]~1 {} Ula32:inst1|carry_temp[2]~4 {} Ula32:inst1|carry_temp[4]~7 {} Ula32:inst1|carry_temp[6]~9 {} Ula32:inst1|carry_temp[7]~11 {} Ula32:inst1|carry_temp[9]~12DUPLICATE {} Ula32:inst1|carry_temp[11]~13 {} Ula32:inst1|carry_temp[13]~14 {} Ula32:inst1|carry_temp[15]~15 {} Ula32:inst1|carry_temp[17]~16 {} Ula32:inst1|carry_temp[19]~17 {} Ula32:inst1|carry_temp[21]~18 {} Ula32:inst1|carry_temp[23]~19 {} Ula32:inst1|carry_temp[25]~20 {} Ula32:inst1|carry_temp[27]~21DUPLICATE {} Ula32:inst1|carry_temp[29]~22 {} Ula32:inst1|Mux1~0 {} ULA_Out[30] {} } { 0.000ns 0.266ns 0.258ns 0.267ns 0.308ns 0.226ns 0.223ns 0.318ns 0.584ns 0.217ns 0.215ns 0.218ns 0.531ns 0.214ns 0.213ns 0.215ns 0.223ns 0.210ns 0.321ns 2.773ns } { 0.000ns 0.346ns 0.228ns 0.357ns 0.154ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl Instr_Reg:inst3|Instr15_0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst3|Instr15_0[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.943 ns" { Instr_Reg:inst3|Instr15_0[0] ULAsrcB:inst12|Mux0~0 Ula32:inst1|carry_temp[0]~1 Ula32:inst1|carry_temp[2]~4 Ula32:inst1|carry_temp[4]~7 Ula32:inst1|carry_temp[6]~9 Ula32:inst1|carry_temp[7]~11 Ula32:inst1|carry_temp[9]~12DUPLICATE Ula32:inst1|carry_temp[11]~13 Ula32:inst1|carry_temp[13]~14 Ula32:inst1|carry_temp[15]~15 Ula32:inst1|carry_temp[17]~16 Ula32:inst1|carry_temp[19]~17 Ula32:inst1|carry_temp[21]~18 Ula32:inst1|carry_temp[23]~19 Ula32:inst1|carry_temp[25]~20 Ula32:inst1|carry_temp[27]~21DUPLICATE Ula32:inst1|carry_temp[29]~22 Ula32:inst1|Mux1~0 ULA_Out[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.943 ns" { Instr_Reg:inst3|Instr15_0[0] {} ULAsrcB:inst12|Mux0~0 {} Ula32:inst1|carry_temp[0]~1 {} Ula32:inst1|carry_temp[2]~4 {} Ula32:inst1|carry_temp[4]~7 {} Ula32:inst1|carry_temp[6]~9 {} Ula32:inst1|carry_temp[7]~11 {} Ula32:inst1|carry_temp[9]~12DUPLICATE {} Ula32:inst1|carry_temp[11]~13 {} Ula32:inst1|carry_temp[13]~14 {} Ula32:inst1|carry_temp[15]~15 {} Ula32:inst1|carry_temp[17]~16 {} Ula32:inst1|carry_temp[19]~17 {} Ula32:inst1|carry_temp[21]~18 {} Ula32:inst1|carry_temp[23]~19 {} Ula32:inst1|carry_temp[25]~20 {} Ula32:inst1|carry_temp[27]~21DUPLICATE {} Ula32:inst1|carry_temp[29]~22 {} Ula32:inst1|Mux1~0 {} ULA_Out[30] {} } { 0.000ns 0.266ns 0.258ns 0.267ns 0.308ns 0.226ns 0.223ns 0.318ns 0.584ns 0.217ns 0.215ns 0.218ns 0.531ns 0.214ns 0.213ns 0.215ns 0.223ns 0.210ns 0.321ns 2.773ns } { 0.000ns 0.346ns 0.228ns 0.357ns 0.154ns 0.053ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4388 " "Info: Peak virtual memory: 4388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 15:22:25 2019 " "Info: Processing ended: Tue Oct 15 15:22:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
