
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.423470                       # Number of seconds simulated
sim_ticks                                423470242500                       # Number of ticks simulated
final_tick                               923570322500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 312453                       # Simulator instruction rate (inst/s)
host_op_rate                                   312453                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44104786                       # Simulator tick rate (ticks/s)
host_mem_usage                                2337064                       # Number of bytes of host memory used
host_seconds                                  9601.46                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       171264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      3565248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3736512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       171264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        171264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3066432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3066432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        55707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               58383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         47913                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47913                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       404430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      8419123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8823553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       404430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           404430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7241198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7241198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7241198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       404430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      8419123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16064751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       58383                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                      47913                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                     58383                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                    47913                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                    3736512                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                 3066432                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd              3736512                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr              3066432                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                3804                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                3685                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                3245                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                3801                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                3812                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                3288                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                3226                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                3482                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                3750                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                3262                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10               3182                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11               3558                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12               4058                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13               4438                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14               3806                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15               3978                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                3159                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                2788                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                2819                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                3086                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                2903                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                2738                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                2784                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                2997                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                3029                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                2940                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10               2818                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11               3095                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12               3241                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13               3410                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14               3022                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15               3084                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  423327028500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                 58383                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                47913                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                   44696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    1734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                    2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                    2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    159.934533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.041657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.564580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64           19332     45.46%     45.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          10443     24.56%     70.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192           6953     16.35%     86.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256           2072      4.87%     91.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320            850      2.00%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384            858      2.02%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448            307      0.72%     95.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512            297      0.70%     96.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576            240      0.56%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640            166      0.39%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704            136      0.32%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768            119      0.28%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832             74      0.17%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896             57      0.13%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960             50      0.12%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024            48      0.11%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088            39      0.09%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152            35      0.08%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216            29      0.07%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280            51      0.12%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344            23      0.05%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408            32      0.08%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472            58      0.14%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536            92      0.22%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600            16      0.04%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664            16      0.04%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728            15      0.04%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792            26      0.06%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856            10      0.02%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920             9      0.02%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984             6      0.01%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048            13      0.03%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112             3      0.01%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176             7      0.02%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240             3      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304            10      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432             2      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496             2      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560             3      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624             1      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688             2      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752             2      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816             5      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880             1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944             1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584             2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42525                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1713850500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat              3064998000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  291875000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                1059272500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     29359.32                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  18146.00                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                52505.32                       # Average memory access latency
system.mem_ctrls.avgRdBW                         8.82                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         7.24                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 8.82                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 7.24                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.01                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      11.19                       # Average write queue length over time
system.mem_ctrls.readRowHits                    42470                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21289                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3982530.18                       # Average gap between requests
system.membus.throughput                     16064751                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               26997                       # Transaction distribution
system.membus.trans_dist::ReadResp              26997                       # Transaction distribution
system.membus.trans_dist::Writeback             47913                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31386                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31386                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       164679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 164679                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port      6802944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             6802944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                6802944                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           244800000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          276733500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       195959840                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    139683864                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4898416                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    137598165                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       128560535                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     93.431867                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        22162675                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        33139                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            626976171                       # DTB read hits
system.switch_cpus.dtb.read_misses             636629                       # DTB read misses
system.switch_cpus.dtb.read_acv                   166                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        627612800                       # DTB read accesses
system.switch_cpus.dtb.write_hits           160014697                       # DTB write hits
system.switch_cpus.dtb.write_misses            114371                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       160129068                       # DTB write accesses
system.switch_cpus.dtb.data_hits            786990868                       # DTB hits
system.switch_cpus.dtb.data_misses             751000                       # DTB misses
system.switch_cpus.dtb.data_acv                   166                       # DTB access violations
system.switch_cpus.dtb.data_accesses        787741868                       # DTB accesses
system.switch_cpus.itb.fetch_hits           250149886                       # ITB hits
system.switch_cpus.itb.fetch_misses              3462                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       250153348                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   12                       # Number of system calls
system.switch_cpus.numCycles                846940486                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    255792618                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2226988835                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           195959840                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    150723210                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             383538620                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        21284210                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      189264756                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          199                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        19581                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         250149886                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1795421                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    844457615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.637182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.380001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        460918995     54.58%     54.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         36723229      4.35%     58.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         34526329      4.09%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         22159039      2.62%     65.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         36029264      4.27%     69.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         16925630      2.00%     71.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         19240575      2.28%     74.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         32929257      3.90%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        185005297     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    844457615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.231374                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.629451                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        284346619                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     164241585                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         353015905                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      27197452                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       15656053                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     23628167                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        202125                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2207518825                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        258614                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       15656053                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        297920217                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         6087973                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     96660446                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         366821682                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      61311243                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2189894199                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1338                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         141351                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      46331634                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1801622003                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3073447645                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3027198204                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     46249441                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1683770652                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        117851328                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8249269                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          565                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         169323459                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    637868334                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    166676704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     27139921                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     17786030                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2115521382                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1096                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2074834993                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1063472                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    114725996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     76804295                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          104                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    844457615                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.457003                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.017386                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    192991203     22.85%     22.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    128077383     15.17%     38.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    138056279     16.35%     54.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    128705821     15.24%     69.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    100211939     11.87%     81.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     83570531      9.90%     91.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     47631247      5.64%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     21666000      2.57%     99.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3547212      0.42%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    844457615                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5607649     24.16%     24.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           1989      0.01%     24.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           761      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1214      0.01%     24.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           129      0.00%     24.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult          997      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            11      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt          177      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       13868801     59.74%     83.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3731971     16.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      4114445      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1247804932     60.14%     60.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9403241      0.45%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     12037261      0.58%     61.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp       389479      0.02%     61.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      6514247      0.31%     61.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       191593      0.01%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2061925      0.10%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt          401      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    631451979     30.43%     92.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    160865490      7.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2074834993                       # Type of FU issued
system.switch_cpus.iq.rate                   2.449800                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            23213699                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011188                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4948371033                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2194277903                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2021996058                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     70033738                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     36176127                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     34820638                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2058872444                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        35061803                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     24667155                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     30221614                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       141381                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       208320                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      9666170                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2935                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        32482                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       15656053                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1574120                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         33546                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2158351539                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2637019                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     637868334                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    166676704                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          564                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          11743                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          5007                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       208320                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3434432                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1637082                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5071514                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2064879405                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     627623980                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      9955587                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42829061                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            787753141                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        180758944                       # Number of branches executed
system.switch_cpus.iew.exec_stores          160129161                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.438045                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2059790289                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2056816696                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1276169460                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1536488056                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.428526                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.830576                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    106601675                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4712673                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    828801562                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.461090                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.728272                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    276041407     33.31%     33.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    162494229     19.61%     52.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     88824274     10.72%     63.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     50589578      6.10%     69.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     60972401      7.36%     77.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     41925478      5.06%     82.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     31460834      3.80%     85.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     26385316      3.18%     89.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     90108045     10.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    828801562                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2039755081                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2039755081                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              764657250                       # Number of memory references committed
system.switch_cpus.commit.loads             607646718                       # Number of loads committed
system.switch_cpus.commit.membars                 490                       # Number of memory barriers committed
system.switch_cpus.commit.branches          174173711                       # Number of branches committed
system.switch_cpus.commit.fp_insts           34393396                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970245725                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     20001689                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      90108045                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2880096532                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4308394172                       # The number of ROB writes
system.switch_cpus.timesIdled                   24740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2482871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.423470                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.423470                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.361441                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.361441                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2926587081                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1708619750                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          25185511                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         23528439                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4350846                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2058202                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 0                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1                  0                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2                  0                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                          0                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                 1847140643                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2                    0                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3         1017490.450349                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          1017490.450349                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            5037.425790                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                     58383                       # number of replacements
system.l2.tags.tagsinuse                 32394.451580                       # Cycle average of tags in use
system.l2.tags.total_refs                     5787192                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     90762                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     63.762279                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              645670646500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    23166.376628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1174.772465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  6473.169395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        972.224435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        607.908657                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.706982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.197545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.029670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.018552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988600                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       422966                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1924135                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2347101                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2440268                       # number of Writeback hits
system.l2.Writeback_hits::total               2440268                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       905381                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                905381                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        422966                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2829516                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3252482                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       422966                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2829516                       # number of overall hits
system.l2.overall_hits::total                 3252482                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         2676                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        24321                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26997                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        31386                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31386                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         2676                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        55707                       # number of demand (read+write) misses
system.l2.demand_misses::total                  58383                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2676                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        55707                       # number of overall misses
system.l2.overall_misses::total                 58383                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    211024750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1777620500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1988645250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   3035373250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3035373250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    211024750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   4812993750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5024018500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    211024750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   4812993750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5024018500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       425642                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1948456                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2374098                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2440268                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2440268                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       936767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            936767                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       425642                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2885223                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3310865                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       425642                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2885223                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3310865                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.006287                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.012482                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.011371                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.033505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033505                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.006287                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.019308                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017634                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.006287                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.019308                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017634                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 78858.277280                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 73089.942848                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 73661.712412                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 96711.057478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96711.057478                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 78858.277280                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86398.365555                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86052.763647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 78858.277280                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86398.365555                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86052.763647                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                47913                       # number of writebacks
system.l2.writebacks::total                     47913                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         2676                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        24321                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26997                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        31386                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31386                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        55707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             58383                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        55707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            58383                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    180299250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1498378500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1678677750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2675107750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2675107750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    180299250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   4173486250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4353785500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    180299250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   4173486250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4353785500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.006287                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.012482                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.011371                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.033505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033505                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.006287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.019308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017634                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.006287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.019308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017634                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67376.401345                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 61608.424818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62180.158907                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 85232.516090                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85232.516090                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67376.401345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74918.524602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74572.829420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67376.401345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74918.524602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74572.829420                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   869181376                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2374098                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2374098                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2440268                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           936767                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          936766                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       851284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8210713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9061997                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     27241088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    340831360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          368072448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             368072448                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         5315834500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         640100501                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4341197439                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1847140644                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6521407.480653                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6521407.480653                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            425642                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           378295286                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            426666                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            886.630962                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   950.240942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    73.759058                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.927970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.072030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    249722360                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       249722360                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    249722360                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        249722360                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    249722360                       # number of overall hits
system.cpu.icache.overall_hits::total       249722360                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       427525                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        427525                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       427525                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         427525                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       427525                       # number of overall misses
system.cpu.icache.overall_misses::total        427525                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2410037209                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2410037209                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2410037209                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2410037209                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2410037209                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2410037209                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    250149885                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    250149885                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    250149885                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    250149885                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    250149885                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    250149885                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001709                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001709                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001709                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001709                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001709                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001709                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5637.184279                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5637.184279                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5637.184279                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5637.184279                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5637.184279                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5637.184279                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1134                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                58                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.551724                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1883                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1883                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1883                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1883                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1883                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1883                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       425642                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       425642                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       425642                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       425642                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       425642                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       425642                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1493534497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1493534497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1493534497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1493534497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1493534497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1493534497                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001702                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001702                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001702                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001702                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3508.898316                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3508.898316                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3508.898316                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3508.898316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3508.898316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3508.898316                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3         1847140645                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3 19794800.632058                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  19794800.632058                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           2885222                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           755238204                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2886246                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.667995                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1022.197773                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     1.802227                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998240                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    599138145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       599138145                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    155116098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      155116098                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          488                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          488                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    754254243                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        754254243                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    754254243                       # number of overall hits
system.cpu.dcache.overall_hits::total       754254243                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3145062                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3145062                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1893944                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1893944                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5039006                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5039006                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5039006                       # number of overall misses
system.cpu.dcache.overall_misses::total       5039006                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  18698045691                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18698045691                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  18825840408                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18825840408                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        25500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        25500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  37523886099                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37523886099                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  37523886099                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37523886099                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    602283207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    602283207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    759293249                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    759293249                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    759293249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    759293249                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.005222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005222                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012063                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012063                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.010142                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010142                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006636                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006636                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006636                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  5945.207341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  5945.207341                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  9940.019561                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9940.019561                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         5100                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         5100                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  7446.684147                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7446.684147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  7446.684147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7446.684147                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       254278                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1881                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20237                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              32                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.565005                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.781250                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2440268                       # number of writebacks
system.cpu.dcache.writebacks::total           2440268                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1196482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1196482                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       957305                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       957305                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2153787                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2153787                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2153787                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2153787                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1948580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1948580                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       936639                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       936639                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2885219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2885219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2885219                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2885219                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   7943070557                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7943070557                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   5959296636                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5959296636                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  13902367193                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13902367193                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  13902367193                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13902367193                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008114                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008114                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003800                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003800                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003800                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003800                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4076.337927                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4076.337927                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6362.426331                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6362.426331                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  4818.479011                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  4818.479011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  4818.479011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  4818.479011                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
