<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p616" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_616{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_616{left:600px;bottom:48px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t3_616{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_616{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_616{left:96px;bottom:1038px;letter-spacing:0.11px;word-spacing:-1.08px;}
#t6_616{left:96px;bottom:1017px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t7_616{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t8_616{left:96px;bottom:974px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t9_616{left:96px;bottom:953px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ta_616{left:96px;bottom:931px;letter-spacing:0.12px;word-spacing:-0.99px;}
#tb_616{left:96px;bottom:910px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tc_616{left:96px;bottom:873px;letter-spacing:-0.1px;word-spacing:0.01px;}
#td_616{left:318px;bottom:873px;letter-spacing:0.13px;word-spacing:-0.48px;}
#te_616{left:96px;bottom:851px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tf_616{left:96px;bottom:830px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tg_616{left:96px;bottom:809px;letter-spacing:0.12px;word-spacing:-0.45px;}
#th_616{left:96px;bottom:772px;letter-spacing:-0.1px;}
#ti_616{left:538px;bottom:771px;letter-spacing:0.13px;word-spacing:-0.51px;}
#tj_616{left:96px;bottom:750px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tk_616{left:96px;bottom:729px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tl_616{left:96px;bottom:707px;letter-spacing:0.12px;word-spacing:-1.04px;}
#tm_616{left:96px;bottom:686px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tn_616{left:96px;bottom:664px;letter-spacing:0.1px;word-spacing:-0.43px;}
#to_616{left:96px;bottom:643px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tp_616{left:96px;bottom:622px;letter-spacing:0.14px;word-spacing:-0.33px;}
#tq_616{left:96px;bottom:585px;letter-spacing:-0.15px;word-spacing:0.04px;}
#tr_616{left:420px;bottom:585px;letter-spacing:0.1px;word-spacing:-0.99px;}
#ts_616{left:96px;bottom:563px;letter-spacing:0.08px;word-spacing:-0.53px;}
#tt_616{left:96px;bottom:542px;letter-spacing:0.13px;word-spacing:-0.54px;}
#tu_616{left:96px;bottom:520px;letter-spacing:0.13px;word-spacing:-0.75px;}
#tv_616{left:96px;bottom:499px;letter-spacing:0.12px;word-spacing:-0.5px;}
#tw_616{left:96px;bottom:478px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tx_616{left:96px;bottom:442px;letter-spacing:0.1px;word-spacing:-0.65px;}
#ty_616{left:96px;bottom:421px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tz_616{left:96px;bottom:400px;letter-spacing:0.12px;word-spacing:-0.52px;}
#t10_616{left:96px;bottom:378px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t11_616{left:96px;bottom:357px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t12_616{left:96px;bottom:335px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t13_616{left:96px;bottom:314px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t14_616{left:96px;bottom:293px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t15_616{left:96px;bottom:234px;letter-spacing:0.19px;}
#t16_616{left:192px;bottom:234px;letter-spacing:0.22px;}
#t17_616{left:96px;bottom:198px;letter-spacing:0.13px;word-spacing:-0.55px;}
#t18_616{left:96px;bottom:167px;}
#t19_616{left:124px;bottom:167px;letter-spacing:0.14px;word-spacing:2.56px;}
#t1a_616{left:124px;bottom:146px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1b_616{left:96px;bottom:119px;}
#t1c_616{left:124px;bottom:119px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t1d_616{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_616{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_616{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_616{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_616{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_616{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_616{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_616{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts616" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg616Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg616" style="-webkit-user-select: none;"><object width="935" height="1210" data="616/616.svg" type="image/svg+xml" id="pdf616" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_616" class="t s1_616">161 </span><span id="t2_616" class="t s2_616">Page Translation and Protection </span>
<span id="t3_616" class="t s1_616">AMD64 Technology </span><span id="t4_616" class="t s1_616">24593—Rev. 3.41—June 2023 </span>
<span id="t5_616" class="t s3_616">level entries that lead to the faulting entry are flushed (along with the TLB entry, if already cached) and </span>
<span id="t6_616" class="t s3_616">the table walk is repeated to confirm the page fault using the table entries in memory. This is done </span>
<span id="t7_616" class="t s3_616">because a table entry is allowed to be upgraded (by marking it as present, or by removing its write, </span>
<span id="t8_616" class="t s3_616">execute or supervisor restrictions) without explicitly maintaining TLB coherency. Such an upgrade </span>
<span id="t9_616" class="t s3_616">will be found when the table is re-walked, which resolves the fault. If the fault is confirmed on the re- </span>
<span id="ta_616" class="t s3_616">walk however, a page fault exception is reported, and upper level entries that may have been cached on </span>
<span id="tb_616" class="t s3_616">the re-walk are flushed. </span>
<span id="tc_616" class="t s4_616">Handling of D-Bit Updates. </span><span id="td_616" class="t s3_616">When the processor needs to set the D bit in the PTE for a TLB entry </span>
<span id="te_616" class="t s3_616">that is already marked as writable at all cached TLB levels, the table walk that is performed to access </span>
<span id="tf_616" class="t s3_616">the PTE in memory may use cached upper level table entries. This differs from the fault situation </span>
<span id="tg_616" class="t s3_616">previously described, in which cached entries aren’t used to confirm the fault during the table walk. </span>
<span id="th_616" class="t s4_616">Invalidation of Cached Upper-level Entries by INVLPG. </span><span id="ti_616" class="t s3_616">The effect of INVLPG on TLB caching </span>
<span id="tj_616" class="t s3_616">of upper-level page table entries is controlled by EFER[TCE] on processors that support the </span>
<span id="tk_616" class="t s3_616">translation cache extension feature. If EFER[TCE] is 0, or if the processor does not support the </span>
<span id="tl_616" class="t s3_616">translation cache extension feature, an INVLPG will flush all upper-level page table entries in the TLB </span>
<span id="tm_616" class="t s3_616">as well as the target PTE. If EFER[TCE] is 1, INVLPG will flush only those upper-level entries that </span>
<span id="tn_616" class="t s3_616">lead to the target PTE, along with the target PTE itself. INVLPGA may flush all upper-level entries </span>
<span id="to_616" class="t s3_616">regardless of the state of TCE. For further details, see Section 3.1.7 “Extended Feature Enable </span>
<span id="tp_616" class="t s3_616">Register (EFER)” on page 55. </span>
<span id="tq_616" class="t s4_616">Handling of PDPT Entries in PAE Mode. </span><span id="tr_616" class="t s3_616">When 32-bit PAE mode is enabled on AMD64 processors </span>
<span id="ts_616" class="t s3_616">(CR4.PAE is set to 1) a third level of the address translation table hierarchy, the page directory pointer </span>
<span id="tt_616" class="t s3_616">table (PDPT), is enabled. This table contains four entries. On older AMD64 processors, in native </span>
<span id="tu_616" class="t s3_616">mode, these four entries are unconditionally loaded into the table walk cache whenever CR3 is written </span>
<span id="tv_616" class="t s3_616">with the PDPT base address, and remain locked in. At this point they are also checked for reserved bit </span>
<span id="tw_616" class="t s3_616">violations, and if such violations are present a general-protection exception (#GP) occurs. </span>
<span id="tx_616" class="t s3_616">Under SVM, however, when the processor is in guest mode with PAE enabled, the guest PDPT entries </span>
<span id="ty_616" class="t s3_616">are not cached or validated at this point, but instead are loaded and checked on demand in the normal </span>
<span id="tz_616" class="t s3_616">course of address translation, just like page directory and page table entries. Any reserved bit </span>
<span id="t10_616" class="t s3_616">violations are detected at the point of use, and result in a page-fault (#PF) exception rather than a </span>
<span id="t11_616" class="t s3_616">general-protection (#GP) exception. The cached PDPT entries are subject to displacement from the </span>
<span id="t12_616" class="t s3_616">table walk cache and reloading from the PDPT, hence software must assume that the PDPT entries </span>
<span id="t13_616" class="t s3_616">may be read by the processor at any point while those tables are active. Modern AMD processors </span>
<span id="t14_616" class="t s3_616">implement this same behavior in native mode as well, rather than pre-loading the PDPT entries. </span>
<span id="t15_616" class="t s5_616">5.6 </span><span id="t16_616" class="t s5_616">Page-Protection Checks </span>
<span id="t17_616" class="t s3_616">The AMD64 architecture provides the following forms of page-level memory protection: </span>
<span id="t18_616" class="t s6_616">• </span><span id="t19_616" class="t s3_616">Supervisor pages. This form of protection prevents non-privileged (user) code from accessing </span>
<span id="t1a_616" class="t s3_616">privileged (supervisor) code and data. </span>
<span id="t1b_616" class="t s6_616">• </span><span id="t1c_616" class="t s3_616">Read-only pages. This form of protection prevents writes into read-only address spaces. </span>
<span id="t1d_616" class="t s7_616">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
