/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 344 288)
	(text "register_file" (rect 13 8 70 20)(font "Arial" ))
	(text "inst" (rect 16 200 33 212)(font "Arial" ))
	(port
		(pt 0 40)
		(input)
		(text "clk" (rect 0 8 14 20)(font "Arial" ))
		(text "clk" (rect 21 35 35 47)(font "Arial" ))
		(line (pt 0 40)(pt 16 40))
	)
	(port
		(pt 0 56)
		(input)
		(text "rf_reset" (rect 0 8 38 20)(font "Arial" ))
		(text "rf_reset" (rect 21 51 59 63)(font "Arial" ))
		(line (pt 0 56)(pt 16 56))
	)
	(port
		(pt 0 72)
		(input)
		(text "rf_wr" (rect 0 8 24 20)(font "Arial" ))
		(text "rf_wr" (rect 21 67 45 79)(font "Arial" ))
		(line (pt 0 72)(pt 16 72))
	)
	(port
		(pt 0 88)
		(input)
		(text "rf_a_re" (rect 0 8 35 20)(font "Arial" ))
		(text "rf_a_re" (rect 21 83 56 95)(font "Arial" ))
		(line (pt 0 88)(pt 16 88))
	)
	(port
		(pt 0 104)
		(input)
		(text "rf_b_re" (rect 0 8 35 20)(font "Arial" ))
		(text "rf_b_re" (rect 21 99 56 111)(font "Arial" ))
		(line (pt 0 104)(pt 16 104))
	)
	(port
		(pt 0 136)
		(input)
		(text "read_reg_a[3..0]" (rect 0 8 80 20)(font "Arial" ))
		(text "read_reg_a[3..0]" (rect 21 131 101 143)(font "Arial" ))
		(line (pt 0 136)(pt 16 136)(line_width 3))
	)
	(port
		(pt 0 152)
		(input)
		(text "read_reg_b[3..0]" (rect 0 8 80 20)(font "Arial" ))
		(text "read_reg_b[3..0]" (rect 21 147 101 159)(font "Arial" ))
		(line (pt 0 152)(pt 16 152)(line_width 3))
	)
	(port
		(pt 0 168)
		(input)
		(text "write_reg[3..0]" (rect 0 8 69 20)(font "Arial" ))
		(text "write_reg[3..0]" (rect 21 163 90 175)(font "Arial" ))
		(line (pt 0 168)(pt 16 168)(line_width 3))
	)
	(port
		(pt 0 184)
		(input)
		(text "write_data[15..0]" (rect 0 8 81 20)(font "Arial" ))
		(text "write_data[15..0]" (rect 21 179 102 191)(font "Arial" ))
		(line (pt 0 184)(pt 16 184)(line_width 3))
	)
	(port
		(pt 280 40)
		(output)
		(text "read_data_a[15..0]" (rect 40 8 132 20)(font "Arial" ))
		(text "read_data_a[15..0]" (rect 144 32 236 44)(font "Arial" ))
		(line (pt 280 40)(pt 264 40)(line_width 3))
	)
	(port
		(pt 280 56)
		(output)
		(text "read_data_b[15..0]" (rect 40 8 132 20)(font "Arial" ))
		(text "read_data_b[15..0]" (rect 144 48 236 60)(font "Arial" ))
		(line (pt 280 56)(pt 264 56)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 24 264 200))
	)
)
