#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x570f4a4c6920 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x570f4a4c6ab0 .scope module, "regfile_tb" "regfile_tb" 3 3;
 .timescale -9 -12;
v0x570f4a4f9830_0 .var "clk", 0 0;
v0x570f4a4f98f0 .array "expected", 0 31, 31 0;
v0x570f4a4f9990_0 .var/i "i", 31 0;
v0x570f4a4f9a50_0 .var "next_reg", 4 0;
v0x570f4a4f9b30_0 .net "read_data1", 31 0, L_0x570f4a50a590;  1 drivers
v0x570f4a4f9c40_0 .net "read_data2", 31 0, L_0x570f4a50ab50;  1 drivers
v0x570f4a4f9d10_0 .var "read_reg1", 4 0;
v0x570f4a4f9de0_0 .var "read_reg2", 4 0;
v0x570f4a4f9eb0_0 .var "regwrite", 0 0;
v0x570f4a4f9f80_0 .var "reset", 0 0;
v0x570f4a4fa050_0 .var "write_data", 31 0;
v0x570f4a4fa120_0 .var "write_reg", 4 0;
S_0x570f4a489490 .scope task, "readAndCheck" "readAndCheck" 3 52, 3 52 0, S_0x570f4a4c6ab0;
 .timescale -9 -12;
v0x570f4a4d66d0_0 .var "addr1", 4 0;
v0x570f4a4b6080_0 .var "addr2", 4 0;
v0x570f4a4f7b30_0 .var "exp1", 31 0;
v0x570f4a4f7bf0_0 .var "exp2", 31 0;
TD_regfile_tb.readAndCheck ;
    %load/vec4 v0x570f4a4d66d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x570f4a4f98f0, 4;
    %store/vec4 v0x570f4a4f7b30_0, 0, 32;
    %load/vec4 v0x570f4a4b6080_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x570f4a4f98f0, 4;
    %store/vec4 v0x570f4a4f7bf0_0, 0, 32;
    %load/vec4 v0x570f4a4d66d0_0;
    %store/vec4 v0x570f4a4f9d10_0, 0, 5;
    %load/vec4 v0x570f4a4b6080_0;
    %store/vec4 v0x570f4a4f9de0_0, 0, 5;
    %delay 1000, 0;
    %load/vec4 v0x570f4a4f9b30_0;
    %load/vec4 v0x570f4a4f7b30_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 62 "$display", "ERROR: time=%0t READ1[%0d]=0x%08h (exp=0x%08h)", $time, v0x570f4a4d66d0_0, v0x570f4a4f9b30_0, v0x570f4a4f7b30_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 65 "$display", "PASS : time=%0t READ1[%0d]=0x%08h", $time, v0x570f4a4d66d0_0, v0x570f4a4f9b30_0 {0 0 0};
T_0.1 ;
    %load/vec4 v0x570f4a4f9c40_0;
    %load/vec4 v0x570f4a4f7bf0_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %vpi_call/w 3 68 "$display", "ERROR: time=%0t READ2[%0d]=0x%08h (exp=0x%08h)", $time, v0x570f4a4b6080_0, v0x570f4a4f9c40_0, v0x570f4a4f7bf0_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 3 71 "$display", "PASS : time=%0t READ2[%0d]=0x%08h", $time, v0x570f4a4b6080_0, v0x570f4a4f9c40_0 {0 0 0};
T_0.3 ;
    %end;
S_0x570f4a4f7cd0 .scope module, "uut" "reg_file" 3 16, 4 4 0, S_0x570f4a4c6ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regwrite";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_0x759687499018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x570f4a4f7fd0_0 .net/2u *"_ivl_0", 4 0, L_0x759687499018;  1 drivers
L_0x7596874990a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x570f4a4f80d0_0 .net/2u *"_ivl_10", 31 0, L_0x7596874990a8;  1 drivers
L_0x7596874990f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x570f4a4f81b0_0 .net/2u *"_ivl_14", 4 0, L_0x7596874990f0;  1 drivers
v0x570f4a4f8270_0 .net *"_ivl_16", 0 0, L_0x570f4a50a7a0;  1 drivers
v0x570f4a4f8330_0 .net *"_ivl_18", 31 0, L_0x570f4a50a8e0;  1 drivers
v0x570f4a4f8460_0 .net *"_ivl_2", 0 0, L_0x570f4a4fa220;  1 drivers
v0x570f4a4f8520_0 .net *"_ivl_20", 6 0, L_0x570f4a50a9c0;  1 drivers
L_0x759687499138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x570f4a4f8600_0 .net *"_ivl_23", 1 0, L_0x759687499138;  1 drivers
L_0x759687499180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x570f4a4f86e0_0 .net/2u *"_ivl_24", 31 0, L_0x759687499180;  1 drivers
v0x570f4a4f87c0_0 .net *"_ivl_4", 31 0, L_0x570f4a4fa340;  1 drivers
v0x570f4a4f88a0_0 .net *"_ivl_6", 6 0, L_0x570f4a4fa3e0;  1 drivers
L_0x759687499060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x570f4a4f8980_0 .net *"_ivl_9", 1 0, L_0x759687499060;  1 drivers
v0x570f4a4f8a60_0 .net "clk", 0 0, v0x570f4a4f9830_0;  1 drivers
v0x570f4a4f8b20_0 .var/i "i", 31 0;
v0x570f4a4f8c00_0 .net "read_data1", 31 0, L_0x570f4a50a590;  alias, 1 drivers
v0x570f4a4f8ce0_0 .net "read_data2", 31 0, L_0x570f4a50ab50;  alias, 1 drivers
v0x570f4a4f8dc0_0 .net "read_reg1", 4 0, v0x570f4a4f9d10_0;  1 drivers
v0x570f4a4f8ea0_0 .net "read_reg2", 4 0, v0x570f4a4f9de0_0;  1 drivers
v0x570f4a4f8f80 .array "regs", 0 31, 31 0;
v0x570f4a4f9040_0 .net "regwrite", 0 0, v0x570f4a4f9eb0_0;  1 drivers
v0x570f4a4f9100_0 .net "reset", 0 0, v0x570f4a4f9f80_0;  1 drivers
v0x570f4a4f91c0_0 .net "write_data", 31 0, v0x570f4a4fa050_0;  1 drivers
v0x570f4a4f92a0_0 .net "write_reg", 4 0, v0x570f4a4fa120_0;  1 drivers
E_0x570f4a489d60 .event posedge, v0x570f4a4f8a60_0;
L_0x570f4a4fa220 .cmp/ne 5, v0x570f4a4f9d10_0, L_0x759687499018;
L_0x570f4a4fa340 .array/port v0x570f4a4f8f80, L_0x570f4a4fa3e0;
L_0x570f4a4fa3e0 .concat [ 5 2 0 0], v0x570f4a4f9d10_0, L_0x759687499060;
L_0x570f4a50a590 .functor MUXZ 32, L_0x7596874990a8, L_0x570f4a4fa340, L_0x570f4a4fa220, C4<>;
L_0x570f4a50a7a0 .cmp/ne 5, v0x570f4a4f9de0_0, L_0x7596874990f0;
L_0x570f4a50a8e0 .array/port v0x570f4a4f8f80, L_0x570f4a50a9c0;
L_0x570f4a50a9c0 .concat [ 5 2 0 0], v0x570f4a4f9de0_0, L_0x759687499138;
L_0x570f4a50ab50 .functor MUXZ 32, L_0x759687499180, L_0x570f4a50a8e0, L_0x570f4a50a7a0, C4<>;
S_0x570f4a4f94a0 .scope task, "writeReg" "writeReg" 3 33, 3 33 0, S_0x570f4a4c6ab0;
 .timescale -9 -12;
v0x570f4a4f9650_0 .var "addr", 4 0;
v0x570f4a4f9750_0 .var "data", 31 0;
E_0x570f4a489b20 .event negedge, v0x570f4a4f8a60_0;
TD_regfile_tb.writeReg ;
    %wait E_0x570f4a489b20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x570f4a4f9eb0_0, 0, 1;
    %load/vec4 v0x570f4a4f9650_0;
    %store/vec4 v0x570f4a4fa120_0, 0, 5;
    %load/vec4 v0x570f4a4f9750_0;
    %store/vec4 v0x570f4a4fa050_0, 0, 32;
    %wait E_0x570f4a489d60;
    %load/vec4 v0x570f4a4f9650_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x570f4a4f9750_0;
    %load/vec4 v0x570f4a4f9650_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x570f4a4f98f0, 4, 0;
T_1.4 ;
    %end;
    .scope S_0x570f4a4f7cd0;
T_2 ;
    %wait E_0x570f4a489d60;
    %load/vec4 v0x570f4a4f9100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x570f4a4f8b20_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x570f4a4f8b20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x570f4a4f8b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x570f4a4f8f80, 0, 4;
    %load/vec4 v0x570f4a4f8b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x570f4a4f8b20_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x570f4a4f9040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x570f4a4f92a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x570f4a4f91c0_0;
    %load/vec4 v0x570f4a4f92a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x570f4a4f8f80, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x570f4a4c6ab0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x570f4a4f9830_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x570f4a4c6ab0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x570f4a4f9830_0;
    %inv;
    %store/vec4 v0x570f4a4f9830_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x570f4a4c6ab0;
T_5 ;
    %vpi_call/w 3 81 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x570f4a4c6ab0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x570f4a4f9f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x570f4a4f9eb0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x570f4a4f9d10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x570f4a4f9de0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x570f4a4fa120_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x570f4a4fa050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x570f4a4f9990_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x570f4a4f9990_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x570f4a4f9990_0;
    %store/vec4a v0x570f4a4f98f0, 4, 0;
    %load/vec4 v0x570f4a4f9990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x570f4a4f9990_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call/w 3 95 "$display", "\012===== Extended Register File Testbench =====\012" {0 0 0};
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x570f4a4f9f80_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 100 "$display", "-- After reset (all regs should be 0) --" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x570f4a4f9990_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x570f4a4f9990_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v0x570f4a4f9990_0;
    %pad/s 5;
    %store/vec4 v0x570f4a4d66d0_0, 0, 5;
    %load/vec4 v0x570f4a4f9990_0;
    %addi 1, 0, 32;
    %pad/s 5;
    %store/vec4 v0x570f4a4b6080_0, 0, 5;
    %fork TD_regfile_tb.readAndCheck, S_0x570f4a489490;
    %join;
    %load/vec4 v0x570f4a4f9990_0;
    %addi 2, 0, 32;
    %store/vec4 v0x570f4a4f9990_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call/w 3 105 "$display", "\012-- Attempt write to x0 (should remain 0) --" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x570f4a4f9650_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x570f4a4f9750_0, 0, 32;
    %fork TD_regfile_tb.writeReg, S_0x570f4a4f94a0;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x570f4a4d66d0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x570f4a4b6080_0, 0, 5;
    %fork TD_regfile_tb.readAndCheck, S_0x570f4a489490;
    %join;
    %vpi_call/w 3 110 "$display", "\012-- Write/read pattern to x1..x31 --" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x570f4a4f9990_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x570f4a4f9990_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.5, 5;
    %load/vec4 v0x570f4a4f9990_0;
    %pad/s 5;
    %store/vec4 v0x570f4a4f9650_0, 0, 5;
    %load/vec4 v0x570f4a4f9990_0;
    %muli 286331153, 0, 32;
    %store/vec4 v0x570f4a4f9750_0, 0, 32;
    %fork TD_regfile_tb.writeReg, S_0x570f4a4f94a0;
    %join;
    %load/vec4 v0x570f4a4f9990_0;
    %pad/s 5;
    %store/vec4 v0x570f4a4d66d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x570f4a4b6080_0, 0, 5;
    %fork TD_regfile_tb.readAndCheck, S_0x570f4a489490;
    %join;
    %load/vec4 v0x570f4a4f9990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x570f4a4f9990_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %vpi_call/w 3 117 "$display", "\012-- Back\342\200\220to\342\200\220back writes to x5 and x10 --" {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x570f4a4f9650_0, 0, 5;
    %pushi/vec4 2863267840, 0, 32;
    %store/vec4 v0x570f4a4f9750_0, 0, 32;
    %fork TD_regfile_tb.writeReg, S_0x570f4a4f94a0;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x570f4a4f9650_0, 0, 5;
    %pushi/vec4 1431699455, 0, 32;
    %store/vec4 v0x570f4a4f9750_0, 0, 32;
    %fork TD_regfile_tb.writeReg, S_0x570f4a4f94a0;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x570f4a4d66d0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x570f4a4b6080_0, 0, 5;
    %fork TD_regfile_tb.readAndCheck, S_0x570f4a489490;
    %join;
    %vpi_call/w 3 123 "$display", "\012-- Randomized writes & reads --" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x570f4a4f9990_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x570f4a4f9990_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.7, 5;
    %vpi_func 3 125 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %pad/u 5;
    %store/vec4 v0x570f4a4f9a50_0, 0, 5;
    %load/vec4 v0x570f4a4f9a50_0;
    %store/vec4 v0x570f4a4f9650_0, 0, 5;
    %load/vec4 v0x570f4a4f9a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %vpi_func 3 127 "$urandom" 32 {0 0 0};
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %store/vec4 v0x570f4a4f9750_0, 0, 32;
    %fork TD_regfile_tb.writeReg, S_0x570f4a4f94a0;
    %join;
    %load/vec4 v0x570f4a4f9a50_0;
    %store/vec4 v0x570f4a4d66d0_0, 0, 5;
    %vpi_func 3 128 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %pad/u 5;
    %store/vec4 v0x570f4a4b6080_0, 0, 5;
    %fork TD_regfile_tb.readAndCheck, S_0x570f4a489490;
    %join;
    %load/vec4 v0x570f4a4f9990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x570f4a4f9990_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %vpi_call/w 3 132 "$display", "\012-- Assert reset again (all should clear) --" {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x570f4a4f9f80_0, 0, 1;
    %wait E_0x570f4a489d60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x570f4a4f9f80_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x570f4a4f9990_0, 0, 32;
T_5.10 ;
    %load/vec4 v0x570f4a4f9990_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0x570f4a4f9990_0;
    %pad/s 5;
    %store/vec4 v0x570f4a4d66d0_0, 0, 5;
    %load/vec4 v0x570f4a4f9990_0;
    %addi 8, 0, 32;
    %pad/s 5;
    %store/vec4 v0x570f4a4b6080_0, 0, 5;
    %fork TD_regfile_tb.readAndCheck, S_0x570f4a489490;
    %join;
    %load/vec4 v0x570f4a4f9990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x570f4a4f9990_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
    %vpi_call/w 3 140 "$display", "\012===== Test Complete =====\012" {0 0 0};
    %delay 10000, 0;
    %vpi_call/w 3 141 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/regfile_tb.v";
    "src/regfile.v";
