/*
 * Copyright 2018-2021 NXP
 *
 * All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include "fsl_device_registers.h"

////////////////////////////////////////////////////////////////////////////////
// Definitions
////////////////////////////////////////////////////////////////////////////////

/*====================== LPUART IOMUXC Definitions ===========================*/
//! peripheral enable configurations
#define BL_ENABLE_PINMUX_UART1 (BL_CONFIG_LPUART_1)

#define UART1_RX_IOMUXC_MUX_FUNC IOMUXC_GPIO_AD_25_LPUART1_RXD
#define UART1_RX_IOMUXC_MUX_GPIO IOMUXC_GPIO_AD_25_GPIO_MUX3_IO24
#define UART1_RX_IOMUXC_MUX_CM4_GPIO IOMUXC_GPIO_AD_25_GPIO3_IO24
#define UART1_RX_IOMUXC_PAD_DEFAULT 0x00000002
#define UART1_RX_GPIO_BASE GPIO3
#define UART1_RX_GPIO_CM4_BASE GPIO3
#define UART1_RX_GPIO_PIN_NUM 24 // GPIO_AD_25/GPIO3[24]
#define UART1_RX_GPIO_IRQn GPIO3_Combined_16_31_IRQn
#define UART1_RX_GPIO_IRQHandler GPIO3_Combined_16_31_IRQHandler

#define UART1_TX_IOMUXC_MUX_FUNC IOMUXC_GPIO_AD_24_LPUART1_TXD
#define UART1_TX_IOMUXC_PAD_DEFAULT 0x00000002
#define UART1_TX_GPIO_PIN_NUM 23 // GPIO_AD_24/GPIO3[23]

#define LPUART1_PAD_CTRL \
    (IOMUXC_SW_PAD_CTL_PAD_AD_DSE(1) | IOMUXC_SW_PAD_CTL_PAD_AD_PUE(1) | IOMUXC_SW_PAD_CTL_PAD_AD_PUS(1))
#define UART1_PULLUP_PAD_CTRL (IOMUXC_SW_PAD_CTL_PAD_AD_PUE(1) | IOMUXC_SW_PAD_CTL_PAD_AD_PUS(1))
#define UART1_PULLUP_DISABLE_PAD_CTRL (IOMUXC_SW_PAD_CTL_PAD_AD_PUE(1))

// Fast Slew rate
// High Drive
#define GPIO_SW_PAD_CTL_VAL (IOMUXC_SW_PAD_CTL_PAD_AD_SRE(1) | IOMUXC_SW_PAD_CTL_PAD_AD_DSE(1))


/*====================== FLEXSPI1 IOMUXC Definitions ===========================*/
#define SW_MUX_CTL_PAD_FLEXSPI1B_DQS_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_05
#define SW_MUX_CTL_PAD_FLEXSPI1B_DATA3_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_00
#define SW_MUX_CTL_PAD_FLEXSPI1B_DATA2_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_01
#define SW_MUX_CTL_PAD_FLEXSPI1B_DATA1_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_02
#define SW_MUX_CTL_PAD_FLEXSPI1B_DATA0_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_03
#define SW_MUX_CTL_PAD_FLEXSPI1B_SS0_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_04
#define SW_MUX_CTL_PAD_FLEXSPI1B_SS1_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_03
#define SW_MUX_CTL_PAD_FLEXSPI1B_SCLK_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_04

#define SW_MUX_CTL_PAD_FLEXSPI1A_DQS_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_05
#define SW_MUX_CTL_PAD_FLEXSPI1A_SS0_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_06
#define SW_MUX_CTL_PAD_FLEXSPI1A_SS1_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_02
#define SW_MUX_CTL_PAD_FLEXSPI1A_SCLK_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_07
#define SW_MUX_CTL_PAD_FLEXSPI1A_DATA0_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_08
#define SW_MUX_CTL_PAD_FLEXSPI1A_DATA1_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_09
#define SW_MUX_CTL_PAD_FLEXSPI1A_DATA2_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_10
#define SW_MUX_CTL_PAD_FLEXSPI1A_DATA3_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_11
#define SW_MUX_CTL_PAD_FLEXSPI1A_SCLK_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_04

#define SW_PAD_CTL_PAD_FLEXSPI1B_DQS_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_05
#define SW_PAD_CTL_PAD_FLEXSPI1B_DATA3_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_00
#define SW_PAD_CTL_PAD_FLEXSPI1B_DATA2_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_01
#define SW_PAD_CTL_PAD_FLEXSPI1B_DATA1_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_02
#define SW_PAD_CTL_PAD_FLEXSPI1B_DATA0_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_03
#define SW_PAD_CTL_PAD_FLEXSPI1B_SS0_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_04
#define SW_PAD_CTL_PAD_FLEXSPI1B_SS1_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_03
#define SW_PAD_CTL_PAD_FLEXSPI1B_SCLK_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_04

#define SW_PAD_CTL_PAD_FLEXSPI1A_DQS_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_05
#define SW_PAD_CTL_PAD_FLEXSPI1A_SS0_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_06
#define SW_PAD_CTL_PAD_FLEXSPI1A_SS1_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_02
#define SW_PAD_CTL_PAD_FLEXSPI1A_SCLK_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_07
#define SW_PAD_CTL_PAD_FLEXSPI1A_DATA0_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_08
#define SW_PAD_CTL_PAD_FLEXSPI1A_DATA1_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_09
#define SW_PAD_CTL_PAD_FLEXSPI1A_DATA2_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_10
#define SW_PAD_CTL_PAD_FLEXSPI1A_DATA3_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_11
#define SW_PAD_CTL_PAD_FLEXSPI1A_SCLK_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B2_04

#define FLEXSPI1A_MUX_VAL IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(1)
#define FLEXSPI1B_MUX_VAL IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(1)
#define FLEXSPI1A_SS1_MUX_VAL IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(9)
#define FLEXSPI1B_SS1_MUX_VAL IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(9)
#define FLEXSPI1B_SS0_MUX_VAL IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(8)
#define FLEXSPI1B_DQS_MUX_VAL IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(8)

// Fast Slew Rate
#define FLEXSPI_SW_PAD_CTL_VAL (IOMUXC_SW_PAD_CTL_PAD_AD_SRE(1))

// Pull-down
#define FLEXSPI_DQS_SW_PAD_CTL_VAL (IOMUXC_SW_PAD_CTL_PAD_SD_PULL(2))

// Fast Slew Rate
// Drive
// Pulldown
#define FLEXSPI_DQS_SW_PAD_AD_CTL_VAL \
    (IOMUXC_SW_PAD_CTL_PAD_AD_SRE(1) | IOMUXC_SW_PAD_CTL_PAD_AD_PUE(1) | IOMUXC_SW_PAD_CTL_PAD_AD_PUS(0))

/*====================== FLEXSPI1 Secondary IOMUXC Definitions ===========================*/
#define SW_MUX_CTL_PAD_FLEXSPI1A_SEC_SS0_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_18
#define SW_MUX_CTL_PAD_FLEXSPI1A_SEC_SCLK_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_19
#define SW_MUX_CTL_PAD_FLEXSPI1A_SEC_DATA0_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_20
#define SW_MUX_CTL_PAD_FLEXSPI1A_SEC_DATA1_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_21
#define SW_MUX_CTL_PAD_FLEXSPI1A_SEC_DATA2_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_22
#define SW_MUX_CTL_PAD_FLEXSPI1A_SEC_DATA3_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_23
#define SW_MUX_CTL_PAD_FLEXSPI1A_SEC_DQS_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_17

#define SW_PAD_CTL_PAD_FLEXSPI1A_SEC_SS0_B_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_18
#define SW_PAD_CTL_PAD_FLEXSPI1A_SEC_SCLK_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_19
#define SELECT_INPUT_FLEXSPI1A_SEC_SCLK_IDX kIOMUXC_FLEXSPIA_SCK_SELECT_INPUT
#define SW_PAD_CTL_PAD_FLEXSPI1A_SEC_DATA0_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_20
#define SELECT_INPUT_FLEXSPI1A_SEC_DATA0_IDX kIOMUXC_FLEXSPIA_DATA0_SELECT_INPUT
#define SW_PAD_CTL_PAD_FLEXSPI1A_SEC_DATA1_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_21
#define SELECT_INPUT_FLEXSPI1A_SEC_DATA1_IDX kIOMUXC_FLEXSPIA_DATA1_SELECT_INPUT
#define SW_PAD_CTL_PAD_FLEXSPI1A_SEC_DATA2_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_22
#define SELECT_INPUT_FLEXSPI1A_SEC_DATA2_IDX kIOMUXC_FLEXSPIA_DATA2_SELECT_INPUT
#define SW_PAD_CTL_PAD_FLEXSPI1A_SEC_DATA3_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_23
#define SELECT_INPUT_FLEXSPI1A_SEC_DATA3_IDX kIOMUXC_FLEXSPIA_DATA3_SELECT_INPUT

#define SW_MUX_CTL_PAD_FLEXSPI1B_SEC_SCLK_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_16
#define SW_MUX_CTL_PAD_FLEXSPI1B_SEC_DATA0_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_15
#define SW_MUX_CTL_PAD_FLEXSPI1B_SEC_DATA1_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_14
#define SW_MUX_CTL_PAD_FLEXSPI1B_SEC_DATA2_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_13
#define SW_MUX_CTL_PAD_FLEXSPI1B_SEC_DATA3_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_12

#define SW_PAD_CTL_PAD_FLEXSPI1B_SEC_SCLK_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_16
#define SELECT_INPUT_FLEXSPI1B_SEC_SCLK_IDX kIOMUXC_FLEXSPIB_SCK_SELECT_INPUT
#define SW_PAD_CTL_PAD_FLEXSPI1B_SEC_DATA0_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_15
#define SELECT_INPUT_FLEXSPI1B_SEC_DATA0_IDX kIOMUXC_FLEXSPIB_DATA0_SELECT_INPUT
#define SW_PAD_CTL_PAD_FLEXSPI1B_SEC_DATA1_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_14
#define SELECT_INPUT_FLEXSPI1B_SEC_DATA1_IDX kIOMUXC_FLEXSPIB_DATA1_SELECT_INPUT
#define SW_PAD_CTL_PAD_FLEXSPI1B_SEC_DATA2_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_13
#define SELECT_INPUT_FLEXSPI1B_SEC_DATA2_IDX kIOMUXC_FLEXSPIB_DATA2_SELECT_INPUT
#define SW_PAD_CTL_PAD_FLEXSPI1B_SEC_DATA3_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_12
#define SELECT_INPUT_FLEXSPI1B_SEC_DATA3_IDX kIOMUXC_FLEXSPIB_DATA3_SELECT_INPUT

#define SW_PAD_CTL_PAD_FLEXSPI1A_SEC_DQS_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_24
#define SELECT_INPUT_FLEXSPI1A_SEC_DQS_IDX kIOMUXC_FLEXSPIA_DQS_SELECT_INPUT

#define FLEXSPI1A_SEC_MUX_VAL IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(3)

/*====================== FLEXSPI2 IOMUXC Definitions ===========================*/
#define SW_MUX_CTL_PAD_FLEXSPI2B_DATA7_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B1_41
#define SW_MUX_CTL_PAD_FLEXSPI2B_DATA6_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_00
#define SW_MUX_CTL_PAD_FLEXSPI2B_DATA5_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_01
#define SW_MUX_CTL_PAD_FLEXSPI2B_DATA4_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_02
#define SW_MUX_CTL_PAD_FLEXSPI2B_DATA3_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_03
#define SW_MUX_CTL_PAD_FLEXSPI2B_DATA2_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_04
#define SW_MUX_CTL_PAD_FLEXSPI2B_DATA1_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_05
#define SW_MUX_CTL_PAD_FLEXSPI2B_DATA0_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_06
#define SW_MUX_CTL_PAD_FLEXSPI2B_DQS_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_07
#define SW_MUX_CTL_PAD_FLEXSPI2B_SS0_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_08
#define SW_MUX_CTL_PAD_FLEXSPI2B_SCLK_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_09

#define SW_MUX_CTL_PAD_FLEXSPI2A_SCLK_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_10
#define SW_MUX_CTL_PAD_FLEXSPI2A_SS0_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_11
#define SW_MUX_CTL_PAD_FLEXSPI2A_DQS_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_12
#define SW_MUX_CTL_PAD_FLEXSPI2A_DATA0_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_13
#define SW_MUX_CTL_PAD_FLEXSPI2A_DATA1_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_14
#define SW_MUX_CTL_PAD_FLEXSPI2A_DATA2_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_15
#define SW_MUX_CTL_PAD_FLEXSPI2A_DATA3_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_16
#define SW_MUX_CTL_PAD_FLEXSPI2A_DATA4_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_17
#define SW_MUX_CTL_PAD_FLEXSPI2A_DATA5_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_18
#define SW_MUX_CTL_PAD_FLEXSPI2A_DATA6_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_19
#define SW_MUX_CTL_PAD_FLEXSPI2A_DATA7_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_20
#define SW_MUX_CTL_PAD_FLEXSPI2A_SCLK_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B2_09

#define SW_PAD_CTL_PAD_FLEXSPI2B_DATA7_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B1_41
#define SW_PAD_CTL_PAD_FLEXSPI2B_DATA6_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_00
#define SW_PAD_CTL_PAD_FLEXSPI2B_DATA5_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_01
#define SW_PAD_CTL_PAD_FLEXSPI2B_DATA4_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_02
#define SW_PAD_CTL_PAD_FLEXSPI2B_DATA3_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_03
#define SW_PAD_CTL_PAD_FLEXSPI2B_DATA2_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_04
#define SW_PAD_CTL_PAD_FLEXSPI2B_DATA1_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_05
#define SW_PAD_CTL_PAD_FLEXSPI2B_DATA0_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_06
#define SW_PAD_CTL_PAD_FLEXSPI2B_DQS_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_07
#define SW_PAD_CTL_PAD_FLEXSPI2B_SS0_B_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_08
#define SW_PAD_CTL_PAD_FLEXSPI2B_SCLK_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_09

#define SW_PAD_CTL_PAD_FLEXSPI2A_SCLK_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_10
#define SW_PAD_CTL_PAD_FLEXSPI2A_SS0_B_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_11
#define SW_PAD_CTL_PAD_FLEXSPI2A_DQS_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_12
#define SW_PAD_CTL_PAD_FLEXSPI2A_DATA0_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_13
#define SW_PAD_CTL_PAD_FLEXSPI2A_DATA1_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_14
#define SW_PAD_CTL_PAD_FLEXSPI2A_DATA2_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_15
#define SW_PAD_CTL_PAD_FLEXSPI2A_DATA3_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_16
#define SW_PAD_CTL_PAD_FLEXSPI2A_DATA4_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_17
#define SW_PAD_CTL_PAD_FLEXSPI2A_DATA5_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_18
#define SW_PAD_CTL_PAD_FLEXSPI2A_DATA6_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_19
#define SW_PAD_CTL_PAD_FLEXSPI2A_DATA7_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_20
#define SW_PAD_CTL_PAD_FLEXSPI2A_SCLK_B_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B2_09

#define FLEXSPI2A_MUX_VAL IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(4)
#define FLEXSPI2B_MUX_VAL IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(4)
#define FLEXSPI2B_SS0_MUX_VAL IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(4)
#define FLEXSPI2B_DQS_MUX_VAL IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(4)

/*====================== FLEXSPI2 Second IOMUXC Definitions ===========================*/
#define SW_MUX_CTL_PAD_FLEXSPI2A_SEC_SS0_B_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_00
#define SW_MUX_CTL_PAD_FLEXSPI2A_SEC_SCLK_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_01
#define SW_MUX_CTL_PAD_FLEXSPI2A_SEC_DATA0_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_02
#define SW_MUX_CTL_PAD_FLEXSPI2A_SEC_DATA1_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_03
#define SW_MUX_CTL_PAD_FLEXSPI2A_SEC_DATA2_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_04
#define SW_MUX_CTL_PAD_FLEXSPI2A_SEC_DATA3_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_05

#define SW_PAD_CTL_PAD_FLEXSPI2A_SEC_SS0_B_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_00
#define SW_PAD_CTL_PAD_FLEXSPI2A_SEC_SCLK_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_01
#define SELECT_INPUT_FLEXSPI2A_SEC_SCLK_IDX kIOMUXC_FLEXSP2A_SCK_SELECT_INPUT
#define SW_PAD_CTL_PAD_FLEXSPI2A_SEC_DATA0_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_02
#define SELECT_INPUT_FLEXSPI2A_SEC_DATA0_IDX kIOMUXC_FLEXSP2A_DATA0_SELECT_INPUT
#define SW_PAD_CTL_PAD_FLEXSPI2A_SEC_DATA1_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_03
#define SELECT_INPUT_FLEXSPI2A_SEC_DATA1_IDX kIOMUXC_FLEXSP2A_DATA1_SELECT_INPUT
#define SW_PAD_CTL_PAD_FLEXSPI2A_SEC_DATA2_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_04
#define SELECT_INPUT_FLEXSPI2A_SEC_DATA2_IDX kIOMUXC_FLEXSPI2A_DATA2_SELECT_INPUT
#define SW_PAD_CTL_PAD_FLEXSPI2A_SEC_DATA3_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_05
#define SELECT_INPUT_FLEXSPI2A_SEC_DATA3_IDX kIOMUXC_FLEXSPI2A_DATA3_SELECT_INPUT

/*====================== FLEXSPI Reset IOMUXC Definitions ===========================*/
#define SW_MUX_CTL_PAD_FLEXSPI_RESET_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_00
#define SW_PAD_CTL_PAD_FLEXSPI_RESET_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_00
#define FLEXSPI_RESET_PIN_MUX IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(5)
#define FLEXSPI_RESET_PIN_SW_PAD_CTRL_VAL                                                                    \
    (IOMUXC_SW_PAD_CTL_PAD_SD_PDRV(1) | IOMUXC_SW_PAD_CTL_PAD_SD_PULL(0) | IOMUXC_SW_PAD_CTL_PAD_SD_ODE(0) | \
     IOMUXC_SW_PAD_CTL_PAD_SD_APC(0))
#define FLEXSPI_RESET_PIN_GPIO GPIO4
#define FLEXSPI_RESET_PIN_INDEX 3

#define SW_MUX_CTL_PAD_FLEXSPI_SEC_RESET_IDX kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_B1_40
#define SW_PAD_CTL_PAD_FLEXSPI_SEC_RESET_IDX kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_B1_40
#define FLEXSPI_RESET_SEC_PIN_MUX IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(5)
#define FLEXSPI_RESET_SEC_PIN_SW_PAD_CTRL_VAL                                                     \
    (IOMUXC_SW_PAD_CTL_PAD_DSE(4) | IOMUXC_SW_PAD_CTL_PAD_PKE(1) | IOMUXC_SW_PAD_CTL_PAD_PUE(0) | \
     IOMUXC_SW_PAD_CTL_PAD_PUS(0))
#define FLEXSPI_RESET_SEC_PIN_GPIO GPIO2
#define FLEXSPI_RESET_SEC_PIN_INDEX 8

////////////////////////////////////////////////////////////////////////////////
// EOF
////////////////////////////////////////////////////////////////////////////////
