<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-msm › platsmp.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>platsmp.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (C) 2002 ARM Ltd.</span>
<span class="cm"> *  All Rights Reserved</span>
<span class="cm"> *  Copyright (c) 2010, Code Aurora Forum. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/jiffies.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/hardware/gic.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/cputype.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span>
<span class="cp">#include &lt;asm/smp_plat.h&gt;</span>

<span class="cp">#include &lt;mach/msm_iomap.h&gt;</span>

<span class="cp">#include &quot;scm-boot.h&quot;</span>

<span class="cp">#define VDD_SC1_ARRAY_CLAMP_GFS_CTL 0x15A0</span>
<span class="cp">#define SCSS_CPU1CORE_RESET 0xD80</span>
<span class="cp">#define SCSS_DBG_STATUS_CORE_PWRDUP 0xE64</span>

<span class="cm">/* Mask for edge trigger PPIs except AVS_SVICINT and AVS_SVICINTSWDONE */</span>
<span class="cp">#define GIC_PPI_EDGE_MASK 0xFFFFD7FF</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">msm_secondary_startup</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cm">/*</span>
<span class="cm"> * control for which core is the next to come out of the secondary</span>
<span class="cm"> * boot &quot;holding pen&quot;.</span>
<span class="cm"> */</span>
<span class="k">volatile</span> <span class="kt">int</span> <span class="n">pen_release</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">boot_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">get_core_count</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* 1 + the PART[1:0] field of MIDR */</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">read_cpuid_id</span><span class="p">()</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">platform_secondary_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Configure edge-triggered PPIs */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">GIC_PPI_EDGE_MASK</span><span class="p">,</span> <span class="n">MSM_QGIC_DIST_BASE</span> <span class="o">+</span> <span class="n">GIC_DIST_CONFIG</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * if any interrupts are already enabled for the primary</span>
<span class="cm">	 * core (e.g. timer irq), then they will not have been enabled</span>
<span class="cm">	 * for us: do so</span>
<span class="cm">	 */</span>
	<span class="n">gic_secondary_init</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * let the primary processor know we&#39;re out of the</span>
<span class="cm">	 * pen, then head off into the C entry point</span>
<span class="cm">	 */</span>
	<span class="n">pen_release</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">smp_wmb</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Synchronise with the boot thread.</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_lock</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__cpuinit</span> <span class="kt">void</span> <span class="nf">prepare_cold_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">scm_set_boot_addr</span><span class="p">(</span><span class="n">virt_to_phys</span><span class="p">(</span><span class="n">msm_secondary_startup</span><span class="p">),</span>
				<span class="n">SCM_FLAG_COLDBOOT_CPU1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">sc1_base_ptr</span><span class="p">;</span>
		<span class="n">sc1_base_ptr</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="mh">0x00902000</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="o">*</span><span class="mi">2</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sc1_base_ptr</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sc1_base_ptr</span> <span class="o">+</span> <span class="n">VDD_SC1_ARRAY_CLAMP_GFS_CTL</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sc1_base_ptr</span> <span class="o">+</span> <span class="n">SCSS_CPU1CORE_RESET</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">sc1_base_ptr</span> <span class="o">+</span> <span class="n">SCSS_DBG_STATUS_CORE_PWRDUP</span><span class="p">);</span>
			<span class="n">iounmap</span><span class="p">(</span><span class="n">sc1_base_ptr</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Failed to set secondary core boot &quot;</span>
				  <span class="s">&quot;address</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">boot_secondary</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">idle</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">cold_boot_done</span><span class="p">;</span>

	<span class="cm">/* Only need to bring cpu out of reset this way once */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cold_boot_done</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">prepare_cold_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
		<span class="n">cold_boot_done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * set synchronisation state between this boot processor</span>
<span class="cm">	 * and the secondary one</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_lock</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * The secondary processor is waiting to be released from</span>
<span class="cm">	 * the holding pen - release it, then wait for it to flag</span>
<span class="cm">	 * that it has been released by resetting pen_release.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Note that &quot;pen_release&quot; is the hardware CPU ID, whereas</span>
<span class="cm">	 * &quot;cpu&quot; is Linux&#39;s internal ID.</span>
<span class="cm">	 */</span>
	<span class="n">pen_release</span> <span class="o">=</span> <span class="n">cpu_logical_map</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="n">__cpuc_flush_dcache_area</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">pen_release</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">pen_release</span><span class="p">));</span>
	<span class="n">outer_clean_range</span><span class="p">(</span><span class="n">__pa</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pen_release</span><span class="p">),</span> <span class="n">__pa</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pen_release</span> <span class="o">+</span> <span class="mi">1</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Send the secondary CPU a soft interrupt, thereby causing</span>
<span class="cm">	 * the boot monitor to read the system wide flags register,</span>
<span class="cm">	 * and branch to the address found there.</span>
<span class="cm">	 */</span>
	<span class="n">gic_raise_softirq</span><span class="p">(</span><span class="n">cpumask_of</span><span class="p">(</span><span class="n">cpu</span><span class="p">),</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="p">(</span><span class="mi">1</span> <span class="o">*</span> <span class="n">HZ</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">time_before</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">smp_rmb</span><span class="p">();</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pen_release</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * now the secondary core is starting up let it run its</span>
<span class="cm">	 * calibrations, then wait for it to finish</span>
<span class="cm">	 */</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pen_release</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span> <span class="o">?</span> <span class="o">-</span><span class="n">ENOSYS</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Initialise the CPU possible map early - this describes the CPUs</span>
<span class="cm"> * which may be present or become present in the system. The msm8x60</span>
<span class="cm"> * does not support the ARM SCU, so just set the possible cpu mask to</span>
<span class="cm"> * NR_CPUS.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">smp_init_cpus</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ncores</span> <span class="o">=</span> <span class="n">get_core_count</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ncores</span> <span class="o">&gt;</span> <span class="n">nr_cpu_ids</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;SMP: %u cores greater than maximum (%u), clipping</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">ncores</span><span class="p">,</span> <span class="n">nr_cpu_ids</span><span class="p">);</span>
		<span class="n">ncores</span> <span class="o">=</span> <span class="n">nr_cpu_ids</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ncores</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">set_cpu_possible</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

        <span class="n">set_smp_cross_call</span><span class="p">(</span><span class="n">gic_raise_softirq</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">platform_smp_prepare_cpus</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">max_cpus</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
