
---------- Begin Simulation Statistics ----------
final_tick                                  213109000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92033                       # Simulator instruction rate (inst/s)
host_mem_usage                                 860008                       # Number of bytes of host memory used
host_op_rate                                   104574                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.72                       # Real time elapsed on the host
host_tick_rate                               78445545                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250003                       # Number of instructions simulated
sim_ops                                        284087                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000213                       # Number of seconds simulated
sim_ticks                                   213109000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.908450                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   36797                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                80153                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8891                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             85567                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                786                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1198                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              412                       # Number of indirect misses.
system.cpu.branchPred.lookups                  106118                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6099                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    130089                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   126972                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              8507                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      55453                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8808                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             338                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          113045                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250171                       # Number of instructions committed
system.cpu.commit.committedOps                 284255                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       351760                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.808094                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.712937                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       247476     70.35%     70.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        42439     12.06%     82.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        20950      5.96%     88.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        15310      4.35%     92.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7155      2.03%     94.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4998      1.42%     96.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2456      0.70%     96.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2168      0.62%     97.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         8808      2.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       351760                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2804                       # Number of function calls committed.
system.cpu.commit.int_insts                    247438                       # Number of committed integer instructions.
system.cpu.commit.loads                         42622                       # Number of loads committed
system.cpu.commit.membars                         324                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          207      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           192882     67.86%     67.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1471      0.52%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             481      0.17%     68.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             477      0.17%     68.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             424      0.15%     68.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            567      0.20%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           42622     14.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45121     15.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            284255                       # Class of committed instruction
system.cpu.commit.refs                          87743                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      4994                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250003                       # Number of Instructions Simulated
system.cpu.committedOps                        284087                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.704856                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.704856                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 94318                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   390                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                34654                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 456427                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   181426                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     81749                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8561                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   904                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  3935                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      106118                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     71177                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        159264                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4360                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         440036                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   17890                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.248975                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             201759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              43682                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.032418                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             369989                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.337207                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.642874                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   275673     74.51%     74.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12956      3.50%     78.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7265      1.96%     79.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7409      2.00%     81.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    11473      3.10%     85.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     7573      2.05%     87.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6446      1.74%     88.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     6946      1.88%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    34248      9.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               369989                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           56230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9909                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    68254                       # Number of branches executed
system.cpu.iew.exec_nop                           362                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.819820                       # Inst execution rate
system.cpu.iew.exec_refs                       108435                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      51703                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10144                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 63738                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                380                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9432                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                55461                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              397420                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 56732                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15331                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                349423                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1922                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8561                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1926                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           371                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1912                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1049                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        21115                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        10339                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         5795                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4114                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    299805                       # num instructions consuming a value
system.cpu.iew.wb_count                        340301                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.541532                       # average fanout of values written-back
system.cpu.iew.wb_producers                    162354                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.798418                       # insts written-back per cycle
system.cpu.iew.wb_sent                         342444                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   399680                       # number of integer regfile reads
system.cpu.int_regfile_writes                  229862                       # number of integer regfile writes
system.cpu.ipc                               0.586560                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.586560                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               207      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                246753     67.65%     67.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1472      0.40%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  484      0.13%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  481      0.13%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  424      0.12%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 569      0.16%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                61397     16.83%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               52964     14.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 364754                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        5391                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014780                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     441      8.18%      8.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      8.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      8.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      8.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      8.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      8.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      8.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      8.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      8.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      8.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      8.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.04%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      8.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1452     26.93%     35.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3496     64.85%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 364513                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1094381                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       335286                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            504874                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     396678                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    364754                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 380                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          112961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               180                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             42                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        81867                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        369989                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.985851                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.711656                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              243204     65.73%     65.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               33832      9.14%     74.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               30866      8.34%     83.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               23457      6.34%     89.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               14204      3.84%     93.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               11922      3.22%     96.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                7089      1.92%     98.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3461      0.94%     99.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1954      0.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          369989                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.855790                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   5425                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              10687                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         5015                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              5168                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1483                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1054                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                63738                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55461                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  257157                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1297                       # number of misc regfile writes
system.cpu.numCycles                           426219                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   11481                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                302533                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    453                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   186552                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    119                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                685659                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 430118                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              470888                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     80667                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  21245                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8561                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 23005                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   168336                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           490120                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          59723                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2227                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     14426                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            384                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             6179                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       739797                       # The number of ROB reads
system.cpu.rob.rob_writes                      813011                       # The number of ROB writes
system.cpu.timesIdled                            3752                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     6094                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    2517                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6316                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        13814                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                786                       # Transaction distribution
system.membus.trans_dist::ReadExReq               887                       # Transaction distribution
system.membus.trans_dist::ReadExResp              887                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           786                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       107072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  107072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1688                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1688    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1688                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2038500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8730750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    213109000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6596                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6093                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              887                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             887                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6330                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          266                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        18753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 21312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       795072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        84480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 879552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             7498                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000133                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011549                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   7497     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               7498                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           13167000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1737499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9495000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    213109000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 5808                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5810                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5808                       # number of overall hits
system.l2.overall_hits::.cpu.data                   2                       # number of overall hits
system.l2.overall_hits::total                    5810                       # number of overall hits
system.l2.demand_misses::.cpu.inst                522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1151                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1673                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               522                       # number of overall misses
system.l2.overall_misses::.cpu.data              1151                       # number of overall misses
system.l2.overall_misses::total                  1673                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40886000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     93016500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        133902500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40886000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     93016500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       133902500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6330                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1153                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7483                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6330                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1153                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7483                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.082464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998265                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223573                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.082464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998265                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223573                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78325.670498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80813.640313                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80037.358039                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78325.670498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80813.640313                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80037.358039                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1673                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1673                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35666000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     81506500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    117172500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35666000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     81506500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    117172500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.082464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.223573                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.082464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.223573                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68325.670498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70813.640313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70037.358039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68325.670498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70813.640313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70037.358039                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          167                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              167                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          167                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          167                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6092                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6092                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6092                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6092                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             887                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 887                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     69460000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      69460000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78308.906426                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78308.906426                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          887                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            887                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     60590000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     60590000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68308.906426                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68308.906426                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5808                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5808                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40886000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6330                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6330                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.082464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.082464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78325.670498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78325.670498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35666000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35666000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.082464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.082464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68325.670498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68325.670498                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23556500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23556500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.992481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.992481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89229.166667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89229.166667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20916500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20916500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.992481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.992481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79229.166667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79229.166667                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       285000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       285000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    213109000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1077.078266                       # Cycle average of tags in use
system.l2.tags.total_refs                       13798                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1680                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.213095                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.384956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       480.126471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       593.566839                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.018114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.032870                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          474                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.051270                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    112184                       # Number of tag accesses
system.l2.tags.data_accesses                   112184                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    213109000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          73664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             107072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1673                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         156764848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         345663487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             502428335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    156764848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        156764848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        156764848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        345663487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            502428335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000562500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3343                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1673                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1673                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     16528250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    8365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                47897000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9879.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28629.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1413                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1673                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    413.136187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   254.575619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.048689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           68     26.46%     26.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55     21.40%     47.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22      8.56%     56.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      5.84%     62.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      5.06%     67.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      8.56%     75.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      6.23%     82.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.72%     84.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           39     15.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          257                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 107072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  107072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       502.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    502.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     212729500                       # Total gap between requests
system.mem_ctrls.avgGap                     127154.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        73664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 156764848.035512328148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 345663486.760296344757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14183750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     33713250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27171.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29290.40                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    84.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               913920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               481965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6204660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         86054040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          9367680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          119617545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.297482                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     23642000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    182447000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               942480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               493350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5740560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         54361470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         36056160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          114189300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.825798                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     93256250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    112832750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    213109000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        63881                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            63881                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        63881                       # number of overall hits
system.cpu.icache.overall_hits::total           63881                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7296                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7296                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7296                       # number of overall misses
system.cpu.icache.overall_misses::total          7296                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    136015499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136015499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136015499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136015499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        71177                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        71177                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        71177                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        71177                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.102505                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.102505                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.102505                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.102505                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18642.475192                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18642.475192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18642.475192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18642.475192                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          575                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.888889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6093                       # number of writebacks
system.cpu.icache.writebacks::total              6093                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          966                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          966                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          966                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          966                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6330                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6330                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6330                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6330                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    113840999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113840999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    113840999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113840999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.088933                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.088933                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.088933                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.088933                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17984.360032                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17984.360032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17984.360032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17984.360032                       # average overall mshr miss latency
system.cpu.icache.replacements                   6093                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        63881                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           63881                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7296                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7296                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136015499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136015499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        71177                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        71177                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.102505                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.102505                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18642.475192                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18642.475192                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          966                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          966                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    113840999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113840999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.088933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.088933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17984.360032                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17984.360032                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    213109000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           224.299952                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               70211                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6330                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.091785                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   224.299952                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          217                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            148684                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           148684                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    213109000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    213109000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    213109000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    213109000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    213109000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        94619                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            94619                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        94784                       # number of overall hits
system.cpu.dcache.overall_hits::total           94784                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2672                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2672                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2684                       # number of overall misses
system.cpu.dcache.overall_misses::total          2684                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    195813296                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    195813296                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    195813296                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    195813296                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        97291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        97291                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        97468                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        97468                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027464                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027464                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027537                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027537                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73283.419162                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73283.419162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72955.773472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72955.773472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        25934                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               379                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.427441                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          167                       # number of writebacks
system.cpu.dcache.writebacks::total               167                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1507                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1507                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1167                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1167                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     95340970                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     95340970                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     95525970                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     95525970                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011974                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011973                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81837.742489                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81837.742489                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81856.015424                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81856.015424                       # average overall mshr miss latency
system.cpu.dcache.replacements                    223                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        51726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           51726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          764                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           764                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54418500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54418500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        52490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        52490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71228.403141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71228.403141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          500                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          500                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23853000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23853000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 90352.272727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90352.272727                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        42893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    140982300                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    140982300                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        44788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        44788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74396.992084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74396.992084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1007                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1007                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          888                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          888                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71088474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71088474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80054.587838                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80054.587838                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          165                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           165                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          177                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          177                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.067797                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.067797                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011299                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011299                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       412496                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       412496                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31730.461538                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31730.461538                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       399496                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       399496                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30730.461538                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30730.461538                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          353                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          353                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.002817                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002817                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          324                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          324                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          324                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          324                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    213109000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           551.575886                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               96629                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.730308                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   551.575886                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.538648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.538648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          945                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          473                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.922852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            197462                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           197462                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    213109000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    213109000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
