# GenerateExecutionAst Implementation Tracking

**Last Updated:** 2026-01-10
**Status:** Phase 1 Complete - Rolling out to remaining instructions

## Summary Statistics

- **Total Instructions with MoveIpToEndOfInstruction:** 64 mixins + ~25 non-mixin files = ~89 total
- **Implemented Mixins:** 22 (covering ~250 instruction variants)
- **Remaining Mixins:** 42
- **Implemented Non-Mixin:** 5
- **Remaining Non-Mixin:** ~20
- **Target:** All instructions should have GenerateExecutionAst before enabling AST execution

**Recent Progress:**
- Category A COMPLETE! All ModRM ALU-like operations implemented
- Category B COMPLETE! All shift/rotate operations including double-precision shifts
- Move operations COMPLETE! All MOV variants including MOVSX/MOVZX
- Simple type conversions: NOP, CBW, CWDE, CWD, CDQ
- Added FlagAstBuilder helper for ergonomic flag operations

---

## Implementation Strategy

### Phase 1: Mixin-based Instructions (64 files)
Focus on mixin files that follow similar patterns. These use template parameters and are easier to implement systematically.

### Phase 2: Non-mixin Instructions (~25 files)
Handle standalone instruction classes (like Hlt, Nop, etc.) that don't use mixins.

---

## ✅ Completed Implementations

### OpRegRm Family (ALU Operations with ModRM)
**Status:** ✅ **COMPLETE** - Implements pattern for all ALU operations
**File:** [OpRegRm.mixin](src/Spice86.Core/Emulator/CPU/CfgCpu/ParsedInstruction/Instructions/Mixins/OpRegRm.mixin)
**Pattern:** ModRM + ALU operation + Conditional assignment + IP advancement

**Covers these operations:**
- ✅ ADD (AddRegRm8, AddRegRm16, AddRegRm32)
- ✅ ADC (AdcRegRm8, AdcRegRm16, AdcRegRm32)
- ✅ AND (AndRegRm8, AndRegRm16, AndRegRm32)
- ✅ OR (OrRegRm8, OrRegRm16, OrRegRm32)
- ✅ XOR (XorRegRm8, XorRegRm16, XorRegRm32)
- ✅ SUB (SubRegRm8, SubRegRm16, SubRegRm32)
- ✅ SBB (SbbRegRm8, SbbRegRm16, SbbRegRm32)
- ✅ CMP (CmpRegRm8, CmpRegRm16, CmpRegRm32) - flags only, no assignment

**Implementation:**
```csharp
var (rNode, rmNode) = builder.ModRmOperands(builder.UType({{Size}}), ModRmContext);
MethodCallValueNode aluCall = new MethodCallValueNode(builder.UType({{Size}}), "Alu{{Size}}", "{{Operation}}", rNode, rmNode);
IVisitableAstNode instructionLogic = builder.ConditionalAssign(builder.UType({{Size}}), rNode, aluCall, {{Assign}});
return builder.WithIpAdvancement(this, instructionLogic);
```

---

## 🔄 In Progress

### Category: Simple ModRM Move Operations ✅ **COMPLETE**

- ✅ **MovRegRm.mixin** - MOV R, RM (simple assignment) - **COMPLETE**
- ✅ **MovRmReg.mixin** - MOV RM, R (reverse assignment) - **COMPLETE**
- ✅ **MovRmImm.mixin** - MOV RM, IMM (immediate to memory/register) - **COMPLETE**
- ✅ **MovRegImm.mixin** - MOV R, IMM (immediate to register) - **COMPLETE**
- ✅ **MovRmSignExtend.mixin** - MOVSX (sign-extend) - **COMPLETE**
- ✅ **MovRmZeroExtend.mixin** - MOVZX (zero-extend) - **COMPLETE**
- ✅ **MovRmSreg.mixin** - MOV RM, SREG (segment register move) - **COMPLETE**
- ✅ **MovAccMoffs.mixin** - MOV AL/AX/EAX, [offset] - **COMPLETE**
- ✅ **MovMoffsAcc.mixin** - MOV [offset], AL/AX/EAX - **COMPLETE**

---

## 📋 Planned Implementation Queue

### Category A: ModRM ALU-like Operations ✅ **COMPLETE**
Similar to OpRegRm but different operation types.

- ✅ **OpRmReg.mixin** - ALU RM, R (reverse operand order) - **COMPLETE**
- ✅ **OpAccImm.mixin** - ALU ACC, IMM (accumulator + immediate) - **COMPLETE**
- ✅ **Grp1.mixin** - Group 1 instructions (ADD/OR/ADC/SBB/AND/SUB/XOR/CMP with immediate) - **COMPLETE**
- ✅ **Grp45RmIncDec.mixin** - INC/DEC RM - **COMPLETE**
- ✅ **IncDecReg.mixin** - INC/DEC register - **COMPLETE**
- ✅ **Grp3NegRm.mixin** - NEG RM - **COMPLETE**
- ✅ **Grp3NotRm.mixin** - NOT RM - **COMPLETE**
- ✅ **Grp3TestRmImm.mixin** - TEST RM, IMM - **COMPLETE**

### Category B: Shift/Rotate Operations ✅ **COMPLETE**
Involve ALU shift operations.

- ✅ **Grp2RmOp.mixin** - Shift/Rotate RM by 1/CL - **COMPLETE**
- ✅ **Grp2RmOpImm.mixin** - Shift/Rotate RM by immediate - **COMPLETE**
- ✅ **ShxdCl.mixin** - SHLD/SHRD by CL - **COMPLETE**
- ✅ **ShxdImm8.mixin** - SHLD/SHRD by immediate - **COMPLETE**

### Category C: Bit Operations (MEDIUM Priority)
Specialized bit manipulation.

- [ ] **BitTestRm.mixin** - BT/BTC/BTR/BTS RM, R
- [ ] **BitTestRmImm.mixin** - BT/BTC/BTR/BTS RM, IMM
- [ ] **BsfRm.mixin** - BSF (bit scan forward)
- [ ] **BsrRm.mixin** - BSR (bit scan reverse)
- [ ] **SetRmcc.mixin** - SETcc (set byte on condition)

### Category D: Multiply/Divide (MEDIUM Priority)
Complex ALU operations.

- [ ] **Grp3MulRmAcc.mixin** - MUL/IMUL RM
- [ ] **Grp3DivRmAcc.mixin** - DIV/IDIV RM
- [ ] **ImulRm.mixin** - IMUL R, RM
- [ ] **ImulImmRm.mixin** - IMUL R, RM, IMM

### Category E: Stack Operations (MEDIUM Priority)
Push/Pop instructions.

- [ ] **PushReg.mixin** - PUSH R
- [ ] **PopReg.mixin** - POP R
- [ ] **PushImm.mixin** - PUSH IMM
- [ ] **PushImm8SignExtended.mixin** - PUSH IMM8 (sign-extended)
- [ ] **PopRm.mixin** - POP RM
- [ ] **Grp5RmPush.mixin** - PUSH RM
- [ ] **Pusha.mixin** - PUSHA/PUSHAD
- [ ] **Popa.mixin** - POPA/POPAD
- [ ] **PushF.mixin** - PUSHF/PUSHFD
- [ ] **PopF.mixin** - POPF/POPFD

### Category F: String Operations (MEDIUM Priority)
REP-prefixed operations.

- [ ] **Movs.mixin** - MOVS (move string)
- [ ] **Stos.mixin** - STOS (store string)
- [ ] **Lods.mixin** - LODS (load string)
- [ ] **Cmps.mixin** - CMPS (compare string)
- [ ] **Scas.mixin** - SCAS (scan string)
- [ ] **InsDx.mixin** - INS (input string)
- [ ] **OutsDx.mixin** - OUTS (output string)

### Category G: Special ModRM Operations (LOW Priority)
Complex or specialized operations.

- [ ] **Lea.mixin** - LEA (load effective address)
- [ ] **Lxs.mixin** - LDS/LES/LFS/LGS/LSS (load pointer)
- [ ] **Bound.mixin** - BOUND (check array bounds)
- [ ] **XchgRm.mixin** - XCHG RM, R
- [ ] **XchgRegAcc.mixin** - XCHG R, AX/EAX
- [ ] **XaddRm.mixin** - XADD RM, R (exchange and add)
- [ ] **CmpxchgRm.mixin** - CMPXCHG RM, R (compare and exchange)
- [ ] **Xlat.mixin** - XLAT (translate byte)

### Category H: I/O Operations (LOW Priority)
Port I/O instructions.

- [ ] **InAccImm.mixin** - IN AL/AX/EAX, IMM
- [ ] **InAccDx.mixin** - IN AL/AX/EAX, DX
- [ ] **OutAccImm.mixin** - OUT IMM, AL/AX/EAX
- [ ] **OutAccDx.mixin** - OUT DX, AL/AX/EAX

### Category I: Control Flow (SPECIAL - Already have AST nodes)
These need special handling with existing control flow nodes.

- [ ] **CallNearImm.mixin** - CALL near immediate
- [ ] **CallFarImm.mixin** - CALL far immediate
- [ ] **Grp5RmCallNear.mixin** - CALL near RM
- [ ] **Grp5RmCallFar.mixin** - CALL far RM
- [ ] **JmpNearImm.mixin** - JMP near immediate
- [ ] **JccNearImm.mixin** - Jcc (conditional jump)
- [ ] **Loop.mixin** - LOOP/LOOPE/LOOPNE
- [ ] **RetNear.mixin** - RET near
- [ ] **RetNearImm.mixin** - RET near IMM
- [ ] **RetFar.mixin** - RET far
- [ ] **RetFarImm.mixin** - RET far IMM

### Category J: Flag Operations (LOW Priority)
Simple flag manipulation.

- [ ] **FlagControl.mixin** - CLC/STC/CLI/STI/CLD/STD/CMC

### Category K: Stack Frame Operations (LOW Priority)
- [ ] **Enter.mixin** - ENTER
- [ ] **Leave.mixin** - LEAVE

---

## 📦 Non-Mixin Instructions (Standalone Classes)

### Simple Instructions (HIGH Priority)
- ✅ **Nop.cs** - NOP (no operation) - **COMPLETE**
- [ ] **Hlt.cs** - HLT (halt) - TODO: needs State.IsRunning access
- ✅ **Cbw16.cs** - CBW (convert byte to word) - **COMPLETE**
- ✅ **Cbw32.cs** - CWDE (convert word to doubleword) - **COMPLETE**
- ✅ **Cwd16.cs** - CWD (convert word to doubleword) - **COMPLETE**
- ✅ **Cwd32.cs** - CDQ (convert doubleword to quadword) - **COMPLETE**
- [ ] **Salc.cs** - SALC (set AL on carry)
- [ ] **Sahf.cs** - SAHF (store AH into flags)
- [ ] **Lahf.cs** - LAHF (load AH from flags)
- [ ] **Daa.cs** - DAA (decimal adjust after addition)
- [ ] **Das.cs** - DAS (decimal adjust after subtraction)
- [ ] **Aaa.cs** - AAA (ASCII adjust after addition)
- [ ] **Aas.cs** - AAS (ASCII adjust after subtraction)
- [ ] **Aam.cs** - AAM (ASCII adjust after multiplication)
- [ ] **Aad.cs** - AAD (ASCII adjust before division)

### Special Instructions (MEDIUM Priority)
- [ ] **MovSregRm16.cs** - MOV SREG, RM16
- [ ] **Bswap.cs** - BSWAP (byte swap)
- [ ] **InterruptOverflow.cs** - INTO (interrupt on overflow)
- [ ] **Grp4Callback.cs** - Special callback handling

### Floating Point Instructions (LOW Priority)
- [ ] **FnInit.cs** - FINIT/FNINIT
- [ ] **Fnstcw.cs** - FNSTCW
- [ ] **Fnstsw.cs** - FNSTSW

### Push/Pop Special (LOW Priority)
- [ ] **PushF16.cs** - PUSHF
- [ ] **PushF32.cs** - PUSHFD

---

## 🎯 Next Actions

### Immediate Next Steps (Today)
1. ✅ Create this tracking file
2. ⏳ Implement Category: Simple ModRM Move Operations (9 files)
3. ⏳ Implement Category A: ModRM ALU-like Operations (8 files)
4. Build and verify all implementations

### This Week
- Complete Categories A-D (all ALU/bit operations)
- Start Category E (stack operations)

### Next Week
- Complete Categories E-H
- Begin control flow instructions (Category I)
- Handle non-mixin instructions

---

## 📝 Implementation Notes

### Common Patterns Discovered

**Pattern 1: Simple Assignment (MOV-like)**
```csharp
var (destNode, srcNode) = builder.ModRmOperands(dataType, modRmContext);
return builder.WithIpAdvancement(this, builder.Assign(dataType, destNode, srcNode));
```

**Pattern 2: ALU Operation (ADD/SUB/etc.)**
```csharp
var (rNode, rmNode) = builder.ModRmOperands(dataType, modRmContext);
MethodCallValueNode aluCall = new MethodCallValueNode(dataType, "AluN", "Operation", rNode, rmNode);
return builder.WithIpAdvancement(this, builder.ConditionalAssign(dataType, rNode, aluCall, assign));
```

**Pattern 3: Unary Operation (INC/DEC/NEG/NOT)**
```csharp
ValueNode operand = builder.ModRm.RmToNode(dataType, modRmContext);
MethodCallValueNode operation = new MethodCallValueNode(dataType, "AluN", "Operation", operand);
return builder.WithIpAdvancement(this, builder.Assign(dataType, operand, operation));
```

**Pattern 4: Immediate Value Move (MOV RM/R, IMM)**
```csharp
ValueNode destNode = builder.ModRm.RmToNode(dataType, modRmContext); // or builder.Register.Reg(dataType, registerIndex)
ValueNode immNode = builder.InstructionField.ToNode(ValueField);
return builder.WithIpAdvancement(this, builder.Assign(dataType, destNode, immNode));
```

### Blockers & Special Cases

- **Control flow instructions:** Need to use existing ControlFlow nodes (CallNearNode, JumpNearNode, etc.)
- **String instructions:** May need REP prefix handling in AST
- **Floating point:** May need special FPU stack handling

---

## 🏗️ Build Status

**Last Build:** ✅ Success (0 warnings, 0 errors)
**Test Status:** Not yet enabled (AST execution commented out in CfgCpu.cs)

---

## 📚 References

- [Implementation Plan](code-review-findings-issue-2-plan.md)
- [Code Review Findings](code-review-findings.md) - Issue #2
- [AstBuilder Helper Methods](src/Spice86.Core/Emulator/CPU/CfgCpu/Ast/Builder/AstBuilder.cs#L52-L98)
