ARM GAS  /tmp/ccUEJcA4.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"spi.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_SPI1_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_SPI1_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_SPI1_Init:
  26              	.LFB141:
  27              		.file 1 "../Core/Src/spi.c"
   1:../Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:../Core/Src/spi.c **** /**
   3:../Core/Src/spi.c ****   ******************************************************************************
   4:../Core/Src/spi.c ****   * @file    spi.c
   5:../Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:../Core/Src/spi.c ****   *          of the SPI instances.
   7:../Core/Src/spi.c ****   ******************************************************************************
   8:../Core/Src/spi.c ****   * @attention
   9:../Core/Src/spi.c ****   *
  10:../Core/Src/spi.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:../Core/Src/spi.c ****   * All rights reserved.
  12:../Core/Src/spi.c ****   *
  13:../Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../Core/Src/spi.c ****   * in the root directory of this software component.
  15:../Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../Core/Src/spi.c ****   *
  17:../Core/Src/spi.c ****   ******************************************************************************
  18:../Core/Src/spi.c ****   */
  19:../Core/Src/spi.c **** /* USER CODE END Header */
  20:../Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:../Core/Src/spi.c **** #include "spi.h"
  22:../Core/Src/spi.c **** 
  23:../Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:../Core/Src/spi.c **** 
  25:../Core/Src/spi.c **** /* USER CODE END 0 */
  26:../Core/Src/spi.c **** 
  27:../Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:../Core/Src/spi.c **** 
  29:../Core/Src/spi.c **** /* SPI1 init function */
  30:../Core/Src/spi.c **** void MX_SPI1_Init(void)
  31:../Core/Src/spi.c **** {
ARM GAS  /tmp/ccUEJcA4.s 			page 2


  28              		.loc 1 31 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  32:../Core/Src/spi.c **** 
  33:../Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  34:../Core/Src/spi.c **** 
  35:../Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  36:../Core/Src/spi.c **** 
  37:../Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  38:../Core/Src/spi.c **** 
  39:../Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  40:../Core/Src/spi.c ****   hspi1.Instance = SPI1;
  37              		.loc 1 40 3 view .LVU1
  38              		.loc 1 40 18 is_stmt 0 view .LVU2
  39 0002 1048     		ldr	r0, .L5
  40 0004 104B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  41:../Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  42              		.loc 1 41 3 is_stmt 1 view .LVU3
  43              		.loc 1 41 19 is_stmt 0 view .LVU4
  44 0008 4FF48273 		mov	r3, #260
  45 000c 4360     		str	r3, [r0, #4]
  42:../Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  46              		.loc 1 42 3 is_stmt 1 view .LVU5
  47              		.loc 1 42 24 is_stmt 0 view .LVU6
  48 000e 0023     		movs	r3, #0
  49 0010 8360     		str	r3, [r0, #8]
  43:../Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  50              		.loc 1 43 3 is_stmt 1 view .LVU7
  51              		.loc 1 43 23 is_stmt 0 view .LVU8
  52 0012 4FF4E062 		mov	r2, #1792
  53 0016 C260     		str	r2, [r0, #12]
  44:../Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  54              		.loc 1 44 3 is_stmt 1 view .LVU9
  55              		.loc 1 44 26 is_stmt 0 view .LVU10
  56 0018 0361     		str	r3, [r0, #16]
  45:../Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  57              		.loc 1 45 3 is_stmt 1 view .LVU11
  58              		.loc 1 45 23 is_stmt 0 view .LVU12
  59 001a 4361     		str	r3, [r0, #20]
  46:../Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  60              		.loc 1 46 3 is_stmt 1 view .LVU13
  61              		.loc 1 46 18 is_stmt 0 view .LVU14
  62 001c 4FF40072 		mov	r2, #512
  63 0020 8261     		str	r2, [r0, #24]
  47:../Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  64              		.loc 1 47 3 is_stmt 1 view .LVU15
  65              		.loc 1 47 32 is_stmt 0 view .LVU16
  66 0022 C361     		str	r3, [r0, #28]
  48:../Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  67              		.loc 1 48 3 is_stmt 1 view .LVU17
ARM GAS  /tmp/ccUEJcA4.s 			page 3


  68              		.loc 1 48 23 is_stmt 0 view .LVU18
  69 0024 0362     		str	r3, [r0, #32]
  49:../Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  70              		.loc 1 49 3 is_stmt 1 view .LVU19
  71              		.loc 1 49 21 is_stmt 0 view .LVU20
  72 0026 4362     		str	r3, [r0, #36]
  50:../Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  73              		.loc 1 50 3 is_stmt 1 view .LVU21
  74              		.loc 1 50 29 is_stmt 0 view .LVU22
  75 0028 8362     		str	r3, [r0, #40]
  51:../Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  76              		.loc 1 51 3 is_stmt 1 view .LVU23
  77              		.loc 1 51 28 is_stmt 0 view .LVU24
  78 002a 0722     		movs	r2, #7
  79 002c C262     		str	r2, [r0, #44]
  52:../Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  80              		.loc 1 52 3 is_stmt 1 view .LVU25
  81              		.loc 1 52 24 is_stmt 0 view .LVU26
  82 002e 0363     		str	r3, [r0, #48]
  53:../Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  83              		.loc 1 53 3 is_stmt 1 view .LVU27
  84              		.loc 1 53 23 is_stmt 0 view .LVU28
  85 0030 0823     		movs	r3, #8
  86 0032 4363     		str	r3, [r0, #52]
  54:../Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  87              		.loc 1 54 3 is_stmt 1 view .LVU29
  88              		.loc 1 54 7 is_stmt 0 view .LVU30
  89 0034 FFF7FEFF 		bl	HAL_SPI_Init
  90              	.LVL0:
  91              		.loc 1 54 6 view .LVU31
  92 0038 00B9     		cbnz	r0, .L4
  93              	.L1:
  55:../Core/Src/spi.c ****   {
  56:../Core/Src/spi.c ****     Error_Handler();
  57:../Core/Src/spi.c ****   }
  58:../Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  59:../Core/Src/spi.c **** 
  60:../Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  61:../Core/Src/spi.c **** 
  62:../Core/Src/spi.c **** }
  94              		.loc 1 62 1 view .LVU32
  95 003a 08BD     		pop	{r3, pc}
  96              	.L4:
  56:../Core/Src/spi.c ****   }
  97              		.loc 1 56 5 is_stmt 1 view .LVU33
  98 003c FFF7FEFF 		bl	Error_Handler
  99              	.LVL1:
 100              		.loc 1 62 1 is_stmt 0 view .LVU34
 101 0040 FBE7     		b	.L1
 102              	.L6:
 103 0042 00BF     		.align	2
 104              	.L5:
 105 0044 00000000 		.word	.LANCHOR0
 106 0048 00300140 		.word	1073819648
 107              		.cfi_endproc
 108              	.LFE141:
 110              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
ARM GAS  /tmp/ccUEJcA4.s 			page 4


 111              		.align	1
 112              		.global	HAL_SPI_MspInit
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 116              		.fpu fpv5-d16
 118              	HAL_SPI_MspInit:
 119              	.LVL2:
 120              	.LFB142:
  63:../Core/Src/spi.c **** 
  64:../Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  65:../Core/Src/spi.c **** {
 121              		.loc 1 65 1 is_stmt 1 view -0
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 32
 124              		@ frame_needed = 0, uses_anonymous_args = 0
 125              		.loc 1 65 1 is_stmt 0 view .LVU36
 126 0000 70B5     		push	{r4, r5, r6, lr}
 127              	.LCFI1:
 128              		.cfi_def_cfa_offset 16
 129              		.cfi_offset 4, -16
 130              		.cfi_offset 5, -12
 131              		.cfi_offset 6, -8
 132              		.cfi_offset 14, -4
 133 0002 88B0     		sub	sp, sp, #32
 134              	.LCFI2:
 135              		.cfi_def_cfa_offset 48
  66:../Core/Src/spi.c **** 
  67:../Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 136              		.loc 1 67 3 is_stmt 1 view .LVU37
 137              		.loc 1 67 20 is_stmt 0 view .LVU38
 138 0004 0023     		movs	r3, #0
 139 0006 0393     		str	r3, [sp, #12]
 140 0008 0493     		str	r3, [sp, #16]
 141 000a 0593     		str	r3, [sp, #20]
 142 000c 0693     		str	r3, [sp, #24]
 143 000e 0793     		str	r3, [sp, #28]
  68:../Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 144              		.loc 1 68 3 is_stmt 1 view .LVU39
 145              		.loc 1 68 15 is_stmt 0 view .LVU40
 146 0010 0268     		ldr	r2, [r0]
 147              		.loc 1 68 5 view .LVU41
 148 0012 1D4B     		ldr	r3, .L11
 149 0014 9A42     		cmp	r2, r3
 150 0016 01D0     		beq	.L10
 151              	.LVL3:
 152              	.L7:
  69:../Core/Src/spi.c ****   {
  70:../Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  71:../Core/Src/spi.c **** 
  72:../Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  73:../Core/Src/spi.c ****     /* SPI1 clock enable */
  74:../Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  75:../Core/Src/spi.c **** 
  76:../Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  77:../Core/Src/spi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
  78:../Core/Src/spi.c ****     /**SPI1 GPIO Configuration
ARM GAS  /tmp/ccUEJcA4.s 			page 5


  79:../Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  80:../Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  81:../Core/Src/spi.c ****     PG11     ------> SPI1_SCK
  82:../Core/Src/spi.c ****     */
  83:../Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
  84:../Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  85:../Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  86:../Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  87:../Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  88:../Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  89:../Core/Src/spi.c **** 
  90:../Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
  91:../Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  92:../Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  93:../Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  94:../Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  95:../Core/Src/spi.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
  96:../Core/Src/spi.c **** 
  97:../Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
  98:../Core/Src/spi.c **** 
  99:../Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 100:../Core/Src/spi.c ****   }
 101:../Core/Src/spi.c **** }
 153              		.loc 1 101 1 view .LVU42
 154 0018 08B0     		add	sp, sp, #32
 155              	.LCFI3:
 156              		.cfi_remember_state
 157              		.cfi_def_cfa_offset 16
 158              		@ sp needed
 159 001a 70BD     		pop	{r4, r5, r6, pc}
 160              	.LVL4:
 161              	.L10:
 162              	.LCFI4:
 163              		.cfi_restore_state
  74:../Core/Src/spi.c **** 
 164              		.loc 1 74 5 is_stmt 1 view .LVU43
 165              	.LBB2:
  74:../Core/Src/spi.c **** 
 166              		.loc 1 74 5 view .LVU44
  74:../Core/Src/spi.c **** 
 167              		.loc 1 74 5 view .LVU45
 168 001c 03F58433 		add	r3, r3, #67584
 169 0020 5A6C     		ldr	r2, [r3, #68]
 170 0022 42F48052 		orr	r2, r2, #4096
 171 0026 5A64     		str	r2, [r3, #68]
  74:../Core/Src/spi.c **** 
 172              		.loc 1 74 5 view .LVU46
 173 0028 5A6C     		ldr	r2, [r3, #68]
 174 002a 02F48052 		and	r2, r2, #4096
 175 002e 0092     		str	r2, [sp]
  74:../Core/Src/spi.c **** 
 176              		.loc 1 74 5 view .LVU47
 177 0030 009A     		ldr	r2, [sp]
 178              	.LBE2:
  74:../Core/Src/spi.c **** 
 179              		.loc 1 74 5 view .LVU48
  76:../Core/Src/spi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
ARM GAS  /tmp/ccUEJcA4.s 			page 6


 180              		.loc 1 76 5 view .LVU49
 181              	.LBB3:
  76:../Core/Src/spi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 182              		.loc 1 76 5 view .LVU50
  76:../Core/Src/spi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 183              		.loc 1 76 5 view .LVU51
 184 0032 1A6B     		ldr	r2, [r3, #48]
 185 0034 42F00102 		orr	r2, r2, #1
 186 0038 1A63     		str	r2, [r3, #48]
  76:../Core/Src/spi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 187              		.loc 1 76 5 view .LVU52
 188 003a 1A6B     		ldr	r2, [r3, #48]
 189 003c 02F00102 		and	r2, r2, #1
 190 0040 0192     		str	r2, [sp, #4]
  76:../Core/Src/spi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 191              		.loc 1 76 5 view .LVU53
 192 0042 019A     		ldr	r2, [sp, #4]
 193              	.LBE3:
  76:../Core/Src/spi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 194              		.loc 1 76 5 view .LVU54
  77:../Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 195              		.loc 1 77 5 view .LVU55
 196              	.LBB4:
  77:../Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 197              		.loc 1 77 5 view .LVU56
  77:../Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 198              		.loc 1 77 5 view .LVU57
 199 0044 1A6B     		ldr	r2, [r3, #48]
 200 0046 42F04002 		orr	r2, r2, #64
 201 004a 1A63     		str	r2, [r3, #48]
  77:../Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 202              		.loc 1 77 5 view .LVU58
 203 004c 1B6B     		ldr	r3, [r3, #48]
 204 004e 03F04003 		and	r3, r3, #64
 205 0052 0293     		str	r3, [sp, #8]
  77:../Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 206              		.loc 1 77 5 view .LVU59
 207 0054 029B     		ldr	r3, [sp, #8]
 208              	.LBE4:
  77:../Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 209              		.loc 1 77 5 view .LVU60
  83:../Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 210              		.loc 1 83 5 view .LVU61
  83:../Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 211              		.loc 1 83 25 is_stmt 0 view .LVU62
 212 0056 C023     		movs	r3, #192
 213 0058 0393     		str	r3, [sp, #12]
  84:../Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 214              		.loc 1 84 5 is_stmt 1 view .LVU63
  84:../Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 215              		.loc 1 84 26 is_stmt 0 view .LVU64
 216 005a 0226     		movs	r6, #2
 217 005c 0496     		str	r6, [sp, #16]
  85:../Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 218              		.loc 1 85 5 is_stmt 1 view .LVU65
  86:../Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 219              		.loc 1 86 5 view .LVU66
ARM GAS  /tmp/ccUEJcA4.s 			page 7


  86:../Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 220              		.loc 1 86 27 is_stmt 0 view .LVU67
 221 005e 0325     		movs	r5, #3
 222 0060 0695     		str	r5, [sp, #24]
  87:../Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 223              		.loc 1 87 5 is_stmt 1 view .LVU68
  87:../Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 224              		.loc 1 87 31 is_stmt 0 view .LVU69
 225 0062 0524     		movs	r4, #5
 226 0064 0794     		str	r4, [sp, #28]
  88:../Core/Src/spi.c **** 
 227              		.loc 1 88 5 is_stmt 1 view .LVU70
 228 0066 03A9     		add	r1, sp, #12
 229 0068 0848     		ldr	r0, .L11+4
 230              	.LVL5:
  88:../Core/Src/spi.c **** 
 231              		.loc 1 88 5 is_stmt 0 view .LVU71
 232 006a FFF7FEFF 		bl	HAL_GPIO_Init
 233              	.LVL6:
  90:../Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 234              		.loc 1 90 5 is_stmt 1 view .LVU72
  90:../Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 235              		.loc 1 90 25 is_stmt 0 view .LVU73
 236 006e 4FF40063 		mov	r3, #2048
 237 0072 0393     		str	r3, [sp, #12]
  91:../Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 238              		.loc 1 91 5 is_stmt 1 view .LVU74
  91:../Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 239              		.loc 1 91 26 is_stmt 0 view .LVU75
 240 0074 0496     		str	r6, [sp, #16]
  92:../Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 241              		.loc 1 92 5 is_stmt 1 view .LVU76
  92:../Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 242              		.loc 1 92 26 is_stmt 0 view .LVU77
 243 0076 0023     		movs	r3, #0
 244 0078 0593     		str	r3, [sp, #20]
  93:../Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 245              		.loc 1 93 5 is_stmt 1 view .LVU78
  93:../Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 246              		.loc 1 93 27 is_stmt 0 view .LVU79
 247 007a 0695     		str	r5, [sp, #24]
  94:../Core/Src/spi.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 248              		.loc 1 94 5 is_stmt 1 view .LVU80
  94:../Core/Src/spi.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 249              		.loc 1 94 31 is_stmt 0 view .LVU81
 250 007c 0794     		str	r4, [sp, #28]
  95:../Core/Src/spi.c **** 
 251              		.loc 1 95 5 is_stmt 1 view .LVU82
 252 007e 03A9     		add	r1, sp, #12
 253 0080 0348     		ldr	r0, .L11+8
 254 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 255              	.LVL7:
 256              		.loc 1 101 1 is_stmt 0 view .LVU83
 257 0086 C7E7     		b	.L7
 258              	.L12:
 259              		.align	2
 260              	.L11:
ARM GAS  /tmp/ccUEJcA4.s 			page 8


 261 0088 00300140 		.word	1073819648
 262 008c 00000240 		.word	1073872896
 263 0090 00180240 		.word	1073879040
 264              		.cfi_endproc
 265              	.LFE142:
 267              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 268              		.align	1
 269              		.global	HAL_SPI_MspDeInit
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 273              		.fpu fpv5-d16
 275              	HAL_SPI_MspDeInit:
 276              	.LVL8:
 277              	.LFB143:
 102:../Core/Src/spi.c **** 
 103:../Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 104:../Core/Src/spi.c **** {
 278              		.loc 1 104 1 is_stmt 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 0
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282              		.loc 1 104 1 is_stmt 0 view .LVU85
 283 0000 08B5     		push	{r3, lr}
 284              	.LCFI5:
 285              		.cfi_def_cfa_offset 8
 286              		.cfi_offset 3, -8
 287              		.cfi_offset 14, -4
 105:../Core/Src/spi.c **** 
 106:../Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 288              		.loc 1 106 3 is_stmt 1 view .LVU86
 289              		.loc 1 106 15 is_stmt 0 view .LVU87
 290 0002 0268     		ldr	r2, [r0]
 291              		.loc 1 106 5 view .LVU88
 292 0004 094B     		ldr	r3, .L17
 293 0006 9A42     		cmp	r2, r3
 294 0008 00D0     		beq	.L16
 295              	.LVL9:
 296              	.L13:
 107:../Core/Src/spi.c ****   {
 108:../Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 109:../Core/Src/spi.c **** 
 110:../Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 111:../Core/Src/spi.c ****     /* Peripheral clock disable */
 112:../Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 113:../Core/Src/spi.c **** 
 114:../Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 115:../Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 116:../Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 117:../Core/Src/spi.c ****     PG11     ------> SPI1_SCK
 118:../Core/Src/spi.c ****     */
 119:../Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 120:../Core/Src/spi.c **** 
 121:../Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOG, GPIO_PIN_11);
 122:../Core/Src/spi.c **** 
 123:../Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 124:../Core/Src/spi.c **** 
ARM GAS  /tmp/ccUEJcA4.s 			page 9


 125:../Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 126:../Core/Src/spi.c ****   }
 127:../Core/Src/spi.c **** }
 297              		.loc 1 127 1 view .LVU89
 298 000a 08BD     		pop	{r3, pc}
 299              	.LVL10:
 300              	.L16:
 112:../Core/Src/spi.c **** 
 301              		.loc 1 112 5 is_stmt 1 view .LVU90
 302 000c 084A     		ldr	r2, .L17+4
 303 000e 536C     		ldr	r3, [r2, #68]
 304 0010 23F48053 		bic	r3, r3, #4096
 305 0014 5364     		str	r3, [r2, #68]
 119:../Core/Src/spi.c **** 
 306              		.loc 1 119 5 view .LVU91
 307 0016 C021     		movs	r1, #192
 308 0018 0648     		ldr	r0, .L17+8
 309              	.LVL11:
 119:../Core/Src/spi.c **** 
 310              		.loc 1 119 5 is_stmt 0 view .LVU92
 311 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 312              	.LVL12:
 121:../Core/Src/spi.c **** 
 313              		.loc 1 121 5 is_stmt 1 view .LVU93
 314 001e 4FF40061 		mov	r1, #2048
 315 0022 0548     		ldr	r0, .L17+12
 316 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 317              	.LVL13:
 318              		.loc 1 127 1 is_stmt 0 view .LVU94
 319 0028 EFE7     		b	.L13
 320              	.L18:
 321 002a 00BF     		.align	2
 322              	.L17:
 323 002c 00300140 		.word	1073819648
 324 0030 00380240 		.word	1073887232
 325 0034 00000240 		.word	1073872896
 326 0038 00180240 		.word	1073879040
 327              		.cfi_endproc
 328              	.LFE143:
 330              		.global	hspi1
 331              		.section	.bss.hspi1,"aw",%nobits
 332              		.align	2
 333              		.set	.LANCHOR0,. + 0
 336              	hspi1:
 337 0000 00000000 		.space	100
 337      00000000 
 337      00000000 
 337      00000000 
 337      00000000 
 338              		.text
 339              	.Letext0:
 340              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 341              		.file 3 "../Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 342              		.file 4 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 343              		.file 5 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 344              		.file 6 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 345              		.file 7 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spi.h"
ARM GAS  /tmp/ccUEJcA4.s 			page 10


 346              		.file 8 "../Core/Inc/main.h"
 347              		.file 9 "../Core/Inc/spi.h"
ARM GAS  /tmp/ccUEJcA4.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccUEJcA4.s:17     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccUEJcA4.s:25     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccUEJcA4.s:105    .text.MX_SPI1_Init:0000000000000044 $d
     /tmp/ccUEJcA4.s:111    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccUEJcA4.s:118    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccUEJcA4.s:261    .text.HAL_SPI_MspInit:0000000000000088 $d
     /tmp/ccUEJcA4.s:268    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccUEJcA4.s:275    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccUEJcA4.s:323    .text.HAL_SPI_MspDeInit:000000000000002c $d
     /tmp/ccUEJcA4.s:336    .bss.hspi1:0000000000000000 hspi1
     /tmp/ccUEJcA4.s:332    .bss.hspi1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
