Abdel-Malek, H. L. and Hassan, A.-K. S. O. 1991. The ellipsoidal technique for design centering and region approximation. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 10, 8, 1006--1014.
Colleran, D. M., Portmann, C., Hassibi, A., Crusius, C., Mohan, S. S., Boyd, S., Lee, T. H., and Hershenson, M. D. M. 2003. Optimization of phase-locked loop circuits via geometric programming. In Proceedings of the Custom Integrated Circuits Conference. 377--380.
Tom Eeckelaert , Trent McConaghy , Georges Gielen, Efficient Multiobjective Synthesis of Analog Circuits using Hierarchical Pareto-Optimal Performance Hypersurfaces, Proceedings of the conference on Design, Automation and Test in Europe, p.1070-1075, March 07-11, 2005[doi>10.1109/DATE.2005.129]
Eric Felt , Stefano Zanella , Carlo Guardiani , Alberto Sangiovanni-Vincentelli, Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.374-380, November 10-14, 1996, San Jose, California, USA
Tomohiro Fujita , Ken-ichi Okada , Hiroaki Fujita , Hidetoshi Onodera , Keikichi Tamaru, A method for linking process-level variability to system performances, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.547-552, January 2000, Yokohama, Japan[doi>10.1145/368434.368785]
Helmut E. Graeb, Analog Design Centering and Sizing, Springer Publishing Company, Incorporated, 2007
H. Graeb , S. Zizala , J. Eckmueller , K. Antreich, The sizing rules method for analog integrated circuit design, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Chenjie Gu , Jaijeet Roychowdhury, An efficient, fully nonlinear, variability-aware non-Monte-Carlo yield estimation procedure with applications to SRAM cells and ring oscillators, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Carlo Gaurdiani , Sharad Saxena , Patrick McNamara , Phillip Schumaker , Dale Coder, An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects, Proceedings of the 37th Annual Design Automation Conference, p.15-18, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337302]
Jolliffe, I. 2005. Principal Component Analysis. Wiley.
Kress, R. 1998. Numerical Analysis. Springer.
Chin-Cheng Kuo , Meng-Jung Lee , Chien-Nan Liu , Ching-Ji Huang, Fast statistical analysis of process variation effects using accurate PLL behavioral models, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.56 n.6, p.1160-1172, June 2009[doi>10.1109/TCSI.2008.2008502]
X. Li , P. Gopalakrishnan , Y. Xu , L. T. Pileggi, Robust Analog/RF Circuit Design With Projection-Based Performance Modeling, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.1, p.2-15, January 2007[doi>10.1109/TCAD.2006.882513]
Xin Li , Jiayong Le , L. T. Pileggi , A. Strojwas, Projection-based performance modeling for inter/intra-die variations, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.721-727, November 06-10, 2005, San Jose, CA
Xin Li , Yaping Zhan , L. T. Pileggi, Quadratic StatisticalApproximation for Parametric Yield Estimation of Analog/RF Integrated Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.5, p.831-843, May 2008[doi>10.1109/TCAD.2008.917582]
G. Van der Plas , G. Debyser , F. Leyn , K. Lampaert , J. Vandenbussche , G. G.E. Gielen , W. Sansen , P. Veselinovic , D. Leenarts, AMGIE-A synthesis environment for CMOS analog integrated circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.9, p.1037-1058, November 2006[doi>10.1109/43.945301]
R. Phelps , M. Krasnicki , R. A. Rutenbar , L. R. Carley , J. R. Hellums, Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.6, p.703-717, November 2006[doi>10.1109/43.848091]
Rutenbar, R. A., Gielen, G. E., and Roychowdhury, J. 2007. Hierarchical modeling, optimization, and synthesis for system-level analog and rf designs. Proc. IEEE 95, 3, 640--668.
Sapatnekar, S. S., Vaidya, P. M., and Kang, S.-M. 1994. Convexity-Based algorithms for design centering. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 13, 12, 1536--1549.
Frank Schenkel , Michael Pronath , Stephen Zizala , Robert Schwencker , Helmut Graeb , Kurt Antreich, Mismatch analysis and direct yield optimization by specwise linearization and feasibility-guided search, Proceedings of the 38th annual Design Automation Conference, p.858-863, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379079]
B. De Smedt , G. G.E. Gielen, WATSON: design space boundary exploration and model generation for analog and RFIC design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.2, p.213-224, November 2006[doi>10.1109/TCAD.2002.806598]
G. Stehr , H. E. Graeb , K. J. Antreich, Analog Performance Space Exploration by Normal-Boundary Intersection and by Fourierâ€“Motzkin Elimination, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.10, p.1733-1748, October 2007[doi>10.1109/TCAD.2007.895756]
Stehr, G., Graeb, H., and Antreich, K. 2003. Feasibility regions and their significance to the hierarchical optimization of analog and mixed-signal systems. Int. Series Numer. Math. 146, 167--184.
Saurabh K. Tiwary , Pragati K. Tiwary , Rob A. Rutenbar, Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146921]
Vidigal, L. M. and Director, S. W. 1982. A design centering algorithm for nonconvex regions of acceptability. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 1, 1, 13--24.
Guo Yu , Peng Li, Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Yu, G. and Li, P. 2007b. Efficient look-up-table-based modeling for robust design of sigma-delta ADCs. IEEE Trans. Circ. Syst. Regular Papers 54, 1513--1528.
Jun Zou , Daniel Mueller , Helmut Graeb , Ulf Schlichtmann, A CPPLL hierarchical optimization methodology considering jitter, power and locking time, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146919]
