[Inputs]
clk
rst
ex_wreg
ex_whilo
ex_cp0_reg_we
=ex_wd[4:0]=
=ex_wdata[31:0]=
=ex_hi[31:0]=
=ex_lo[31:0]=
=ex_aluop[5:0]=
=ex_mem_addr[31:0]=
=ex_reg2[31:0]=
=ex_cp0_reg_write_addr[4:0]=
=ex_cp0_reg_data[31:0]=
[Outputs]
mem_cp0_reg_we
mem_wreg
mem_whilo
=mem_cp0_reg_write_addr[4:0]=
=mem_cp0_reg_data[31:0]=
=mem_wd[4:0]=
=mem_wdata[31:0]=
=mem_hi[31:0]=
=mem_lo[31:0]=
=mem_aluop[5:0]=
=mem_mem_addr[31:0]=
=mem_reg2[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel EX_MEM

