#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr  6 16:20:31 2023
# Process ID: 16780
# Current directory: C:/Users/kbastola1/Desktop/Gray_Code_Counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17944 C:\Users\kbastola1\Desktop\Gray_Code_Counter\Gray_Code_Counter.xpr
# Log file: C:/Users/kbastola1/Desktop/Gray_Code_Counter/vivado.log
# Journal file: C:/Users/kbastola1/Desktop/Gray_Code_Counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 798.297 ; gain = 169.004
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.srcs/constrs_1/new/Gray_Code_counter_constrain.xdc]
Finished Parsing XDC File [C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.srcs/constrs_1/new/Gray_Code_counter_constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1175.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.313 ; gain = 447.238
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1996.082 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1996.082 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1996.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Gray_Code_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Gray_Code_simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.srcs/sources_1/new/grayCode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'grayCode'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.sim/sim_1/behav/xsim'
"xelab -wto 9e7cfe53670e42dab354c8380c81c751 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Gray_Code_simulation_behav xil_defaultlib.Gray_Code_simulation -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9e7cfe53670e42dab354c8380c81c751 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Gray_Code_simulation_behav xil_defaultlib.Gray_Code_simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture boolean_function of entity xil_defaultlib.FrequencyDivider [frequencydivider_default]
Compiling architecture behavioral of entity xil_defaultlib.grayCode [graycode_default]
Compiling architecture bench of entity xil_defaultlib.gray_code_simulation
Built simulation snapshot Gray_Code_simulation_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.sim/sim_1/behav/xsim/xsim.dir/Gray_Code_simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.sim/sim_1/behav/xsim/xsim.dir/Gray_Code_simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr  6 16:25:00 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  6 16:25:00 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Gray_Code_simulation_behav -key {Behavioral:sim_1:Functional:Gray_Code_simulation} -tclbatch {Gray_Code_simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Gray_Code_simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Gray_Code_simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2290.641 ; gain = 18.113
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr  6 16:29:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.runs/synth_1/runme.log
[Thu Apr  6 16:29:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified
2. Failed to delete one or more files in run directory C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr  6 16:30:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.runs/synth_1/runme.log
[Thu Apr  6 16:30:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr  6 16:32:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709233A
set_property PROGRAM.FILE {C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.runs/impl_1/grayCode.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.runs/impl_1/grayCode.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/kbastola1/Desktop/Gray_Code_Counter/Gray_Code_Counter.runs/impl_1/grayCode.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  6 16:43:39 2023...
