{
  "comments": [
    {
      "key": {
        "uuid": "6940f97e_47ba4998",
        "filename": "plat/nvidia/tegra/soc/t194/plat_setup.c",
        "patchSetId": 2
      },
      "lineNbr": 318,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-08-26T10:46:41Z",
      "side": 1,
      "message": "From Arm ARM:\n\"ACTLR_EL1 is a 64-bit register.\"\n\"ACTLR_EL2 is a 64-bit register\"\n\"ACTLR_EL3 is a 64-bit register\"\n,in that case 0ULL should be used.",
      "revId": "02de031a80264881d97658f8fd44e30373e33849",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    }
  ]
}