

================================================================
== Vitis HLS Report for 'fftStage_5'
================================================================
* Date:           Mon Nov 28 16:40:17 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.083 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                                                                                                                               |                                                                                                                                                              |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                                                                            Instance                                                                           |                                                                            Module                                                                            |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_U0  |fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_s  |        ?|        ?|         ?|         ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
        |convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_U0                                                     |convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_s                                                     |       34|       34|  0.680 us|  0.680 us|   34|   34|                                        no|
        |digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_U0                                                                                       |digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s                                                                                       |       66|       68|  1.320 us|  1.360 us|   66|   68|                                        no|
        +---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|     495|     330|    -|
|Instance         |        0|     -|     430|    1621|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     925|    1953|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                                                            Instance                                                                           |                                                                            Module                                                                            | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_U0                                                     |convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_s                                                     |        0|   0|   10|  453|    0|
    |digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_U0                                                                                       |digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s                                                                                       |        0|   0|  245|  733|    0|
    |fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_U0  |fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_s  |        0|   0|  175|  435|    0|
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                                                                                          |                                                                                                                                                              |        0|   0|  430| 1621|    0|
    +---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------------+---------+----+----+-----+------+-----+---------+
    |               Name               | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------------+---------+----+----+-----+------+-----+---------+
    |fftOutData_local2_V_M_imag_V_0_U  |        0|  99|   0|    -|     8|   27|      216|
    |fftOutData_local2_V_M_imag_V_1_U  |        0|  99|   0|    -|     8|   27|      216|
    |fftOutData_local2_V_M_real_V_0_U  |        0|  99|   0|    -|     8|   27|      216|
    |fftOutData_local2_V_M_real_V_1_U  |        0|  99|   0|    -|     8|   27|      216|
    |fftOutData_local_U                |        0|  99|   0|    -|     8|  128|     1024|
    +----------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                             |        0| 495|   0|    0|    40|  236|     1888|
    +----------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|fftOutData_local2_dout          |   in|  128|     ap_fifo|        fftOutData_local2|       pointer|
|fftOutData_local2_empty_n       |   in|    1|     ap_fifo|        fftOutData_local2|       pointer|
|fftOutData_local2_read          |  out|    1|     ap_fifo|        fftOutData_local2|       pointer|
|p_fftOutData_0_0_0_0_0_din      |  out|   27|     ap_fifo|   p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_0_full_n   |   in|    1|     ap_fifo|   p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_0_write    |  out|    1|     ap_fifo|   p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_01_din     |  out|   27|     ap_fifo|  p_fftOutData_0_0_0_0_01|       pointer|
|p_fftOutData_0_0_0_0_01_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_0_0_0_01|       pointer|
|p_fftOutData_0_0_0_0_01_write   |  out|    1|     ap_fifo|  p_fftOutData_0_0_0_0_01|       pointer|
|p_fftOutData_0_1_0_0_0_din      |  out|   27|     ap_fifo|   p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_0_full_n   |   in|    1|     ap_fifo|   p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_0_write    |  out|    1|     ap_fifo|   p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_02_din     |  out|   27|     ap_fifo|  p_fftOutData_0_1_0_0_02|       pointer|
|p_fftOutData_0_1_0_0_02_full_n  |   in|    1|     ap_fifo|  p_fftOutData_0_1_0_0_02|       pointer|
|p_fftOutData_0_1_0_0_02_write   |  out|    1|     ap_fifo|  p_fftOutData_0_1_0_0_02|       pointer|
|ap_clk                          |   in|    1|  ap_ctrl_hs|               fftStage.5|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|               fftStage.5|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|               fftStage.5|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|               fftStage.5|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|               fftStage.5|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|               fftStage.5|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|               fftStage.5|  return value|
+--------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%fftOutData_local = alloca i64 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:1105]   --->   Operation 7 'alloca' 'fftOutData_local' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fftOutData_local2_V_M_real_V_0 = alloca i64 1"   --->   Operation 8 'alloca' 'fftOutData_local2_V_M_real_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 8> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%fftOutData_local2_V_M_real_V_1 = alloca i64 1"   --->   Operation 9 'alloca' 'fftOutData_local2_V_M_real_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 8> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%fftOutData_local2_V_M_imag_V_0 = alloca i64 1"   --->   Operation 10 'alloca' 'fftOutData_local2_V_M_imag_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 8> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%fftOutData_local2_V_M_imag_V_1 = alloca i64 1"   --->   Operation 11 'alloca' 'fftOutData_local2_V_M_imag_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 8> <FIFO>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln1117 = call void @fftStageKernelLastStageS2S<64, 2, 1, 1, 0, 1, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >, i128 %fftOutData_local2, i128 %fftOutData_local" [../fixed/vitis_fft/hls_ssr_fft.hpp:1117]   --->   Operation 12 'call' 'call_ln1117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln1117 = call void @fftStageKernelLastStageS2S<64, 2, 1, 1, 0, 1, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >, i128 %fftOutData_local2, i128 %fftOutData_local" [../fixed/vitis_fft/hls_ssr_fft.hpp:1117]   --->   Operation 13 'call' 'call_ln1117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln1120 = call void @convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >, i128 %fftOutData_local, i27 %fftOutData_local2_V_M_real_V_0, i27 %fftOutData_local2_V_M_real_V_1, i27 %fftOutData_local2_V_M_imag_V_0, i27 %fftOutData_local2_V_M_imag_V_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:1120]   --->   Operation 14 'call' 'call_ln1120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln1120 = call void @convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >, i128 %fftOutData_local, i27 %fftOutData_local2_V_M_real_V_0, i27 %fftOutData_local2_V_M_real_V_1, i27 %fftOutData_local2_V_M_imag_V_0, i27 %fftOutData_local2_V_M_imag_V_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:1120]   --->   Operation 15 'call' 'call_ln1120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln1123 = call void @digitReversedDataReOrder<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >, i27 %fftOutData_local2_V_M_real_V_0, i27 %fftOutData_local2_V_M_real_V_1, i27 %fftOutData_local2_V_M_imag_V_0, i27 %fftOutData_local2_V_M_imag_V_1, i27 %p_fftOutData_0_0_0_0_0, i27 %p_fftOutData_0_0_0_0_01, i27 %p_fftOutData_0_1_0_0_0, i27 %p_fftOutData_0_1_0_0_02" [../fixed/vitis_fft/hls_ssr_fft.hpp:1123]   --->   Operation 16 'call' 'call_ln1123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12"   --->   Operation 21 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local2, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i128 %fftOutData_local, i128 %fftOutData_local"   --->   Operation 24 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln1105 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615" [../fixed/vitis_fft/hls_ssr_fft.hpp:1105]   --->   Operation 25 'specmemcore' 'specmemcore_ln1105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local2_OC_V_OC_M_real_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i27 %fftOutData_local2_V_M_real_V_0, i27 %fftOutData_local2_V_M_real_V_0"   --->   Operation 27 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutData_local2_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local2_OC_V_OC_M_real_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i27 %fftOutData_local2_V_M_real_V_1, i27 %fftOutData_local2_V_M_real_V_1"   --->   Operation 29 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutData_local2_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local2_OC_V_OC_M_imag_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i27 %fftOutData_local2_V_M_imag_V_0, i27 %fftOutData_local2_V_M_imag_V_0"   --->   Operation 31 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutData_local2_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutData_local2_OC_V_OC_M_imag_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i27 %fftOutData_local2_V_M_imag_V_1, i27 %fftOutData_local2_V_M_imag_V_1"   --->   Operation 33 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutData_local2_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln1111 = specmemcore void @_ssdm_op_SpecMemCore, i27 %fftOutData_local2_V_M_real_V_0, i27 %fftOutData_local2_V_M_real_V_1, i27 %fftOutData_local2_V_M_imag_V_0, i27 %fftOutData_local2_V_M_imag_V_1, i64 666, i64 9, i64 18446744073709551615" [../fixed/vitis_fft/hls_ssr_fft.hpp:1111]   --->   Operation 35 'specmemcore' 'specmemcore_ln1111' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln1123 = call void @digitReversedDataReOrder<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >, i27 %fftOutData_local2_V_M_real_V_0, i27 %fftOutData_local2_V_M_real_V_1, i27 %fftOutData_local2_V_M_imag_V_0, i27 %fftOutData_local2_V_M_imag_V_1, i27 %p_fftOutData_0_0_0_0_0, i27 %p_fftOutData_0_0_0_0_01, i27 %p_fftOutData_0_1_0_0_0, i27 %p_fftOutData_0_1_0_0_02" [../fixed/vitis_fft/hls_ssr_fft.hpp:1123]   --->   Operation 36 'call' 'call_ln1123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln1125 = ret" [../fixed/vitis_fft/hls_ssr_fft.hpp:1125]   --->   Operation 37 'ret' 'ret_ln1125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftOutData_local2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fftOutData_local               (alloca              ) [ 0111111]
fftOutData_local2_V_M_real_V_0 (alloca              ) [ 0011111]
fftOutData_local2_V_M_real_V_1 (alloca              ) [ 0011111]
fftOutData_local2_V_M_imag_V_0 (alloca              ) [ 0011111]
fftOutData_local2_V_M_imag_V_1 (alloca              ) [ 0011111]
call_ln1117                    (call                ) [ 0000000]
call_ln1120                    (call                ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
specdataflowpipeline_ln0       (specdataflowpipeline) [ 0000000]
specmemcore_ln0                (specmemcore         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
empty                          (specchannel         ) [ 0000000]
specmemcore_ln1105             (specmemcore         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
empty_76                       (specchannel         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
empty_77                       (specchannel         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
empty_78                       (specchannel         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
empty_79                       (specchannel         ) [ 0000000]
specinterface_ln0              (specinterface       ) [ 0000000]
specmemcore_ln1111             (specmemcore         ) [ 0000000]
call_ln1123                    (call                ) [ 0000000]
ret_ln1125                     (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftOutData_local2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_fftOutData_0_0_0_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_fftOutData_0_0_0_0_01">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_fftOutData_0_1_0_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_fftOutData_0_1_0_0_02">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftStageKernelLastStageS2S<64, 2, 1, 1, 0, 1, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitReversedDataReOrder<64, 2, ap_fixed<27, 8, 5, 3, 0>, ap_fixed<27, 8, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2_OC_V_OC_M_real_OC_V_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2_OC_V_OC_M_real_OC_V_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2_OC_V_OC_M_imag_OC_V_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2_OC_V_OC_M_imag_OC_V_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="fftOutData_local_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="fftOutData_local2_V_M_real_V_0_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local2_V_M_real_V_0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="fftOutData_local2_V_M_real_V_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local2_V_M_real_V_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="fftOutData_local2_V_M_imag_V_0_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local2_V_M_imag_V_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="fftOutData_local2_V_M_imag_V_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fftOutData_local2_V_M_imag_V_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="128" slack="0"/>
<pin id="85" dir="0" index="2" bw="128" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1117/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="128" slack="2"/>
<pin id="92" dir="0" index="2" bw="27" slack="2"/>
<pin id="93" dir="0" index="3" bw="27" slack="2"/>
<pin id="94" dir="0" index="4" bw="27" slack="2"/>
<pin id="95" dir="0" index="5" bw="27" slack="2"/>
<pin id="96" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1120/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="27" slack="4"/>
<pin id="101" dir="0" index="2" bw="27" slack="4"/>
<pin id="102" dir="0" index="3" bw="27" slack="4"/>
<pin id="103" dir="0" index="4" bw="27" slack="4"/>
<pin id="104" dir="0" index="5" bw="27" slack="0"/>
<pin id="105" dir="0" index="6" bw="27" slack="0"/>
<pin id="106" dir="0" index="7" bw="27" slack="0"/>
<pin id="107" dir="0" index="8" bw="27" slack="0"/>
<pin id="108" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1123/5 "/>
</bind>
</comp>

<comp id="114" class="1005" name="fftOutData_local_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="128" slack="0"/>
<pin id="116" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="fftOutData_local "/>
</bind>
</comp>

<comp id="120" class="1005" name="fftOutData_local2_V_M_real_V_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="27" slack="2"/>
<pin id="122" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="fftOutData_local2_V_M_real_V_0 "/>
</bind>
</comp>

<comp id="126" class="1005" name="fftOutData_local2_V_M_real_V_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="27" slack="2"/>
<pin id="128" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="fftOutData_local2_V_M_real_V_1 "/>
</bind>
</comp>

<comp id="132" class="1005" name="fftOutData_local2_V_M_imag_V_0_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="27" slack="2"/>
<pin id="134" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="fftOutData_local2_V_M_imag_V_0 "/>
</bind>
</comp>

<comp id="138" class="1005" name="fftOutData_local2_V_M_imag_V_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="27" slack="2"/>
<pin id="140" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="fftOutData_local2_V_M_imag_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="98" pin=8"/></net>

<net id="117"><net_src comp="62" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="123"><net_src comp="66" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="129"><net_src comp="70" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="89" pin=3"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="135"><net_src comp="74" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="89" pin=4"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="98" pin=3"/></net>

<net id="141"><net_src comp="78" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="89" pin=5"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="98" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_fftOutData_0_0_0_0_0 | {5 6 }
	Port: p_fftOutData_0_0_0_0_01 | {5 6 }
	Port: p_fftOutData_0_1_0_0_0 | {5 6 }
	Port: p_fftOutData_0_1_0_0_02 | {5 6 }
 - Input state : 
	Port: fftStage.5 : fftOutData_local2 | {1 2 }
	Port: fftStage.5 : p_fftOutData_0_0_0_0_0 | {}
	Port: fftStage.5 : p_fftOutData_0_0_0_0_01 | {}
	Port: fftStage.5 : p_fftOutData_0_1_0_0_0 | {}
	Port: fftStage.5 : p_fftOutData_0_1_0_0_02 | {}
  - Chain level:
	State 1
		call_ln1117 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                                                                             Functional Unit                                                                            |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_fftStageKernelLastStageS2S_64_2_1_1_0_1_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_14_5_3_0_s_fu_82 |    0    |    0    |   203   |   325   |    0    |
|   call   |                           grp_convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_s_fu_89                          |    0    |    0    |    6    |   351   |    0    |
|          |                                            grp_digitReversedDataReOrder_64_2_ap_fixed_27_8_5_3_0_ap_fixed_27_8_5_3_0_s_fu_98                                           |    0    |  1.708  |   259   |   352   |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                                                                                                                        |    0    |  1.708  |   468   |   1028  |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|fftOutData_local2_V_M_imag_V_0_reg_132|   27   |
|fftOutData_local2_V_M_imag_V_1_reg_138|   27   |
|fftOutData_local2_V_M_real_V_0_reg_120|   27   |
|fftOutData_local2_V_M_real_V_1_reg_126|   27   |
|       fftOutData_local_reg_114       |   128  |
+--------------------------------------+--------+
|                 Total                |   236  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |   468  |  1028  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   236  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   704  |  1028  |    0   |
+-----------+--------+--------+--------+--------+--------+
