#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec 01 11:04:30 2016
# Process ID: 5516
# Current directory: C:/Users/Jay/Documents/Senior_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1152 C:\Users\Jay\Documents\Senior_Design\Senior_Design.xpr
# Log file: C:/Users/Jay/Documents/Senior_Design/vivado.log
# Journal file: C:/Users/Jay/Documents/Senior_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jay/Documents/Senior_Design/Senior_Design.xpr
update_compile_order -fileset sources_1
set_property -name {xsim.simulate.runtime} -value {1us} -objects [get_filesets sim_1]
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
restart
run 1000 ns
restart
run 650 ns
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
set_property flow {Vivado Implementation 2016} [get_runs impl_1]
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2016} -strategy {Vivado Implementation Defaults}
current_run [get_runs impl_2]
set_property target_language VHDL [current_project]
close [ open C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd w ]
add_files C:/Users/Jay/Documents/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
set_property -name {xsim.simulate.runtime} -value {10us} -objects [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
save_wave_config {C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
refresh_design
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Jay/Documents/Senior_Design/FIFO_tb_behav.wcfg
open_wave_config C:/Users/Jay/Documents/Senior_Design/LAnalyser_tb_behav.wcfg
source logic_analyser_tb.tcl
restart
run 100 us
run 130 us
refresh_design
refresh_design
close_sim
