{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622038990979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622038990980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 09:23:10 2021 " "Processing started: Wed May 26 09:23:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622038990980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1622038990980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyectocamara -c proyectocamara --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyectocamara -c proyectocamara --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1622038990980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1622038991803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1622038991803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram " "Found entity 1: buffer_ram" {  } { { "buffer_ram.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/buffer_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622039006642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622039006642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_cam.v 1 1 " "Found 1 design units, including 1 entities, in source file driver_cam.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_cam " "Found entity 1: driver_cam" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622039006646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622039006646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyectocamara.v 1 1 " "Found 1 design units, including 1 entities, in source file proyectocamara.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyectocamara " "Found entity 1: proyectocamara" {  } { { "proyectocamara.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/proyectocamara.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622039006649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622039006649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colors.v 1 1 " "Found 1 design units, including 1 entities, in source file colors.v" { { "Info" "ISGN_ENTITY_NAME" "1 colors " "Found entity 1: colors" {  } { { "colors.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/colors.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622039006653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622039006653 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "driver_cam driver_cam.v(63) " "Verilog HDL Parameter Declaration warning at driver_cam.v(63): Parameter Declaration in module \"driver_cam\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 63 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1622039006654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proyectocamara " "Elaborating entity \"proyectocamara\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1622039006720 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "X_clk proyectocamara.v(10) " "Output port \"X_clk\" at proyectocamara.v(10) has no driver" {  } { { "proyectocamara.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/proyectocamara.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1622039006721 "|proyectocamara"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reset proyectocamara.v(11) " "Output port \"reset\" at proyectocamara.v(11) has no driver" {  } { { "proyectocamara.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/proyectocamara.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1622039006721 "|proyectocamara"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWDN proyectocamara.v(12) " "Output port \"PWDN\" at proyectocamara.v(12) has no driver" {  } { { "proyectocamara.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/proyectocamara.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1622039006721 "|proyectocamara"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver_cam driver_cam:driver_cam " "Elaborating entity \"driver_cam\" for hierarchy \"driver_cam:driver_cam\"" {  } { { "proyectocamara.v" "driver_cam" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/proyectocamara.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622039006722 ""}
{ "Error" "EVRFX_VERI_MULTIEDGE_SIGNAL_IN_EVENT_CONTROL" "P_clk driver_cam.v(28) " "Verilog HDL Always Construct error at driver_cam.v(28): event control cannot test for both positive and negative edges of variable \"P_clk\"" {  } { { "driver_cam.v" "" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/driver_cam.v" 28 0 0 } }  } 0 10239 "Verilog HDL Always Construct error at %2!s!: event control cannot test for both positive and negative edges of variable \"%1!s!\"" 0 0 "Design Software" 0 -1 1622039006723 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "driver_cam:driver_cam " "Can't elaborate user hierarchy \"driver_cam:driver_cam\"" {  } { { "proyectocamara.v" "driver_cam" { Text "C:/Users/USER/Documents/2021-1/digital ll/proyecto camara/proyectocamara.v" 37 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1622039006724 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622039006765 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 26 09:23:26 2021 " "Processing ended: Wed May 26 09:23:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622039006765 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622039006765 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622039006765 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622039006765 ""}
