{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.707107",
   "Default View_TopLeft":"-460,-785",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1240 -y -150 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1240 -y -130 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x -270 -y -100 -defaultsOSRD
preplace inst multihart_ip_0 -pg 1 -lvl 3 -x 680 -y -710 -defaultsOSRD
preplace inst multihart_ip_1 -pg 1 -lvl 3 -x 680 -y -430 -defaultsOSRD
preplace inst multihart_ip_2 -pg 1 -lvl 3 -x 680 -y -150 -defaultsOSRD
preplace inst multihart_ip_3 -pg 1 -lvl 3 -x 680 -y 130 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 680 -y -570 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 3 -x 680 -y -290 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 3 -x 680 -y -10 -defaultsOSRD
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 3 -x 680 -y 270 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1090 -y -610 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 1090 -y -340 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 4 -x 1090 -y -60 -defaultsOSRD
preplace inst blk_mem_gen_3 -pg 1 -lvl 4 -x 1090 -y 200 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 190 -y -150 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 190 -y 330 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 -470 10 -40 -590 400
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 1 -70 -50n
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 -30 -580 430
preplace netloc processing_system7_0_DDR 1 1 4 -50 230 370 390 930 -150 N
preplace netloc processing_system7_0_FIXED_IO 1 1 4 -70 -570 390 400 950 -130 N
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 370 -730n
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 410 -590n
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 450 -450n
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 460 -310n
preplace netloc axi_interconnect_0_M04_AXI 1 2 1 480 -170n
preplace netloc axi_interconnect_0_M05_AXI 1 2 1 460 -120n
preplace netloc axi_interconnect_0_M06_AXI 1 2 1 450 -100n
preplace netloc axi_interconnect_0_M07_AXI 1 2 1 410 -80n
preplace netloc axi_bram_ctrl_3_BRAM_PORTA 1 3 1 960 210n
preplace netloc multihart_ip_3_ip_data_ram_PORTA 1 3 1 920 130n
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 3 1 940 -50n
preplace netloc multihart_ip_2_ip_data_ram_PORTA 1 3 1 920 -150n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 3 1 950 -330n
preplace netloc multihart_ip_1_ip_data_ram_PORTA 1 3 1 950 -430n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 950 -600n
preplace netloc multihart_ip_0_ip_data_ram_PORTA 1 3 1 950 -710n
preplace netloc multihart_ip_0_m_axi_gmem 1 1 3 -20 -560 470J 350 910
preplace netloc multihart_ip_1_m_axi_gmem 1 1 3 -10 -550 420J 360 900
preplace netloc multihart_ip_2_m_axi_gmem 1 1 3 0 -540 440J 370 890
preplace netloc multihart_ip_3_m_axi_gmem 1 1 3 10 -530 380J 380 880
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 -60 -390n
levelinfo -pg 1 -490 -270 190 680 1090 1240
pagesize -pg 1 -db -bbox -sgen -490 -790 1360 430
"
}
{
   "da_clkrst_cnt":"14",
   "da_ps7_cnt":"1"
}
