// Seed: 457280645
module module_0 #(
    parameter id_3 = 32'd40,
    parameter id_5 = 32'd26
) (
    input id_1,
    output id_2,
    output logic _id_3,
    input logic id_4,
    output logic _id_5
);
  assign id_2 = 1 ^ id_4[id_3 : id_5];
  logic id_6 = 1'b0;
  logic id_7;
  type_17(
      id_4 & 1 & {1{id_5}} & 1'b0, id_6, 1, 1 + 1
  );
  logic id_8;
  assign id_5 = 1'h0;
  logic id_9;
  logic id_10, id_11;
endmodule
