// Seed: 3864469359
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output tri id_10,
    input wire id_11,
    output wire id_12,
    output tri1 id_13,
    output supply1 id_14,
    output tri1 id_15,
    output supply1 id_16,
    input uwire id_17
);
  wire id_19;
endmodule
module module_1 #(
    parameter id_1 = 32'd50
) (
    input wor id_0,
    input wire _id_1,
    input uwire id_2,
    output supply1 id_3
);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_8 = 0;
  logic [-1 : id_1] id_5;
  ;
endmodule
