// Seed: 4137418329
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6
);
  always @(negedge id_3) begin
    id_6 <= id_3 - id_0;
    if (1) begin
      id_2 <= id_4;
      id_6 <= 1;
      SystemTFIdentifier;
      if (1) begin
        id_6 <= 1'h0;
      end else begin
        if (id_5 !== id_3) if ((id_3 && 1 == id_4) && id_5) id_6 <= id_4;
      end
    end else id_2 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  assign id_1 = 1'b0;
  logic id_7 = id_4;
endmodule
