# vsim -coverage -l halt_check.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit halt_check.ucdb; log -r /*;run -all" 
# Start time: 18:04:45 on Apr 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_bench(fast)
# coverage save -onexit halt_check.ucdb
#  log -r /*
# run -all
# 
# =====================================================================
# ============================HALT CHECK============================
# =====================================================================
# 
# 	
# ***************Check value of halt_ack****************
# 	
# ***************When dbg_mode=0 and halt_req=1****************
# -------------------------------------------------------------------
# t=        100 [WRITE] : addr=01c wdata=00000001 pstrb=4'b1111
# t=        148 [READ]  : addr=01c rdata=00000001
# t=        148 ==> PASS: addr=01c Exp=  00000001  Actual=00000001
# 	
# ***************When dbg_mode=1 and halt_req=1****************
# -------------------------------------------------------------------
# t=        160 [WRITE] : addr=01c wdata=00000001 pstrb=4'b1111
# t=        208 [READ]  : addr=01c rdata=00000001
# t=        208 ==> PASS: addr=01c Exp=  00000001  Actual=00000001
# t=        262 [READ]  : addr=01c rdata=00000003
# t=        262 ==> PASS: addr=01c Exp=  00000003  Actual=00000003
# 	
# ***************When dbg_mode=1 and halt_req=0****************
# -------------------------------------------------------------------
# t=        274 [WRITE] : addr=01c wdata=00000000 pstrb=4'b1111
# t=        352 [READ]  : addr=01c rdata=00000000
# t=        352 ==> PASS: addr=01c Exp=  00000000  Actual=00000000
# 	
# ***************Check counter halted and resumed****************
# -------------------------------------------------------------------
# t=        364 [WRITE] : addr=000 wdata=00000203 pstrb=4'b1111
# t=       1012 [READ]  : addr=004 rdata=0000001a
# t=       1036 [READ]  : addr=008 rdata=00000000
# -------------------------------------------------------------------
# t=       1036 [WRITE] : addr=01c wdata=00000001 pstrb=4'b1111
# t=       1684 [READ]  : addr=004 rdata=0000001c
# t=       1708 [READ]  : addr=008 rdata=00000000
# t=       2332 [READ]  : addr=004 rdata=0000001c
# t=       2356 [READ]  : addr=008 rdata=00000000
# PASS. Counter increments normally when timer_en & dbg_mode is HIGH; and STOP when both dbg_mode & halt_req are asserted
# Deassert halt_req
# -------------------------------------------------------------------
# t=       2356 [WRITE] : addr=01c wdata=00000000 pstrb=4'b1111
# Continue counting
# t=       3004 [READ]  : addr=004 rdata=00000036
# t=       3028 [READ]  : addr=008 rdata=00000000
# PASS. Counter is counting normally when halt_req is deasserted
# -------------------------------------------------------------------
# t=       3040 [WRITE] : addr=000 wdata=00000001 pstrb=4'b1111
# -------------------------------------------------------------------
# t=       3663 [WRITE] : addr=01c wdata=00000001 pstrb=4'b1111
# 
# =================================END=================================
# 
# Test_result PASSED
# ** Note: $finish    : ../tb/test_bench.v(68)
#    Time: 5287 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 18:04:46 on Apr 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
