<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys-sv</a></h3>
<pre class="test-failed">
description: continuous assignment with delay test
rc: 0 (means success: 1)
should_fail_because: Illegal to procedurally assign to wire, IEEE Table 10-1
tags: 10.3 uvm-req
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-10
top_module: 
type: simulation
mode: simulation
files: <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv</a>
defines: 
time_elapsed: 0.009s
ram usage: 9264 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpcp9qmida/run.sh
+ cat /tmpfs/tmp/tmpcp9qmida/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/tests/chapter-10  <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv</a>
+ antmicro-yosys -Q -T /tmpfs/tmp/tmpcp9qmida/scr.ys

-- Executing script file `/tmpfs/tmp/tmpcp9qmida/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv</a>
Parsing SystemVerilog input from `<a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv</a>&#39; to AST representation.
Generating RTLIL representation for module `\top&#39;.
Warning: wire &#39;\w&#39; is assigned in a block at <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html#l-14" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv:14</a>.2-14.15.
Successfully finished Verilog frontend.

</pre>
</body>