# (C) 2001-2013 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License Subscription 
# Agreement, Altera MegaCore Function License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


# TCL File Generated by Component Editor 13.0
# Mon Oct 08 09:14:45 PDT 2012
# DO NOT MODIFY


# 
# hps_h2flw_bridge_avalon "HPS H2F Bridge Avalon" v1.0
# null 2012.10.08.09:14:45
# 
# 

# 
# request TCL package from ACDS 12.1
# 
package require -exact qsys 12.1



# 
# module hps_clk_src
# 
# Just a dummy module use to become the clock and reset source
set_module_property NAME hps_clk_src
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property DISPLAY_NAME "HPS clk src"
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 

# 
# parameters
# 

# 
# display items
# 

# connection point reset_sink
# 
add_interface clk_reset reset start
set_interface_property clk_reset associatedClock clk
set_interface_property clk_reset synchronousEdges DEASSERT
set_interface_property clk_reset ENABLED true

add_interface_port clk_reset new_signal_13 reset output 1


# 
# connection point clock_sink
# 
add_interface clk clock start
set_interface_property clk clockRate 0
set_interface_property clk ENABLED true

add_interface_port clk new_signal_14 clk output 1
