// Seed: 965065723
module module_0 (
    output tri0 id_0,
    output wand id_1
);
  tri0 id_4;
  assign id_4 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input wire id_2,
    input tri id_3,
    output wire id_4,
    input uwire id_5,
    input wor id_6,
    input wor id_7,
    output tri1 id_8,
    input tri0 id_9,
    output wire id_10,
    output tri id_11,
    input tri0 id_12,
    output tri id_13,
    input uwire id_14
    , id_18,
    output tri1 id_15,
    input supply1 id_16
);
  assign id_4 = 1'b0;
  wire id_19;
  wire id_20;
  assign id_8 = id_9;
  wire id_21;
  wire id_22;
  module_0(
      id_8, id_10
  );
endmodule
