v 20070902 1
C 44100 40600 1 0 0 74574-1.sym
{
T 44400 44050 5 10 0 0 0 0 1
device=SN74LVC574ADW
T 45800 43900 5 10 1 1 0 6 1
refdes=U8
T 44400 44250 5 10 0 0 0 0 1
footprint=SO20W
}
C 54100 48200 1 0 0 7408-1.sym
{
T 54800 49100 5 10 0 0 0 0 1
device=SN74LVC08AD
T 54400 49100 5 10 1 1 0 0 1
refdes=U10
T 54800 50500 5 10 0 0 0 0 1
footprint=SO14
T 54100 48200 5 10 0 0 0 0 1
slot=2
}
C 54100 47000 1 0 0 7402-2.sym
{
T 54700 47900 5 10 0 0 0 0 1
device=SN74LVC02AD
T 54400 47900 5 10 1 1 0 0 1
refdes=U12
T 54700 49300 5 10 0 0 0 0 1
footprint=SO14
T 54100 47000 5 10 0 0 0 0 1
slot=2
}
N 54100 47300 53800 47300 4
N 53800 44500 53800 48900 4
N 53800 48900 54100 48900 4
N 55400 48700 56100 48700 4
{
T 55500 48800 5 10 1 1 0 1 1
netname=HP3VS
}
N 55400 47500 56100 47500 4
{
T 55500 47600 5 10 1 1 0 1 1
netname=LP3VS
}
N 54000 48500 54100 48500 4
N 54000 47700 54100 47700 4
C 51600 48200 1 0 0 7408-1.sym
{
T 51900 49100 5 10 1 1 0 0 1
refdes=U10
T 52300 49100 5 10 0 0 0 0 1
device=SN74LVC08AD
T 52300 50500 5 10 0 0 0 0 1
footprint=SO14
}
C 51600 47000 1 0 0 7402-2.sym
{
T 51900 47900 5 10 1 1 0 0 1
refdes=U12
T 52200 47900 5 10 0 0 0 0 1
device=SN74LVC02AD
T 52200 49300 5 10 0 0 0 0 1
footprint=SO14
}
N 51500 44700 51500 48500 4
N 51600 47300 51300 47300 4
N 51300 44900 51300 48900 4
N 51300 48900 51600 48900 4
N 52900 48700 53600 48700 4
{
T 53000 48800 5 10 1 1 0 1 1
netname=HP2VS
}
N 52900 47500 53600 47500 4
{
T 53000 47600 5 10 1 1 0 1 1
netname=LP2VS
}
N 51500 48500 51600 48500 4
N 51500 47700 51600 47700 4
C 49100 48200 1 0 0 7408-1.sym
{
T 49400 49100 5 10 1 1 0 0 1
refdes=U9
T 49800 49100 5 10 0 0 0 0 1
device=SN74LVC08AD
T 49800 50500 5 10 0 0 0 0 1
footprint=SO14
T 49100 48200 5 10 0 0 0 0 1
slot=4
}
C 49100 47000 1 0 0 7402-2.sym
{
T 49400 47900 5 10 1 1 0 0 1
refdes=U11
T 49700 47900 5 10 0 0 0 0 1
device=SN74LVC02AD
T 49700 49300 5 10 0 0 0 0 1
footprint=SO14
T 49100 47000 5 10 0 0 0 0 1
slot=4
}
N 49000 45100 49000 48500 4
N 49100 47300 48800 47300 4
N 48800 45300 48800 48900 4
N 48800 48900 49100 48900 4
N 50400 48700 51100 48700 4
{
T 50500 48800 5 10 1 1 0 1 1
netname=HP1VS
}
N 50400 47500 51100 47500 4
{
T 50500 47600 5 10 1 1 0 1 1
netname=LP1VS
}
N 49000 48500 49100 48500 4
N 49000 47700 49100 47700 4
C 46600 48200 1 0 0 7408-1.sym
{
T 46900 49100 5 10 1 1 0 0 1
refdes=U9
T 47300 49100 5 10 0 0 0 0 1
device=SN74LVC08AD
T 47300 50500 5 10 0 0 0 0 1
footprint=SO14
T 46600 48200 5 10 0 0 0 0 1
slot=3
}
C 46600 47000 1 0 0 7402-2.sym
{
T 46900 47900 5 10 1 1 0 0 1
refdes=U11
T 47200 47900 5 10 0 0 0 0 1
device=SN74LVC02AD
T 47200 49300 5 10 0 0 0 0 1
footprint=SO14
T 46600 47000 5 10 0 0 0 0 1
slot=3
}
N 46600 47300 46300 47300 4
N 46300 45700 46300 48900 4
N 46300 48900 46600 48900 4
N 47900 48700 48600 48700 4
{
T 48000 48800 5 10 1 1 0 1 1
netname=HP3VI
}
N 47900 47500 48600 47500 4
{
T 48000 47600 5 10 1 1 0 1 1
netname=LP3VI
}
N 46500 48500 46600 48500 4
N 46500 47700 46600 47700 4
C 44000 48200 1 0 0 7408-1.sym
{
T 44300 49100 5 10 1 1 0 0 1
refdes=U9
T 44700 49100 5 10 0 0 0 0 1
device=SN74LVC08AD
T 44700 50500 5 10 0 0 0 0 1
footprint=SO14
T 44000 48200 5 10 0 0 0 0 1
slot=2
}
C 44000 47000 1 0 0 7402-2.sym
{
T 44300 47900 5 10 1 1 0 0 1
refdes=U11
T 44600 47900 5 10 0 0 0 0 1
device=SN74LVC02AD
T 44600 49300 5 10 0 0 0 0 1
footprint=SO14
T 44000 47000 5 10 0 0 0 0 1
slot=2
}
N 43900 46100 43900 48500 4
N 44000 47300 43700 47300 4
N 43700 43200 43700 48900 4
N 43700 48900 44000 48900 4
N 45300 48700 46000 48700 4
{
T 45400 48800 5 10 1 1 0 1 1
netname=HP2VI
}
N 45300 47500 46000 47500 4
{
T 45400 47600 5 10 1 1 0 1 1
netname=LP2VI
}
N 43900 48500 44000 48500 4
N 43900 47700 44000 47700 4
C 41500 48200 1 0 0 7408-1.sym
{
T 41800 49100 5 10 1 1 0 0 1
refdes=U9
T 42200 49100 5 10 0 0 0 0 1
device=SN74LVC08AD
T 42200 50500 5 10 0 0 0 0 1
footprint=SO14
}
C 41500 47000 1 0 0 7402-2.sym
{
T 41800 47900 5 10 1 1 0 0 1
refdes=U11
T 42100 47900 5 10 0 0 0 0 1
device=SN74LVC02AD
T 42100 49300 5 10 0 0 0 0 1
footprint=SO14
}
N 41500 47300 41200 47300 4
N 41200 48900 41500 48900 4
N 42800 48700 43500 48700 4
{
T 42900 48800 5 10 1 1 0 1 1
netname=HP1VI
}
N 42800 47500 43500 47500 4
{
T 42900 47600 5 10 1 1 0 1 1
netname=LP1VI
}
N 41400 48500 41500 48500 4
N 41400 47700 41500 47700 4
N 41000 46500 41200 46500 4
{
T 40900 46500 5 10 1 1 0 7 1
netname=P1VI
}
N 41400 46500 46100 46500 4
N 41000 46100 43700 46100 4
{
T 40900 46100 5 10 1 1 0 7 1
netname=P2VI
}
N 43900 46100 46500 46100 4
N 41000 45700 46300 45700 4
{
T 40900 45700 5 10 1 1 0 7 1
netname=P3VI
}
N 41000 45300 48800 45300 4
{
T 40900 45300 5 10 1 1 0 7 1
netname=P1V
}
N 47100 45100 49000 45100 4
N 41000 44900 51300 44900 4
{
T 40900 44900 5 10 1 1 0 7 1
netname=P2V
}
N 47400 44700 51500 44700 4
N 41000 44500 53800 44500 4
{
T 40900 44500 5 10 1 1 0 7 1
netname=P3V
}
N 41200 43500 41200 48900 4
N 46100 43500 46100 46500 4
N 41400 46500 41400 48500 4
N 46100 43200 46500 43200 4
N 46500 43200 46500 46100 4
N 41200 43500 44100 43500 4
N 44100 43200 43700 43200 4
N 46500 46400 46500 48500 4
N 46500 46400 46800 46400 4
N 46800 46400 46800 42900 4
N 46800 42900 46100 42900 4
N 44100 42900 43400 42900 4
N 43400 42900 43400 45700 4
N 43100 45300 43100 42600 4
N 43100 42600 44100 42600 4
N 42800 44900 42800 42300 4
N 42800 42300 44100 42300 4
N 44100 42000 42500 42000 4
N 42500 42000 42500 44500 4
N 46100 42600 47100 42600 4
N 47100 42600 47100 45100 4
N 46100 42300 47400 42300 4
N 47400 42300 47400 44700 4
N 46100 42000 47700 42000 4
N 47700 42000 47700 44300 4
N 47700 44300 54000 44300 4
N 54000 44300 54000 48500 4
C 55200 43300 1 0 0 7408-1.sym
{
T 55900 44200 5 10 0 0 0 0 1
device=SN74LVC08AD
T 55500 44200 5 10 1 1 0 0 1
refdes=U10
T 55900 45600 5 10 0 0 0 0 1
footprint=SO14
T 55200 43300 5 10 0 0 0 0 1
slot=3
}
C 55200 42200 1 0 0 7408-1.sym
{
T 55900 43100 5 10 0 0 0 0 1
device=SN74LVC08AD
T 55500 43100 5 10 1 1 0 0 1
refdes=U10
T 55900 44500 5 10 0 0 0 0 1
footprint=SO14
T 55200 42200 5 10 0 0 0 0 1
slot=4
}
C 55200 43300 1 0 1 7402-2.sym
{
T 54600 44200 5 10 0 0 0 6 1
device=SN74LVC02AD
T 54900 44200 5 10 1 1 0 6 1
refdes=U12
T 54600 45600 5 10 0 0 0 6 1
footprint=SO14
T 55200 43300 5 10 0 0 0 0 1
slot=3
}
C 55200 42200 1 0 1 7402-2.sym
{
T 54600 43100 5 10 0 0 0 6 1
device=SN74LVC02AD
T 54900 43100 5 10 1 1 0 6 1
refdes=U12
T 54600 44500 5 10 0 0 0 6 1
footprint=SO14
T 55200 42200 5 10 0 0 0 0 1
slot=4
}
N 55200 44000 55200 42200 4
C 55100 41900 1 0 0 gnd-1.sym
C 49000 43300 1 0 1 capacitor-1.sym
{
T 48800 44000 5 10 0 0 0 6 1
device=CAPACITOR
T 48700 43800 5 10 1 1 0 6 1
refdes=C8
T 48800 44200 5 10 0 0 0 6 1
symversion=0.1
T 48400 43600 5 10 1 1 0 6 1
value=1uF
T 49000 43300 5 10 0 1 0 6 1
footprint=0603
T 49000 43300 5 10 0 1 0 6 1
spec=10WVDC X5R
}
C 49000 42500 1 0 1 capacitor-1.sym
{
T 48800 43200 5 10 0 0 0 6 1
device=CAPACITOR
T 48800 43000 5 10 1 1 0 6 1
refdes=C9
T 48800 43400 5 10 0 0 0 6 1
symversion=0.1
T 48400 42800 5 10 1 1 0 6 1
value=1uF
T 49000 42500 5 10 0 1 0 6 1
footprint=0603
T 49000 42500 5 10 0 1 0 6 1
spec=10WVDC X5R
}
C 49000 41700 1 0 1 capacitor-1.sym
{
T 48800 42400 5 10 0 0 0 6 1
device=CAPACITOR
T 48800 42200 5 10 1 1 0 6 1
refdes=C10
T 48800 42600 5 10 0 0 0 6 1
symversion=0.1
T 48400 42000 5 10 1 1 0 6 1
value=1uF
T 49000 41700 5 10 0 1 0 6 1
footprint=0603
T 49000 41700 5 10 0 1 0 6 1
spec=10WVDC X5R
}
C 48200 41600 1 0 1 gnd-1.sym
C 49200 43500 1 0 1 vcc-1.sym
N 48100 43500 48100 41900 4
N 49000 43500 49000 41900 4
C 49900 42900 1 0 1 capacitor-1.sym
{
T 49700 43600 5 10 0 0 0 6 1
device=CAPACITOR
T 49700 43400 5 10 1 1 0 6 1
refdes=C11
T 49700 43800 5 10 0 0 0 6 1
symversion=0.1
T 49400 43200 5 10 1 1 0 6 1
value=1uF
T 49900 42900 5 10 0 1 0 6 1
footprint=0603
T 49900 42900 5 10 0 1 0 6 1
spec=10WVDC X5R
}
C 49900 42100 1 0 1 capacitor-1.sym
{
T 49700 42800 5 10 0 0 0 6 1
device=CAPACITOR
T 49700 42600 5 10 1 1 0 6 1
refdes=C12
T 49700 43000 5 10 0 0 0 6 1
symversion=0.1
T 49400 42400 5 10 1 1 0 6 1
value=1uF
T 49900 42100 5 10 0 1 0 6 1
footprint=0603
T 49900 42100 5 10 0 1 0 6 1
spec=10WVDC X5R
}
C 50000 41900 1 0 1 gnd-1.sym
N 49900 43100 49900 42200 4
C 43800 41400 1 0 1 gnd-1.sym
N 43700 41700 44100 41700 4
N 44100 41700 44100 41100 4
T 40200 50400 9 25 1 0 0 0 1
Parallel Driver "Break Before Make" Logic
N 44100 40800 43400 40800 4
{
T 42800 40900 5 10 1 1 0 1 1
netname=Pdelay
}
C 40000 40000 0 0 0 Noqsi-title-B.sym
{
T 50000 40500 5 10 1 1 0 0 1
date=$Date$
T 53900 40500 5 10 1 1 0 0 1
rev=$Revision$
T 55400 40200 5 10 1 1 0 0 1
auth=$Author$
T 50200 40800 5 8 1 1 0 0 1
fname=$Source$
T 53200 41200 5 14 1 1 0 4 1
title=Sequencer State Machine
}
T 50500 40200 9 10 1 0 0 0 1
4
T 52000 40200 9 10 1 0 0 0 1
5
