# Verilog HDL code and Finite State Machine (FSM) for a simple ATM
Verilog HDL code and Finite State Machine (FSM) for a simple ATM


Creately project for the Finite State Machine:


