input 0 0 clk
input 1 0 mode
input 2 0 rst
init 3 0 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
init 4 1 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
init 5 2 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
init 6 3 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
init 7 4 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
init 8 5 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
init 9 6 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
init 10 7 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
init 11 8 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
init 12 9 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
init 13 0 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 14 1 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 15 2 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 16 3 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 17 4 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 18 5 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 19 6 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 20 7 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 21 8 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 22 9 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 23 10 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 24 11 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 25 12 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 26 13 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 27 14 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 28 15 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 29 16 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 30 17 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 31 18 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 32 19 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 33 20 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 34 21 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 35 22 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 36 23 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 37 24 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 38 25 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 39 26 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 40 27 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 41 28 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 42 29 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 43 30 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 44 31 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
init 45 0 dut.tb._witness_.anyinit_verific_i35_tb_counter_sv_48_1339
init 46 0 dut.tb._witness_.anyinit_verific_i54_tb_counter_sv_57_1353
latch 16 0 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
latch 17 1 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
latch 18 2 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
latch 19 3 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
latch 20 4 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
latch 21 5 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
latch 22 6 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
latch 23 7 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
latch 24 8 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
latch 25 9 dut.tb._witness_.anyinit_verific_dff_39_tb_counter_sv_54_1342
latch 26 0 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 27 1 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 28 2 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 29 3 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 30 4 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 31 5 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 32 6 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 33 7 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 34 8 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 35 9 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 36 10 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 37 11 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 38 12 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 39 13 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 40 14 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 41 15 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 42 16 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 43 17 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 44 18 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 45 19 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 46 20 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 47 21 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 48 22 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 49 23 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 50 24 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 51 25 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 52 26 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 53 27 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 54 28 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 55 29 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 56 30 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 57 31 dut.tb._witness_.anyinit_verific_dff_61_tb_counter_sv_64_1358
latch 58 0 dut.tb._witness_.anyinit_verific_i35_tb_counter_sv_48_1339
latch 59 0 dut.tb._witness_.anyinit_verific_i54_tb_counter_sv_57_1353
latch 60 0 cnt
latch 60 0 dut._130_
latch 60 0 dut._133_
latch 60 0 dut._136_
latch 60 0 dut._137_
latch 60 0 dut._144_
latch 60 0 dut._154_
latch 60 0 dut._161_
latch 60 0 dut._163_
latch 60 0 dut._164_
latch 60 0 dut._167_
latch 60 0 dut._168_
latch 60 0 dut._169_
latch 60 0 dut._214_.A
latch 60 0 dut._226_.A
latch 60 0 dut._235_.A
latch 60 0 dut._252_.A
latch 60 0 dut._259_.A
latch 60 0 dut._330_.B
latch 60 0 dut._346_.B
latch 60 0 dut._407_.B
latch 60 0 dut._450_.B
latch 60 0 dut._468_.B
latch 60 0 dut._486_.B
latch 60 0 dut._495_.B
latch 60 0 dut.cnt
latch 60 0 dut.cnt_reg[0].Q
latch 60 0 dut.tb.cnt
invlatch 61 1 cnt
invlatch 61 1 dut._162_
invlatch 61 0 dut._300_.A
invlatch 61 0 dut._361_.A
invlatch 61 0 dut._450_.A
invlatch 61 0 dut._495_.A
invlatch 61 1 dut.cnt
invlatch 61 0 dut.cnt_reg[1].Q
invlatch 61 1 dut.tb.cnt
invlatch 62 2 cnt
invlatch 62 0 dut._301_.A
invlatch 62 0 dut._368_.A
invlatch 62 0 dut._496_.B
invlatch 62 0 dut._508_.A
invlatch 62 2 dut.cnt
invlatch 62 0 dut.cnt_reg[2].Q
invlatch 62 2 dut.tb.cnt
invlatch 63 3 cnt
invlatch 63 3 dut._162_
invlatch 63 3 dut._164_
invlatch 63 0 dut._352_.A
invlatch 63 0 dut._452_.A
invlatch 63 0 dut._470_.A
invlatch 63 0 dut._496_.A
invlatch 63 3 dut.cnt
invlatch 63 0 dut.cnt_reg[3].Q
invlatch 63 3 dut.tb.cnt
latch 64 4 cnt
latch 64 4 dut._162_
latch 64 0 dut._184_.A
latch 64 0 dut._347_.B
latch 64 0 dut._369_.A
latch 64 0 dut._453_.A
latch 64 0 dut._499_.B
latch 64 0 dut._504_.A
latch 64 4 dut.cnt
latch 64 0 dut.cnt_reg[4].Q
latch 64 4 dut.tb.cnt
latch 65 5 cnt
latch 65 5 dut._162_
latch 65 0 dut._185_.A
latch 65 0 dut._362_.A
latch 65 0 dut._454_.A
latch 65 0 dut._499_.A
latch 65 5 dut.cnt
latch 65 0 dut.cnt_reg[5].Q
latch 65 5 dut.tb.cnt
invlatch 66 6 cnt
invlatch 66 6 dut._162_
invlatch 66 0 dut._186_.A
invlatch 66 0 dut._348_.B
invlatch 66 0 dut._370_.A
invlatch 66 0 dut._455_.A
invlatch 66 0 dut._500_.B
invlatch 66 0 dut._505_.A
invlatch 66 6 dut.cnt
invlatch 66 0 dut.cnt_reg[6].Q
invlatch 66 6 dut.tb.cnt
invlatch 67 7 cnt
invlatch 67 7 dut._162_
invlatch 67 0 dut._302_.A
invlatch 67 0 dut._363_.A
invlatch 67 0 dut._456_.A
invlatch 67 0 dut._500_.A
invlatch 67 7 dut.cnt
invlatch 67 0 dut.cnt_reg[7].Q
invlatch 67 7 dut.tb.cnt
invlatch 68 8 cnt
invlatch 68 8 dut._162_
invlatch 68 0 dut._303_.A
invlatch 68 0 dut._371_.A
invlatch 68 0 dut._457_.A
invlatch 68 0 dut._506_.A
invlatch 68 8 dut.cnt
invlatch 68 0 dut.cnt_reg[8].Q
invlatch 68 8 dut.tb.cnt
invlatch 69 9 cnt
invlatch 69 9 dut._162_
invlatch 69 0 dut._187_.A
invlatch 69 0 dut._458_.A
invlatch 69 9 dut.cnt
invlatch 69 0 dut.cnt_reg[9].Q
invlatch 69 9 dut.tb.cnt
invlatch 70 0 dut.tb.init
ninitff 71
