// Seed: 272631280
module module_0 (
    input wire id_0,
    input wand id_1,
    output tri0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    output tri1 id_5,
    input uwire id_6,
    output tri id_7,
    input wor id_8,
    output wand id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri id_12,
    output wor id_13,
    input supply1 id_14
    , id_18,
    input tri id_15,
    output supply1 id_16
);
  wire id_19;
  wire id_20;
  assign id_12 = id_18;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wand id_2,
    output wand id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    output tri1 id_7,
    output wire id_8,
    input supply1 id_9,
    output supply1 id_10
);
  wire id_12;
  module_0(
      id_5,
      id_4,
      id_8,
      id_5,
      id_7,
      id_7,
      id_5,
      id_7,
      id_1,
      id_8,
      id_0,
      id_1,
      id_3,
      id_7,
      id_0,
      id_0,
      id_3
  );
endmodule
