#-----------------------------------------------------------
# Webtalk v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul 24 11:34:43 2023
# Process ID: 13092
# Current directory: c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_basic_mst_active_pt_mem__slv_passive/behav/xsim
# Command line: wbtcv.exe -mode batch -source c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_basic_mst_active_pt_mem__slv_passive/behav/xsim/xsim.dir/axi_vip_0__exdes_basic_mst_active_pt_mem__slv_passive_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_basic_mst_active_pt_mem__slv_passive/behav/xsim/webtalk.log
# Journal file: c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_basic_mst_active_pt_mem__slv_passive/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_basic_mst_active_pt_mem__slv_passive/behav/xsim/xsim.dir/axi_vip_0__exdes_basic_mst_active_pt_mem__slv_passive_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_basic_mst_active_pt_mem__slv_passive/behav/xsim/xsim.dir/axi_vip_0__exdes_basic_mst_active_pt_mem__slv_passive_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jul 24 11:34:50 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 92.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 24 11:34:50 2023...
