//! x86_64 CPU state and core execution loop.

use std::cell::Cell;
use std::sync::atomic::Ordering;
use std::sync::atomic::{AtomicU64, AtomicUsize};
use std::sync::Arc;

#[cfg(feature = "trace")]
use crate::trace;

#[cfg(feature = "profiling")]
use crate::profiling;

/// Global tracker for current RIP (for debugging write watchpoints)
pub static CURRENT_RIP: AtomicU64 = AtomicU64::new(0);

/// Circular buffer of last 16 RIPs for debugging crashes
pub static RIP_HISTORY: [AtomicU64; 16] = [
    AtomicU64::new(0),
    AtomicU64::new(0),
    AtomicU64::new(0),
    AtomicU64::new(0),
    AtomicU64::new(0),
    AtomicU64::new(0),
    AtomicU64::new(0),
    AtomicU64::new(0),
    AtomicU64::new(0),
    AtomicU64::new(0),
    AtomicU64::new(0),
    AtomicU64::new(0),
    AtomicU64::new(0),
    AtomicU64::new(0),
    AtomicU64::new(0),
    AtomicU64::new(0),
];
pub static RIP_IDX: AtomicUsize = AtomicUsize::new(0);

/// Log an IF state transition with context (disabled for performance)
#[inline]
pub fn log_if_transition(_rip: u64, _old_if: bool, _new_if: bool, _source: &str) {
    // Disabled - IF flag logic verified working correctly
}

use vm_memory::GuestMemoryMmap;

use super::decoder::Decoder;
use super::flags;
use super::insn;
use super::mmu::Mmu;
use crate::cpu::{CpuState, Registers, SystemRegisters, VCpu, VcpuExit, X86_64CpuState};
use crate::error::{Error, Result};

/// x87 FPU state.
#[derive(Clone, Debug)]
pub struct FpuState {
    /// FPU control word (default 0x037F)
    pub control_word: u16,
    /// FPU status word (default 0x0000)
    pub status_word: u16,
    /// FPU tag word (default 0xFFFF - all empty)
    pub tag_word: u16,
    /// FPU data pointer
    pub data_ptr: u64,
    /// FPU instruction pointer
    pub instr_ptr: u64,
    /// FPU last opcode
    pub last_opcode: u16,
    /// FPU register stack (8 x 80-bit, stored as f64 for simplicity)
    pub st: [f64; 8],
    /// Top of stack pointer (0-7), stored in status word bits 11-13
    pub top: u8,
}

impl Default for FpuState {
    fn default() -> Self {
        FpuState {
            control_word: 0x037F, // Round to nearest, all exceptions masked, 64-bit precision
            status_word: 0x0000,
            tag_word: 0xFFFF, // All registers empty
            data_ptr: 0,
            instr_ptr: 0,
            last_opcode: 0,
            st: [0.0; 8],
            top: 0,
        }
    }
}

impl FpuState {
    /// Initialize FPU to default state (FINIT/FNINIT)
    pub fn init(&mut self) {
        self.control_word = 0x037F;
        self.status_word = 0x0000;
        self.tag_word = 0xFFFF;
        self.data_ptr = 0;
        self.instr_ptr = 0;
        self.last_opcode = 0;
        self.top = 0;
        // Note: register values are preserved, just tagged as empty
    }

    /// Get physical register index from stack-relative index
    #[inline]
    pub fn st_index(&self, i: u8) -> usize {
        ((self.top.wrapping_add(i)) & 7) as usize
    }

    /// Push a value onto the FPU stack
    pub fn push(&mut self, value: f64) {
        self.top = self.top.wrapping_sub(1) & 7;
        self.st[self.top as usize] = value;
        // Update tag for this register (mark as valid)
        let tag_shift = (self.top as u16) * 2;
        self.tag_word &= !(3 << tag_shift);
        // 0 = valid, 1 = zero, 2 = special, 3 = empty
        if value == 0.0 {
            self.tag_word |= 1 << tag_shift;
        }
        // Update TOP in status word
        self.status_word = (self.status_word & !0x3800) | ((self.top as u16) << 11);
    }

    /// Pop a value from the FPU stack
    pub fn pop(&mut self) -> f64 {
        let value = self.st[self.top as usize];
        // Mark register as empty
        let tag_shift = (self.top as u16) * 2;
        self.tag_word |= 3 << tag_shift;
        self.top = self.top.wrapping_add(1) & 7;
        // Update TOP in status word
        self.status_word = (self.status_word & !0x3800) | ((self.top as u16) << 11);
        value
    }

    /// Get ST(i) value
    #[inline]
    pub fn get_st(&self, i: u8) -> f64 {
        self.st[self.st_index(i)]
    }

    /// Set ST(i) value
    #[inline]
    pub fn set_st(&mut self, i: u8, value: f64) {
        let idx = self.st_index(i);
        self.st[idx] = value;
    }
}

/// Type of lazy flag operation - determines how to compute flags on demand
#[derive(Clone, Copy, Debug, PartialEq)]
pub(super) enum LazyFlagOp {
    /// No lazy flags - rflags is valid
    None,
    /// Add operation: CF = result < a, OF = signed overflow
    Add,
    /// Sub/CMP operation: CF = a < b (borrow), OF = signed overflow
    Sub,
    /// Logic operation (AND/OR/XOR/TEST): CF=OF=0
    Logic,
    /// Inc operation: like Add but CF preserved
    Inc,
    /// Dec operation: like Sub but CF preserved
    Dec,
}

/// Lazy flag state - stores operands to compute flags on demand
#[derive(Clone, Copy, Debug)]
pub(super) struct LazyFlags {
    pub op: LazyFlagOp,
    pub result: u64,
    pub src: u64, // First operand (a)
    pub dst: u64, // Second operand (b) - only used for Add/Sub
    pub size: u8,
}

impl Default for LazyFlags {
    fn default() -> Self {
        LazyFlags {
            op: LazyFlagOp::None,
            result: 0,
            src: 0,
            dst: 0,
            size: 4,
        }
    }
}

/// Emulated x86_64 vCPU.
pub struct X86_64Vcpu {
    id: u32,
    /// Per-vCPU retired-instruction counter. Drives RDTSC (insn_count*3000) and
    /// is published to the global counter only at run() yield boundaries, so the
    /// hot loop stays atomic-free.
    pub(super) insn_count: u64,
    pub(super) regs: Registers,
    pub(super) sregs: SystemRegisters,
    pub(super) mmu: Mmu,
    pub(super) fpu: FpuState,
    pub(super) halted: bool,
    io_pending: Option<IoPending>,
    /// IA32_KERNEL_GS_BASE MSR (0xC0000102) for SWAPGS
    pub(super) kernel_gs_base: u64,
    /// Protection Key Rights Register (PKRU).
    pub(super) pkru: u32,
    /// Extended control register XCR0 (XSAVE feature-enable mask): bit0 x87
    /// (always 1), bit1 SSE, bit2 AVX (YMM_Hi128). Written by XSETBV, read by
    /// XGETBV, and consulted by XSAVE/XRSTOR and CPUID leaf 0xD.
    pub(super) xcr0: u64,
    /// Decoded instruction cache for avoiding re-decode in hot loops
    pub(super) decode_cache: Box<[DecodeCacheEntry; DECODE_CACHE_SIZE]>,
    /// Lazy flag state for deferred flag computation (Cell for interior mutability in get_state)
    pub(super) lazy_flags: Cell<LazyFlags>,
    /// Single-step mode for GDB debugging.
    #[cfg(feature = "debug")]
    single_step: bool,
}

/// Pending I/O operation.
enum IoInTarget {
    Reg,
    Mem { addr: u64 },
}

struct IoPending {
    size: u8,
    target: IoInTarget,
}

/// Maximum instruction length in bytes.
pub const MAX_INSN_LEN: usize = 15;

/// Decode cache size (must be power of 2 for fast indexing)
const DECODE_CACHE_SIZE: usize = 4096;

/// How often run() performs periodic housekeeping (LAPIC poll, VMM yield,
/// counter publish). Keeps clock reads and RefCell borrows off the per-insn path.
const LAPIC_POLL_STRIDE: u64 = 1024;
pub(super) const DECODE_CACHE_MASK: usize = DECODE_CACHE_SIZE - 1;

/// Cached decoded instruction entry
#[derive(Clone, Copy, Debug)]
pub(super) struct DecodeCacheEntry {
    /// RIP where this instruction lives (0 = invalid)
    pub(super) rip: u64,
    /// Primary opcode byte
    pub(super) opcode: u8,
    /// Decoded operand size
    pub(super) op_size: u8,
    /// Cursor position after prefix decode (start of opcode)
    pub(super) cursor: usize,
    /// REX prefix if present
    pub(super) rex: Option<u8>,
    /// 0x66 prefix
    pub(super) operand_size_override: bool,
    /// 0x67 prefix
    pub(super) address_size_override: bool,
    /// REP/REPNE prefix
    pub(super) rep_prefix: Option<u8>,
    /// Segment override prefix (0x64=FS, 0x65=GS, etc.)
    pub(super) segment_override: Option<u8>,
    /// Address-space + CPU-mode tag (CR3 base | cs.l | cs.db<<1): part of the key
    /// so a hit never reuses stale bytes/decode across a context or mode switch.
    pub(super) mode_tag: u64,
    /// Raw instruction bytes captured at fill time (so hits skip the MMU fetch).
    pub(super) bytes: [u8; MAX_INSN_LEN],
    /// Number of valid bytes in `bytes`.
    pub(super) bytes_len: usize,
}

impl Default for DecodeCacheEntry {
    #[inline(always)]
    fn default() -> Self {
        DecodeCacheEntry {
            rip: 0,
            opcode: 0,
            op_size: 4,
            cursor: 0,
            rex: None,
            operand_size_override: false,
            address_size_override: false,
            rep_prefix: None,
            segment_override: None,
            mode_tag: 0,
            bytes: [0; MAX_INSN_LEN],
            bytes_len: 0,
        }
    }
}

/// Decoded instruction context passed to instruction handlers.
pub(super) struct InsnContext {
    /// Instruction bytes (fixed-size to avoid allocation)
    pub bytes: [u8; MAX_INSN_LEN],
    /// Actual number of valid bytes
    pub bytes_len: usize,
    pub cursor: usize,
    pub rex: Option<u8>,
    /// REX2 prefix state (if present) - APX extension
    pub rex2: Option<Rex2Prefix>,
    pub operand_size_override: bool,
    pub address_size_override: bool,
    pub rep_prefix: Option<u8>,
    pub op_size: u8,
    pub rip_relative_offset: usize,
    /// Segment override prefix (0x26=ES, 0x2E=CS, 0x36=SS, 0x3E=DS, 0x64=FS, 0x65=GS)
    pub segment_override: Option<u8>,
    /// EVEX prefix state (if present)
    pub evex: Option<EvexPrefix>,
}

/// REX2 prefix decoded fields (2-byte prefix for APX EGPR access)
/// Format: 0xD5 [M:R3:X3:B3:W:R4:X4:B4]
#[derive(Clone, Copy, Debug)]
pub(super) struct Rex2Prefix {
    /// M bit: opcode map select (0=legacy map, 1=0F map)
    pub m: bool,
    /// W bit: operand size (0=default, 1=64-bit)
    pub w: bool,
    /// R3 bit (inverted): ModR/M reg extension bit 3
    pub r3: bool,
    /// X3 bit (inverted): SIB index extension bit 3
    pub x3: bool,
    /// B3 bit (inverted): ModR/M r/m or SIB base extension bit 3
    pub b3: bool,
    /// R4 bit (inverted): ModR/M reg extension bit 4 (for EGPR R16-R31)
    pub r4: bool,
    /// X4 bit (inverted): SIB index extension bit 4 (for EGPR R16-R31)
    pub x4: bool,
    /// B4 bit (inverted): ModR/M r/m extension bit 4 (for EGPR R16-R31)
    pub b4: bool,
}

/// EVEX prefix decoded fields (4-byte prefix for AVX-512)
#[derive(Clone, Copy, Debug)]
pub(super) struct EvexPrefix {
    /// R bit (inverted, extends ModR/M reg field to 4 bits)
    pub r: bool,
    /// X bit (inverted, extends SIB index field)
    pub x: bool,
    /// B bit (inverted, extends ModR/M r/m or SIB base)
    pub b: bool,
    /// R' bit (inverted, extends reg field to 5 bits for ZMM16-31)
    pub r_prime: bool,
    /// mm field (opcode map: 1=0F, 2=0F38, 3=0F3A, 5=MAP5, 6=MAP6)
    pub mm: u8,
    /// W bit (operand size: 0=32-bit, 1=64-bit elements)
    pub w: bool,
    /// vvvv field (inverted, non-destructive source register)
    pub vvvv: u8,
    /// pp field (implied prefix: 0=none, 1=66, 2=F3, 3=F2)
    pub pp: u8,
    /// z bit (zeroing-masking: 0=merge, 1=zero)
    pub z: bool,
    /// L'L field (vector length: 0=128, 1=256, 2=512)
    pub ll: u8,
    /// b bit (broadcast/rounding control)
    pub broadcast: bool,
    /// V' bit (inverted, extends vvvv to 5 bits)
    pub v_prime: bool,
    /// aaa field (opmask register k0-k7)
    pub aaa: u8,
    // APX-specific fields
    /// B4 bit (inverted, extends r/m to 5 bits for EGPR R16-R31)
    pub b4: bool,
    /// X4 bit (inverted, extends SIB index to 5 bits for EGPR R16-R31)
    pub x4: bool,
    /// ND bit (New Data Destination - 3-operand form)
    pub nd: bool,
    /// NF bit (No Flags - suppress RFLAGS updates)
    pub nf: bool,
    /// APX mode indicator (for EVEX-encoded GPR instructions)
    pub apx_mode: bool,
}

impl InsnContext {
    /// Get REX.W flag.
    #[inline(always)]
    pub fn rex_w(&self) -> bool {
        self.rex.map_or(false, |r| r & 0x08 != 0)
    }

    /// Get REX.R flag (extends ModR/M reg field).
    #[inline(always)]
    pub fn rex_r(&self) -> u8 {
        self.rex.map_or(0, |r| (r & 0x04) << 1)
    }

    /// Get REX.B flag (extends ModR/M r/m field or opcode reg).
    #[inline(always)]
    pub fn rex_b(&self) -> u8 {
        self.rex.map_or(0, |r| (r & 0x01) << 3)
    }

    // =========================================================================
    // REX2 helper methods (APX)
    // =========================================================================

    /// Check if REX2 prefix is present
    #[inline(always)]
    pub fn has_rex2(&self) -> bool {
        self.rex2.is_some()
    }

    /// Check if any REX-type prefix is present (REX or REX2)
    #[inline(always)]
    pub fn has_any_rex(&self) -> bool {
        self.rex.is_some() || self.rex2.is_some()
    }

    /// Get REX2.W flag (64-bit operand size)
    #[inline(always)]
    pub fn rex2_w(&self) -> bool {
        self.rex2.map_or(false, |r| r.w)
    }

    /// Get W flag from either REX or REX2
    #[inline(always)]
    pub fn any_rex_w(&self) -> bool {
        self.rex_w() || self.rex2_w()
    }

    /// Get REX2.M flag (opcode map: 0=legacy, 1=0F map)
    #[inline(always)]
    pub fn rex2_m(&self) -> bool {
        self.rex2.map_or(false, |r| r.m)
    }

    /// Get full 5-bit reg extension from REX2 (R3 + R4)
    #[inline(always)]
    pub fn rex2_r(&self) -> u8 {
        self.rex2.map_or(0, |r| {
            let r3 = if r.r3 { 0 } else { 8 };
            let r4 = if r.r4 { 0 } else { 16 };
            r3 | r4
        })
    }

    /// Get full 5-bit r/m extension from REX2 (B3 + B4)
    #[inline(always)]
    pub fn rex2_b(&self) -> u8 {
        self.rex2.map_or(0, |r| {
            let b3 = if r.b3 { 0 } else { 8 };
            let b4 = if r.b4 { 0 } else { 16 };
            b3 | b4
        })
    }

    /// Get full 5-bit index extension from REX2 (X3 + X4)
    #[inline(always)]
    pub fn rex2_x(&self) -> u8 {
        self.rex2.map_or(0, |r| {
            let x3 = if r.x3 { 0 } else { 8 };
            let x4 = if r.x4 { 0 } else { 16 };
            x3 | x4
        })
    }

    /// Get combined reg extension from REX or REX2
    #[inline(always)]
    pub fn any_rex_r(&self) -> u8 {
        if self.rex2.is_some() {
            self.rex2_r()
        } else {
            self.rex_r()
        }
    }

    /// Get combined r/m extension from REX or REX2
    #[inline(always)]
    pub fn any_rex_b(&self) -> u8 {
        if self.rex2.is_some() {
            self.rex2_b()
        } else {
            self.rex_b()
        }
    }

    // =========================================================================
    // EVEX helper methods
    // =========================================================================

    /// Get full 5-bit destination register (ModR/M reg extended by EVEX.R and EVEX.R')
    pub fn evex_dest_reg(&self) -> u8 {
        if let Some(evex) = &self.evex {
            // reg field from ModR/M (3 bits) + R (bit 3) + R' (bit 4)
            let r_ext = if evex.r { 0 } else { 8 };
            let r_prime_ext = if evex.r_prime { 0 } else { 16 };
            r_ext | r_prime_ext
        } else {
            self.rex_r()
        }
    }

    /// Get full 5-bit source register (EVEX.vvvv extended by EVEX.V')
    pub fn evex_vvvv(&self) -> u8 {
        if let Some(evex) = &self.evex {
            // vvvv is inverted, V' extends to 5 bits
            let v_prime_ext = if evex.v_prime { 0 } else { 16 };
            (evex.vvvv ^ 0xF) | v_prime_ext
        } else {
            0
        }
    }

    /// Get full 5-bit r/m register (extended by EVEX.B and EVEX.X for certain encodings)
    /// For APX mode, uses B4 bit for EGPR extension
    pub fn evex_rm_reg(&self) -> u8 {
        if let Some(evex) = &self.evex {
            let b_ext = if evex.b { 0 } else { 8 };
            // For APX, use B4 for 5th bit; for vector, use X
            let high_ext = if evex.apx_mode {
                if evex.b4 { 0 } else { 16 }
            } else {
                if evex.x { 0 } else { 16 }
            };
            b_ext | high_ext
        } else {
            self.rex_b()
        }
    }

    /// Get full 5-bit SIB index register for APX (uses X4 for EGPR)
    pub fn evex_index_reg(&self) -> u8 {
        if let Some(evex) = &self.evex {
            let x_ext = if evex.x { 0 } else { 8 };
            let x4_ext = if evex.x4 { 0 } else { 16 };
            x_ext | x4_ext
        } else {
            // Fall back to REX.X
            self.rex.map_or(0, |r| (r & 0x02) << 2)
        }
    }

    /// Get vector length from EVEX.L'L (0=128, 1=256, 2=512 bits)
    pub fn evex_vl(&self) -> u16 {
        if let Some(evex) = &self.evex {
            match evex.ll {
                0 => 128,
                1 => 256,
                2 => 512,
                _ => 128,
            }
        } else {
            128
        }
    }

    /// Check if EVEX zeroing-masking is enabled
    pub fn evex_zeroing(&self) -> bool {
        self.evex.map_or(false, |e| e.z)
    }

    /// Get opmask register index (k0-k7)
    pub fn evex_mask(&self) -> u8 {
        self.evex.map_or(0, |e| e.aaa)
    }

    /// Check if EVEX broadcast is enabled
    pub fn evex_broadcast(&self) -> bool {
        self.evex.map_or(false, |e| e.broadcast)
    }

    /// Get EVEX.W bit (element width)
    pub fn evex_w(&self) -> bool {
        self.evex.map_or(false, |e| e.w)
    }

    // =========================================================================
    // APX-specific helper methods
    // =========================================================================

    /// Check if this is an APX (EVEX-encoded GPR) instruction
    #[inline(always)]
    pub fn is_apx(&self) -> bool {
        self.evex.map_or(false, |e| e.apx_mode)
    }

    /// Check if NDD (New Data Destination) mode is enabled
    /// In NDD mode, the vvvv field specifies a separate destination register
    #[inline(always)]
    pub fn apx_ndd(&self) -> bool {
        self.evex.map_or(false, |e| e.nd)
    }

    /// Check if NF (No Flags) mode is enabled
    /// In NF mode, arithmetic operations don't update RFLAGS
    #[inline(always)]
    pub fn apx_nf(&self) -> bool {
        self.evex.map_or(false, |e| e.nf)
    }

    /// Get the NDD destination register (from vvvv field with V4 extension)
    /// Only valid when apx_ndd() returns true
    #[inline(always)]
    pub fn apx_ndd_reg(&self) -> u8 {
        self.evex_vvvv()
    }

    /// Consume and return the next byte.
    #[inline(always)]
    pub fn consume_u8(&mut self) -> Result<u8> {
        if self.cursor >= self.bytes_len {
            return Err(Error::Emulator("instruction too short".to_string()));
        }
        let b = self.bytes[self.cursor];
        self.cursor += 1;
        Ok(b)
    }

    /// Peek at the next byte without consuming.
    #[inline(always)]
    #[allow(dead_code)]
    pub fn peek_u8(&self) -> Result<u8> {
        if self.cursor >= self.bytes_len {
            return Err(Error::Emulator("instruction too short".to_string()));
        }
        Ok(self.bytes[self.cursor])
    }

    /// Consume and return a little-endian u16.
    #[inline(always)]
    pub fn consume_u16(&mut self) -> Result<u16> {
        if self.cursor + 2 > self.bytes_len {
            return Err(Error::Emulator("instruction too short for u16".to_string()));
        }
        let val = u16::from_le_bytes([self.bytes[self.cursor], self.bytes[self.cursor + 1]]);
        self.cursor += 2;
        Ok(val)
    }

    /// Consume and return a little-endian u32.
    #[inline(always)]
    pub fn consume_u32(&mut self) -> Result<u32> {
        if self.cursor + 4 > self.bytes_len {
            return Err(Error::Emulator("instruction too short for u32".to_string()));
        }
        let val = u32::from_le_bytes([
            self.bytes[self.cursor],
            self.bytes[self.cursor + 1],
            self.bytes[self.cursor + 2],
            self.bytes[self.cursor + 3],
        ]);
        self.cursor += 4;
        Ok(val)
    }

    /// Consume and return a little-endian u64.
    #[inline(always)]
    pub fn consume_u64(&mut self) -> Result<u64> {
        if self.cursor + 8 > self.bytes_len {
            return Err(Error::Emulator("instruction too short for u64".to_string()));
        }
        let val = u64::from_le_bytes([
            self.bytes[self.cursor],
            self.bytes[self.cursor + 1],
            self.bytes[self.cursor + 2],
            self.bytes[self.cursor + 3],
            self.bytes[self.cursor + 4],
            self.bytes[self.cursor + 5],
            self.bytes[self.cursor + 6],
            self.bytes[self.cursor + 7],
        ]);
        self.cursor += 8;
        Ok(val)
    }

    /// Read an immediate value of the specified size.
    pub fn consume_imm(&mut self, size: u8) -> Result<u64> {
        match size {
            1 => Ok(self.consume_u8()? as u64),
            2 => Ok(self.consume_u16()? as u64),
            4 => Ok(self.consume_u32()? as u64),
            8 => Ok(self.consume_u64()?),
            _ => Err(Error::Emulator(format!("invalid immediate size: {}", size))),
        }
    }
}

impl X86_64Vcpu {
    pub fn new(id: u32, mem: Arc<GuestMemoryMmap>) -> Self {
        // Use vec! to heap-allocate the cache, then convert to boxed array
        let cache_vec = vec![DecodeCacheEntry::default(); DECODE_CACHE_SIZE];
        let decode_cache: Box<[DecodeCacheEntry; DECODE_CACHE_SIZE]> =
            cache_vec.into_boxed_slice().try_into().unwrap();

        X86_64Vcpu {
            id,
            insn_count: 0,
            regs: Registers::default(),
            sregs: SystemRegisters::default(),
            mmu: Mmu::new(mem),
            fpu: FpuState::default(),
            halted: false,
            io_pending: None,
            kernel_gs_base: 0,
            pkru: 0,
            xcr0: 1, // x87 state component always enabled

            decode_cache,
            lazy_flags: Cell::new(LazyFlags::default()),
            #[cfg(feature = "debug")]
            single_step: false,
        }
    }

    /// Materialize lazy flags into rflags.
    /// Call this before any instruction that reads flags (Jcc, CMOVcc, SETcc, ADC, SBB, PUSHF, LAHF).
    #[inline]
    pub(super) fn materialize_flags(&mut self) {
        let lf = self.lazy_flags.get();
        if lf.op == LazyFlagOp::None {
            return; // Flags already materialized
        }

        let result = lf.result;
        let a = lf.src;
        let b = lf.dst;
        let size = lf.size;

        let mask = match size {
            1 => 0xFFu64,
            2 => 0xFFFFu64,
            4 => 0xFFFF_FFFFu64,
            _ => u64::MAX,
        };
        let result_m = result & mask;
        let a_m = a & mask;
        let b_m = b & mask;

        let sign_bit = match size {
            1 => 0x80u64,
            2 => 0x8000u64,
            4 => 0x8000_0000u64,
            _ => 0x8000_0000_0000_0000u64,
        };

        // Common flags for all operations
        let zf = result_m == 0;
        let sf = (result_m & sign_bit) != 0;
        let pf = (result as u8).count_ones() % 2 == 0;

        // Clear status flags (preserve CF for Inc/Dec)
        let cf_mask = if lf.op == LazyFlagOp::Inc || lf.op == LazyFlagOp::Dec {
            0 // Don't clear CF for INC/DEC
        } else {
            flags::bits::CF
        };
        self.regs.rflags &= !(cf_mask
            | flags::bits::ZF
            | flags::bits::SF
            | flags::bits::PF
            | flags::bits::OF
            | flags::bits::AF);

        // Set common flags
        if zf {
            self.regs.rflags |= flags::bits::ZF;
        }
        if sf {
            self.regs.rflags |= flags::bits::SF;
        }
        if pf {
            self.regs.rflags |= flags::bits::PF;
        }

        // Operation-specific flags
        match lf.op {
            LazyFlagOp::Add | LazyFlagOp::Inc => {
                let cf = result_m < a_m;
                let of = ((a_m ^ result_m) & (b_m ^ result_m) & sign_bit) != 0;
                let af = ((a_m ^ b_m ^ result_m) & 0x10) != 0;
                if lf.op == LazyFlagOp::Add && cf {
                    self.regs.rflags |= flags::bits::CF;
                }
                if of {
                    self.regs.rflags |= flags::bits::OF;
                }
                if af {
                    self.regs.rflags |= flags::bits::AF;
                }
            }
            LazyFlagOp::Sub | LazyFlagOp::Dec => {
                let cf = a_m < b_m;
                let of = ((a_m ^ b_m) & (a_m ^ result_m) & sign_bit) != 0;
                let af = ((a_m ^ b_m ^ result_m) & 0x10) != 0;
                if lf.op == LazyFlagOp::Sub && cf {
                    self.regs.rflags |= flags::bits::CF;
                }
                if of {
                    self.regs.rflags |= flags::bits::OF;
                }
                if af {
                    self.regs.rflags |= flags::bits::AF;
                }
            }
            LazyFlagOp::Logic => {
                // CF=0, OF=0 already cleared above; AF is undefined
            }
            LazyFlagOp::None => {}
        }

        // Mark flags as materialized
        self.lazy_flags.set(LazyFlags {
            op: LazyFlagOp::None,
            ..lf
        });
    }

    /// Compute what rflags would be if lazy flags were materialized (without modifying self).
    /// Used by get_state() to return accurate flags via &self.
    #[inline]
    fn compute_materialized_rflags(&self) -> u64 {
        let lf = self.lazy_flags.get();
        if lf.op == LazyFlagOp::None {
            return self.regs.rflags; // Already materialized
        }

        let result = lf.result;
        let a = lf.src;
        let b = lf.dst;
        let size = lf.size;

        let mask = match size {
            1 => 0xFFu64,
            2 => 0xFFFFu64,
            4 => 0xFFFF_FFFFu64,
            _ => u64::MAX,
        };
        let result_m = result & mask;
        let a_m = a & mask;
        let b_m = b & mask;

        let sign_bit = match size {
            1 => 0x80u64,
            2 => 0x8000u64,
            4 => 0x8000_0000u64,
            _ => 0x8000_0000_0000_0000u64,
        };

        // Common flags for all operations
        let zf = result_m == 0;
        let sf = (result_m & sign_bit) != 0;
        let pf = (result as u8).count_ones() % 2 == 0;

        // Start with current rflags, clear status flags (preserve CF for Inc/Dec)
        let cf_mask = if lf.op == LazyFlagOp::Inc || lf.op == LazyFlagOp::Dec {
            0 // Don't clear CF for INC/DEC
        } else {
            flags::bits::CF
        };
        let mut rflags = self.regs.rflags
            & !(cf_mask
                | flags::bits::ZF
                | flags::bits::SF
                | flags::bits::PF
                | flags::bits::OF
                | flags::bits::AF);

        // Set common flags
        if zf {
            rflags |= flags::bits::ZF;
        }
        if sf {
            rflags |= flags::bits::SF;
        }
        if pf {
            rflags |= flags::bits::PF;
        }

        // Operation-specific flags
        match lf.op {
            LazyFlagOp::Add | LazyFlagOp::Inc => {
                let cf = result_m < a_m;
                let of = ((a_m ^ result_m) & (b_m ^ result_m) & sign_bit) != 0;
                let af = ((a_m ^ b_m ^ result_m) & 0x10) != 0;
                if lf.op == LazyFlagOp::Add && cf {
                    rflags |= flags::bits::CF;
                }
                if of {
                    rflags |= flags::bits::OF;
                }
                if af {
                    rflags |= flags::bits::AF;
                }
            }
            LazyFlagOp::Sub | LazyFlagOp::Dec => {
                let cf = a_m < b_m;
                let of = ((a_m ^ b_m) & (a_m ^ result_m) & sign_bit) != 0;
                let af = ((a_m ^ b_m ^ result_m) & 0x10) != 0;
                if lf.op == LazyFlagOp::Sub && cf {
                    rflags |= flags::bits::CF;
                }
                if of {
                    rflags |= flags::bits::OF;
                }
                if af {
                    rflags |= flags::bits::AF;
                }
            }
            LazyFlagOp::Logic => {
                // CF=0, OF=0 already cleared above; AF is undefined
            }
            LazyFlagOp::None => {}
        }

        rflags
    }

    /// Set lazy flags for an Add operation
    #[inline(always)]
    pub(super) fn set_lazy_add(&mut self, a: u64, b: u64, result: u64, size: u8) {
        self.lazy_flags.set(LazyFlags {
            op: LazyFlagOp::Add,
            result,
            src: a,
            dst: b,
            size,
        });
    }

    /// Set lazy flags for a Sub/CMP operation
    #[inline(always)]
    pub(super) fn set_lazy_sub(&mut self, a: u64, b: u64, result: u64, size: u8) {
        self.lazy_flags.set(LazyFlags {
            op: LazyFlagOp::Sub,
            result,
            src: a,
            dst: b,
            size,
        });
    }

    /// Set lazy flags for a Logic operation (AND/OR/XOR/TEST)
    #[inline(always)]
    pub(super) fn set_lazy_logic(&mut self, result: u64, size: u8) {
        self.lazy_flags.set(LazyFlags {
            op: LazyFlagOp::Logic,
            result,
            src: 0,
            dst: 0,
            size,
        });
    }

    /// Set lazy flags for an Inc operation (CF preserved)
    #[inline(always)]
    pub(super) fn set_lazy_inc(&mut self, a: u64, result: u64, size: u8) {
        self.lazy_flags.set(LazyFlags {
            op: LazyFlagOp::Inc,
            result,
            src: a,
            dst: 1,
            size,
        });
    }

    /// Set lazy flags for a Dec operation (CF preserved)
    #[inline(always)]
    pub(super) fn set_lazy_dec(&mut self, a: u64, result: u64, size: u8) {
        self.lazy_flags.set(LazyFlags {
            op: LazyFlagOp::Dec,
            result,
            src: a,
            dst: 1,
            size,
        });
    }

    /// Clear lazy flags state (call after directly writing to rflags)
    #[inline(always)]
    pub(super) fn clear_lazy_flags(&mut self) {
        let lf = self.lazy_flags.get();
        self.lazy_flags.set(LazyFlags {
            op: LazyFlagOp::None,
            ..lf
        });
    }

    /// Fetch instruction bytes from RIP into a stack buffer.
    /// Returns (buffer, actual_length).
    #[inline]
    pub(super) fn fetch(&mut self) -> Result<([u8; MAX_INSN_LEN], usize)> {
        let rip = self.regs.rip;
        // Mark this page as containing code for self-modifying code detection
        self.mmu.mark_code_page(rip);

        let mut buf = [0u8; MAX_INSN_LEN];
        let mut last_err = None;
        match self.mmu.read(rip, &mut buf, &self.sregs) {
            Ok(()) => return Ok((buf, MAX_INSN_LEN)),
            Err(Error::PageFault { vaddr, error_code }) => {
                // Instruction fetch page fault - add instruction fetch bit to error code
                return Err(Error::PageFault {
                    vaddr,
                    error_code: error_code | 0x10,
                });
            }
            Err(e) => last_err = Some(e), // Try smaller amounts
        }
        // If we can't read 15 bytes, try smaller amounts
        for len in (1..MAX_INSN_LEN).rev() {
            match self.mmu.read(rip, &mut buf[..len], &self.sregs) {
                Ok(()) => return Ok((buf, len)),
                Err(Error::PageFault { vaddr, error_code }) => {
                    return Err(Error::PageFault {
                        vaddr,
                        error_code: error_code | 0x10,
                    });
                }
                Err(e) => last_err = Some(e),
            }
        }
        // Debug: print the actual error
        if let Some(e) = &last_err {
            eprintln!(
                "[FETCH FAIL] RIP={:#x} CR3={:#x} CR0={:#x} EFER={:#x} error: {:?}",
                rip, self.sregs.cr3, self.sregs.cr0, self.sregs.efer, e
            );
        }
        Err(Error::Emulator(format!(
            "failed to fetch instruction at RIP={:#x}",
            rip
        )))
    }

    /// Compute decode cache index from RIP
    #[inline(always)]
    fn decode_cache_index(rip: u64) -> usize {
        (rip as usize) & DECODE_CACHE_MASK
    }

    /// Execute a single instruction.
    #[inline]
    /// Per-vCPU timestamp counter, derived from retired instructions
    /// (3000 cycles/insn) - replaces the global atomic the old RDTSC path read.
    #[inline(always)]
    pub(super) fn tsc(&self) -> u64 {
        self.insn_count.wrapping_mul(3000)
    }

    pub fn step(&mut self) -> Result<Option<VcpuExit>> {
        // Retired-instruction counter; drives TSC. Plain add - no atomics on the
        // hot path (published to the global counter at run() yield boundaries).
        self.insn_count = self.insn_count.wrapping_add(1);

        // Start profiling timer
        #[cfg(feature = "profiling")]
        let prof_start = profiling::begin_instruction();

        // Crash-diagnostic RIP telemetry (debug builds only - these are atomics).
        #[cfg(feature = "debug")]
        {
            CURRENT_RIP.store(self.regs.rip, Ordering::Relaxed);
            let idx = RIP_IDX.fetch_add(1, Ordering::Relaxed) % 16;
            RIP_HISTORY[idx].store(self.regs.rip, Ordering::Relaxed);
        }

        let rip = self.regs.rip;

        let cache_idx = Self::decode_cache_index(rip);
        // Key on address space (CR3) + CPU mode so a hit can never dispatch stale
        // bytes/decode across a context or mode switch.
        let mode_tag = (self.sregs.cr3 & !0xFFF)
            | (self.sregs.cs.l as u64)
            | ((self.sregs.cs.db as u64) << 1);

        // Check decode cache for a hit (copy to avoid borrow issues)
        let cached = self.decode_cache[cache_idx];
        if cached.rip == rip && cached.mode_tag == mode_tag {
            // Cache hit! Record for profiling
            #[cfg(feature = "profiling")]
            profiling::record_cache_hit();

            // Reuse the cached instruction bytes - skip the MMU fetch +
            // mark_code_page entirely (the page was marked when the entry filled).
            let mut ctx = InsnContext {
                bytes: cached.bytes,
                bytes_len: cached.bytes_len,
                cursor: cached.cursor + 1, // Skip past opcode byte
                rex: cached.rex,
                rex2: None,
                operand_size_override: cached.operand_size_override,
                address_size_override: cached.address_size_override,
                rep_prefix: cached.rep_prefix,
                op_size: cached.op_size,
                rip_relative_offset: 0,
                segment_override: cached.segment_override,
                evex: None,
            };

            // Enforce LOCK-prefix legality (#UD on illegal use) before dispatch.
            // `cached.cursor` is the primary-opcode offset, so the prefix bytes
            // (incl. any 0xF0) live in [0, cached.cursor).
            if let Some(exit) =
                self.enforce_lock_prefix(&ctx, cached.opcode, cached.cursor)?
            {
                return Ok(Some(exit));
            }

            let result = self.trace_and_execute(cached.opcode, &mut ctx, rip);

            // End profiling for this instruction
            #[cfg(feature = "profiling")]
            {
                // Use precise opcode key if set by dispatch, otherwise fall back to simple key
                let key = profiling::take_current_opcode_key()
                    .unwrap_or_else(|| profiling::build_simple_opcode_key(cached.opcode));
                profiling::end_instruction(key, prof_start);
            }

            return result;
        }

        // Cache miss - do full decode
        #[cfg(feature = "profiling")]
        profiling::record_cache_miss();

        let (bytes, bytes_len) = self.fetch()?;

        // Decode prefixes (mode-aware: 0xD5 is REX2 in long mode, AAD otherwise)
        let mut ctx = Decoder::decode_prefixes(bytes, bytes_len, self.sregs.cs.l)?;

        // Determine operand size (64-bit mode defaults to 32-bit; compat depends on CS.D).
        ctx.op_size = if self.sregs.cs.l {
            if ctx.rex_w() {
                8
            } else if ctx.operand_size_override {
                2
            } else {
                4
            }
        } else {
            let default_16bit = !self.sregs.cs.db;
            let is_16bit = default_16bit ^ ctx.operand_size_override;
            if is_16bit {
                2
            } else {
                4
            }
        };

        // Save cursor before consuming opcode (for cache)
        let opcode_cursor = ctx.cursor;

        // Get opcode
        let opcode = ctx.consume_u8()?;

        // Cache the decoded instruction (incl. raw bytes so hits skip fetch()).
        self.decode_cache[cache_idx] = DecodeCacheEntry {
            rip,
            mode_tag,
            opcode,
            op_size: ctx.op_size,
            cursor: opcode_cursor,
            rex: ctx.rex,
            operand_size_override: ctx.operand_size_override,
            address_size_override: ctx.address_size_override,
            rep_prefix: ctx.rep_prefix,
            segment_override: ctx.segment_override,
            bytes: ctx.bytes,
            bytes_len: ctx.bytes_len,
        };

        // Enforce LOCK-prefix legality (#UD on illegal use) before dispatch.
        // `opcode_cursor` is the primary-opcode offset; prefixes precede it.
        if let Some(exit) = self.enforce_lock_prefix(&ctx, opcode, opcode_cursor)? {
            return Ok(Some(exit));
        }

        // Execute instruction
        let result = self.trace_and_execute(opcode, &mut ctx, rip);

        // End profiling for this instruction
        #[cfg(feature = "profiling")]
        {
            // Use precise opcode key if set by dispatch, otherwise fall back to simple key
            let key = profiling::take_current_opcode_key()
                .unwrap_or_else(|| profiling::build_simple_opcode_key(opcode));
            profiling::end_instruction(key, prof_start);
        }

        result
    }

    /// Execute instruction with optional tracing (when trace feature is enabled)
    #[cfg(feature = "trace")]
    #[inline]
    fn trace_and_execute(
        &mut self,
        opcode: u8,
        ctx: &mut InsnContext,
        rip: u64,
    ) -> Result<Option<VcpuExit>> {
        if trace::is_enabled() {
            // Save pre-execution state for comparison
            let pre_regs = self.regs.clone();
            let pre_xmm = self.regs.xmm.clone();

            // Execute the instruction
            let result = self.execute(opcode, ctx);

            // Format instruction bytes as hex
            let insn_len = ctx.cursor.min(15);
            let mut insn_hex = String::with_capacity(insn_len * 3);
            for i in 0..insn_len {
                if i > 0 {
                    insn_hex.push(' ');
                }
                insn_hex.push_str(&format!("{:02x}", ctx.bytes[i]));
            }

            // Build register change description
            let mut changes = String::new();

            // Check for GPR changes
            if self.regs.rax != pre_regs.rax {
                changes.push_str(&format!("rax = 0x{:x}", self.regs.rax));
            }
            if self.regs.rcx != pre_regs.rcx {
                if !changes.is_empty() {
                    changes.push_str(", ");
                }
                changes.push_str(&format!("rcx = 0x{:x}", self.regs.rcx));
            }
            if self.regs.rdx != pre_regs.rdx {
                if !changes.is_empty() {
                    changes.push_str(", ");
                }
                changes.push_str(&format!("rdx = 0x{:x}", self.regs.rdx));
            }
            if self.regs.rbx != pre_regs.rbx {
                if !changes.is_empty() {
                    changes.push_str(", ");
                }
                changes.push_str(&format!("rbx = 0x{:x}", self.regs.rbx));
            }
            if self.regs.rsp != pre_regs.rsp {
                if !changes.is_empty() {
                    changes.push_str(", ");
                }
                changes.push_str(&format!("rsp = 0x{:x}", self.regs.rsp));
            }
            if self.regs.rbp != pre_regs.rbp {
                if !changes.is_empty() {
                    changes.push_str(", ");
                }
                changes.push_str(&format!("rbp = 0x{:x}", self.regs.rbp));
            }
            if self.regs.rsi != pre_regs.rsi {
                if !changes.is_empty() {
                    changes.push_str(", ");
                }
                changes.push_str(&format!("rsi = 0x{:x}", self.regs.rsi));
            }
            if self.regs.rdi != pre_regs.rdi {
                if !changes.is_empty() {
                    changes.push_str(", ");
                }
                changes.push_str(&format!("rdi = 0x{:x}", self.regs.rdi));
            }
            if self.regs.rflags != pre_regs.rflags {
                if !changes.is_empty() {
                    changes.push_str(", ");
                }
                changes.push_str(&format!("rflags = 0x{:x}", self.regs.rflags));
            }

            // Write instruction trace
            trace::write_insn(rip, &insn_hex, &changes);

            // Check for XMM changes and output them
            for i in 0..16 {
                if self.regs.xmm[i] != pre_xmm[i] {
                    trace::write_xmm(i, self.regs.xmm[i][0], self.regs.xmm[i][1]);
                }
            }

            result
        } else {
            self.execute(opcode, ctx)
        }
    }

    /// Execute instruction (no tracing - default when trace feature is disabled)
    #[cfg(not(feature = "trace"))]
    #[inline(always)]
    fn trace_and_execute(
        &mut self,
        opcode: u8,
        ctx: &mut InsnContext,
        _rip: u64,
    ) -> Result<Option<VcpuExit>> {
        self.execute(opcode, ctx)
    }

    // Register access methods
    #[inline(always)]
    pub(super) fn get_reg(&self, reg: u8, size: u8) -> u64 {
        let val = match reg & 0x1F {
            0 => self.regs.rax,
            1 => self.regs.rcx,
            2 => self.regs.rdx,
            3 => self.regs.rbx,
            4 => self.regs.rsp,
            5 => self.regs.rbp,
            6 => self.regs.rsi,
            7 => self.regs.rdi,
            8 => self.regs.r8,
            9 => self.regs.r9,
            10 => self.regs.r10,
            11 => self.regs.r11,
            12 => self.regs.r12,
            13 => self.regs.r13,
            14 => self.regs.r14,
            15 => self.regs.r15,
            // APX Extended General Purpose Registers (R16-R31)
            16 => self.regs.r16,
            17 => self.regs.r17,
            18 => self.regs.r18,
            19 => self.regs.r19,
            20 => self.regs.r20,
            21 => self.regs.r21,
            22 => self.regs.r22,
            23 => self.regs.r23,
            24 => self.regs.r24,
            25 => self.regs.r25,
            26 => self.regs.r26,
            27 => self.regs.r27,
            28 => self.regs.r28,
            29 => self.regs.r29,
            30 => self.regs.r30,
            31 => self.regs.r31,
            _ => 0,
        };

        match size {
            1 => val & 0xFF,
            2 => val & 0xFFFF,
            4 => val & 0xFFFF_FFFF,
            8 => val,
            _ => val,
        }
    }

    /// Set an 8-bit register value, correctly handling AH/CH/DH/BH when no REX prefix
    #[inline(always)]
    pub(super) fn set_reg8(&mut self, reg: u8, value: u64, has_rex: bool) {
        // In 64-bit mode, without REX prefix, reg 4-7 are AH/CH/DH/BH
        // With REX prefix, reg 4-7 are SPL/BPL/SIL/DIL
        if !has_rex {
            match reg & 0x07 {
                4 => {
                    self.regs.rax = (self.regs.rax & !0xFF00) | ((value & 0xFF) << 8);
                    return;
                }
                5 => {
                    self.regs.rcx = (self.regs.rcx & !0xFF00) | ((value & 0xFF) << 8);
                    return;
                }
                6 => {
                    self.regs.rdx = (self.regs.rdx & !0xFF00) | ((value & 0xFF) << 8);
                    return;
                }
                7 => {
                    self.regs.rbx = (self.regs.rbx & !0xFF00) | ((value & 0xFF) << 8);
                    return;
                }
                _ => {}
            }
        }
        self.set_reg(reg, value, 1);
    }

    /// Get an 8-bit register value, correctly handling AH/CH/DH/BH when no REX prefix
    #[inline(always)]
    pub(super) fn get_reg8(&self, reg: u8, has_rex: bool) -> u64 {
        // In 64-bit mode, without REX prefix, reg 4-7 are AH/CH/DH/BH
        // With REX prefix, reg 4-7 are SPL/BPL/SIL/DIL
        if !has_rex {
            match reg & 0x07 {
                4 => return (self.regs.rax >> 8) & 0xFF,
                5 => return (self.regs.rcx >> 8) & 0xFF,
                6 => return (self.regs.rdx >> 8) & 0xFF,
                7 => return (self.regs.rbx >> 8) & 0xFF,
                _ => {}
            }
        }
        self.get_reg(reg, 1)
    }

    #[inline(always)]
    pub(super) fn set_reg(&mut self, reg: u8, value: u64, size: u8) {
        let reg_ref = match reg & 0x1F {
            0 => &mut self.regs.rax,
            1 => &mut self.regs.rcx,
            2 => &mut self.regs.rdx,
            3 => &mut self.regs.rbx,
            4 => &mut self.regs.rsp,
            5 => &mut self.regs.rbp,
            6 => &mut self.regs.rsi,
            7 => &mut self.regs.rdi,
            8 => &mut self.regs.r8,
            9 => &mut self.regs.r9,
            10 => &mut self.regs.r10,
            11 => &mut self.regs.r11,
            12 => &mut self.regs.r12,
            13 => &mut self.regs.r13,
            14 => &mut self.regs.r14,
            15 => &mut self.regs.r15,
            // APX Extended General Purpose Registers (R16-R31)
            16 => &mut self.regs.r16,
            17 => &mut self.regs.r17,
            18 => &mut self.regs.r18,
            19 => &mut self.regs.r19,
            20 => &mut self.regs.r20,
            21 => &mut self.regs.r21,
            22 => &mut self.regs.r22,
            23 => &mut self.regs.r23,
            24 => &mut self.regs.r24,
            25 => &mut self.regs.r25,
            26 => &mut self.regs.r26,
            27 => &mut self.regs.r27,
            28 => &mut self.regs.r28,
            29 => &mut self.regs.r29,
            30 => &mut self.regs.r30,
            31 => &mut self.regs.r31,
            _ => return,
        };

        let _old_val = *reg_ref;
        match size {
            1 => *reg_ref = (*reg_ref & !0xFF) | (value & 0xFF),
            2 => *reg_ref = (*reg_ref & !0xFFFF) | (value & 0xFFFF),
            4 => *reg_ref = value & 0xFFFF_FFFF, // 32-bit ops zero-extend
            8 => *reg_ref = value,
            _ => {}
        }
    }

    // Memory access helpers
    #[inline(always)]
    pub(super) fn read_mem(&mut self, addr: u64, size: u8) -> Result<u64> {
        match size {
            1 => Ok(self.mmu.read_u8(addr, &self.sregs)? as u64),
            2 => Ok(self.mmu.read_u16(addr, &self.sregs)? as u64),
            4 => Ok(self.mmu.read_u32(addr, &self.sregs)? as u64),
            8 => Ok(self.mmu.read_u64(addr, &self.sregs)?),
            _ => Err(Error::Emulator(format!(
                "invalid memory access size: {}",
                size
            ))),
        }
    }

    /// Check if a memory write is to a code page and invalidate decode cache if so.
    /// This handles self-modifying code by ensuring we don't use stale cached decodes.
    #[inline(always)]
    fn check_smc(&mut self, addr: u64) {
        if self.mmu.is_code_page(addr) {
            // Self-modifying code detected - invalidate decode cache for this page.
            // We need to check ALL cache entries since any RIP on this page could
            // have a cached decode. The cache is indexed by (RIP & 0xFFF), so we
            // iterate over all 4096 cache entries and invalidate any that point
            // to this page.
            let page_base = addr & !0xFFF;
            for idx in 0..DECODE_CACHE_SIZE {
                let entry = &mut self.decode_cache[idx];
                if entry.rip != 0 && (entry.rip & !0xFFF) == page_base {
                    entry.rip = 0; // Invalidate
                }
            }
        }
    }

    #[inline(always)]
    pub(super) fn write_mem(&mut self, addr: u64, value: u64, size: u8) -> Result<()> {
        // Check for self-modifying code
        self.check_smc(addr);

        match size {
            1 => self.mmu.write_u8(addr, value as u8, &self.sregs),
            2 => self.mmu.write_u16(addr, value as u16, &self.sregs),
            4 => self.mmu.write_u32(addr, value as u32, &self.sregs),
            8 => self.mmu.write_u64(addr, value, &self.sregs),
            _ => Err(Error::Emulator(format!(
                "invalid memory access size: {}",
                size
            ))),
        }
    }

    // FPU memory access helpers
    #[inline(always)]
    pub(super) fn read_mem16(&mut self, addr: u64) -> Result<u16> {
        self.mmu.read_u16(addr, &self.sregs)
    }

    #[inline(always)]
    pub(super) fn write_mem16(&mut self, addr: u64, value: u16) -> Result<()> {
        self.check_smc(addr);
        self.mmu.write_u16(addr, value, &self.sregs)
    }

    #[inline(always)]
    pub(super) fn read_mem32(&mut self, addr: u64) -> Result<u32> {
        self.mmu.read_u32(addr, &self.sregs)
    }

    #[inline(always)]
    pub(super) fn write_mem32(&mut self, addr: u64, value: u32) -> Result<()> {
        self.check_smc(addr);
        self.mmu.write_u32(addr, value, &self.sregs)
    }

    #[inline(always)]
    pub(super) fn read_mem64(&mut self, addr: u64) -> Result<u64> {
        self.mmu.read_u64(addr, &self.sregs)
    }

    #[inline(always)]
    pub(super) fn write_mem64(&mut self, addr: u64, value: u64) -> Result<()> {
        // Use the generic write_mem which has watchpoints
        self.write_mem(addr, value, 8)
    }

    #[inline(always)]
    pub(super) fn read_f32(&mut self, addr: u64) -> Result<f32> {
        let bits = self.mmu.read_u32(addr, &self.sregs)?;
        Ok(f32::from_bits(bits))
    }

    #[inline(always)]
    pub(super) fn write_f32(&mut self, addr: u64, value: f32) -> Result<()> {
        self.check_smc(addr);
        self.mmu.write_u32(addr, value.to_bits(), &self.sregs)
    }

    #[inline(always)]
    pub(super) fn read_f64(&mut self, addr: u64) -> Result<f64> {
        let bits = self.mmu.read_u64(addr, &self.sregs)?;
        Ok(f64::from_bits(bits))
    }

    #[inline(always)]
    pub(super) fn write_f64(&mut self, addr: u64, value: f64) -> Result<()> {
        self.check_smc(addr);
        self.mmu.write_u64(addr, value.to_bits(), &self.sregs)
    }

    #[inline]
    pub(super) fn read_bytes(&mut self, addr: u64, len: usize) -> Result<Vec<u8>> {
        let mut buf = vec![0u8; len];
        self.mmu.read(addr, &mut buf, &self.sregs)?;
        Ok(buf)
    }

    #[inline]
    pub(super) fn write_bytes(&mut self, addr: u64, data: &[u8]) -> Result<()> {
        self.mmu.write(addr, data, &self.sregs)
    }

    // Stack helpers
    // NOTE: These must NOT modify RSP if the write fails, otherwise page fault
    // handling will corrupt the stack (RSP gets decremented twice on retry).
    pub(super) fn push64(&mut self, value: u64) -> Result<()> {
        let new_rsp = self.regs.rsp.wrapping_sub(8);
        self.mmu.write_u64(new_rsp, value, &self.sregs)?;
        self.regs.rsp = new_rsp;
        Ok(())
    }

    /// Push a 64-bit value to the stack with supervisor privilege.
    /// Used during exception/interrupt delivery where the kernel stack
    /// is accessed regardless of current CPL.
    fn push64_supervisor(&mut self, value: u64) -> Result<()> {
        let new_rsp = self.regs.rsp.wrapping_sub(8);
        self.mmu.write_u64_supervisor(new_rsp, value, &self.sregs)?;
        self.regs.rsp = new_rsp;
        Ok(())
    }

    pub(super) fn pop64(&mut self) -> Result<u64> {
        let value = self.mmu.read_u64(self.regs.rsp, &self.sregs)?;
        self.regs.rsp = self.regs.rsp.wrapping_add(8);
        Ok(value)
    }

    pub(super) fn push32(&mut self, value: u32) -> Result<()> {
        let new_rsp = self.regs.rsp.wrapping_sub(4);
        self.mmu.write_u32(new_rsp, value, &self.sregs)?;
        self.regs.rsp = new_rsp;
        Ok(())
    }

    pub(super) fn pop32(&mut self) -> Result<u32> {
        let value = self.mmu.read_u32(self.regs.rsp, &self.sregs)?;
        self.regs.rsp = self.regs.rsp.wrapping_add(4);
        Ok(value)
    }

    pub(super) fn push16(&mut self, value: u16) -> Result<()> {
        let new_rsp = self.regs.rsp.wrapping_sub(2);
        self.mmu.write_u16(new_rsp, value, &self.sregs)?;
        self.regs.rsp = new_rsp;
        Ok(())
    }

    pub(super) fn pop16(&mut self) -> Result<u16> {
        let value = self.mmu.read_u16(self.regs.rsp, &self.sregs)?;
        self.regs.rsp = self.regs.rsp.wrapping_add(2);
        Ok(value)
    }

    // I/O pending helpers
    pub(super) fn set_io_pending_reg(&mut self, size: u8) {
        self.io_pending = Some(IoPending {
            size,
            target: IoInTarget::Reg,
        });
    }

    pub(super) fn set_io_pending_mem(&mut self, size: u8, addr: u64) {
        self.io_pending = Some(IoPending {
            size,
            target: IoInTarget::Mem { addr },
        });
    }

    // Segment register access
    pub(super) fn get_sreg(&self, sreg: u8) -> u16 {
        match sreg {
            0 => self.sregs.es.selector,
            1 => self.sregs.cs.selector,
            2 => self.sregs.ss.selector,
            3 => self.sregs.ds.selector,
            4 => self.sregs.fs.selector,
            5 => self.sregs.gs.selector,
            _ => 0,
        }
    }

    pub(super) fn set_sreg(&mut self, sreg: u8, value: u16) {
        let seg = match sreg {
            0 => &mut self.sregs.es,
            1 => &mut self.sregs.cs,
            2 => &mut self.sregs.ss,
            3 => &mut self.sregs.ds,
            4 => &mut self.sregs.fs,
            5 => &mut self.sregs.gs,
            _ => return,
        };
        let preserve_mode = sreg == 1;
        let prev_db = seg.db;
        let prev_l = seg.l;
        seg.selector = value;
        // In protected/long mode, we should load the descriptor from GDT
        // For now, set a basic flat segment
        seg.base = 0;
        seg.limit = 0xFFFF_FFFF;
        seg.type_ = 0x03; // Data segment, read/write, accessed
        seg.present = true;
        seg.dpl = 0;
        seg.db = if preserve_mode { prev_db } else { true };
        seg.s = true;
        seg.l = if preserve_mode { prev_l } else { false };
        seg.g = true;
    }

    // Condition checking for Jcc/SETcc/CMOVcc - materializes lazy flags first
    pub(super) fn check_condition(&mut self, cc: u8) -> bool {
        // Materialize lazy flags before reading
        self.materialize_flags();

        let cf = self.regs.rflags & flags::bits::CF != 0;
        let zf = self.regs.rflags & flags::bits::ZF != 0;
        let sf = self.regs.rflags & flags::bits::SF != 0;
        let of = self.regs.rflags & flags::bits::OF != 0;
        let pf = self.regs.rflags & flags::bits::PF != 0;

        match cc {
            0x0 => of,                // O
            0x1 => !of,               // NO
            0x2 => cf,                // B/NAE/C
            0x3 => !cf,               // NB/AE/NC
            0x4 => zf,                // E/Z
            0x5 => !zf,               // NE/NZ
            0x6 => cf || zf,          // BE/NA
            0x7 => !cf && !zf,        // NBE/A
            0x8 => sf,                // S
            0x9 => !sf,               // NS
            0xA => pf,                // P/PE
            0xB => !pf,               // NP/PO
            0xC => sf != of,          // L/NGE
            0xD => sf == of,          // NL/GE
            0xE => zf || (sf != of),  // LE/NG
            0xF => !zf && (sf == of), // NLE/G
            _ => false,
        }
    }

    /// Inject a page fault exception (#PF, vector 14) into the guest.
    /// This allows the kernel's page fault handler to run and set up page tables on demand.
    pub(super) fn inject_page_fault(&mut self, vaddr: u64, error_code: u64) -> Result<()> {
        use std::sync::atomic::{AtomicUsize, Ordering as AtomicOrdering};
        // Page fault logging disabled for performance

        // Set CR2 to the faulting virtual address
        self.sregs.cr2 = vaddr;
        self.inject_exception(14, Some(error_code))
    }

    /// Inject a generic exception into the guest.
    /// vector: exception vector number (0-255)
    /// error_code: optional error code (only for exceptions that have error codes)
    pub fn inject_exception(&mut self, vector: u8, error_code: Option<u64>) -> Result<()> {
        // Read IDT entry for the vector
        // Each IDT entry in 64-bit mode is 16 bytes
        let idt_base = self.sregs.idt.base;
        let idt_entry_addr = idt_base + (vector as u64) * 16;

        // Read the 16-byte IDT entry (using supervisor access - exception delivery
        // always uses supervisor privilege regardless of current CPL)
        let mut idt_entry = [0u8; 16];
        self.mmu
            .read_supervisor(idt_entry_addr, &mut idt_entry, &self.sregs)?;

        let offset_low = u16::from_le_bytes([idt_entry[0], idt_entry[1]]) as u64;
        let selector = u16::from_le_bytes([idt_entry[2], idt_entry[3]]);
        let ist = idt_entry[4] & 0x07;
        let type_attr = idt_entry[5];
        let offset_mid = u16::from_le_bytes([idt_entry[6], idt_entry[7]]) as u64;
        let offset_high =
            u32::from_le_bytes([idt_entry[8], idt_entry[9], idt_entry[10], idt_entry[11]]) as u64;

        // Check if entry is present
        if type_attr & 0x80 == 0 {
            return Err(Error::Emulator(format!(
                "IDT entry {} not present (type_attr={:#x})",
                vector, type_attr
            )));
        }

        let handler_addr = offset_low | (offset_mid << 16) | (offset_high << 32);

        // Materialize lazy flags before saving RFLAGS
        self.materialize_flags();

        // In 64-bit mode, push exception frame (in this order, growing downward):
        // SS, RSP, RFLAGS, CS, RIP, [Error Code if applicable]

        // Save current state
        let old_ss = self.sregs.ss.selector;
        let old_rsp = self.regs.rsp;
        let old_rflags = self.regs.rflags;
        let old_cs = self.sregs.cs.selector;
        let old_rip = self.regs.rip;

        // Determine privilege levels for stack switching
        // The target CPL comes from the code segment selector in the IDT gate (RPL bits)
        // For kernel exception handlers, this is typically 0x10 (ring 0 code segment)
        let target_cpl = (selector & 0x3) as u8;
        let old_cpl = (old_cs & 0x3) as u8;

        // Stack switching rules for 64-bit mode:
        // 1. If IST is non-zero, use the IST stack (regardless of privilege change)
        // 2. Else if transitioning to a more privileged level, load RSP from TSS
        //    (CPL 3 to 0 uses RSP0, CPL 3 to 1 uses RSP1, etc.)
        // 3. Else keep current RSP (same or less privileged)
        if ist != 0 {
            // IST entries are in the TSS at offset 0x24 + (ist-1)*8
            let tss_base = self.sregs.tr.base;
            let ist_offset = 0x24 + ((ist as u64 - 1) * 8);
            let ist_addr = tss_base + ist_offset;
            let ist_rsp = self.mmu.read_u64_supervisor(ist_addr, &self.sregs)?;
            if ist_rsp != 0 {
                self.regs.rsp = ist_rsp;
                self.set_sreg(2, 0); // SS = 0 for IST switches
            }
        } else if old_cpl > target_cpl {
            // Inter-privilege transition - load RSP from TSS
            // RSP0 is at offset 0x04, RSP1 at 0x0C, RSP2 at 0x14 in 64-bit TSS
            let tss_base = self.sregs.tr.base;
            let rsp_offset = 0x04 + (target_cpl as u64) * 8;
            let new_rsp = self
                .mmu
                .read_u64_supervisor(tss_base + rsp_offset, &self.sregs)?;
            if new_rsp != 0 {
                self.regs.rsp = new_rsp;
                self.set_sreg(2, 0); // SS = 0 for inter-privilege switches
            }
        }
        // If same privilege or less privileged, keep current RSP

        // Push exception frame (each push is 8 bytes in 64-bit mode)
        // Use supervisor access since we're writing to the kernel stack
        self.push64_supervisor(old_ss as u64)?;
        self.push64_supervisor(old_rsp)?;
        self.push64_supervisor(old_rflags)?;
        self.push64_supervisor(old_cs as u64)?;
        self.push64_supervisor(old_rip)?;
        if let Some(ec) = error_code {
            self.push64_supervisor(ec)?;
        }

        // Clear IF (disable interrupts) for interrupt gates (type 0xE)
        // Trap gates (type 0xF) don't clear IF
        let gate_type = type_attr & 0x0F;
        if gate_type == 0x0E {
            let old_if = (self.regs.rflags & flags::bits::IF) != 0;
            self.regs.rflags &= !flags::bits::IF;
            log_if_transition(
                handler_addr,
                old_if,
                false,
                &format!("INT_GATE(vec={})", vector),
            );
        }

        // Jump to the handler
        self.regs.rip = handler_addr;

        // Update CS selector (handler runs in kernel mode)
        // The segment selector from the IDT entry becomes the new CS
        self.set_sreg(1, selector);

        // For 64-bit interrupt/trap gates (type 0x0E/0x0F), the handler must run in 64-bit mode
        // Set CS.L = true to enable 64-bit mode for the handler
        // Note: set_sreg doesn't load the GDT descriptor, so we must set this explicitly
        let gate_type = type_attr & 0x0F;
        if gate_type == 0x0E || gate_type == 0x0F {
            self.sregs.cs.l = true;
            self.sregs.cs.db = false; // D must be 0 when L=1
        }

        Ok(())
    }
}

impl VCpu for X86_64Vcpu {
    fn run(&mut self) -> Result<VcpuExit> {
        let start_time = std::time::Instant::now();
        let mut batch: u64 = 0;
        loop {
            // Periodic housekeeping on a stride keeps the per-instruction path
            // free of clock reads, RefCell borrows and 64-bit division.
            batch = batch.wrapping_add(1);
            if batch % LAPIC_POLL_STRIDE == 0 {
                // Deliver any due LAPIC timer interrupt.
                if let Some(vector) = self.mmu.tick_lapic_timer() {
                    if self.can_inject_interrupt()
                        && self.inject_interrupt(vector).unwrap_or(false)
                    {
                        self.mmu.clear_lapic_pending();
                        self.halted = false;
                    }
                }
                // Yield to the VMM (~1ms slices) so timers/IRQs get serviced.
                if start_time.elapsed().as_millis() >= 1 {
                    publish_instruction_count(self.insn_count);
                    return Ok(VcpuExit::Hlt);
                }
            }

            if self.halted {
                publish_instruction_count(self.insn_count);
                // If halted but an interrupt is pending, keep spinning lightly.
                if self.mmu.has_lapic_pending() {
                    std::thread::yield_now();
                    continue;
                }
                return Ok(VcpuExit::Hlt);
            }

            match self.step() {
                Ok(Some(exit)) => {
                    publish_instruction_count(self.insn_count);
                    return Ok(exit);
                }
                Ok(None) => {
                    // Check for single-step mode (GDB debugging)
                    #[cfg(feature = "debug")]
                    if self.single_step {
                        publish_instruction_count(self.insn_count);
                        return Ok(VcpuExit::GdbStep);
                    }
                    continue;
                }
                Err(Error::PageFault { vaddr, error_code }) => {
                    // Inject the page fault exception into the guest
                    match self.inject_page_fault(vaddr, error_code) {
                        Ok(()) => continue,
                        Err(Error::PageFault {
                            vaddr: _df_vaddr, ..
                        }) => {
                            // Page fault during page fault delivery = double fault
                            // Try to inject #DF (vector 8)
                            match self.inject_exception(8, Some(0)) {
                                Ok(()) => continue,
                                Err(e) => {
                                    // Triple fault - CPU should reset
                                    return Err(Error::Emulator(format!(
                                        "Triple fault at RIP={:#x} (double fault delivery failed: {:?}, original #PF at {:#x})",
                                        self.regs.rip, e, vaddr
                                    )));
                                }
                            }
                        }
                        Err(e) => {
                            // IDT entry not present or other error during #PF injection
                            return Err(Error::Emulator(format!(
                                "#PF at vaddr={:#x} (error_code={:#x}, RIP={:#x}): {}",
                                vaddr, error_code, self.regs.rip, e
                            )));
                        }
                    }
                }
                Err(e) => {
                    publish_instruction_count(self.insn_count);
                    return Err(e);
                }
            }
        }
    }

    fn get_state(&self) -> Result<CpuState> {
        // Compute materialized rflags without modifying self
        let rflags = self.compute_materialized_rflags();
        let mut regs = self.regs.clone();
        regs.rflags = rflags;
        Ok(CpuState::X86_64(X86_64CpuState {
            regs,
            sregs: self.sregs.clone(),
        }))
    }

    fn set_state(&mut self, state: &CpuState) -> Result<()> {
        let state = match state {
            CpuState::X86_64(state) => state,
            _ => {
                return Err(Error::Emulator(
                    "expected x86_64 state for x86_64 vCPU".to_string(),
                ))
            }
        };
        self.regs = state.regs.clone();
        self.sregs = state.sregs.clone();
        // Injecting CPU state is a serializing event: drop the decode cache so we
        // re-decode from (possibly externally rewritten) code memory. Not hot -
        // set_state is only called at init / snapshot restore / GDB, never in run().
        self.decode_cache.iter_mut().for_each(|e| e.rip = 0);
        Ok(())
    }

    fn complete_io_in(&mut self, data: &[u8]) {
        if let Some(pending) = self.io_pending.take() {
            let value = match pending.size {
                1 => data.first().copied().unwrap_or(0) as u64,
                2 if data.len() >= 2 => u16::from_le_bytes([data[0], data[1]]) as u64,
                4 if data.len() >= 4 => {
                    u32::from_le_bytes([data[0], data[1], data[2], data[3]]) as u64
                }
                _ => 0,
            };

            match pending.target {
                IoInTarget::Reg => match pending.size {
                    1 => self.regs.rax = (self.regs.rax & !0xFF) | value,
                    2 => self.regs.rax = (self.regs.rax & !0xFFFF) | value,
                    4 => self.regs.rax = value,
                    _ => {}
                },
                IoInTarget::Mem { addr } => {
                    let _ = self.write_mem(addr, value, pending.size);
                }
            }
        }
    }

    fn id(&self) -> u32 {
        self.id
    }

    fn can_inject_interrupt(&self) -> bool {
        // IF is set/cleared only by STI/CLI/POPF/IRET (written straight to
        // regs.rflags), never by the lazy ALU-flag engine - so read it directly.
        (self.regs.rflags & flags::bits::IF) != 0
    }

    fn inject_interrupt(&mut self, vector: u8) -> Result<bool> {
        // Check if interrupts are enabled
        if !self.can_inject_interrupt() {
            return Ok(false);
        }

        // Inject the external interrupt
        // External interrupts don't push an error code
        self.inject_exception(vector, None)?;

        // Clear the halted state if we were halted
        self.halted = false;

        Ok(true)
    }

    fn inject_nmi(&mut self) -> Result<bool> {
        // NMI is vector 2 and ignores IF flag
        // TODO: Track NMI blocking (NMIs are blocked until IRET after an NMI)
        self.inject_exception(2, None)?;
        self.halted = false;
        tracing::debug!("Injected NMI");
        Ok(true)
    }

    #[cfg(feature = "debug")]
    fn set_single_step(&mut self, enabled: bool) {
        self.single_step = enabled;
    }

    #[cfg(feature = "debug")]
    fn is_single_step(&self) -> bool {
        self.single_step
    }

    #[cfg(feature = "debug")]
    fn invalidate_code_cache(&mut self, addr: u64) {
        // Invalidate all decode cache entries on the same page as addr.
        // This ensures we re-decode instructions after breakpoint modification.
        let page_base = addr & !0xFFF;
        for idx in 0..DECODE_CACHE_SIZE {
            let entry = &mut self.decode_cache[idx];
            if entry.rip != 0 && (entry.rip & !0xFFF) == page_base {
                entry.rip = 0; // Invalidate
            }
        }
    }

    fn instruction_count(&self) -> u64 {
        // Access the global instruction counter
        static TOTAL_INSN_READER: std::sync::atomic::AtomicU64 =
            std::sync::atomic::AtomicU64::new(0);
        // Note: This reads from a separate static; we need to use the same one as run()
        // For now, we'll get the count from run()'s TOTAL_INSN via a global accessor
        get_total_instruction_count()
    }

    fn get_emulator_state(&self) -> Option<crate::snapshot::EmulatorState> {
        use crate::snapshot::{EmulatorState, FpuSnapshot, LazyFlagsSnapshot};

        let lf = self.lazy_flags.get();
        Some(EmulatorState {
            fpu: FpuSnapshot {
                control_word: self.fpu.control_word,
                status_word: self.fpu.status_word,
                tag_word: self.fpu.tag_word,
                data_ptr: self.fpu.data_ptr,
                instr_ptr: self.fpu.instr_ptr,
                last_opcode: self.fpu.last_opcode,
                st: self.fpu.st,
                top: self.fpu.top,
            },
            lazy_flags: LazyFlagsSnapshot {
                op: match lf.op {
                    LazyFlagOp::None => 0,
                    LazyFlagOp::Add => 1,
                    LazyFlagOp::Sub => 2,
                    LazyFlagOp::Logic => 3,
                    LazyFlagOp::Inc => 4,
                    LazyFlagOp::Dec => 5,
                },
                result: lf.result,
                src: lf.src,
                dst: lf.dst,
                size: lf.size,
            },
            kernel_gs_base: self.kernel_gs_base,
            pkru: self.pkru,
            halted: self.halted,
        })
    }

    fn set_emulator_state(&mut self, state: &crate::snapshot::EmulatorState) -> Result<()> {
        // Restore FPU state
        self.fpu.control_word = state.fpu.control_word;
        self.fpu.status_word = state.fpu.status_word;
        self.fpu.tag_word = state.fpu.tag_word;
        self.fpu.data_ptr = state.fpu.data_ptr;
        self.fpu.instr_ptr = state.fpu.instr_ptr;
        self.fpu.last_opcode = state.fpu.last_opcode;
        self.fpu.st = state.fpu.st;
        self.fpu.top = state.fpu.top;

        // Restore lazy flags
        let op = match state.lazy_flags.op {
            0 => LazyFlagOp::None,
            1 => LazyFlagOp::Add,
            2 => LazyFlagOp::Sub,
            3 => LazyFlagOp::Logic,
            4 => LazyFlagOp::Inc,
            5 => LazyFlagOp::Dec,
            _ => LazyFlagOp::None,
        };
        self.lazy_flags.set(LazyFlags {
            op,
            result: state.lazy_flags.result,
            src: state.lazy_flags.src,
            dst: state.lazy_flags.dst,
            size: state.lazy_flags.size,
        });

        // Restore other state
        self.kernel_gs_base = state.kernel_gs_base;
        self.pkru = state.pkru;
        self.halted = state.halted;

        Ok(())
    }
}

/// Global instruction counter for snapshotting
static GLOBAL_INSN_COUNT: std::sync::atomic::AtomicU64 = std::sync::atomic::AtomicU64::new(0);

/// Get the total instruction count
pub fn get_total_instruction_count() -> u64 {
    GLOBAL_INSN_COUNT.load(std::sync::atomic::Ordering::Relaxed)
}

/// Publish a vCPU's retired-instruction count to the global counter. Called at
/// run() exit boundaries (not per-instruction) for snapshot/diagnostic readers.
#[inline]
pub fn publish_instruction_count(count: u64) {
    GLOBAL_INSN_COUNT.store(count, std::sync::atomic::Ordering::Relaxed);
}
