-- Project:   C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\w06_criticalRegion.cyprj
-- Generated: 02/28/2024 14:02:55
-- PSoC Creator  4.4

ENTITY w06_criticalRegion IS
    PORT(
        SEVEN_A(0)_PAD : OUT std_ulogic;
        SEVEN_B(0)_PAD : OUT std_ulogic;
        SEVEN_C(0)_PAD : OUT std_ulogic;
        SEVEN_D(0)_PAD : OUT std_ulogic;
        SEVEN_E(0)_PAD : OUT std_ulogic;
        SEVEN_F(0)_PAD : OUT std_ulogic;
        SEVEN_G(0)_PAD : OUT std_ulogic;
        SEVEN_DP(0)_PAD : OUT std_ulogic;
        SEVEN_SELECT(0)_PAD : OUT std_ulogic;
        BUTTON_1(0)_PAD : IN std_ulogic;
        BUTTON_2(0)_PAD : IN std_ulogic;
        BUTTON_3(0)_PAD : IN std_ulogic;
        BUTTON_4(0)_PAD : IN std_ulogic;
        LED_red(0)_PAD : OUT std_ulogic;
        LED_yellow(0)_PAD : OUT std_ulogic;
        LED_green(0)_PAD : OUT std_ulogic;
        RGB_R(0)_PAD : OUT std_ulogic;
        RGB_G(0)_PAD : OUT std_ulogic;
        RGB_B(0)_PAD : OUT std_ulogic;
        UART_TX(0)_PAD : OUT std_ulogic;
        UART_RX(0)_PAD : IN std_ulogic;
        TFT_SCL(0)_PAD : OUT std_ulogic;
        TFT_SDA(0)_PAD : OUT std_ulogic;
        TFT_CS(0)_PAD : OUT std_ulogic;
        TFT_RES(0)_PAD : OUT std_ulogic;
        TFT_DC(0)_PAD : OUT std_ulogic;
        TFT_LED(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END w06_criticalRegion;

ARCHITECTURE __DEFAULT__ OF w06_criticalRegion IS
    SIGNAL BUTTON_1(0)__PA : bit;
    SIGNAL BUTTON_2(0)__PA : bit;
    SIGNAL BUTTON_3(0)__PA : bit;
    SIGNAL BUTTON_4(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL LED_green(0)__PA : bit;
    SIGNAL LED_red(0)__PA : bit;
    SIGNAL LED_yellow(0)__PA : bit;
    SIGNAL Net_1227 : bit;
    SIGNAL Net_1229 : bit;
    SIGNAL Net_1231 : bit;
    SIGNAL Net_1233 : bit;
    SIGNAL Net_1235 : bit;
    SIGNAL Net_1237 : bit;
    SIGNAL Net_1239 : bit;
    SIGNAL Net_1241 : bit;
    SIGNAL Net_1314 : bit;
    SIGNAL Net_1320 : bit;
    SIGNAL Net_1320_SYNCOUT : bit;
    SIGNAL Net_1323 : bit;
    SIGNAL Net_1324 : bit;
    ATTRIBUTE placement_force OF Net_1324 : SIGNAL IS "U(3,0,A)1";
    SIGNAL Net_1333 : bit;
    ATTRIBUTE placement_force OF Net_1333 : SIGNAL IS "U(3,4,A)1";
    SIGNAL Net_2605 : bit;
    ATTRIBUTE udbclken_assigned OF Net_2605 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_2605 : SIGNAL IS true;
    SIGNAL Net_2605_local : bit;
    SIGNAL Net_3179 : bit;
    ATTRIBUTE placement_force OF Net_3179 : SIGNAL IS "U(3,1,A)0";
    SIGNAL Net_3180 : bit;
    ATTRIBUTE placement_force OF Net_3180 : SIGNAL IS "U(3,4,A)0";
    SIGNAL Net_3181 : bit;
    ATTRIBUTE placement_force OF Net_3181 : SIGNAL IS "U(2,4,A)2";
    SIGNAL Net_3182 : bit;
    ATTRIBUTE udbclken_assigned OF Net_3182 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_3182 : SIGNAL IS true;
    SIGNAL Net_3182_local : bit;
    SIGNAL Net_403 : bit;
    ATTRIBUTE placement_force OF Net_403 : SIGNAL IS "U(0,1,A)2";
    SIGNAL Net_429 : bit;
    ATTRIBUTE placement_force OF Net_429 : SIGNAL IS "U(0,3,A)1";
    SIGNAL Net_481 : bit;
    ATTRIBUTE placement_force OF Net_481 : SIGNAL IS "U(0,4,A)1";
    SIGNAL Net_664 : bit;
    SIGNAL Net_665 : bit;
    SIGNAL Net_666 : bit;
    ATTRIBUTE placement_force OF Net_666 : SIGNAL IS "U(3,4,A)2";
    SIGNAL Net_667 : bit;
    SIGNAL Net_668 : bit;
    SIGNAL RGB_B(0)__PA : bit;
    SIGNAL RGB_G(0)__PA : bit;
    SIGNAL RGB_R(0)__PA : bit;
    SIGNAL SEVEN_A(0)__PA : bit;
    SIGNAL SEVEN_B(0)__PA : bit;
    SIGNAL SEVEN_C(0)__PA : bit;
    SIGNAL SEVEN_D(0)__PA : bit;
    SIGNAL SEVEN_DP(0)__PA : bit;
    SIGNAL SEVEN_E(0)__PA : bit;
    SIGNAL SEVEN_F(0)__PA : bit;
    SIGNAL SEVEN_G(0)__PA : bit;
    SIGNAL SEVEN_SELECT(0)__PA : bit;
    SIGNAL TFT_CS(0)__PA : bit;
    SIGNAL TFT_DC(0)__PA : bit;
    SIGNAL TFT_LED(0)__PA : bit;
    SIGNAL TFT_RES(0)__PA : bit;
    SIGNAL TFT_SCL(0)__PA : bit;
    SIGNAL TFT_SDA(0)__PA : bit;
    SIGNAL UART_RX(0)__PA : bit;
    SIGNAL UART_TX(0)__PA : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:cmp1_less\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:control_0\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:control_1\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:control_2\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:control_3\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:control_4\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:control_5\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:control_6\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:control_7\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \RGB_PWM_blue:PWMUDB:runmode_enable\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:tc_i\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:cmp1_less\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:control_0\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:control_1\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:control_2\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:control_3\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:control_4\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:control_5\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:control_6\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:control_7\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \RGB_PWM_green:PWMUDB:runmode_enable\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:tc_i\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:cmp1_less\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:control_0\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:control_1\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:control_2\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:control_3\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:control_4\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:control_5\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:control_6\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:control_7\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \RGB_PWM_red:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:tc_i\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:cmp1_less\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:control_0\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:control_1\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:control_2\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:control_3\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:control_4\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:control_5\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:control_6\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:control_7\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \TFT_BackLight:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,4,A)3";
    SIGNAL \TFT_BackLight:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \TFT_BackLight:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \TFT_BackLight:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \TFT_BackLight:PWMUDB:status_0\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \TFT_BackLight:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \TFT_BackLight:PWMUDB:status_2\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \TFT_BackLight:PWMUDB:status_3\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:tc_i\ : bit;
    SIGNAL \TFT_SPI:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \TFT_SPI:BSPIM:cnt_enable\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \TFT_SPI:BSPIM:cnt_tc\ : bit;
    SIGNAL \TFT_SPI:BSPIM:count_0\ : bit;
    SIGNAL \TFT_SPI:BSPIM:count_1\ : bit;
    SIGNAL \TFT_SPI:BSPIM:count_2\ : bit;
    SIGNAL \TFT_SPI:BSPIM:count_3\ : bit;
    SIGNAL \TFT_SPI:BSPIM:count_4\ : bit;
    SIGNAL \TFT_SPI:BSPIM:count_5\ : bit;
    SIGNAL \TFT_SPI:BSPIM:count_6\ : bit;
    SIGNAL \TFT_SPI:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \TFT_SPI:BSPIM:ld_ident\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \TFT_SPI:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \TFT_SPI:BSPIM:load_cond\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \TFT_SPI:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \TFT_SPI:BSPIM:load_rx_data\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \TFT_SPI:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \TFT_SPI:BSPIM:rx_status_4\ : bit;
    SIGNAL \TFT_SPI:BSPIM:rx_status_5\ : bit;
    SIGNAL \TFT_SPI:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \TFT_SPI:BSPIM:rx_status_6\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \TFT_SPI:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \TFT_SPI:BSPIM:state_0\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \TFT_SPI:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \TFT_SPI:BSPIM:state_1\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \TFT_SPI:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \TFT_SPI:BSPIM:state_2\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \TFT_SPI:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \TFT_SPI:BSPIM:tx_status_0\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \TFT_SPI:BSPIM:tx_status_1\ : bit;
    SIGNAL \TFT_SPI:BSPIM:tx_status_2\ : bit;
    SIGNAL \TFT_SPI:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \TFT_SPI:BSPIM:tx_status_4\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \TFT_SPI:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \TFT_SPI:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \TFT_SPI:Net_276\ : SIGNAL IS true;
    SIGNAL \TFT_SPI:Net_276_local\ : bit;
    SIGNAL \UART_LOG:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:counter_load_not\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \UART_LOG:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:pollcount_0\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \UART_LOG:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:pollcount_1\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \UART_LOG:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:rx_bitclk_enable\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \UART_LOG:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_LOG:BUART:rx_count_0\ : bit;
    SIGNAL \UART_LOG:BUART:rx_count_1\ : bit;
    SIGNAL \UART_LOG:BUART:rx_count_2\ : bit;
    SIGNAL \UART_LOG:BUART:rx_count_3\ : bit;
    SIGNAL \UART_LOG:BUART:rx_count_4\ : bit;
    SIGNAL \UART_LOG:BUART:rx_count_5\ : bit;
    SIGNAL \UART_LOG:BUART:rx_count_6\ : bit;
    SIGNAL \UART_LOG:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:rx_counter_load\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \UART_LOG:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_LOG:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_LOG:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:rx_last\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \UART_LOG:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:rx_load_fifo\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \UART_LOG:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:rx_postpoll\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \UART_LOG:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:rx_state_0\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \UART_LOG:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:rx_state_2\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \UART_LOG:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:rx_state_3\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \UART_LOG:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \UART_LOG:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:rx_status_3\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \UART_LOG:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:rx_status_4\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \UART_LOG:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:rx_status_5\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \UART_LOG:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:tx_bitclk\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \UART_LOG:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_LOG:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_LOG:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \UART_LOG:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_LOG:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_LOG:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_LOG:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:tx_state_0\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \UART_LOG:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:tx_state_1\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \UART_LOG:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:tx_state_2\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \UART_LOG:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:tx_status_0\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \UART_LOG:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:tx_status_2\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \UART_LOG:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_LOG:BUART:txn\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \UART_LOG:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_LOG:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_LOG:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_LOG:Net_9_local\ : bit;
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_1876\ : bit;
    SIGNAL \USBUART:Net_1889\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_request_0\ : bit;
    SIGNAL \USBUART:dma_request_1\ : bit;
    SIGNAL \USBUART:dma_request_2\ : bit;
    SIGNAL \USBUART:dma_request_3\ : bit;
    SIGNAL \USBUART:dma_request_4\ : bit;
    SIGNAL \USBUART:dma_request_5\ : bit;
    SIGNAL \USBUART:dma_request_6\ : bit;
    SIGNAL \USBUART:dma_request_7\ : bit;
    SIGNAL \USBUART:dma_terminate\ : bit;
    SIGNAL \USBUART:ep_int_0\ : bit;
    SIGNAL \USBUART:ep_int_1\ : bit;
    SIGNAL \USBUART:ep_int_2\ : bit;
    SIGNAL \USBUART:ep_int_3\ : bit;
    SIGNAL \USBUART:ep_int_4\ : bit;
    SIGNAL \USBUART:ep_int_5\ : bit;
    SIGNAL \USBUART:ep_int_6\ : bit;
    SIGNAL \USBUART:ep_int_7\ : bit;
    SIGNAL \USBUART:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__SEVEN_A_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__SEVEN_A_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \TFT_BackLight:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF SEVEN_A(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF SEVEN_A(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF SEVEN_B(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF SEVEN_B(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF SEVEN_C(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF SEVEN_C(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF SEVEN_D(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF SEVEN_D(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF SEVEN_E(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF SEVEN_E(0) : LABEL IS "P1[3]";
    ATTRIBUTE lib_model OF SEVEN_F(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF SEVEN_F(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF SEVEN_G(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF SEVEN_G(0) : LABEL IS "P1[1]";
    ATTRIBUTE lib_model OF SEVEN_DP(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF SEVEN_DP(0) : LABEL IS "P1[0]";
    ATTRIBUTE lib_model OF SEVEN_SELECT(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF SEVEN_SELECT(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF BUTTON_1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF BUTTON_1(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF BUTTON_2(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF BUTTON_2(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF BUTTON_3(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF BUTTON_3(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF BUTTON_4(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF BUTTON_4(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF LED_red(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF LED_red(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF LED_yellow(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF LED_yellow(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF LED_green(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF LED_green(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF RGB_R(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF RGB_R(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF RGB_G(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF RGB_G(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF RGB_B(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF RGB_B(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell20";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBUART:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell21";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF UART_TX(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF UART_TX(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF UART_RX(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF UART_RX(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF TFT_SCL(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF TFT_SCL(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF TFT_SDA(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF TFT_SDA(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF TFT_CS(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF TFT_CS(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF TFT_RES(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF TFT_RES(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF TFT_DC(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF TFT_DC(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF TFT_LED(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF TFT_LED(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Net_666 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_666 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \TFT_SPI:BSPIM:load_rx_data\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \TFT_SPI:BSPIM:load_rx_data\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \TFT_SPI:BSPIM:tx_status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \TFT_SPI:BSPIM:tx_status_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \TFT_SPI:BSPIM:tx_status_4\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \TFT_SPI:BSPIM:tx_status_4\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \TFT_SPI:BSPIM:rx_status_6\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \TFT_SPI:BSPIM:rx_status_6\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF Net_1324 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF Net_1324 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:counter_load_not\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART_LOG:BUART:counter_load_not\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:tx_status_0\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART_LOG:BUART:tx_status_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:tx_status_2\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \UART_LOG:BUART:tx_status_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:rx_counter_load\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \UART_LOG:BUART:rx_counter_load\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:rx_postpoll\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \UART_LOG:BUART:rx_postpoll\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:rx_status_4\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \UART_LOG:BUART:rx_status_4\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:rx_status_5\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \UART_LOG:BUART:rx_status_5\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF UART_RX(0)_SYNC : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \TFT_BackLight:PWMUDB:status_2\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \TFT_BackLight:PWMUDB:status_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SEVEN_reg:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \SEVEN_reg:Sync:ctrl_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF isr_Button : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \TFT_SPI:BSPIM:BitCounter\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \TFT_SPI:BSPIM:TxStsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \TFT_SPI:BSPIM:TxStsReg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \TFT_SPI:BSPIM:RxStsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \TFT_SPI:BSPIM:RxStsReg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \TFT_SPI:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \TFT_SPI:BSPIM:sR8:Dp:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UART_LOG:BUART:sTX:TxShifter:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \UART_LOG:BUART:sTX:TxSts\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \UART_LOG:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \UART_LOG:BUART:sRX:RxBitCounter\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \UART_LOG:BUART:sRX:RxSts\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF ISR_UART_RX : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \RGB_PWM_red:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \RGB_PWM_red:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \RGB_PWM_green:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \RGB_PWM_green:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \USBUART:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART:ep_3\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \USBUART:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \USBUART:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \USBUART:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE lib_model OF \TFT_BackLight:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \TFT_BackLight:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TFT_BackLight:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \TFT_BackLight:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_3179 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_3179 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \TFT_SPI:BSPIM:state_2\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \TFT_SPI:BSPIM:state_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \TFT_SPI:BSPIM:state_1\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \TFT_SPI:BSPIM:state_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \TFT_SPI:BSPIM:state_0\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \TFT_SPI:BSPIM:state_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_1333 : LABEL IS "macrocell19";
    ATTRIBUTE Location OF Net_1333 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \TFT_SPI:BSPIM:load_cond\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \TFT_SPI:BSPIM:load_cond\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \TFT_SPI:BSPIM:ld_ident\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \TFT_SPI:BSPIM:ld_ident\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \TFT_SPI:BSPIM:cnt_enable\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \TFT_SPI:BSPIM:cnt_enable\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_3180 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_3180 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:txn\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \UART_LOG:BUART:txn\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:tx_state_1\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \UART_LOG:BUART:tx_state_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:tx_state_0\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \UART_LOG:BUART:tx_state_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:tx_state_2\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \UART_LOG:BUART:tx_state_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:tx_bitclk\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \UART_LOG:BUART:tx_bitclk\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \UART_LOG:BUART:tx_ctrl_mark_last\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:rx_state_0\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \UART_LOG:BUART:rx_state_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:rx_load_fifo\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \UART_LOG:BUART:rx_load_fifo\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:rx_state_3\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \UART_LOG:BUART:rx_state_3\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:rx_state_2\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \UART_LOG:BUART:rx_state_2\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:rx_bitclk_enable\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \UART_LOG:BUART:rx_bitclk_enable\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \UART_LOG:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:pollcount_1\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \UART_LOG:BUART:pollcount_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:pollcount_0\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \UART_LOG:BUART:pollcount_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:rx_status_3\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \UART_LOG:BUART:rx_status_3\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_LOG:BUART:rx_last\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \UART_LOG:BUART:rx_last\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \RGB_PWM_red:PWMUDB:runmode_enable\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \RGB_PWM_red:PWMUDB:runmode_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_403 : LABEL IS "macrocell41";
    ATTRIBUTE Location OF Net_403 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \RGB_PWM_green:PWMUDB:runmode_enable\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \RGB_PWM_green:PWMUDB:runmode_enable\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_481 : LABEL IS "macrocell43";
    ATTRIBUTE Location OF Net_481 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \RGB_PWM_blue:PWMUDB:runmode_enable\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \RGB_PWM_blue:PWMUDB:runmode_enable\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_429 : LABEL IS "macrocell45";
    ATTRIBUTE Location OF Net_429 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \TFT_BackLight:PWMUDB:runmode_enable\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \TFT_BackLight:PWMUDB:runmode_enable\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TFT_BackLight:PWMUDB:prevCompare1\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \TFT_BackLight:PWMUDB:prevCompare1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \TFT_BackLight:PWMUDB:status_0\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \TFT_BackLight:PWMUDB:status_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_3181 : LABEL IS "macrocell49";
    ATTRIBUTE Location OF Net_3181 : LABEL IS "U(2,4)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \TFT_SPI:Net_276\,
            dclk_0 => \TFT_SPI:Net_276_local\,
            dclk_glb_1 => Net_2605,
            dclk_1 => Net_2605_local,
            dclk_glb_2 => Net_3182,
            dclk_2 => Net_3182_local,
            dclk_glb_3 => \UART_LOG:Net_9\,
            dclk_3 => \UART_LOG:Net_9_local\);

    SEVEN_A:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6562b9d1-79c4-4c40-a81d-73e40f10a33a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SEVEN_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SEVEN_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SEVEN_A(0)__PA,
            oe => open,
            pin_input => Net_1227,
            pad_out => SEVEN_A(0)_PAD,
            pad_in => SEVEN_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SEVEN_B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6372462a-b21d-4805-a168-6de3ad38ba84",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SEVEN_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SEVEN_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SEVEN_B(0)__PA,
            oe => open,
            pin_input => Net_1229,
            pad_out => SEVEN_B(0)_PAD,
            pad_in => SEVEN_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SEVEN_C:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ebc08c65-f27f-48dd-886d-24a226f5c384",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SEVEN_C(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SEVEN_C",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SEVEN_C(0)__PA,
            oe => open,
            pin_input => Net_1231,
            pad_out => SEVEN_C(0)_PAD,
            pad_in => SEVEN_C(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SEVEN_D:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b10e6841-a4c9-4e1c-b3da-a48c38482c04",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SEVEN_D(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SEVEN_D",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SEVEN_D(0)__PA,
            oe => open,
            pin_input => Net_1233,
            pad_out => SEVEN_D(0)_PAD,
            pad_in => SEVEN_D(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SEVEN_E:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ec1bda07-8a1e-4498-9541-28cd72be4daa",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SEVEN_E(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SEVEN_E",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SEVEN_E(0)__PA,
            oe => open,
            pin_input => Net_1235,
            pad_out => SEVEN_E(0)_PAD,
            pad_in => SEVEN_E(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SEVEN_F:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0a5970c4-55c1-41b5-84de-de45d84c1ed7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SEVEN_F(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SEVEN_F",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SEVEN_F(0)__PA,
            oe => open,
            pin_input => Net_1237,
            pad_out => SEVEN_F(0)_PAD,
            pad_in => SEVEN_F(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SEVEN_G:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4ed4a92f-c505-435d-8dfb-67086a32f1d5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SEVEN_G(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SEVEN_G",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SEVEN_G(0)__PA,
            oe => open,
            pin_input => Net_1239,
            pad_out => SEVEN_G(0)_PAD,
            pad_in => SEVEN_G(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SEVEN_DP:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "78d3306c-37d9-4a52-a776-85790553f45f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SEVEN_DP(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SEVEN_DP",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SEVEN_DP(0)__PA,
            oe => open,
            pin_input => Net_1241,
            pad_out => SEVEN_DP(0)_PAD,
            pad_in => SEVEN_DP(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SEVEN_SELECT:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9fbbaab2-e23e-45fa-ac76-a81d3bb950b0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SEVEN_SELECT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SEVEN_SELECT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SEVEN_SELECT(0)__PA,
            oe => open,
            pad_in => SEVEN_SELECT(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BUTTON_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BUTTON_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BUTTON_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BUTTON_1(0)__PA,
            oe => open,
            fb => Net_664,
            pad_in => BUTTON_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BUTTON_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d2121597-f748-4b12-be46-64270886c0fe",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BUTTON_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BUTTON_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BUTTON_2(0)__PA,
            oe => open,
            fb => Net_665,
            pad_in => BUTTON_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BUTTON_3:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "3c215e20-ec46-4923-bd60-ebfd7968bc21",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BUTTON_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BUTTON_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BUTTON_3(0)__PA,
            oe => open,
            fb => Net_667,
            pad_in => BUTTON_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BUTTON_4:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "fc451da8-9be4-4c23-a28c-284281ccab6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BUTTON_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BUTTON_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => BUTTON_4(0)__PA,
            oe => open,
            fb => Net_668,
            pad_in => BUTTON_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_red:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_red(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_red",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_red(0)__PA,
            oe => open,
            pad_in => LED_red(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_yellow:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "852c961c-2971-4966-95f3-49a8085d1b98",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_yellow(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_yellow",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_yellow(0)__PA,
            oe => open,
            pad_in => LED_yellow(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_green:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8480e626-3a33-4a84-9b91-d9bd37b2b1ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_green(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_green",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_green(0)__PA,
            oe => open,
            pad_in => LED_green(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RGB_R:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ecfa82db-e1c2-4f07-bbfd-edac2dd29812",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RGB_R(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RGB_R",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RGB_R(0)__PA,
            oe => open,
            pin_input => Net_403,
            pad_out => RGB_R(0)_PAD,
            pad_in => RGB_R(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RGB_G:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3708c246-47f0-47d9-9e0b-a5204757bb79",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RGB_G(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RGB_G",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RGB_G(0)__PA,
            oe => open,
            pin_input => Net_481,
            pad_out => RGB_G(0)_PAD,
            pad_in => RGB_G(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RGB_B:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5371ed39-4382-4e32-a06a-f0fab4403dcf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RGB_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RGB_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RGB_B(0)__PA,
            oe => open,
            pin_input => Net_429,
            pad_out => RGB_B(0)_PAD,
            pad_in => RGB_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    UART_TX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    UART_TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "UART_TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => UART_TX(0)__PA,
            oe => open,
            pin_input => Net_1324,
            pad_out => UART_TX(0)_PAD,
            pad_in => UART_TX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    UART_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    UART_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "UART_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => UART_RX(0)__PA,
            oe => open,
            fb => Net_1320,
            pad_in => UART_RX(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TFT_SCL:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "219088ec-3981-462f-ba5d-1904faae6b15",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TFT_SCL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TFT_SCL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TFT_SCL(0)__PA,
            oe => open,
            pin_input => Net_3180,
            pad_out => TFT_SCL(0)_PAD,
            pad_in => TFT_SCL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TFT_SDA:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f85a4e9a-e9b2-40f9-9831-54a27ce2cd33",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TFT_SDA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TFT_SDA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TFT_SDA(0)__PA,
            oe => open,
            pin_input => Net_3179,
            pad_out => TFT_SDA(0)_PAD,
            pad_in => TFT_SDA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TFT_CS:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d98bb989-6b9f-4371-b4fb-c3aa018d2fd3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TFT_CS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TFT_CS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TFT_CS(0)__PA,
            oe => open,
            pad_in => TFT_CS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TFT_RES:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0da54c15-8b95-424c-b4d0-90c60ed5a342",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TFT_RES(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TFT_RES",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TFT_RES(0)__PA,
            oe => open,
            pad_in => TFT_RES(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TFT_DC:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0b6a1d4f-9c52-459e-bca1-38d7d401c5c5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TFT_DC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TFT_DC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TFT_DC(0)__PA,
            oe => open,
            pad_in => TFT_DC(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TFT_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "937b1802-a22e-4053-a9e2-71d6e02165e1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TFT_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TFT_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TFT_LED(0)__PA,
            oe => open,
            pin_input => Net_3181,
            pad_out => TFT_LED(0)_PAD,
            pad_in => TFT_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_666:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_666,
            main_0 => Net_664,
            main_1 => Net_665,
            main_2 => Net_667,
            main_3 => Net_668);

    \TFT_SPI:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TFT_SPI:BSPIM:load_rx_data\,
            main_0 => \TFT_SPI:BSPIM:count_4\,
            main_1 => \TFT_SPI:BSPIM:count_3\,
            main_2 => \TFT_SPI:BSPIM:count_2\,
            main_3 => \TFT_SPI:BSPIM:count_1\,
            main_4 => \TFT_SPI:BSPIM:count_0\);

    \TFT_SPI:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TFT_SPI:BSPIM:tx_status_0\,
            main_0 => \TFT_SPI:BSPIM:state_2\,
            main_1 => \TFT_SPI:BSPIM:state_1\,
            main_2 => \TFT_SPI:BSPIM:state_0\);

    \TFT_SPI:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TFT_SPI:BSPIM:tx_status_4\,
            main_0 => \TFT_SPI:BSPIM:state_2\,
            main_1 => \TFT_SPI:BSPIM:state_1\,
            main_2 => \TFT_SPI:BSPIM:state_0\);

    \TFT_SPI:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TFT_SPI:BSPIM:rx_status_6\,
            main_0 => \TFT_SPI:BSPIM:count_4\,
            main_1 => \TFT_SPI:BSPIM:count_3\,
            main_2 => \TFT_SPI:BSPIM:count_2\,
            main_3 => \TFT_SPI:BSPIM:count_1\,
            main_4 => \TFT_SPI:BSPIM:count_0\,
            main_5 => \TFT_SPI:BSPIM:rx_status_4\);

    Net_1324:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1324,
            main_0 => \UART_LOG:BUART:txn\);

    \UART_LOG:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:counter_load_not\,
            main_0 => \UART_LOG:BUART:tx_state_1\,
            main_1 => \UART_LOG:BUART:tx_state_0\,
            main_2 => \UART_LOG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_LOG:BUART:tx_state_2\);

    \UART_LOG:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:tx_status_0\,
            main_0 => \UART_LOG:BUART:tx_state_1\,
            main_1 => \UART_LOG:BUART:tx_state_0\,
            main_2 => \UART_LOG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_LOG:BUART:tx_fifo_empty\,
            main_4 => \UART_LOG:BUART:tx_state_2\);

    \UART_LOG:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:tx_status_2\,
            main_0 => \UART_LOG:BUART:tx_fifo_notfull\);

    \UART_LOG:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:rx_counter_load\,
            main_0 => \UART_LOG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_LOG:BUART:rx_state_0\,
            main_2 => \UART_LOG:BUART:rx_state_3\,
            main_3 => \UART_LOG:BUART:rx_state_2\);

    \UART_LOG:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:rx_postpoll\,
            main_0 => \UART_LOG:BUART:pollcount_1\,
            main_1 => \UART_LOG:BUART:pollcount_0\,
            main_2 => Net_1320_SYNCOUT);

    \UART_LOG:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:rx_status_4\,
            main_0 => \UART_LOG:BUART:rx_load_fifo\,
            main_1 => \UART_LOG:BUART:rx_fifofull\);

    \UART_LOG:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:rx_status_5\,
            main_0 => \UART_LOG:BUART:rx_fifonotempty\,
            main_1 => \UART_LOG:BUART:rx_state_stop1_reg\);

    UART_RX(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_1320,
            out => Net_1320_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \TFT_BackLight:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \TFT_BackLight:PWMUDB:status_2\,
            main_0 => \TFT_BackLight:PWMUDB:runmode_enable\,
            main_1 => \TFT_BackLight:PWMUDB:tc_i\);

    \SEVEN_reg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_1227,
            control_6 => Net_1229,
            control_5 => Net_1231,
            control_4 => Net_1233,
            control_3 => Net_1235,
            control_2 => Net_1237,
            control_1 => Net_1239,
            control_0 => Net_1241,
            busclk => ClockBlock_BUS_CLK);

    isr_Button:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_666,
            clock => ClockBlock_BUS_CLK);

    \TFT_SPI:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \TFT_SPI:Net_276\,
            load => open,
            enable => \TFT_SPI:BSPIM:cnt_enable\,
            count_6 => \TFT_SPI:BSPIM:count_6\,
            count_5 => \TFT_SPI:BSPIM:count_5\,
            count_4 => \TFT_SPI:BSPIM:count_4\,
            count_3 => \TFT_SPI:BSPIM:count_3\,
            count_2 => \TFT_SPI:BSPIM:count_2\,
            count_1 => \TFT_SPI:BSPIM:count_1\,
            count_0 => \TFT_SPI:BSPIM:count_0\,
            tc => \TFT_SPI:BSPIM:cnt_tc\);

    \TFT_SPI:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \TFT_SPI:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \TFT_SPI:BSPIM:tx_status_4\,
            status_3 => \TFT_SPI:BSPIM:load_rx_data\,
            status_2 => \TFT_SPI:BSPIM:tx_status_2\,
            status_1 => \TFT_SPI:BSPIM:tx_status_1\,
            status_0 => \TFT_SPI:BSPIM:tx_status_0\);

    \TFT_SPI:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \TFT_SPI:Net_276\,
            status_6 => \TFT_SPI:BSPIM:rx_status_6\,
            status_5 => \TFT_SPI:BSPIM:rx_status_5\,
            status_4 => \TFT_SPI:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \TFT_SPI:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \TFT_SPI:Net_276\,
            cs_addr_2 => \TFT_SPI:BSPIM:state_2\,
            cs_addr_1 => \TFT_SPI:BSPIM:state_1\,
            cs_addr_0 => \TFT_SPI:BSPIM:state_0\,
            f1_load => \TFT_SPI:BSPIM:load_rx_data\,
            so_comb => \TFT_SPI:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \TFT_SPI:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \TFT_SPI:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \TFT_SPI:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \TFT_SPI:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \UART_LOG:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_LOG:Net_9\,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_LOG:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_LOG:Net_9\,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_LOG:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_LOG:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\,
            status_2 => \UART_LOG:BUART:tx_status_2\,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\,
            status_0 => \UART_LOG:BUART:tx_status_0\);

    \UART_LOG:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_LOG:Net_9\,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\,
            route_si => \UART_LOG:BUART:rx_postpoll\,
            f0_load => \UART_LOG:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_LOG:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_LOG:Net_9\,
            reset => open,
            load => \UART_LOG:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_LOG:BUART:rx_count_6\,
            count_5 => \UART_LOG:BUART:rx_count_5\,
            count_4 => \UART_LOG:BUART:rx_count_4\,
            count_3 => \UART_LOG:BUART:rx_count_3\,
            count_2 => \UART_LOG:BUART:rx_count_2\,
            count_1 => \UART_LOG:BUART:rx_count_1\,
            count_0 => \UART_LOG:BUART:rx_count_0\,
            tc => \UART_LOG:BUART:rx_count7_tc\);

    \UART_LOG:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_LOG:Net_9\,
            status_6 => open,
            status_5 => \UART_LOG:BUART:rx_status_5\,
            status_4 => \UART_LOG:BUART:rx_status_4\,
            status_3 => \UART_LOG:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_1323);

    ISR_UART_RX:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1323,
            clock => ClockBlock_BUS_CLK);

    \RGB_PWM_red:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2605,
            control_7 => \RGB_PWM_red:PWMUDB:control_7\,
            control_6 => \RGB_PWM_red:PWMUDB:control_6\,
            control_5 => \RGB_PWM_red:PWMUDB:control_5\,
            control_4 => \RGB_PWM_red:PWMUDB:control_4\,
            control_3 => \RGB_PWM_red:PWMUDB:control_3\,
            control_2 => \RGB_PWM_red:PWMUDB:control_2\,
            control_1 => \RGB_PWM_red:PWMUDB:control_1\,
            control_0 => \RGB_PWM_red:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2605,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2605,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\,
            cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\,
            z0_comb => \RGB_PWM_red:PWMUDB:tc_i\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \RGB_PWM_green:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2605,
            control_7 => \RGB_PWM_green:PWMUDB:control_7\,
            control_6 => \RGB_PWM_green:PWMUDB:control_6\,
            control_5 => \RGB_PWM_green:PWMUDB:control_5\,
            control_4 => \RGB_PWM_green:PWMUDB:control_4\,
            control_3 => \RGB_PWM_green:PWMUDB:control_3\,
            control_2 => \RGB_PWM_green:PWMUDB:control_2\,
            control_1 => \RGB_PWM_green:PWMUDB:control_1\,
            control_0 => \RGB_PWM_green:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2605,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2605,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\,
            cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\,
            z0_comb => \RGB_PWM_green:PWMUDB:tc_i\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2605,
            control_7 => \RGB_PWM_blue:PWMUDB:control_7\,
            control_6 => \RGB_PWM_blue:PWMUDB:control_6\,
            control_5 => \RGB_PWM_blue:PWMUDB:control_5\,
            control_4 => \RGB_PWM_blue:PWMUDB:control_4\,
            control_3 => \RGB_PWM_blue:PWMUDB:control_3\,
            control_2 => \RGB_PWM_blue:PWMUDB:control_2\,
            control_1 => \RGB_PWM_blue:PWMUDB:control_1\,
            control_0 => \RGB_PWM_blue:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2605,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2605,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\,
            cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\,
            z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_1314,
            arb_int => \USBUART:Net_1889\,
            usb_int => \USBUART:Net_1876\,
            ept_int_8 => \USBUART:ep_int_8\,
            ept_int_7 => \USBUART:ep_int_7\,
            ept_int_6 => \USBUART:ep_int_6\,
            ept_int_5 => \USBUART:ep_int_5\,
            ept_int_4 => \USBUART:ep_int_4\,
            ept_int_3 => \USBUART:ep_int_3\,
            ept_int_2 => \USBUART:ep_int_2\,
            ept_int_1 => \USBUART:ep_int_1\,
            ept_int_0 => \USBUART:ep_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_request_7\,
            dma_req_6 => \USBUART:dma_request_6\,
            dma_req_5 => \USBUART:dma_request_5\,
            dma_req_4 => \USBUART:dma_request_4\,
            dma_req_3 => \USBUART:dma_request_3\,
            dma_req_2 => \USBUART:dma_request_2\,
            dma_req_1 => \USBUART:dma_request_1\,
            dma_req_0 => \USBUART:dma_request_0\,
            dma_termin => \USBUART:dma_terminate\);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1314,
            clock => ClockBlock_BUS_CLK);

    \TFT_BackLight:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3182,
            control_7 => \TFT_BackLight:PWMUDB:control_7\,
            control_6 => \TFT_BackLight:PWMUDB:control_6\,
            control_5 => \TFT_BackLight:PWMUDB:control_5\,
            control_4 => \TFT_BackLight:PWMUDB:control_4\,
            control_3 => \TFT_BackLight:PWMUDB:control_3\,
            control_2 => \TFT_BackLight:PWMUDB:control_2\,
            control_1 => \TFT_BackLight:PWMUDB:control_1\,
            control_0 => \TFT_BackLight:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \TFT_BackLight:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3182,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \TFT_BackLight:PWMUDB:status_3\,
            status_2 => \TFT_BackLight:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \TFT_BackLight:PWMUDB:status_0\);

    \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3182,
            cs_addr_2 => \TFT_BackLight:PWMUDB:tc_i\,
            cs_addr_1 => \TFT_BackLight:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \TFT_BackLight:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \TFT_BackLight:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3182,
            cs_addr_2 => \TFT_BackLight:PWMUDB:tc_i\,
            cs_addr_1 => \TFT_BackLight:PWMUDB:runmode_enable\,
            cl0_comb => \TFT_BackLight:PWMUDB:cmp1_less\,
            z0_comb => \TFT_BackLight:PWMUDB:tc_i\,
            f1_blk_stat_comb => \TFT_BackLight:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \TFT_BackLight:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \TFT_BackLight:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \TFT_BackLight:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    Net_3179:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * !main_2 * !main_3) + (!main_1 * !main_3 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * !main_10) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3) + (main_1 * !main_4) + (!main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3179,
            clock_0 => \TFT_SPI:Net_276\,
            main_0 => Net_3179,
            main_1 => \TFT_SPI:BSPIM:state_2\,
            main_2 => \TFT_SPI:BSPIM:state_1\,
            main_3 => \TFT_SPI:BSPIM:state_0\,
            main_4 => \TFT_SPI:BSPIM:mosi_from_dp\,
            main_5 => \TFT_SPI:BSPIM:count_4\,
            main_6 => \TFT_SPI:BSPIM:count_3\,
            main_7 => \TFT_SPI:BSPIM:count_2\,
            main_8 => \TFT_SPI:BSPIM:count_1\,
            main_9 => \TFT_SPI:BSPIM:count_0\,
            main_10 => \TFT_SPI:BSPIM:ld_ident\);

    \TFT_SPI:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TFT_SPI:BSPIM:state_2\,
            clock_0 => \TFT_SPI:Net_276\,
            main_0 => \TFT_SPI:BSPIM:state_2\,
            main_1 => \TFT_SPI:BSPIM:state_1\,
            main_2 => \TFT_SPI:BSPIM:state_0\,
            main_3 => \TFT_SPI:BSPIM:count_4\,
            main_4 => \TFT_SPI:BSPIM:count_3\,
            main_5 => \TFT_SPI:BSPIM:count_2\,
            main_6 => \TFT_SPI:BSPIM:count_1\,
            main_7 => \TFT_SPI:BSPIM:count_0\,
            main_8 => \TFT_SPI:BSPIM:tx_status_1\,
            main_9 => \TFT_SPI:BSPIM:ld_ident\);

    \TFT_SPI:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_2) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TFT_SPI:BSPIM:state_1\,
            clock_0 => \TFT_SPI:Net_276\,
            main_0 => \TFT_SPI:BSPIM:state_2\,
            main_1 => \TFT_SPI:BSPIM:state_1\,
            main_2 => \TFT_SPI:BSPIM:state_0\,
            main_3 => \TFT_SPI:BSPIM:count_4\,
            main_4 => \TFT_SPI:BSPIM:count_3\,
            main_5 => \TFT_SPI:BSPIM:count_2\,
            main_6 => \TFT_SPI:BSPIM:count_1\,
            main_7 => \TFT_SPI:BSPIM:count_0\,
            main_8 => \TFT_SPI:BSPIM:tx_status_1\,
            main_9 => \TFT_SPI:BSPIM:ld_ident\);

    \TFT_SPI:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TFT_SPI:BSPIM:state_0\,
            clock_0 => \TFT_SPI:Net_276\,
            main_0 => \TFT_SPI:BSPIM:state_2\,
            main_1 => \TFT_SPI:BSPIM:state_1\,
            main_2 => \TFT_SPI:BSPIM:state_0\,
            main_3 => \TFT_SPI:BSPIM:tx_status_1\);

    Net_1333:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1333,
            clock_0 => \TFT_SPI:Net_276\,
            main_0 => \TFT_SPI:BSPIM:state_2\,
            main_1 => \TFT_SPI:BSPIM:state_1\,
            main_2 => \TFT_SPI:BSPIM:state_0\,
            main_3 => Net_1333);

    \TFT_SPI:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TFT_SPI:BSPIM:load_cond\,
            clock_0 => \TFT_SPI:Net_276\,
            main_0 => \TFT_SPI:BSPIM:state_2\,
            main_1 => \TFT_SPI:BSPIM:state_1\,
            main_2 => \TFT_SPI:BSPIM:state_0\,
            main_3 => \TFT_SPI:BSPIM:count_4\,
            main_4 => \TFT_SPI:BSPIM:count_3\,
            main_5 => \TFT_SPI:BSPIM:count_2\,
            main_6 => \TFT_SPI:BSPIM:count_1\,
            main_7 => \TFT_SPI:BSPIM:count_0\,
            main_8 => \TFT_SPI:BSPIM:load_cond\);

    \TFT_SPI:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_8) + (main_0 * main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TFT_SPI:BSPIM:ld_ident\,
            clock_0 => \TFT_SPI:Net_276\,
            main_0 => \TFT_SPI:BSPIM:state_2\,
            main_1 => \TFT_SPI:BSPIM:state_1\,
            main_2 => \TFT_SPI:BSPIM:state_0\,
            main_3 => \TFT_SPI:BSPIM:count_4\,
            main_4 => \TFT_SPI:BSPIM:count_3\,
            main_5 => \TFT_SPI:BSPIM:count_2\,
            main_6 => \TFT_SPI:BSPIM:count_1\,
            main_7 => \TFT_SPI:BSPIM:count_0\,
            main_8 => \TFT_SPI:BSPIM:ld_ident\);

    \TFT_SPI:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TFT_SPI:BSPIM:cnt_enable\,
            clock_0 => \TFT_SPI:Net_276\,
            main_0 => \TFT_SPI:BSPIM:state_2\,
            main_1 => \TFT_SPI:BSPIM:state_1\,
            main_2 => \TFT_SPI:BSPIM:state_0\,
            main_3 => \TFT_SPI:BSPIM:cnt_enable\);

    Net_3180:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3180,
            clock_0 => \TFT_SPI:Net_276\,
            main_0 => \TFT_SPI:BSPIM:state_2\,
            main_1 => \TFT_SPI:BSPIM:state_1\,
            main_2 => \TFT_SPI:BSPIM:state_0\,
            main_3 => Net_3180);

    \UART_LOG:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:txn\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => \UART_LOG:BUART:txn\,
            main_1 => \UART_LOG:BUART:tx_state_1\,
            main_2 => \UART_LOG:BUART:tx_state_0\,
            main_3 => \UART_LOG:BUART:tx_shift_out\,
            main_4 => \UART_LOG:BUART:tx_state_2\,
            main_5 => \UART_LOG:BUART:tx_counter_dp\,
            main_6 => \UART_LOG:BUART:tx_bitclk\);

    \UART_LOG:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:tx_state_1\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => \UART_LOG:BUART:tx_state_1\,
            main_1 => \UART_LOG:BUART:tx_state_0\,
            main_2 => \UART_LOG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_LOG:BUART:tx_state_2\,
            main_4 => \UART_LOG:BUART:tx_counter_dp\,
            main_5 => \UART_LOG:BUART:tx_bitclk\);

    \UART_LOG:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:tx_state_0\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => \UART_LOG:BUART:tx_state_1\,
            main_1 => \UART_LOG:BUART:tx_state_0\,
            main_2 => \UART_LOG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_LOG:BUART:tx_fifo_empty\,
            main_4 => \UART_LOG:BUART:tx_state_2\,
            main_5 => \UART_LOG:BUART:tx_bitclk\);

    \UART_LOG:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:tx_state_2\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => \UART_LOG:BUART:tx_state_1\,
            main_1 => \UART_LOG:BUART:tx_state_0\,
            main_2 => \UART_LOG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_LOG:BUART:tx_state_2\,
            main_4 => \UART_LOG:BUART:tx_counter_dp\,
            main_5 => \UART_LOG:BUART:tx_bitclk\);

    \UART_LOG:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:tx_bitclk\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => \UART_LOG:BUART:tx_state_1\,
            main_1 => \UART_LOG:BUART:tx_state_0\,
            main_2 => \UART_LOG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_LOG:BUART:tx_state_2\);

    \UART_LOG:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_LOG:Net_9\);

    \UART_LOG:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:rx_state_0\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => \UART_LOG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_LOG:BUART:rx_state_0\,
            main_2 => \UART_LOG:BUART:rx_bitclk_enable\,
            main_3 => \UART_LOG:BUART:rx_state_3\,
            main_4 => \UART_LOG:BUART:rx_state_2\,
            main_5 => \UART_LOG:BUART:rx_count_6\,
            main_6 => \UART_LOG:BUART:rx_count_5\,
            main_7 => \UART_LOG:BUART:rx_count_4\,
            main_8 => \UART_LOG:BUART:pollcount_1\,
            main_9 => \UART_LOG:BUART:pollcount_0\,
            main_10 => Net_1320_SYNCOUT);

    \UART_LOG:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:rx_load_fifo\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => \UART_LOG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_LOG:BUART:rx_state_0\,
            main_2 => \UART_LOG:BUART:rx_bitclk_enable\,
            main_3 => \UART_LOG:BUART:rx_state_3\,
            main_4 => \UART_LOG:BUART:rx_state_2\,
            main_5 => \UART_LOG:BUART:rx_count_6\,
            main_6 => \UART_LOG:BUART:rx_count_5\,
            main_7 => \UART_LOG:BUART:rx_count_4\);

    \UART_LOG:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:rx_state_3\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => \UART_LOG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_LOG:BUART:rx_state_0\,
            main_2 => \UART_LOG:BUART:rx_bitclk_enable\,
            main_3 => \UART_LOG:BUART:rx_state_3\,
            main_4 => \UART_LOG:BUART:rx_state_2\,
            main_5 => \UART_LOG:BUART:rx_count_6\,
            main_6 => \UART_LOG:BUART:rx_count_5\,
            main_7 => \UART_LOG:BUART:rx_count_4\);

    \UART_LOG:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:rx_state_2\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => \UART_LOG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_LOG:BUART:rx_state_0\,
            main_2 => \UART_LOG:BUART:rx_bitclk_enable\,
            main_3 => \UART_LOG:BUART:rx_state_3\,
            main_4 => \UART_LOG:BUART:rx_state_2\,
            main_5 => \UART_LOG:BUART:rx_count_6\,
            main_6 => \UART_LOG:BUART:rx_count_5\,
            main_7 => \UART_LOG:BUART:rx_count_4\,
            main_8 => \UART_LOG:BUART:rx_last\,
            main_9 => Net_1320_SYNCOUT);

    \UART_LOG:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:rx_bitclk_enable\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => \UART_LOG:BUART:rx_count_2\,
            main_1 => \UART_LOG:BUART:rx_count_1\,
            main_2 => \UART_LOG:BUART:rx_count_0\);

    \UART_LOG:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => \UART_LOG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_LOG:BUART:rx_state_0\,
            main_2 => \UART_LOG:BUART:rx_state_3\,
            main_3 => \UART_LOG:BUART:rx_state_2\);

    \UART_LOG:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:pollcount_1\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => \UART_LOG:BUART:rx_count_2\,
            main_1 => \UART_LOG:BUART:rx_count_1\,
            main_2 => \UART_LOG:BUART:pollcount_1\,
            main_3 => \UART_LOG:BUART:pollcount_0\,
            main_4 => Net_1320_SYNCOUT);

    \UART_LOG:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:pollcount_0\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => \UART_LOG:BUART:rx_count_2\,
            main_1 => \UART_LOG:BUART:rx_count_1\,
            main_2 => \UART_LOG:BUART:pollcount_0\,
            main_3 => Net_1320_SYNCOUT);

    \UART_LOG:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:rx_status_3\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => \UART_LOG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_LOG:BUART:rx_state_0\,
            main_2 => \UART_LOG:BUART:rx_bitclk_enable\,
            main_3 => \UART_LOG:BUART:rx_state_3\,
            main_4 => \UART_LOG:BUART:rx_state_2\,
            main_5 => \UART_LOG:BUART:pollcount_1\,
            main_6 => \UART_LOG:BUART:pollcount_0\,
            main_7 => Net_1320_SYNCOUT);

    \UART_LOG:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_LOG:BUART:rx_last\,
            clock_0 => \UART_LOG:Net_9\,
            main_0 => Net_1320_SYNCOUT);

    \RGB_PWM_red:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RGB_PWM_red:PWMUDB:runmode_enable\,
            clock_0 => Net_2605,
            main_0 => \RGB_PWM_red:PWMUDB:control_7\);

    Net_403:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_403,
            clock_0 => Net_2605,
            main_0 => \RGB_PWM_red:PWMUDB:runmode_enable\,
            main_1 => \RGB_PWM_red:PWMUDB:cmp1_less\);

    \RGB_PWM_green:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RGB_PWM_green:PWMUDB:runmode_enable\,
            clock_0 => Net_2605,
            main_0 => \RGB_PWM_green:PWMUDB:control_7\);

    Net_481:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_481,
            clock_0 => Net_2605,
            main_0 => \RGB_PWM_green:PWMUDB:runmode_enable\,
            main_1 => \RGB_PWM_green:PWMUDB:cmp1_less\);

    \RGB_PWM_blue:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RGB_PWM_blue:PWMUDB:runmode_enable\,
            clock_0 => Net_2605,
            main_0 => \RGB_PWM_blue:PWMUDB:control_7\);

    Net_429:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_429,
            clock_0 => Net_2605,
            main_0 => \RGB_PWM_blue:PWMUDB:runmode_enable\,
            main_1 => \RGB_PWM_blue:PWMUDB:cmp1_less\);

    \TFT_BackLight:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TFT_BackLight:PWMUDB:runmode_enable\,
            clock_0 => Net_3182,
            main_0 => \TFT_BackLight:PWMUDB:control_7\);

    \TFT_BackLight:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TFT_BackLight:PWMUDB:prevCompare1\,
            clock_0 => Net_3182,
            main_0 => \TFT_BackLight:PWMUDB:cmp1_less\);

    \TFT_BackLight:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \TFT_BackLight:PWMUDB:status_0\,
            clock_0 => Net_3182,
            main_0 => \TFT_BackLight:PWMUDB:prevCompare1\,
            main_1 => \TFT_BackLight:PWMUDB:cmp1_less\);

    Net_3181:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3181,
            clock_0 => Net_3182,
            main_0 => \TFT_BackLight:PWMUDB:runmode_enable\,
            main_1 => \TFT_BackLight:PWMUDB:cmp1_less\);

END __DEFAULT__;
