# MIPS
A pipelined implementation of a MIPS processor with cache
