[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Tue Jul 26 19:30:37 2022
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/c_testsuite/tests/functions.vcd"
[dumpfile_mtime] "Tue Jul 26 19:02:15 2022"
[dumpfile_size] 1693695
[savefile] "/Users/damien/workspace/hdl/friscv/test/common/debug_platform_verilator.gtkw"
[timestart] 1243
[size] 2560 1440
[pos] -1 -1
*-4.329062 1392 28721 11799 7263 1845 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.genblk1.
[treeopen] friscv_testbench.friscv_testbench.genblk1.axi4l_ram.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.USE_ICACHE.
[sst_width] 320
[signals_width] 423
[sst_expanded] 1
[sst_vpaned_height] 426
@c00200
-Control
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.flush_reqs
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.araddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.arready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.arvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.pull_inst
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.fifo_empty
@22
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.pc_reg[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.instruction[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x31_t6[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.ctrl_rd_wr
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.ctrl_rd_addr[4:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.ctrl_rd_val[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.ctrl_rs1_addr[4:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.ctrl_rs1_val[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.ctrl_rs2_addr[4:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.ctrl_rs2_val[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.proc_busy
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.proc_ready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.proc_valid
@1401200
-Control
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x11_a1[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x14_a4[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x15_a5[31:0]
@200
-
@800200
-Memfy
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.aclk
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.aresetn
@200
-
@22
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.araddr[31:0]
@28
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.arvalid
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.arready
@200
-
@22
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.rdata[31:0]
@28
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.rresp[1:0]
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.rvalid
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.rready
@200
-
@22
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.awaddr[31:0]
@28
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.awvalid
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.awready
@200
-
@22
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.wdata[31:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.wstrb[3:0]
@28
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.wvalid
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.wready
@200
-
@28
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.bready
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.bresp[1:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.bvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_valid
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_instbus[85:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_ready_fsm
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_ready
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.state[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.max_rd_or
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.max_wr_or
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.rd_or_cnt[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.waiting_rd_cpl
@24
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.wr_or_cnt[2:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.waiting_wr_cpl
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.funct3_r[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.offset[1:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.opcode_r[6:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rd_wr
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rd_addr[4:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rd_strb[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rd_val[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rs1_addr[4:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rs1_val[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rs2_addr[4:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rs2_val[31:0]
@1000200
-Memfy
[pattern_trace] 1
[pattern_trace] 0
