library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity button1 is
  port (
	clk, click : in std_logic;
	op : out std_logic 
  ) ;
end entity button1;

architecture button_arch of button1 is
type RtlState is (st0, st1);
signal rtl_state: RtlState;
begin
process(clk,click,rtl_state)
variable next_state: RtlState;
begin
	--case (rtl_state) is
	--	when st0 =>
			
	--	when others =>
	--		null;
	--end case;
	
	if(clk'event and clk='1') then
		if(click = '1' and rtl_state = st0) then
			next_state := st1;
			op<='1';
		else
			next_state := st0;
			op<='0';
		end if;
	end if;
end process;
	
end architecture button_arch;