// Seed: 3195661431
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output logic id_3
);
  assign id_3 = id_2 ? id_1 : 1 ? 1 - 1 : "" / 1;
  logic id_4, id_5;
  logic id_6;
  logic id_7, id_8;
  logic id_9;
  type_18 id_10 (
      .id_0(1),
      .id_1(1),
      .id_2(id_3),
      .id_3(1),
      .id_4(1),
      .id_5(),
      .id_6(id_4),
      .id_7(id_1),
      .id_8(1)
  );
  logic id_11;
  assign id_6 = 1;
endmodule
