{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513861725515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513861725515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 17:08:45 2017 " "Processing started: Thu Dec 21 17:08:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513861725515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513861725515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off usbfunc -c usbfunc " "Command: quartus_map --read_settings_files=on --write_settings_files=off usbfunc -c usbfunc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513861725515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1513861725968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_usb_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file ls_usb_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 ls_usb_sender " "Found entity 1: ls_usb_sender" {  } { { "ls_usb_sender.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_sender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861726062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513861726062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_usb_recv.v 1 1 " "Found 1 design units, including 1 entities, in source file ls_usb_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ls_usb_recv " "Found entity 1: ls_usb_recv" {  } { { "ls_usb_recv.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_recv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861726062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513861726062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sEOP SEOP ls_usb_core.v(12) " "Verilog HDL Declaration information at ls_usb_core.v(12): object \"sEOP\" differs only in case from object \"SEOP\" in the same scope" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513861726062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_usb_core.v 1 1 " "Found 1 design units, including 1 entities, in source file ls_usb_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ls_usb_core " "Found entity 1: ls_usb_core" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861726062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513861726062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.v" "" { Text "C:/altera_projects/usbfunc/altpll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861726078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513861726078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/altera_projects/usbfunc/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861726078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513861726078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altvds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altvds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altvds-SYN " "Found design unit 1: altvds-SYN" {  } { { "altvds.vhd" "" { Text "C:/altera_projects/usbfunc/altvds.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861726843 ""} { "Info" "ISGN_ENTITY_NAME" "1 altvds " "Found entity 1: altvds" {  } { { "altvds.vhd" "" { Text "C:/altera_projects/usbfunc/altvds.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861726843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513861726843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altlvds_rx0.v 1 1 " "Found 1 design units, including 1 entities, in source file altlvds_rx0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altlvds_rx0 " "Found entity 1: altlvds_rx0" {  } { { "altlvds_rx0.v" "" { Text "C:/altera_projects/usbfunc/altlvds_rx0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861726859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513861726859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pci.v 1 1 " "Found 1 design units, including 1 entities, in source file pci.v" { { "Info" "ISGN_ENTITY_NAME" "1 pci " "Found entity 1: pci" {  } { { "pci.v" "" { Text "C:/altera_projects/usbfunc/pci.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861726859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513861726859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "C:/altera_projects/usbfunc/lpm_counter0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861726859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513861726859 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/altera_projects/usbfunc/altiobuf_dif.v C:/altera_projects/usbfunc/db/altiobuf_dif.v " "Clear box output file C:/altera_projects/usbfunc/altiobuf_dif.v is not compatible with the current compile. Used regenerated output file C:/altera_projects/usbfunc/db/altiobuf_dif.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1513861726937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altiobuf_dif.v 2 2 " "Found 2 design units, including 2 entities, in source file db/altiobuf_dif.v" { { "Info" "ISGN_ENTITY_NAME" "1 altiobuf_dif_iobuf_bidir_06q " "Found entity 1: altiobuf_dif_iobuf_bidir_06q" {  } { { "db/altiobuf_dif.v" "" { Text "C:/altera_projects/usbfunc/db/altiobuf_dif.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861726953 ""} { "Info" "ISGN_ENTITY_NAME" "2 altiobuf_dif " "Found entity 2: altiobuf_dif" {  } { { "db/altiobuf_dif.v" "" { Text "C:/altera_projects/usbfunc/db/altiobuf_dif.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861726953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513861726953 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/altera_projects/usbfunc/altiobuf.v C:/altera_projects/usbfunc/db/altiobuf.v " "Clear box output file C:/altera_projects/usbfunc/altiobuf.v is not compatible with the current compile. Used regenerated output file C:/altera_projects/usbfunc/db/altiobuf.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1513861727031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altiobuf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/altiobuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 altiobuf_iobuf_bidir_30p " "Found entity 1: altiobuf_iobuf_bidir_30p" {  } { { "db/altiobuf.v" "" { Text "C:/altera_projects/usbfunc/db/altiobuf.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861727031 ""} { "Info" "ISGN_ENTITY_NAME" "2 altiobuf " "Found entity 2: altiobuf" {  } { { "db/altiobuf.v" "" { Text "C:/altera_projects/usbfunc/db/altiobuf.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861727031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513861727031 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/altera_projects/usbfunc/altiobuf0.v C:/altera_projects/usbfunc/db/altiobuf0.v " "Clear box output file C:/altera_projects/usbfunc/altiobuf0.v is not compatible with the current compile. Used regenerated output file C:/altera_projects/usbfunc/db/altiobuf0.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1513861727140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altiobuf0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/altiobuf0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altiobuf0_iobuf_bidir_30p " "Found entity 1: altiobuf0_iobuf_bidir_30p" {  } { { "db/altiobuf0.v" "" { Text "C:/altera_projects/usbfunc/db/altiobuf0.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861727140 ""} { "Info" "ISGN_ENTITY_NAME" "2 altiobuf0 " "Found entity 2: altiobuf0" {  } { { "db/altiobuf0.v" "" { Text "C:/altera_projects/usbfunc/db/altiobuf0.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861727140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513861727140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_cntlr.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_cntlr.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cntlr " "Found entity 1: uart_cntlr" {  } { { "uart_cntlr.v" "" { Text "C:/altera_projects/usbfunc/uart_cntlr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861727140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513861727140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EOP_condition ls_usb_recv.v(61) " "Verilog HDL Implicit Net warning at ls_usb_recv.v(61): created implicit net for \"EOP_condition\"" {  } { { "ls_usb_recv.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_recv.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513861727140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513861727531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst1 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/altera_projects/usbfunc/Block1.bdf" { { 704 408 664 872 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.v" "altpll_component" { Text "C:/altera_projects/usbfunc/altpll0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.v" "" { Text "C:/altera_projects/usbfunc/altpll0.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst1\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500 " "Parameter \"clk0_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 121 " "Parameter \"clk0_multiply_by\" = \"121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 15625 " "Parameter \"clk1_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 36 " "Parameter \"clk1_multiply_by\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727593 ""}  } { { "altpll0.v" "" { Text "C:/altera_projects/usbfunc/altpll0.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513861727593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_ocf2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_ocf2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_ocf2 " "Found entity 1: altpll_ocf2" {  } { { "db/altpll_ocf2.tdf" "" { Text "C:/altera_projects/usbfunc/db/altpll_ocf2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513861727687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513861727687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_ocf2 altpll0:inst1\|altpll:altpll_component\|altpll_ocf2:auto_generated " "Elaborating entity \"altpll_ocf2\" for hierarchy \"altpll0:inst1\|altpll:altpll_component\|altpll_ocf2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_usb_recv ls_usb_recv:inst " "Elaborating entity \"ls_usb_recv\" for hierarchy \"ls_usb_recv:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/altera_projects/usbfunc/Block1.bdf" { { 736 952 1168 880 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727703 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dnrzi ls_usb_recv.v(24) " "Verilog HDL or VHDL warning at ls_usb_recv.v(24): object \"dnrzi\" assigned a value but never read" {  } { { "ls_usb_recv.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_recv.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513861727703 "|Block1|ls_usb_recv:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ls_usb_recv.v(76) " "Verilog HDL assignment warning at ls_usb_recv.v(76): truncated value with size 32 to match size of target (4)" {  } { { "ls_usb_recv.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_recv.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513861727703 "|Block1|ls_usb_recv:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf0 altiobuf0:inst15 " "Elaborating entity \"altiobuf0\" for hierarchy \"altiobuf0:inst15\"" {  } { { "Block1.bdf" "inst15" { Schematic "C:/altera_projects/usbfunc/Block1.bdf" { { 368 640 872 584 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf0_iobuf_bidir_30p altiobuf0:inst15\|altiobuf0_iobuf_bidir_30p:altiobuf0_iobuf_bidir_30p_component " "Elaborating entity \"altiobuf0_iobuf_bidir_30p\" for hierarchy \"altiobuf0:inst15\|altiobuf0_iobuf_bidir_30p:altiobuf0_iobuf_bidir_30p_component\"" {  } { { "db/altiobuf0.v" "altiobuf0_iobuf_bidir_30p_component" { Text "C:/altera_projects/usbfunc/db/altiobuf0.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_usb_sender ls_usb_sender:inst7 " "Elaborating entity \"ls_usb_sender\" for hierarchy \"ls_usb_sender:inst7\"" {  } { { "Block1.bdf" "inst7" { Schematic "C:/altera_projects/usbfunc/Block1.bdf" { { 384 1584 1800 592 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ls_usb_sender.v(103) " "Verilog HDL assignment warning at ls_usb_sender.v(103): truncated value with size 32 to match size of target (1)" {  } { { "ls_usb_sender.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_sender.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513861727718 "|Block1|ls_usb_sender:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_usb_core ls_usb_core:inst2 " "Elaborating entity \"ls_usb_core\" for hierarchy \"ls_usb_core:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "C:/altera_projects/usbfunc/Block1.bdf" { { 656 1280 1520 864 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wIndex ls_usb_core.v(60) " "Verilog HDL or VHDL warning at ls_usb_core.v(60): object \"wIndex\" assigned a value but never read" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_reg ls_usb_core.v(81) " "Verilog HDL Always Construct warning at ls_usb_core.v(81): inferring latch(es) for variable \"send_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ls_usb_core.v(648) " "Verilog HDL assignment warning at ls_usb_core.v(648): truncated value with size 32 to match size of target (4)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ls_usb_core.v(654) " "Verilog HDL assignment warning at ls_usb_core.v(654): truncated value with size 32 to match size of target (4)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ls_usb_core.v(666) " "Verilog HDL assignment warning at ls_usb_core.v(666): truncated value with size 32 to match size of target (4)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ls_usb_core.v(675) " "Verilog HDL assignment warning at ls_usb_core.v(675): truncated value with size 32 to match size of target (4)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ls_usb_core.v(681) " "Verilog HDL assignment warning at ls_usb_core.v(681): truncated value with size 32 to match size of target (4)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ls_usb_core.v(693) " "Verilog HDL assignment warning at ls_usb_core.v(693): truncated value with size 32 to match size of target (4)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ls_usb_core.v(734) " "Verilog HDL assignment warning at ls_usb_core.v(734): truncated value with size 32 to match size of target (6)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ls_usb_core.v(738) " "Verilog HDL assignment warning at ls_usb_core.v(738): truncated value with size 32 to match size of target (6)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ls_usb_core.v(743) " "Verilog HDL assignment warning at ls_usb_core.v(743): truncated value with size 32 to match size of target (7)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ls_usb_core.v(854) " "Verilog HDL assignment warning at ls_usb_core.v(854): truncated value with size 32 to match size of target (8)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SETUP_token ls_usb_core.v(10) " "Output port \"SETUP_token\" at ls_usb_core.v(10) has no driver" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_reg\[0\] ls_usb_core.v(81) " "Inferred latch for \"send_reg\[0\]\" at ls_usb_core.v(81)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_reg\[1\] ls_usb_core.v(81) " "Inferred latch for \"send_reg\[1\]\" at ls_usb_core.v(81)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_reg\[2\] ls_usb_core.v(81) " "Inferred latch for \"send_reg\[2\]\" at ls_usb_core.v(81)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_reg\[3\] ls_usb_core.v(81) " "Inferred latch for \"send_reg\[3\]\" at ls_usb_core.v(81)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_reg\[4\] ls_usb_core.v(81) " "Inferred latch for \"send_reg\[4\]\" at ls_usb_core.v(81)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_reg\[5\] ls_usb_core.v(81) " "Inferred latch for \"send_reg\[5\]\" at ls_usb_core.v(81)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_reg\[6\] ls_usb_core.v(81) " "Inferred latch for \"send_reg\[6\]\" at ls_usb_core.v(81)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_reg\[7\] ls_usb_core.v(81) " "Inferred latch for \"send_reg\[7\]\" at ls_usb_core.v(81)" {  } { { "ls_usb_core.v" "" { Text "C:/altera_projects/usbfunc/ls_usb_core.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1513861727734 "|Block1|ls_usb_core:inst2"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst3 uart_controller " "Node instance \"inst3\" instantiates undefined entity \"uart_controller\"" {  } { { "Block1.bdf" "inst3" { Schematic "C:/altera_projects/usbfunc/Block1.bdf" { { 720 1888 2136 896 "inst3" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513861727734 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera_projects/usbfunc/usbfunc.map.smsg " "Generated suppressed messages file C:/altera_projects/usbfunc/usbfunc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1513861727890 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  20 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513861728109 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 21 17:08:48 2017 " "Processing ended: Thu Dec 21 17:08:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513861728109 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513861728109 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513861728109 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513861728109 ""}
