# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do SnakeComputer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:13 on Jun 05,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv 
# -- Compiling module Subtractor
# 
# Top level modules:
# 	Subtractor
# End time: 19:35:13 on Jun 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:13 on Jun 05,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 19:35:13 on Jun 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:13 on Jun 05,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:35:13 on Jun 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:13 on Jun 05,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 19:35:13 on Jun 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:13 on Jun 05,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv 
# -- Compiling module GPR
# 
# Top level modules:
# 	GPR
# End time: 19:35:14 on Jun 05,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:14 on Jun 05,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 19:35:14 on Jun 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:14 on Jun 05,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 19:35:14 on Jun 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:14 on Jun 05,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 19:35:14 on Jun 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:14 on Jun 05,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv 
# -- Compiling module ImmExtend
# 
# Top level modules:
# 	ImmExtend
# End time: 19:35:14 on Jun 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:14 on Jun 05,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv 
# -- Compiling module CPU_tb
# 
# Top level modules:
# 	CPU_tb
# End time: 19:35:14 on Jun 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  CPU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" CPU_tb 
# Start time: 19:35:14 on Jun 05,2025
# Loading sv_std.std
# Loading work.CPU_tb
# Loading work.CPU
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.GPR
# Loading work.RAM
# Loading work.ALU
# Loading work.Adder
# Loading work.Subtractor
# Loading work.ImmExtend
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(49)
#    Time: 75 ps  Iteration: 0  Instance: /CPU_tb
# Break in Module CPU_tb at C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv line 49
add wave -position end  sim:/CPU_tb/dut/c2/r0/Q
add wave -position end  sim:/CPU_tb/dut/c2/r1/Q
add wave -position end  sim:/CPU_tb/dut/c2/r2/Q
add wave -position end  sim:/CPU_tb/dut/c2/r3/Q
add wave -position end  sim:/CPU_tb/dut/c2/r4/Q
add wave -position end  sim:/CPU_tb/dut/c2/r5/Q
add wave -position end  sim:/CPU_tb/dut/c2/r6/Q
add wave -position end  sim:/CPU_tb/dut/c2/r7/Q
add wave -position end  sim:/CPU_tb/dut/c2/r8/Q
add wave -position end  sim:/CPU_tb/dut/c2/r9/Q
add wave -position end  sim:/CPU_tb/dut/c2/r10/Q
add wave -position end  sim:/CPU_tb/dut/c2/r11/Q
add wave -position end  sim:/CPU_tb/dut/c2/r12/Q
add wave -position end  sim:/CPU_tb/dut/c3/A
add wave -position end  sim:/CPU_tb/dut/c3/ReadData
restart
run -all
# ** Note: $stop    : C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(49)
#    Time: 75 ps  Iteration: 0  Instance: /CPU_tb
# Break in Module CPU_tb at C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv line 49
# End time: 19:38:53 on Jun 05,2025, Elapsed time: 0:03:39
# Errors: 0, Warnings: 0
