{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768807872715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768807872716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 02:31:12 2026 " "Processing started: Mon Jan 19 02:31:12 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768807872716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807872716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807872716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768807878578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768807878578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807885977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807885977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SOC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807885980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807885980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807885982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807885982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1 " "Found entity 1: DE1_SOC_mm_interconnect_1" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807885986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807885986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_avalon_st_adapter " "Found entity 1: DE1_SOC_mm_interconnect_1_avalon_st_adapter" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807885989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807885989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE1_SOC_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807885991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807885991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_rsp_mux " "Found entity 1: DE1_SOC_mm_interconnect_1_rsp_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807885994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807885994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807885996 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807885996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807885996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_rsp_demux " "Found entity 1: DE1_SOC_mm_interconnect_1_rsp_demux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807885999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807885999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_cmd_mux " "Found entity 1: DE1_SOC_mm_interconnect_1_cmd_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_cmd_demux " "Found entity 1: DE1_SOC_mm_interconnect_1_cmd_demux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886013 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886013 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886013 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886013 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768807886018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE1_SOC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768807886024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE1_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE1_SOC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE1_SOC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE1_SOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768807886037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768807886037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_router_002_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_1_router_002_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886039 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_1_router_002 " "Found entity 2: DE1_SOC_mm_interconnect_1_router_002" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768807886040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768807886041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_1_router_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_1_router_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886042 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_1_router " "Found entity 2: DE1_SOC_mm_interconnect_1_router" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE1_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0 " "Found entity 1: DE1_SOC_mm_interconnect_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE1_SOC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SOC_mm_interconnect_0_rsp_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SOC_mm_interconnect_0_rsp_demux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SOC_mm_interconnect_0_cmd_mux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SOC_mm_interconnect_0_cmd_demux" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768807886086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768807886086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_0_router_002_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886088 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_0_router_002 " "Found entity 2: DE1_SOC_mm_interconnect_0_router_002" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SOC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768807886090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SOC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE1_SOC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768807886090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc/synthesis/submodules/de1_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SOC_mm_interconnect_0_router_default_decode" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886091 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_mm_interconnect_0_router " "Found entity 2: DE1_SOC_mm_interconnect_0_router" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_sys_sdram_pll_0 " "Found entity 1: DE1_SOC_sys_sdram_pll_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "DE1_SOC/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_sys_sdram_pll_0_sys_pll " "Found entity 1: DE1_SOC_sys_sdram_pll_0_sys_pll" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "DE1_SOC/synthesis/submodules/single_port_ram.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/single_port_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc/synthesis/submodules/de1_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_jtag_uart_0_sim_scfifo_w " "Found entity 1: DE1_SOC_jtag_uart_0_sim_scfifo_w" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886110 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SOC_jtag_uart_0_scfifo_w " "Found entity 2: DE1_SOC_jtag_uart_0_scfifo_w" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886110 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SOC_jtag_uart_0_sim_scfifo_r " "Found entity 3: DE1_SOC_jtag_uart_0_sim_scfifo_r" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886110 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SOC_jtag_uart_0_scfifo_r " "Found entity 4: DE1_SOC_jtag_uart_0_scfifo_r" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886110 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SOC_jtag_uart_0 " "Found entity 5: DE1_SOC_jtag_uart_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_hps_0 " "Found entity 1: DE1_SOC_hps_0" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_hps_0_hps_io " "Found entity 1: DE1_SOC_hps_0_hps_io" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "DE1_SOC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_hps_0_hps_io_border " "Found entity 1: DE1_SOC_hps_0_hps_io_border" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io_border.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc/synthesis/submodules/de1_soc_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc/synthesis/submodules/de1_soc_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_hps_0_fpga_interfaces " "Found entity 1: DE1_SOC_hps_0_fpga_interfaces" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_SOCTop.v(80) " "Verilog HDL Module Instantiation warning at DE1_SOCTop.v(80): ignored dangling comma in List of Port Connections" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOCTop.v" 80 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1768807886223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soctop.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soctop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOCTop " "Found entity 1: DE1_SOCTop" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOCTop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanmom1/DE1_SOC/single_port_ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOCTop " "Elaborating entity \"DE1_SOCTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768807886344 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SOCTop.v(45) " "Output port \"LEDR\" at DE1_SOCTop.v(45) has no driver" {  } { { "DE1_SOCTop.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOCTop.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768807886345 "|DE1_SOCTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC DE1_SOC:u0 " "Elaborating entity \"DE1_SOC\" for hierarchy \"DE1_SOC:u0\"" {  } { { "DE1_SOCTop.v" "u0" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOCTop.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_hps_0 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0 " "Elaborating entity \"DE1_SOC_hps_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "hps_0" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_hps_0_fpga_interfaces DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"DE1_SOC_hps_0_fpga_interfaces\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" "fpga_interfaces" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_hps_0_hps_io DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io " "Elaborating entity \"DE1_SOC_hps_0_hps_io\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" "hps_io" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_hps_0_hps_io_border DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border " "Elaborating entity \"DE1_SOC_hps_0_hps_io_border\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io.v" "border" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886496 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1768807886497 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768807886497 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886506 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886507 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886539 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1768807886541 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768807886542 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1768807886546 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768807886546 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886603 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1768807886603 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1768807886603 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886613 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768807886617 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807886862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807886862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807886862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807886862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807886862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807886862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807886862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807886862 ""}  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768807886862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/khanmom1/DE1_SOC/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807886906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807886906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807886949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887070 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1768807887071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768807887106 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768807887106 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768807887106 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768807887106 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768807887106 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768807887106 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_hps_0:hps_0|DE1_SOC_hps_0_hps_io:hps_io|DE1_SOC_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_hps_0:hps_0\|DE1_SOC_hps_0_hps_io:hps_io\|DE1_SOC_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "DE1_SOC/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_jtag_uart_0 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"DE1_SOC_jtag_uart_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "jtag_uart_0" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_jtag_uart_0_scfifo_w DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w " "Elaborating entity \"DE1_SOC_jtag_uart_0_scfifo_w\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "the_DE1_SOC_jtag_uart_0_scfifo_w" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "wfifo" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807887603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807887603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807887603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807887603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807887603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807887603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807887603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807887603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807887603 ""}  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768807887603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/khanmom1/DE1_SOC/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807887649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807887649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/khanmom1/DE1_SOC/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807887672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807887672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/khanmom1/DE1_SOC/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/khanmom1/DE1_SOC/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807887694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807887694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/khanmom1/DE1_SOC/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/khanmom1/DE1_SOC/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807887742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807887742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/khanmom1/DE1_SOC/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/khanmom1/DE1_SOC/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807887796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807887796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/khanmom1/DE1_SOC/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/khanmom1/DE1_SOC/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768807887847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807887847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_w:the_DE1_SOC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/khanmom1/DE1_SOC/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_jtag_uart_0_scfifo_r DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_r:the_DE1_SOC_jtag_uart_0_scfifo_r " "Elaborating entity \"DE1_SOC_jtag_uart_0_scfifo_r\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|DE1_SOC_jtag_uart_0_scfifo_r:the_DE1_SOC_jtag_uart_0_scfifo_r\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "the_DE1_SOC_jtag_uart_0_scfifo_r" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807887876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "DE1_SOC_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807888161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807888180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888180 ""}  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768807888180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807888646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:DE1_SOC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807888761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram DE1_SOC:u0\|single_port_ram:single_port_ram_0 " "Elaborating entity \"single_port_ram\" for hierarchy \"DE1_SOC:u0\|single_port_ram:single_port_ram_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "single_port_ram_0" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807888801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_sys_sdram_pll_0 DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"DE1_SOC_sys_sdram_pll_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "sys_sdram_pll_0" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807888809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_sys_sdram_pll_0_sys_pll DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll " "Elaborating entity \"DE1_SOC_sys_sdram_pll_0_sys_pll\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" "sys_pll" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807888816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" "altera_pll_i" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807888870 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1768807888883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807888892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|DE1_SOC_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768807888893 ""}  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768807888893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" "reset_from_locked" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_sys_sdram_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807888902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE1_SOC_mm_interconnect_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "mm_interconnect_0" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807888909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:single_port_ram_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:single_port_ram_0_avalon_slave_0_translator\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "single_port_ram_0_avalon_slave_0_translator" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807888984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807888997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:single_port_ram_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:single_port_ram_0_avalon_slave_0_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "single_port_ram_0_avalon_slave_0_agent" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:single_port_ram_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:single_port_ram_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:single_port_ram_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:single_port_ram_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "single_port_ram_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:single_port_ram_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:single_port_ram_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "single_port_ram_0_avalon_slave_0_agent_rdata_fifo" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router:router " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router:router\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "router" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router:router\|DE1_SOC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router:router\|DE1_SOC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_002 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_002\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "router_002" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_router_002_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_002:router_002\|DE1_SOC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_router_002:router_002\|DE1_SOC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "single_port_ram_0_avalon_slave_0_burst_adapter" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768807889203 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 32 to match size of target (30)" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768807889203 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:single_port_ram_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_cmd_demux DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SOC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_cmd_mux DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SOC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_rsp_demux DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SOC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_rsp_mux DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SOC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:single_port_ram_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:single_port_ram_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "single_port_ram_0_avalon_slave_0_rsp_width_adapter" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889336 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1768807889344 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:single_port_ram_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1768807889346 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:single_port_ram_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1768807889346 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:single_port_ram_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:single_port_ram_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:single_port_ram_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "single_port_ram_0_avalon_slave_0_cmd_width_adapter" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889391 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768807889403 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:single_port_ram_0_avalon_slave_0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768807889403 "|DE1_SOCTop|DE1_SOC:u0|DE1_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:single_port_ram_0_avalon_slave_0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:single_port_ram_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:single_port_ram_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_avalon_st_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE1_SOC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_0:mm_interconnect_0\|DE1_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1 DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"DE1_SOC_mm_interconnect_1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "mm_interconnect_1" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_router DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router:router " "Elaborating entity \"DE1_SOC_mm_interconnect_1_router\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router:router\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "router" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_router_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router:router\|DE1_SOC_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_1_router_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router:router\|DE1_SOC_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_router_002 DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"DE1_SOC_mm_interconnect_1_router_002\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router_002:router_002\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "router_002" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_router_002_default_decode DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router_002:router_002\|DE1_SOC_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SOC_mm_interconnect_1_router_002_default_decode\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_router_002:router_002\|DE1_SOC_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_burst_adapter" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_cmd_demux DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SOC_mm_interconnect_1_cmd_demux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_cmd_mux DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SOC_mm_interconnect_1_cmd_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_rsp_demux DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SOC_mm_interconnect_1_rsp_demux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_rsp_mux DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SOC_mm_interconnect_1_rsp_mux\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_avalon_st_adapter DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE1_SOC_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SOC_mm_interconnect_1_avalon_st_adapter_error_adapter_0 DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|DE1_SOC_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SOC_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE1_SOC:u0\|DE1_SOC_mm_interconnect_1:mm_interconnect_1\|DE1_SOC_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|DE1_SOC_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/DE1_SOC_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SOC:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SOC:u0\|altera_reset_controller:rst_controller\"" {  } { { "DE1_SOC/synthesis/DE1_SOC.v" "rst_controller" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/DE1_SOC.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SOC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SOC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE1_SOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SOC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SOC:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE1_SOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:u1 " "Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:u1\"" {  } { { "DE1_SOCTop.v" "u1" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOCTop.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 single_port_ram.v(37) " "Verilog HDL assignment warning at single_port_ram.v(37): truncated value with size 32 to match size of target (8)" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanmom1/DE1_SOC/single_port_ram.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768807889886 "|DE1_SOCTop|single_port_ram:u1"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[7\] single_port_ram.v(38) " "Can't resolve multiple constant drivers for net \"q\[7\]\" at single_port_ram.v(38)" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanmom1/DE1_SOC/single_port_ram.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807889888 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "single_port_ram.v(37) " "Constant driver at single_port_ram.v(37)" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanmom1/DE1_SOC/single_port_ram.v" 37 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807889888 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[6\] single_port_ram.v(38) " "Can't resolve multiple constant drivers for net \"q\[6\]\" at single_port_ram.v(38)" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanmom1/DE1_SOC/single_port_ram.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807889888 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[5\] single_port_ram.v(38) " "Can't resolve multiple constant drivers for net \"q\[5\]\" at single_port_ram.v(38)" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanmom1/DE1_SOC/single_port_ram.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807889888 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[4\] single_port_ram.v(38) " "Can't resolve multiple constant drivers for net \"q\[4\]\" at single_port_ram.v(38)" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanmom1/DE1_SOC/single_port_ram.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807889888 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[3\] single_port_ram.v(38) " "Can't resolve multiple constant drivers for net \"q\[3\]\" at single_port_ram.v(38)" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanmom1/DE1_SOC/single_port_ram.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807889888 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[2\] single_port_ram.v(38) " "Can't resolve multiple constant drivers for net \"q\[2\]\" at single_port_ram.v(38)" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanmom1/DE1_SOC/single_port_ram.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807889888 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[1\] single_port_ram.v(38) " "Can't resolve multiple constant drivers for net \"q\[1\]\" at single_port_ram.v(38)" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanmom1/DE1_SOC/single_port_ram.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807889888 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[0\] single_port_ram.v(38) " "Can't resolve multiple constant drivers for net \"q\[0\]\" at single_port_ram.v(38)" {  } { { "single_port_ram.v" "" { Text "C:/Users/khanmom1/DE1_SOC/single_port_ram.v" 38 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807889888 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "single_port_ram:u1 " "Can't elaborate user hierarchy \"single_port_ram:u1\"" {  } { { "DE1_SOCTop.v" "u1" { Text "C:/Users/khanmom1/DE1_SOC/DE1_SOCTop.v" 87 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768807889888 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/khanmom1/DE1_SOC/DE1_SOC.map.smsg " "Generated suppressed messages file C:/Users/khanmom1/DE1_SOC/DE1_SOC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768807890219 ""}
