/RAID2/COURSE/iclab/iclab131/Lab09/Exercise/00_TESTBED/pseudo_DRAM.svp
/RAID2/COURSE/iclab/iclab131/Lab09/Exercise/03_GATE/INF.sv
/RAID2/COURSE/iclab/iclab131/Lab09/Exercise/03_GATE/PATTERN.sv
/RAID2/COURSE/iclab/iclab131/Lab09/Exercise/03_GATE/Program_SYN.v
/RAID2/COURSE/iclab/iclab131/Lab09/Exercise/03_GATE/Program_Wrapper.sv
/RAID2/COURSE/iclab/iclab131/Lab09/Exercise/03_GATE/TESTBED.sv
/RAID2/COURSE/iclab/iclab131/Lab09/Exercise/03_GATE/Usertype.sv
/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src
