# 关于打印
如下是不同形式的打印:  
```scala 
class PrintingModule extends Module {
    val io = IO(new Bundle {
        val in = Input(UInt(4.W))
        val out = Output(UInt(4.W))
    })
    io.out := io.in

    printf("Print during simulation: Input is %d\n", io.in)
    // chisel printf has its own string interpolator too
    printf(p"Print during simulation: IO is $io\n")

    println(s"Print during generation: Input is ${io.in}")
}

test(new PrintingModule ) { c =>
    c.io.in.poke(3.U)
    c.clock.step(5) // circuit will print
    
    println(s"Print during testing: Input is ${c.io.in.peek()}")
}
```
println输出到控制台(console)  
> 因此他不能在用于电路仿真期间时打印，要使用printf  
> 在verilog模块中的print，println不会在仿真期间执行，会在仿真钱执行一遍  

## printf 的几个参数
```Scala
val name = "Pang"
val height: Double = 1.90

//使用s来让println中可以使用已经定义的变量，如$name
println(s"$name is $height") // Pang is 1.90

//s 也可以用来嵌入表达式${}
println(s"1+1 = ${1+1}" // 1+1 = 2
```

## println
println输出Uint型时，会将其看作硬件节点，只会输出他的类型名以及指针  










