{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744321224069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744321224085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 00:40:23 2025 " "Processing started: Fri Apr 11 00:40:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744321224085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321224085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321224085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744321224625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744321224625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/sub_m_radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/sub_m_radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_M_RADIX2 " "Found entity 1: sub_M_RADIX2" {  } { { "../sub_M_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/sub_M_RADIX2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/twidle_14_bit_final_stage_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_14_bit_final_stage_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_final_STAGE_2 " "Found entity 1: TWIDLE_14_bit_final_STAGE_2" {  } { { "../TWIDLE_14_bit_final_STAGE_2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/twidle_14_bit_final_stage_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_14_bit_final_stage_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_final_STAGE_1 " "Found entity 1: TWIDLE_14_bit_final_STAGE_1" {  } { { "../TWIDLE_14_bit_final_STAGE_1.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/new_adress_genarator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/new_adress_genarator.v" { { "Info" "ISGN_ENTITY_NAME" "1 new_adress_genarator " "Found entity 1: new_adress_genarator" {  } { { "../new_adress_genarator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/new_adress_genarator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/invert.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/invert.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT " "Found entity 1: INVERT" {  } { { "../INVERT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/INVERT.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/tw_factor_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/tw_factor_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw_factor_generator " "Found entity 1: tw_factor_generator" {  } { { "../tw_factor_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/tw_factor_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_25_v " "Found entity 1: M_TWIDLE_16_B_0_25_v" {  } { { "../M_TWIDLE_16_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_16_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_20_v " "Found entity 1: M_TWIDLE_16_B_0_20_v" {  } { { "../M_TWIDLE_16_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_16_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_15_v " "Found entity 1: M_TWIDLE_16_B_0_15_v" {  } { { "../M_TWIDLE_16_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_16_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_10_v " "Found entity 1: M_TWIDLE_16_B_0_10_v" {  } { { "../M_TWIDLE_16_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_16_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_16_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_5_v " "Found entity 1: M_TWIDLE_16_B_0_5_v" {  } { { "../M_TWIDLE_16_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_16_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_25_v " "Found entity 1: M_TWIDLE_15_B_0_25_v" {  } { { "../M_TWIDLE_15_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_15_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_20_v " "Found entity 1: M_TWIDLE_15_B_0_20_v" {  } { { "../M_TWIDLE_15_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_15_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_15_v " "Found entity 1: M_TWIDLE_15_B_0_15_v" {  } { { "../M_TWIDLE_15_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_15_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_10_v " "Found entity 1: M_TWIDLE_15_B_0_10_v" {  } { { "../M_TWIDLE_15_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_15_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_15_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_5_v " "Found entity 1: M_TWIDLE_15_B_0_5_v" {  } { { "../M_TWIDLE_15_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_15_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_25_v " "Found entity 1: M_TWIDLE_14_B_0_25_v" {  } { { "../M_TWIDLE_14_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_14_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_20_v " "Found entity 1: M_TWIDLE_14_B_0_20_v" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_14_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_15_v " "Found entity 1: M_TWIDLE_14_B_0_15_v" {  } { { "../M_TWIDLE_14_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_14_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_10_v " "Found entity 1: M_TWIDLE_14_B_0_10_v" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_14_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_14_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_5_v " "Found entity 1: M_TWIDLE_14_B_0_5_v" {  } { { "../M_TWIDLE_14_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_14_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_25_v " "Found entity 1: M_TWIDLE_13_B_0_25_v" {  } { { "../M_TWIDLE_13_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_13_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_20_v " "Found entity 1: M_TWIDLE_13_B_0_20_v" {  } { { "../M_TWIDLE_13_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_13_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_15_v " "Found entity 1: M_TWIDLE_13_B_0_15_v" {  } { { "../M_TWIDLE_13_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_13_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_10_v " "Found entity 1: M_TWIDLE_13_B_0_10_v" {  } { { "../M_TWIDLE_13_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_13_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_13_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_5_v " "Found entity 1: M_TWIDLE_13_B_0_5_v" {  } { { "../M_TWIDLE_13_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_13_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_12_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_12_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_25_v " "Found entity 1: M_TWIDLE_12_B_0_25_v" {  } { { "../M_TWIDLE_12_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_12_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_12_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_12_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_15_v " "Found entity 1: M_TWIDLE_12_B_0_15_v" {  } { { "../M_TWIDLE_12_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_12_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_12_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_12_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_10_v " "Found entity 1: M_TWIDLE_12_B_0_10_v" {  } { { "../M_TWIDLE_12_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_12_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_12_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_12_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_5_v " "Found entity 1: M_TWIDLE_12_B_0_5_v" {  } { { "../M_TWIDLE_12_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_12_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_25_v " "Found entity 1: M_TWIDLE_11_B_0_25_v" {  } { { "../M_TWIDLE_11_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_11_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_20_v " "Found entity 1: M_TWIDLE_11_B_0_20_v" {  } { { "../M_TWIDLE_11_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_11_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_15_v " "Found entity 1: M_TWIDLE_11_B_0_15_v" {  } { { "../M_TWIDLE_11_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_11_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_10_v " "Found entity 1: M_TWIDLE_11_B_0_10_v" {  } { { "../M_TWIDLE_11_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_11_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_11_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_5_v " "Found entity 1: M_TWIDLE_11_B_0_5_v" {  } { { "../M_TWIDLE_11_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_11_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321236998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321236998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_25_v " "Found entity 1: M_TWIDLE_10_B_0_25_v" {  } { { "../M_TWIDLE_10_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_10_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_20_v " "Found entity 1: M_TWIDLE_10_B_0_20_v" {  } { { "../M_TWIDLE_10_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_10_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_15_v " "Found entity 1: M_TWIDLE_10_B_0_15_v" {  } { { "../M_TWIDLE_10_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_10_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_10_v " "Found entity 1: M_TWIDLE_10_B_0_10_v" {  } { { "../M_TWIDLE_10_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_10_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_10_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_5_v " "Found entity 1: M_TWIDLE_10_B_0_5_v" {  } { { "../M_TWIDLE_10_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_10_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_25_v " "Found entity 1: M_TWIDLE_9_B_0_25_v" {  } { { "../M_TWIDLE_9_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_9_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_20_v " "Found entity 1: M_TWIDLE_9_B_0_20_v" {  } { { "../M_TWIDLE_9_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_9_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_15_v " "Found entity 1: M_TWIDLE_9_B_0_15_v" {  } { { "../M_TWIDLE_9_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_9_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_10_v " "Found entity 1: M_TWIDLE_9_B_0_10_v" {  } { { "../M_TWIDLE_9_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_9_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_9_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_5_v " "Found entity 1: M_TWIDLE_9_B_0_5_v" {  } { { "../M_TWIDLE_9_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_9_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_25_v " "Found entity 1: M_TWIDLE_8_B_0_25_v" {  } { { "../M_TWIDLE_8_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_8_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_20_v " "Found entity 1: M_TWIDLE_8_B_0_20_v" {  } { { "../M_TWIDLE_8_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_8_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_15_v " "Found entity 1: M_TWIDLE_8_B_0_15_v" {  } { { "../M_TWIDLE_8_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_8_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_10_v " "Found entity 1: M_TWIDLE_8_B_0_10_v" {  } { { "../M_TWIDLE_8_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_8_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_8_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_5_v " "Found entity 1: M_TWIDLE_8_B_0_5_v" {  } { { "../M_TWIDLE_8_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_8_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_25_v " "Found entity 1: M_TWIDLE_7_B_0_25_v" {  } { { "../M_TWIDLE_7_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_7_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_20_v " "Found entity 1: M_TWIDLE_7_B_0_20_v" {  } { { "../M_TWIDLE_7_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_7_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_15_v " "Found entity 1: M_TWIDLE_7_B_0_15_v" {  } { { "../M_TWIDLE_7_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_7_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_10_v " "Found entity 1: M_TWIDLE_7_B_0_10_v" {  } { { "../M_TWIDLE_7_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_7_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_7_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_5_v " "Found entity 1: M_TWIDLE_7_B_0_5_v" {  } { { "../M_TWIDLE_7_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_7_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_25_v " "Found entity 1: M_TWIDLE_6_B_0_25_v" {  } { { "../M_TWIDLE_6_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_6_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_20_v " "Found entity 1: M_TWIDLE_6_B_0_20_v" {  } { { "../M_TWIDLE_6_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_6_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_15_v " "Found entity 1: M_TWIDLE_6_B_0_15_v" {  } { { "../M_TWIDLE_6_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_6_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_10_v " "Found entity 1: M_TWIDLE_6_B_0_10_v" {  } { { "../M_TWIDLE_6_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_6_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/m_twidle_6_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_5_v " "Found entity 1: M_TWIDLE_6_B_0_5_v" {  } { { "../M_TWIDLE_6_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/M_TWIDLE_6_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/add_multiplier_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/add_multiplier_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_multiplier_generator " "Found entity 1: add_multiplier_generator" {  } { { "../add_multiplier_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/add_multiplier_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/twidle_15_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_15_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_15_bit " "Found entity 1: TWIDLE_15_bit" {  } { { "../TWIDLE_15_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_15_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/twidle_13_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_13_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_13_bit " "Found entity 1: TWIDLE_13_bit" {  } { { "../TWIDLE_13_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_13_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/twidle_11_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_11_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_11_bit " "Found entity 1: TWIDLE_11_bit" {  } { { "../TWIDLE_11_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_11_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/twidle_9_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_9_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_9_bit " "Found entity 1: TWIDLE_9_bit" {  } { { "../TWIDLE_9_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_9_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/twidle_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_7_bit " "Found entity 1: TWIDLE_7_bit" {  } { { "../TWIDLE_7_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/twidle_6_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_6_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_6_bit " "Found entity 1: TWIDLE_6_bit" {  } { { "../TWIDLE_6_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_6_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/class_tw_factor_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/class_tw_factor_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 class_tw_factor_generator " "Found entity 1: class_tw_factor_generator" {  } { { "../class_tw_factor_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/class_tw_factor_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/class_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/class_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLASS_FFT " "Found entity 1: CLASS_FFT" {  } { { "../CLASS_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/CLASS_FFT.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/class_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/class_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLASS_CONTROL " "Found entity 1: CLASS_CONTROL" {  } { { "../CLASS_CONTROL.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/CLASS_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/shift_register_with_valid.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/shift_register_with_valid.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_with_valid " "Found entity 1: shift_register_with_valid" {  } { { "../shift_register_with_valid.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/shift_register_with_valid.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/out_addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/out_addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_addres_generator " "Found entity 1: out_addres_generator" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/out_addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/final_addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/final_addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_addres_generator " "Found entity 1: final_addres_generator" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/final_addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 addres_generator " "Found entity 1: addres_generator" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/addres_1st_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/addres_1st_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 addres_1st_generator " "Found entity 1: addres_1st_generator" {  } { { "../addres_1st_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/addres_1st_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/control2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/control2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_CONTROL " "Found entity 1: MODIFY_CONTROL" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/multiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/demultiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/demultiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor " "Found entity 1: demultiplexor" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/demultiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../shift_register.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/twidle_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_16_bit " "Found entity 1: TWIDLE_16_bit" {  } { { "../TWIDLE_16_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_16_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/twidle_14_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_14_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit " "Found entity 1: TWIDLE_14_bit" {  } { { "../TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/twidle_12_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_12_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_12_bit " "Found entity 1: TWIDLE_12_bit" {  } { { "../TWIDLE_12_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_12_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/twidle_10_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_10_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_10_bit " "Found entity 1: TWIDLE_10_bit" {  } { { "../TWIDLE_10_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_10_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/twidle_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/twidle_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_8_bit " "Found entity 1: TWIDLE_8_bit" {  } { { "../TWIDLE_8_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/modify_radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/modify_radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_RADIX2 " "Found entity 1: MODIFY_RADIX2" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_RADIX2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX " "Found entity 1: RADIX" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_rx.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/modify_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/modify_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_FFT " "Found entity 1: MODIFY_FFT" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart_tx.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/process_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/process_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_O_DATA " "Found entity 1: PROCESS_O_DATA" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/PROCESS_O_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/modifying_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/modifying_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 modifying_adder " "Found entity 1: modifying_adder" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/modifying_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk top_module.v(17) " "Verilog HDL Declaration information at top_module.v(17): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744321237279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_N rst_n top_module.v(18) " "Verilog HDL Declaration information at top_module.v(18): object \"RST_N\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744321237279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert_addr INVERT_ADDR top_module.v(42) " "Verilog HDL Declaration information at top_module.v(42): object \"invert_addr\" differs only in case from object \"INVERT_ADDR\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744321237279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237279 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "seg7_data2.v(124) " "Verilog HDL syntax warning at seg7_data2.v(124): extra block comment delimiter characters /* within block comment" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/seg7_data2.v" 124 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1744321237279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "max_chanel MAX_CHANEL seg7_data2.v(51) " "Verilog HDL Declaration information at seg7_data2.v(51): object \"max_chanel\" differs only in case from object \"MAX_CHANEL\" in the same scope" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/seg7_data2.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744321237279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/seg7_data2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/seg7_data2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data2 " "Found entity 1: seg7_data2" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/seg7_data2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237279 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_data.v(70) " "Verilog HDL information at seg7_data.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/seg7_data.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744321237279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display DISPLAY seg7_data.v(38) " "Verilog HDL Declaration information at seg7_data.v(38): object \"display\" differs only in case from object \"DISPLAY\" in the same scope" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/seg7_data.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744321237295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/seg7_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/seg7_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data " "Found entity 1: seg7_data" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/seg7_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX2 " "Found entity 1: RADIX2" {  } { { "../RADIX2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/RADIX2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/invert_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/invert_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR " "Found entity 1: INVERT_ADDR" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/INVERT_ADDR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237301 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../CONTROL.v " "Can't analyze file -- file ../CONTROL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1744321237301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_frequency_decimation/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_frequency_decimation/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744321237311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321237311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flag_start_FFT CONTROL2.v(73) " "Verilog HDL Implicit Net warning at CONTROL2.v(73): created implicit net for \"flag_start_FFT\"" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744321237311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_data MODIFY_FFT.v(68) " "Verilog HDL Implicit Net warning at MODIFY_FFT.v(68): created implicit net for \"load_data\"" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744321237311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744321238485 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig top_module.v(22) " "Output port \"dig\" at top_module.v(22) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744321238498 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led top_module.v(23) " "Output port \"led\" at top_module.v(23) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744321238498 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg top_module.v(25) " "Output port \"seg\" at top_module.v(25) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744321238498 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:UART_RX\"" {  } { { "../top_module.v" "UART_RX" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744321238498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT_ADDR INVERT_ADDR:INVERT_ADDR " "Elaborating entity \"INVERT_ADDR\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\"" {  } { { "../top_module.v" "INVERT_ADDR" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744321238498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_FFT MODIFY_FFT:MODIFY_FFT " "Elaborating entity \"MODIFY_FFT\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744321238498 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "en_modify MODIFY_FFT.v(60) " "Verilog HDL Port Connection error at MODIFY_FFT.v(60): output or inout port \"en_modify\" must be connected to a structural net expression" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v" 60 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1744321238514 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MODIFY_FFT:MODIFY_FFT " "Can't elaborate user hierarchy \"MODIFY_FFT:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v" 133 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744321238514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_Sequence_frequency_decimation/Quartus/output_files/top_module.map.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_Sequence_frequency_decimation/Quartus/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321238770 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744321238870 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 11 00:40:38 2025 " "Processing ended: Fri Apr 11 00:40:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744321238870 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744321238870 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744321238870 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321238870 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744321239649 ""}
