###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Tue Dec  6 15:30:30 2022
#  Design:            ToVerilog
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix ToVerilog_postRoute -outDir timingReports_postRoute
###############################################################
Path 1: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.961
  Arrival Time                  1.100
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.139 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.139 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.129 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.131 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.156 |   0.426 |    0.287 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.287 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.564 |    0.425 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.425 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    | 0.058 |   0.622 |    0.483 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   ^   | clk__L4_N12     | DFRRQ_5VX1 | 0.001 |   0.623 |    0.484 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   v   | u_FI_Full1/n_65 | DFRRQ_5VX1 | 0.477 |   1.100 |    0.961 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8] |   v   | u_FI_Full1/n_65 | DFRRQ_5VX1 | 0.000 |   1.100 |    0.961 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.139 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.140 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.419 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.422 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.602 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.603 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.760 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    0.762 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.691 |    0.831 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8] |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.692 |    0.831 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  1.107
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.147 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.147 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.121 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.123 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.156 |   0.426 |    0.279 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.279 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.564 |    0.416 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.418 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13     | IN_5VX8    | 0.055 |   0.620 |    0.473 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9] |   ^   | clk__L4_N13     | DFRRQ_5VX1 | 0.000 |   0.621 |    0.473 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9] |   v   | u_FI_Full1/n_64 | DFRRQ_5VX1 | 0.486 |   1.107 |    0.960 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9] |   v   | u_FI_Full1/n_64 | DFRRQ_5VX1 | 0.000 |   1.107 |    0.960 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.147 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.148 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.428 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.430 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.610 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.611 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.768 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    0.770 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.691 |    0.839 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9] |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.692 |    0.839 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.963
  Arrival Time                  1.113
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.151 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.151 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.118 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.120 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.156 |   0.426 |    0.275 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.276 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.564 |    0.413 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.414 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    | 0.058 |   0.622 |    0.472 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5] |   ^   | clk__L4_N12     | DFRRQ_5VX1 | 0.001 |   0.623 |    0.472 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5] |   v   | u_FI_Full1/n_90 | DFRRQ_5VX1 | 0.491 |   1.113 |    0.963 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5] |   v   | u_FI_Full1/n_90 | DFRRQ_5VX1 | 0.000 |   1.113 |    0.963 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.151 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.152 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.431 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.434 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.613 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.614 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.771 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    0.772 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    0.845 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.000 |   0.695 |    0.845 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.694
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.963
  Arrival Time                  1.124
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk              |            |       |   0.000 |   -0.161 | 
     | clk__L1_I0/A                                       |   ^   | clk              | IN_5VX16   | 0.000 |   0.000 |   -0.161 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0       | IN_5VX16   | 0.268 |   0.268 |    0.107 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0       | BU_5VX16   | 0.002 |   0.270 |    0.109 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.154 |   0.424 |    0.263 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.002 |   0.426 |    0.265 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1       | BU_5VX16   | 0.134 |   0.560 |    0.399 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1       | IN_5VX6    | 0.001 |   0.561 |    0.400 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3       | IN_5VX6    | 0.064 |   0.626 |    0.465 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4] |   ^   | clk__L4_N3       | DFRRQ_5VX1 | 0.001 |   0.627 |    0.466 | 
     | /C                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4] |   v   | u_FI_Full1/n_102 | DFRRQ_5VX1 | 0.498 |   1.124 |    0.963 | 
     | /Q                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4] |   v   | u_FI_Full1/n_102 | DFRRQ_5VX1 | 0.000 |   1.124 |    0.963 | 
     | /D                                                 |       |                  |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.161 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.162 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.441 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.444 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.620 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.623 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.774 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1 | IN_5VX6    | 0.002 |   0.615 |    0.776 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3 | IN_5VX6    | 0.078 |   0.693 |    0.854 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4] |   ^   | clk__L4_N3 | DFRRQ_5VX1 | 0.001 |   0.694 |    0.855 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.958
  Arrival Time                  1.126
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.167 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.167 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.101 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.103 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.156 |   0.426 |    0.258 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.259 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.564 |    0.396 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.398 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13     | IN_5VX8    | 0.055 |   0.620 |    0.453 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11 |   ^   | clk__L4_N13     | DFRRQ_5VX1 | 0.000 |   0.621 |    0.453 | 
     | ]/C                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11 |   v   | u_FI_Full1/n_62 | DFRRQ_5VX1 | 0.505 |   1.126 |    0.958 | 
     | ]/Q                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11 |   v   | u_FI_Full1/n_62 | DFRRQ_5VX1 | 0.000 |   1.126 |    0.958 | 
     | ]/D                                                |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.167 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.169 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.448 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.451 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.630 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.631 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.788 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    0.790 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.691 |    0.859 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.692 |    0.859 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.962
  Arrival Time                  1.130
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.167 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.167 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.101 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.102 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0      | BU_5VX16   | 0.154 |   0.424 |    0.256 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0      | BU_5VX16   | 0.002 |   0.426 |    0.258 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1      | BU_5VX16   | 0.134 |   0.560 |    0.393 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1      | IN_5VX6    | 0.001 |   0.561 |    0.394 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3      | IN_5VX6    | 0.064 |   0.626 |    0.458 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   ^   | clk__L4_N3      | DFRRQ_5VX1 | 0.001 |   0.627 |    0.459 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   v   | u_FI_Full1/n_69 | DFRRQ_5VX1 | 0.503 |   1.130 |    0.962 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6] |   v   | u_FI_Full1/n_69 | DFRRQ_5VX1 | 0.000 |   1.130 |    0.962 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.167 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.169 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.448 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.451 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.630 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.631 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.788 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    0.789 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    0.862 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.695 |    0.862 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.958
  Arrival Time                  1.127
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.168 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.168 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.100 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.102 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.156 |   0.426 |    0.257 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.258 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.564 |    0.395 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.397 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13     | IN_5VX8    | 0.055 |   0.620 |    0.452 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   ^   | clk__L4_N13     | DFRRQ_5VX1 | 0.000 |   0.621 |    0.452 | 
     | ]/C                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   v   | u_FI_Full1/n_63 | DFRRQ_5VX1 | 0.506 |   1.127 |    0.958 | 
     | ]/Q                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   v   | u_FI_Full1/n_63 | DFRRQ_5VX1 | 0.000 |   1.127 |    0.958 | 
     | ]/D                                                |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.168 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.170 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.449 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.452 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.631 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.632 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.789 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    0.791 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.691 |    0.860 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.692 |    0.860 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.962
  Arrival Time                  1.131
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk              |            |       |   0.000 |   -0.169 | 
     | clk__L1_I0/A                                       |   ^   | clk              | IN_5VX16   | 0.000 |   0.000 |   -0.169 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0       | IN_5VX16   | 0.268 |   0.268 |    0.099 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0       | BU_5VX16   | 0.002 |   0.270 |    0.101 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.154 |   0.424 |    0.255 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.002 |   0.426 |    0.257 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1       | BU_5VX16   | 0.134 |   0.560 |    0.391 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1       | IN_5VX6    | 0.001 |   0.561 |    0.392 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3       | IN_5VX6    | 0.064 |   0.626 |    0.457 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2] |   ^   | clk__L4_N3       | DFRRQ_5VX1 | 0.001 |   0.627 |    0.458 | 
     | /C                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2] |   v   | u_FI_Full1/n_124 | DFRRQ_5VX1 | 0.504 |   1.131 |    0.962 | 
     | /Q                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2] |   v   | u_FI_Full1/n_124 | DFRRQ_5VX1 | 0.000 |   1.131 |    0.962 | 
     | /D                                                 |       |                  |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.169 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.170 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.449 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.452 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.632 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.633 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.789 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    0.791 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    0.863 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.000 |   0.695 |    0.863 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.958
  Arrival Time                  1.129
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.170 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.170 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.098 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.100 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.156 |   0.426 |    0.255 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.256 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.564 |    0.393 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.394 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    | 0.058 |   0.622 |    0.452 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7] |   ^   | clk__L4_N12     | DFRRQ_5VX1 | 0.001 |   0.623 |    0.452 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7] |   v   | u_FI_Full1/n_66 | DFRRQ_5VX1 | 0.506 |   1.129 |    0.958 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   v   | u_FI_Full1/n_66 | DFRRQ_5VX1 | 0.000 |   1.129 |    0.958 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.170 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.172 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.451 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.454 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.633 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.634 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.791 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    0.793 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.691 |    0.862 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.692 |    0.862 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.961
  Arrival Time                  1.148
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk              |            |       |   0.000 |   -0.187 | 
     | clk__L1_I0/A                                       |   ^   | clk              | IN_5VX16   | 0.000 |   0.000 |   -0.187 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0       | IN_5VX16   | 0.268 |   0.268 |    0.081 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0       | BU_5VX16   | 0.002 |   0.270 |    0.083 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.154 |   0.424 |    0.237 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.002 |   0.426 |    0.239 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1       | BU_5VX16   | 0.134 |   0.560 |    0.373 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1       | IN_5VX6    | 0.001 |   0.561 |    0.374 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3       | IN_5VX6    | 0.064 |   0.626 |    0.439 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   ^   | clk__L4_N3       | DFRRQ_5VX1 | 0.001 |   0.627 |    0.440 | 
     | /C                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   v   | u_FI_Full1/n_113 | DFRRQ_5VX1 | 0.521 |   1.148 |    0.961 | 
     | /Q                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3] |   v   | u_FI_Full1/n_113 | DFRRQ_5VX1 | 0.000 |   1.148 |    0.961 | 
     | /D                                                 |       |                  |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.187 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.188 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.467 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.470 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.650 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.651 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.807 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    0.809 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    0.881 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.000 |   0.695 |    0.882 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.951
  Arrival Time                  1.140
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.190 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.190 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |    0.078 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |    0.080 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.154 |   0.424 |    0.234 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.003 |   0.427 |    0.237 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                     | BU_5VX16   | 0.136 |   0.562 |    0.373 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                     | IN_5VX8    | 0.001 |   0.563 |    0.374 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                     | IN_5VX8    | 0.053 |   0.617 |    0.427 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   ^   | clk__L4_N0                                     | DFRRQ_5VX1 | 0.001 |   0.618 |    0.428 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[3] | DFRRQ_5VX1 | 0.523 |   1.140 |    0.951 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[3] | DFRRQ_5VX1 | 0.000 |   1.140 |    0.951 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.190 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.191 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.470 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.472 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.649 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.463 |    0.653 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    0.807 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    0.809 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.066 |   0.685 |    0.875 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.686 |    0.876 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.958
  Arrival Time                  1.184
  Slack Time                    0.226
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.226 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.226 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.042 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.044 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0      | BU_5VX16   | 0.154 |   0.424 |    0.197 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0      | BU_5VX16   | 0.002 |   0.426 |    0.200 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1      | BU_5VX16   | 0.134 |   0.560 |    0.334 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1      | IN_5VX6    | 0.001 |   0.561 |    0.335 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3      | IN_5VX6    | 0.064 |   0.626 |    0.399 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1] |   ^   | clk__L4_N3      | DFRRQ_5VX1 | 0.001 |   0.627 |    0.400 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1] |   v   | u_FI_Full1/n_59 | DFRRQ_5VX1 | 0.557 |   1.184 |    0.957 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1] |   v   | u_FI_Full1/n_59 | DFRRQ_5VX1 | 0.001 |   1.184 |    0.958 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.226 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.227 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.507 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.509 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.689 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.690 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.847 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    0.848 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    0.920 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.695 |    0.921 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.708
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.974
  Arrival Time                  1.208
  Slack Time                    0.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.234 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.234 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |    0.034 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |    0.036 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.156 |   0.426 |    0.192 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.002 |   0.428 |    0.194 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                     | BU_5VX16   | 0.141 |   0.569 |    0.335 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                     | IN_5VX8    | 0.003 |   0.571 |    0.337 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                     | IN_5VX8    | 0.054 |   0.626 |    0.392 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4] |   ^   | clk__L4_N6                                     | DFRRQ_5VX2 | 0.000 |   0.626 |    0.392 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[4] | DFRRQ_5VX2 | 0.581 |   1.207 |    0.973 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[4] | DFRRQ_5VX1 | 0.002 |   1.208 |    0.974 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.234 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.235 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.514 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.517 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.697 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.699 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.860 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.631 |    0.865 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.077 |   0.708 |    0.942 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.000 |   0.708 |    0.942 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.955
  Arrival Time                  1.223
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                 |            |       |   0.000 |   -0.268 | 
     | clk__L1_I0/A                                       |   ^   | clk                 | IN_5VX16   | 0.000 |   0.000 |   -0.268 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0          | IN_5VX16   | 0.268 |   0.268 |    0.000 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0          | BU_5VX16   | 0.002 |   0.270 |    0.002 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0          | BU_5VX16   | 0.154 |   0.424 |    0.155 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0          | BU_5VX16   | 0.002 |   0.426 |    0.158 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1          | BU_5VX16   | 0.134 |   0.560 |    0.292 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1          | IN_5VX6    | 0.001 |   0.561 |    0.293 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3          | IN_5VX6    | 0.064 |   0.626 |    0.357 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   ^   | clk__L4_N3          | DFRRQ_5VX1 | 0.001 |   0.627 |    0.358 | 
     | /C                                                 |       |                     |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   v   | u_FI_Full1/Abs_y[0] | DFRRQ_5VX1 | 0.596 |   1.223 |    0.955 | 
     | /Q                                                 |       |                     |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   v   | u_FI_Full1/Abs_y[0] | DFRRQ_5VX1 | 0.000 |   1.223 |    0.955 | 
     | /D                                                 |       |                     |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.268 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.269 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.549 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.551 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.731 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.732 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.889 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    0.890 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    0.962 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.695 |    0.963 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  1.230
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.271 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.271 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.002 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.001 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.153 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.156 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.292 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.293 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                         | IN_5VX8    | 0.053 |   0.617 |    0.346 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   ^   | clk__L4_N0                                         | DFRRQ_5VX1 | 0.001 |   0.618 |    0.347 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[0]     | DFRRQ_5VX1 | 0.420 |   1.037 |    0.767 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC46_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[0]     | BU_5VX4    | 0.000 |   1.037 |    0.767 | 
     | t1_0_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC46_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN46_Delay1_ou | BU_5VX4    | 0.192 |   1.230 |    0.959 | 
     | t1_0_/Q                                            |       | t1_0_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN46_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.230 |    0.960 | 
     | /D                                                 |       | t1_0_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.271 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.272 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.551 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.553 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.729 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.463 |    0.734 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    0.888 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    0.890 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.066 |   0.685 |    0.956 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.686 |    0.956 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  1.237
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.277 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.277 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.009 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.007 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.147 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.150 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.285 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.287 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                         | IN_5VX8    | 0.053 |   0.617 |    0.340 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   ^   | clk__L4_N0                                         | DFRRQ_5VX1 | 0.001 |   0.618 |    0.341 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[2]     | DFRRQ_5VX1 | 0.425 |   1.043 |    0.766 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC88_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[2]     | BU_5VX4    | 0.000 |   1.043 |    0.766 | 
     | t1_2_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC88_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN88_Delay1_ou | BU_5VX4    | 0.194 |   1.236 |    0.959 | 
     | t1_2_/Q                                            |       | t1_2_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN88_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.237 |    0.960 | 
     | /D                                                 |       | t1_2_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.277 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.278 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.557 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.560 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.736 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.463 |    0.740 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    0.894 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    0.896 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.066 |   0.685 |    0.962 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.686 |    0.963 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.708
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.983
  Arrival Time                  1.264
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.281 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.281 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.013 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.011 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.145 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.147 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.569 |    0.288 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.290 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.626 |    0.345 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.000 |   0.626 |    0.345 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[7]     | DFRRQ_5VX1 | 0.442 |   1.068 |    0.787 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC59_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[7]     | BU_5VX6    | 0.000 |   1.068 |    0.787 | 
     | t1_7_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC59_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN59_Delay5_ou | BU_5VX6    | 0.194 |   1.262 |    0.981 | 
     | t1_7_/Q                                            |       | t1_7_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN59_Delay5_ou | DFRRQ_5VX1 | 0.002 |   1.264 |    0.983 | 
     | /D                                                 |       | t1_7_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.281 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.282 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.561 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.564 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.744 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.746 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.907 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.631 |    0.912 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.077 |   0.708 |    0.989 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.000 |   0.708 |    0.989 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.697
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.955
  Arrival Time                  1.238
  Slack Time                    0.283
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.283 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   | 0.000 |   0.000 |   -0.283 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   | 0.268 |   0.268 |   -0.015 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   | 0.002 |   0.270 |   -0.013 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.156 |   0.426 |    0.143 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.001 |   0.426 |    0.143 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7                                      | BU_5VX16   | 0.137 |   0.564 |    0.281 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7                                      | IN_5VX8    | 0.001 |   0.565 |    0.282 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13                                     | IN_5VX8    | 0.055 |   0.620 |    0.337 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   ^   | clk__L4_N13                                     | DFRRQ_5VX1 | 0.000 |   0.621 |    0.338 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[10] | DFRRQ_5VX1 | 0.615 |   1.236 |    0.953 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[10] | DFRRQ_5VX1 | 0.002 |   1.238 |    0.955 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.283 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.284 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.564 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.566 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.746 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.749 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    0.909 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    0.913 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6 | IN_5VX8    | 0.067 |   0.697 |    0.980 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   ^   | clk__L4_N6 | DFRRQ_5VX1 | 0.000 |   0.697 |    0.980 | 
     | ]/C                                                |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.953
  Arrival Time                  1.241
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.288 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   | 0.000 |   0.000 |   -0.288 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   | 0.268 |   0.268 |   -0.020 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   | 0.002 |   0.270 |   -0.018 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                      | BU_5VX16   | 0.154 |   0.424 |    0.135 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                      | BU_5VX16   | 0.003 |   0.427 |    0.139 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                      | BU_5VX16   | 0.136 |   0.562 |    0.274 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                      | IN_5VX8    | 0.001 |   0.563 |    0.275 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                      | IN_5VX8    | 0.053 |   0.617 |    0.328 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   ^   | clk__L4_N1                                      | DFRRQ_5VX1 | 0.001 |   0.617 |    0.329 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[12] | DFRRQ_5VX1 | 0.622 |   1.239 |    0.951 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[12] | DFRRQ_5VX1 | 0.002 |   1.241 |    0.953 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.288 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.289 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.569 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.571 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.751 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.752 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.909 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    0.910 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    0.982 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.695 |    0.983 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.694
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.949
  Arrival Time                  1.256
  Slack Time                    0.307
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.307 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   | 0.000 |   0.000 |   -0.307 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   | 0.268 |   0.268 |   -0.038 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   | 0.002 |   0.270 |   -0.037 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.156 |   0.426 |    0.119 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.002 |   0.428 |    0.121 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                      | BU_5VX16   | 0.142 |   0.569 |    0.263 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                      | IN_5VX8    | 0.002 |   0.572 |    0.265 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                     | IN_5VX8    | 0.052 |   0.624 |    0.317 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   ^   | clk__L4_N10                                     | DFRRQ_5VX1 | 0.000 |   0.624 |    0.318 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[11] | DFRRQ_5VX1 | 0.632 |   1.256 |    0.949 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[11] | DFRRQ_5VX1 | 0.000 |   1.256 |    0.949 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.307 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.308 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.587 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.590 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.769 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.772 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.933 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.630 |    0.937 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.064 |   0.694 |    1.000 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11 |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.694 |    1.001 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.699
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.972
  Arrival Time                  1.283
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.311 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.311 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.043 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.041 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.115 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.117 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.569 |    0.258 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.260 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.626 |    0.315 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.000 |   0.626 |    0.315 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[9]     | DFRRQ_5VX1 | 0.446 |   1.072 |    0.761 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC53_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[9]     | BU_5VX6    | 0.000 |   1.072 |    0.761 | 
     | t1_9_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC53_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN53_Delay5_ou | BU_5VX6    | 0.210 |   1.282 |    0.971 | 
     | t1_9_/Q                                            |       | t1_9_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN53_Delay5_ou | DFRRQ_5VX1 | 0.001 |   1.283 |    0.972 | 
     | /D                                                 |       | t1_9_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.311 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.312 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.591 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.594 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.774 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.777 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    0.937 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    0.941 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.069 |   0.699 |    1.010 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.699 |    1.010 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.699
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.972
  Arrival Time                  1.283
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.312 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.312 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.043 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.041 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.114 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.117 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.569 |    0.257 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.260 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.626 |    0.314 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.000 |   0.626 |    0.315 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[6]     | DFRRQ_5VX1 | 0.441 |   1.067 |    0.756 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC70_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[6]     | BU_5VX6    | 0.000 |   1.067 |    0.756 | 
     | t1_6_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC70_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN70_Delay5_ou | BU_5VX6    | 0.214 |   1.281 |    0.970 | 
     | t1_6_/Q                                            |       | t1_6_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN70_Delay5_ou | DFRRQ_5VX1 | 0.002 |   1.283 |    0.972 | 
     | /D                                                 |       | t1_6_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.312 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.313 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.592 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.595 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.774 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.778 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    0.938 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    0.942 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.069 |   0.699 |    1.011 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.699 |    1.011 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.685
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  1.270
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.313 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.313 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.044 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.043 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.111 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.114 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.250 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.251 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                         | IN_5VX8    | 0.053 |   0.617 |    0.304 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   ^   | clk__L4_N1                                         | DFRRQ_5VX1 | 0.001 |   0.618 |    0.305 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[4]     | DFRRQ_5VX1 | 0.437 |   1.054 |    0.742 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC60_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[4]     | BU_5VX6    | 0.000 |   1.054 |    0.742 | 
     | t1_4_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC60_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN60_Delay1_ou | BU_5VX6    | 0.215 |   1.270 |    0.957 | 
     | t1_4_/Q                                            |       | t1_4_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN60_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.270 |    0.957 | 
     | /D                                                 |       | t1_4_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.313 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.314 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.593 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.595 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.771 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.463 |    0.776 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    0.930 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    0.932 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.066 |   0.685 |    0.998 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.000 |   0.685 |    0.998 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.697
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.952
  Arrival Time                  1.266
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.314 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.314 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.046 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |   -0.044 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.156 |   0.426 |    0.112 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.001 |   0.426 |    0.113 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7                                     | BU_5VX16   | 0.137 |   0.564 |    0.250 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7                                     | IN_5VX8    | 0.001 |   0.565 |    0.251 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13                                    | IN_5VX8    | 0.055 |   0.620 |    0.306 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   ^   | clk__L4_N13                                    | DFRRQ_5VX1 | 0.000 |   0.621 |    0.307 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[7] | DFRRQ_5VX1 | 0.643 |   1.264 |    0.950 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[7] | DFRRQ_5VX1 | 0.002 |   1.266 |    0.952 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.314 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.315 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.594 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.597 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.777 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.780 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    0.940 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    0.944 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6 | IN_5VX8    | 0.067 |   0.697 |    1.011 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   ^   | clk__L4_N6 | DFRRQ_5VX1 | 0.000 |   0.697 |    1.011 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.694
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.964
  Arrival Time                  1.279
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.315 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.315 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.046 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.045 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.109 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.112 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.248 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.249 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                         | IN_5VX8    | 0.053 |   0.617 |    0.302 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   ^   | clk__L4_N1                                         | DFRRQ_5VX1 | 0.001 |   0.617 |    0.303 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[6]     | DFRRQ_5VX1 | 0.437 |   1.055 |    0.740 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC63_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[6]     | BU_5VX6    | 0.000 |   1.055 |    0.740 | 
     | t1_6_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC63_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN63_Delay1_ou | BU_5VX6    | 0.224 |   1.279 |    0.964 | 
     | t1_6_/Q                                            |       | t1_6_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN63_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.279 |    0.964 | 
     | /D                                                 |       | t1_6_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.315 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.316 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.595 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.598 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.777 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.780 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.941 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.630 |    0.945 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.064 |   0.694 |    1.008 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.694 |    1.009 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.708
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.980
  Arrival Time                  1.296
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.316 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.316 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.048 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.046 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.109 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.112 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.569 |    0.252 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.255 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.626 |    0.309 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.000 |   0.626 |    0.310 | 
     | ]/C                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[10]    | DFRRQ_5VX1 | 0.438 |   1.064 |    0.748 | 
     | ]/Q                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC49_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[10]    | BU_5VX6    | 0.000 |   1.064 |    0.748 | 
     | t1_10_/A                                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC49_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN49_Delay5_ou | BU_5VX6    | 0.229 |   1.293 |    0.976 | 
     | t1_10_/Q                                           |       | t1_10_                                             |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN49_Delay5_ou | DFRRQ_5VX1 | 0.003 |   1.296 |    0.980 | 
     | ]/D                                                |       | t1_10_                                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.316 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.318 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.597 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.600 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.779 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.782 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.943 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.631 |    0.948 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.077 |   0.708 |    1.024 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10 |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.000 |   0.708 |    1.025 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.956
  Arrival Time                  1.273
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.317 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.317 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.048 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.047 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.107 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.110 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.246 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.247 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                         | IN_5VX8    | 0.053 |   0.617 |    0.300 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   ^   | clk__L4_N1                                         | DFRRQ_5VX1 | 0.001 |   0.618 |    0.301 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[5]     | DFRRQ_5VX1 | 0.421 |   1.038 |    0.721 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC74_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[5]     | BU_5VX4    | 0.000 |   1.038 |    0.721 | 
     | t1_5_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC74_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN74_Delay1_ou | BU_5VX4    | 0.234 |   1.272 |    0.955 | 
     | t1_5_/Q                                            |       | t1_5_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN74_Delay1_ou | DFRRQ_5VX1 | 0.001 |   1.273 |    0.956 | 
     | /D                                                 |       | t1_5_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.317 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.318 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.597 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.599 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.775 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.464 |    0.780 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    0.934 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    0.936 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.066 |   0.685 |    1.002 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.686 |    1.002 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.947
  Arrival Time                  1.266
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.319 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.319 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |   -0.051 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |   -0.049 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.156 |   0.426 |    0.107 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.108 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.564 |    0.245 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.246 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    | 0.058 |   0.622 |    0.303 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   ^   | clk__L4_N12     | DFRRQ_5VX1 | 0.001 |   0.623 |    0.304 | 
     | ]/C                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   v   | u_FI_Full1/n_61 | DFRRQ_5VX1 | 0.642 |   1.265 |    0.946 | 
     | ]/Q                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   v   | u_FI_Full1/n_61 | DFRRQ_5VX1 | 0.002 |   1.266 |    0.947 | 
     | ]/D                                                |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.319 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.320 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.599 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.602 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.782 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.783 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.939 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    0.941 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.691 |    1.010 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.692 |    1.011 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.708
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.981
  Arrival Time                  1.305
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.324 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.324 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.055 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.054 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.102 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.104 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.569 |    0.246 | 
     | clk__L4_I9/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |    0.249 | 
     | clk__L4_I9/Q                                       |   ^   | clk__L4_N9                                         | IN_5VX8    | 0.052 |   0.624 |    0.301 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3] |   ^   | clk__L4_N9                                         | DFRRQ_5VX1 | 0.000 |   0.625 |    0.301 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[3]     | DFRRQ_5VX1 | 0.458 |   1.083 |    0.759 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC58_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[3]     | BU_5VX6    | 0.000 |   1.083 |    0.759 | 
     | t1_3_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC58_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN58_Delay5_ou | BU_5VX6    | 0.220 |   1.303 |    0.979 | 
     | t1_3_/Q                                            |       | t1_3_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN58_Delay5_ou | DFRRQ_5VX1 | 0.003 |   1.305 |    0.981 | 
     | /D                                                 |       | t1_3_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.324 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.325 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.604 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.607 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.786 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.789 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.950 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.631 |    0.955 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.077 |   0.708 |    1.031 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.001 |   0.708 |    1.032 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.699
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.971
  Arrival Time                  1.296
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.325 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.325 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.057 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.055 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.100 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.103 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.569 |    0.243 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.246 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.626 |    0.300 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.001 |   0.626 |    0.301 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[1]     | DFRRQ_5VX1 | 0.443 |   1.070 |    0.744 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC51_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[1]     | BU_5VX6    | 0.000 |   1.070 |    0.744 | 
     | t1_1_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC51_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN51_Delay5_ou | BU_5VX6    | 0.223 |   1.293 |    0.967 | 
     | t1_1_/Q                                            |       | t1_1_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN51_Delay5_ou | DFRRQ_5VX1 | 0.003 |   1.296 |    0.971 | 
     | /D                                                 |       | t1_1_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.325 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.327 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.606 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.609 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.788 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.792 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    0.951 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    0.956 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.069 |   0.699 |    1.024 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.700 |    1.025 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.699
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.971
  Arrival Time                  1.308
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.336 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.336 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.068 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.066 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.090 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.092 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.569 |    0.233 | 
     | clk__L4_I9/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |    0.236 | 
     | clk__L4_I9/Q                                       |   ^   | clk__L4_N9                                         | IN_5VX8    | 0.052 |   0.624 |    0.288 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2] |   ^   | clk__L4_N9                                         | DFRRQ_5VX1 | 0.000 |   0.625 |    0.289 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[2]     | DFRRQ_5VX1 | 0.461 |   1.086 |    0.749 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC57_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[2]     | BU_5VX6    | 0.000 |   1.086 |    0.749 | 
     | t1_2_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC57_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN57_Delay5_ou | BU_5VX6    | 0.220 |   1.306 |    0.970 | 
     | t1_2_/Q                                            |       | t1_2_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN57_Delay5_ou | DFRRQ_5VX1 | 0.002 |   1.308 |    0.971 | 
     | /D                                                 |       | t1_2_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.336 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.337 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.617 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.619 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.799 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.802 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    0.962 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    0.967 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.069 |   0.699 |    1.035 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.699 |    1.036 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.954
  Arrival Time                  1.290
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.336 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.336 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.068 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.066 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.087 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.091 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.226 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.227 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                         | IN_5VX8    | 0.053 |   0.617 |    0.281 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   ^   | clk__L4_N0                                         | DFRRQ_5VX1 | 0.001 |   0.618 |    0.281 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[1]     | DFRRQ_5VX1 | 0.417 |   1.035 |    0.698 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC77_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[1]     | BU_5VX4    | 0.000 |   1.035 |    0.698 | 
     | t1_1_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC77_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN77_Delay1_ou | BU_5VX4    | 0.255 |   1.289 |    0.953 | 
     | t1_1_/Q                                            |       | t1_1_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN77_Delay1_ou | DFRRQ_5VX1 | 0.001 |   1.290 |    0.954 | 
     | /D                                                 |       | t1_1_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.336 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.337 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.617 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.619 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.795 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.464 |    0.800 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    0.954 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    0.955 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.066 |   0.685 |    1.021 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.686 |    1.022 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.946
  Arrival Time                  1.286
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.340 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   | 0.000 |   0.000 |   -0.340 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   | 0.268 |   0.268 |   -0.072 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   | 0.002 |   0.270 |   -0.070 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.156 |   0.426 |    0.086 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.002 |   0.428 |    0.088 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                      | BU_5VX16   | 0.142 |   0.569 |    0.229 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                      | IN_5VX8    | 0.002 |   0.572 |    0.232 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                     | IN_5VX8    | 0.052 |   0.624 |    0.284 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10 |   ^   | clk__L4_N10                                     | DFRRQ_5VX1 | 0.000 |   0.624 |    0.285 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[10] | DFRRQ_5VX1 | 0.660 |   1.284 |    0.944 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[10] | DFRRQ_5VX1 | 0.002 |   1.286 |    0.946 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.340 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.341 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.620 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.623 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.803 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.804 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.621 |    0.960 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    0.962 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.692 |    1.031 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.001 |   0.692 |    1.032 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.708
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.979
  Arrival Time                  1.319
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.340 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.340 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.072 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.070 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.086 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.088 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.569 |    0.229 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |    0.232 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.634 |    0.293 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9] |   ^   | clk__L4_N8                                         | DFRRQ_5VX1 | 0.001 |   0.634 |    0.294 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[9]     | DFRRQ_5VX1 | 0.442 |   1.076 |    0.736 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC29_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[9]     | BU_5VX6    | 0.000 |   1.076 |    0.736 | 
     | t1_9_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC29_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN29_Delay1_ou | BU_5VX6    | 0.236 |   1.312 |    0.972 | 
     | t1_9_/Q                                            |       | t1_9_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN29_Delay1_ou | DFRRQ_5VX1 | 0.007 |   1.319 |    0.979 | 
     | /D                                                 |       | t1_9_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.340 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.341 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.621 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.623 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.803 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.806 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.966 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.631 |    0.971 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.077 |   0.708 |    1.048 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.000 |   0.708 |    1.048 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.708
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.982
  Arrival Time                  1.328
  Slack Time                    0.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.346 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.346 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.078 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.076 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.080 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.082 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.569 |    0.223 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.225 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.626 |    0.280 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.001 |   0.626 |    0.280 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[5]     | DFRRQ_5VX1 | 0.476 |   1.102 |    0.756 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC83_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[5]     | BU_5VX6    | 0.000 |   1.102 |    0.756 | 
     | t1_5_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC83_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN83_Delay5_ou | BU_5VX6    | 0.223 |   1.325 |    0.979 | 
     | t1_5_/Q                                            |       | t1_5_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN83_Delay5_ou | DFRRQ_5VX1 | 0.002 |   1.328 |    0.982 | 
     | /D                                                 |       | t1_5_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.346 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.347 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.626 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.629 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.809 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.466 |    0.812 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.972 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.631 |    0.977 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.077 |   0.708 |    1.054 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[5] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.001 |   0.708 |    1.054 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.708
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.961
  Arrival Time                  1.312
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.351 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   | 0.000 |   0.000 |   -0.351 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   | 0.268 |   0.268 |   -0.083 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   | 0.002 |   0.270 |   -0.081 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.156 |   0.426 |    0.075 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.001 |   0.426 |    0.076 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7                                      | BU_5VX16   | 0.137 |   0.564 |    0.213 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7                                      | IN_5VX8    | 0.001 |   0.565 |    0.214 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13                                     | IN_5VX8    | 0.055 |   0.620 |    0.269 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   ^   | clk__L4_N13                                     | DFRRQ_5VX1 | 0.000 |   0.621 |    0.270 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[12] | DFRRQ_5VX1 | 0.690 |   1.310 |    0.960 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[12] | DFRRQ_5VX1 | 0.001 |   1.312 |    0.961 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.351 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.352 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.631 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.634 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.814 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.816 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.977 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.631 |    0.982 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.077 |   0.708 |    1.059 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[12 |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.000 |   0.708 |    1.059 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.694
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.964
  Arrival Time                  1.317
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.354 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.354 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.086 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.084 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.072 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.074 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.569 |    0.216 | 
     | clk__L4_I9/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |    0.219 | 
     | clk__L4_I9/Q                                       |   ^   | clk__L4_N9                                         | IN_5VX8    | 0.052 |   0.624 |    0.271 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8] |   ^   | clk__L4_N9                                         | DFRRQ_5VX1 | 0.000 |   0.625 |    0.271 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[8]     | DFRRQ_5VX1 | 0.456 |   1.081 |    0.727 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC24_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[8]     | BU_5VX8    | 0.000 |   1.081 |    0.727 | 
     | t1_8_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC24_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN24_Delay1_ou | BU_5VX8    | 0.228 |   1.309 |    0.956 | 
     | t1_8_/Q                                            |       | t1_8_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN24_Delay1_ou | DFRRQ_5VX1 | 0.008 |   1.317 |    0.964 | 
     | /D                                                 |       | t1_8_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.354 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.355 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.634 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.637 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.816 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.819 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.980 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.630 |    0.984 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.064 |   0.694 |    1.047 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8] |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.694 |    1.048 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[8]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.700
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.965
  Arrival Time                  1.321
  Slack Time                    0.356
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.356 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.356 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.087 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.085 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.070 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.073 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.569 |    0.213 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.572 |    0.216 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7                                         | IN_5VX8    | 0.056 |   0.628 |    0.272 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[8] |   ^   | clk__L4_N7                                         | DFRRQ_5VX1 | 0.001 |   0.628 |    0.273 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[8]     | DFRRQ_5VX1 | 0.410 |   1.038 |    0.683 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC79_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[8]     | BU_5VX3    | 0.000 |   1.038 |    0.683 | 
     | t1_8_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC79_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN79_Delay5_ou | BU_5VX3    | 0.282 |   1.320 |    0.965 | 
     | t1_8_/Q                                            |       | t1_8_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN79_Delay5_ou | DFRRQ_5VX1 | 0.000 |   1.321 |    0.965 | 
     | /D                                                 |       | t1_8_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.356 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.357 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.636 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.639 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.818 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.822 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    0.982 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    0.986 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.069 |   0.699 |    1.055 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[8] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.001 |   0.700 |    1.055 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.694
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.948
  Arrival Time                  1.307
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.359 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.359 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.090 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |   -0.088 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.156 |   0.426 |    0.067 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.002 |   0.428 |    0.069 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                     | BU_5VX16   | 0.142 |   0.569 |    0.211 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                     | IN_5VX8    | 0.002 |   0.572 |    0.213 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                    | IN_5VX8    | 0.052 |   0.624 |    0.265 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   ^   | clk__L4_N10                                    | DFRRQ_5VX1 | 0.000 |   0.624 |    0.266 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[6] | DFRRQ_5VX1 | 0.680 |   1.305 |    0.946 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[6] | DFRRQ_5VX1 | 0.002 |   1.307 |    0.948 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.358 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.360 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.639 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.641 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.817 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.820 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.972 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1 | IN_5VX6    | 0.002 |   0.615 |    0.973 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3 | IN_5VX6    | 0.078 |   0.693 |    1.052 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   ^   | clk__L4_N3 | DFRRQ_5VX1 | 0.001 |   0.694 |    1.053 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.708
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.981
  Arrival Time                  1.340
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.359 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.359 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.091 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.089 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.067 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.069 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.569 |    0.209 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.212 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.626 |    0.267 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.001 |   0.626 |    0.267 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[0]     | DFRRQ_5VX1 | 0.476 |   1.102 |    0.743 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC42_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[0]     | BU_5VX6    | 0.000 |   1.102 |    0.743 | 
     | t1_0_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC42_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN42_Delay5_ou | BU_5VX6    | 0.233 |   1.336 |    0.976 | 
     | t1_0_/Q                                            |       | t1_0_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN42_Delay5_ou | DFRRQ_5VX1 | 0.004 |   1.340 |    0.981 | 
     | /D                                                 |       | t1_0_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.359 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.360 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.640 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.642 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.822 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.825 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.986 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.631 |    0.990 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.077 |   0.708 |    1.067 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[0] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.001 |   0.708 |    1.068 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.938
  Arrival Time                  1.298
  Slack Time                    0.361
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.361 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   | 0.000 |   0.000 |   -0.361 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   | 0.268 |   0.268 |   -0.093 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   | 0.002 |   0.270 |   -0.091 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                      | BU_5VX16   | 0.154 |   0.424 |    0.063 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                      | BU_5VX16   | 0.003 |   0.427 |    0.066 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                      | BU_5VX16   | 0.136 |   0.562 |    0.201 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                      | IN_5VX8    | 0.001 |   0.563 |    0.202 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                      | IN_5VX8    | 0.053 |   0.617 |    0.256 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12 |   ^   | clk__L4_N1                                      | DFRRQ_5VX1 | 0.001 |   0.618 |    0.257 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[12] | DFRRQ_5VX1 | 0.681 |   1.298 |    0.937 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[12] | DFRRQ_5VX1 | 0.000 |   1.298 |    0.938 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.361 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.362 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.641 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.643 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.820 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.463 |    0.824 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    0.978 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    0.980 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.066 |   0.685 |    1.046 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.686 |    1.046 | 
     | ]/C                                                |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.694
+ Hold                          0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.945
  Arrival Time                  1.335
  Slack Time                    0.389
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.389 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.389 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.121 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |   -0.120 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.154 |   0.424 |    0.034 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.003 |   0.427 |    0.037 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                     | BU_5VX16   | 0.136 |   0.562 |    0.173 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                     | IN_5VX8    | 0.001 |   0.563 |    0.174 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                     | IN_5VX8    | 0.053 |   0.617 |    0.227 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   ^   | clk__L4_N0                                     | DFRRQ_5VX1 | 0.001 |   0.618 |    0.228 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[3] | DFRRQ_5VX1 | 0.716 |   1.333 |    0.944 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[3] | DFRRQ_5VX1 | 0.002 |   1.335 |    0.945 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.389 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.391 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.670 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.672 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.848 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.851 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    1.003 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1 | IN_5VX6    | 0.002 |   0.615 |    1.004 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3 | IN_5VX6    | 0.078 |   0.693 |    1.083 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   ^   | clk__L4_N3 | DFRRQ_5VX1 | 0.001 |   0.694 |    1.084 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.945
  Arrival Time                  1.336
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.391 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.391 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.123 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |   -0.121 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.156 |   0.426 |    0.035 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.002 |   0.428 |    0.037 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                     | BU_5VX16   | 0.142 |   0.569 |    0.178 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                     | IN_5VX8    | 0.002 |   0.572 |    0.181 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                    | IN_5VX8    | 0.052 |   0.624 |    0.233 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8] |   ^   | clk__L4_N10                                    | DFRRQ_5VX1 | 0.000 |   0.624 |    0.233 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[8] | DFRRQ_5VX1 | 0.708 |   1.332 |    0.941 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[8] | DFRRQ_5VX1 | 0.003 |   1.336 |    0.945 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.391 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.392 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.671 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.674 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.854 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.855 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    1.011 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    1.013 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    1.085 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.695 |    1.086 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.694
+ Hold                          0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.945
  Arrival Time                  1.339
  Slack Time                    0.395
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.395 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.395 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.127 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |   -0.125 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.154 |   0.424 |    0.029 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.003 |   0.427 |    0.032 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                     | BU_5VX16   | 0.136 |   0.562 |    0.167 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                     | IN_5VX8    | 0.001 |   0.563 |    0.169 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                     | IN_5VX8    | 0.053 |   0.617 |    0.222 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   ^   | clk__L4_N0                                     | DFRRQ_5VX1 | 0.001 |   0.617 |    0.223 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[0] | DFRRQ_5VX1 | 0.721 |   1.338 |    0.943 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[0] | DFRRQ_5VX1 | 0.001 |   1.339 |    0.945 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.395 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.396 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.675 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.678 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.854 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.857 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    1.008 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1 | IN_5VX6    | 0.002 |   0.615 |    1.010 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3 | IN_5VX6    | 0.078 |   0.693 |    1.088 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   ^   | clk__L4_N3 | DFRRQ_5VX1 | 0.001 |   0.694 |    1.089 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.700
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  1.367
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.408 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.408 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.139 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.138 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.018 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.020 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.569 |    0.161 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.572 |    0.164 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7                                         | IN_5VX8    | 0.056 |   0.628 |    0.220 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[11 |   ^   | clk__L4_N7                                         | DFRRQ_5VX1 | 0.001 |   0.628 |    0.221 | 
     | ]/C                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[11]    | DFRRQ_5VX1 | 0.394 |   1.022 |    0.614 | 
     | ]/Q                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC164_Delay5_o |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[11]    | BU_5VX2    | 0.000 |   1.022 |    0.614 | 
     | ut1_11_/A                                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC164_Delay5_o |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN164_Delay5_o | BU_5VX2    | 0.345 |   1.367 |    0.959 | 
     | ut1_11_/Q                                          |       | ut1_11_                                            |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN164_Delay5_o | DFRRQ_5VX1 | 0.001 |   1.367 |    0.960 | 
     | ]/D                                                |       | ut1_11_                                            |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.408 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.409 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.688 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.691 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.870 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.874 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    1.034 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    1.038 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.069 |   0.699 |    1.107 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[11 |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.001 |   0.700 |    1.107 | 
     | ]/C                                                |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.694
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.954
  Arrival Time                  1.363
  Slack Time                    0.409
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.409 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.409 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.141 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.139 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.017 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.019 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                         | BU_5VX16   | 0.142 |   0.569 |    0.160 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                         | IN_5VX8    | 0.002 |   0.572 |    0.163 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                        | IN_5VX8    | 0.052 |   0.624 |    0.215 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10 |   ^   | clk__L4_N10                                        | DFRRQ_5VX1 | 0.000 |   0.624 |    0.216 | 
     | ]/C                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[10]    | DFRRQ_5VX1 | 0.410 |   1.034 |    0.626 | 
     | ]/Q                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC40_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[10]    | BU_5VX3    | 0.000 |   1.034 |    0.626 | 
     | t1_10_/A                                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC40_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN40_Delay1_ou | BU_5VX3    | 0.327 |   1.362 |    0.953 | 
     | t1_10_/Q                                           |       | t1_10_                                             |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN40_Delay1_ou | DFRRQ_5VX1 | 0.001 |   1.363 |    0.954 | 
     | ]/D                                                |       | t1_10_                                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.409 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.410 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.689 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.692 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.872 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.466 |    0.874 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    1.035 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.630 |    1.039 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.064 |   0.694 |    1.102 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10 |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.694 |    1.103 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.697
+ Hold                          0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.944
  Arrival Time                  1.359
  Slack Time                    0.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.414 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.414 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.146 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |   -0.144 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.156 |   0.426 |    0.012 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.001 |   0.426 |    0.012 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7                                     | BU_5VX16   | 0.137 |   0.564 |    0.150 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7                                     | IN_5VX8    | 0.001 |   0.565 |    0.150 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12                                    | IN_5VX8    | 0.058 |   0.622 |    0.208 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   ^   | clk__L4_N12                                    | DFRRQ_5VX1 | 0.001 |   0.623 |    0.208 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[0] | DFRRQ_5VX1 | 0.732 |   1.355 |    0.941 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[0] | DFRRQ_5VX1 | 0.004 |   1.359 |    0.944 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.414 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.415 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.695 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.697 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.877 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.880 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    1.040 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    1.044 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6 | IN_5VX8    | 0.067 |   0.697 |    1.111 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0] |   ^   | clk__L4_N6 | DFRRQ_5VX1 | 0.001 |   0.697 |    1.112 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.694
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.953
  Arrival Time                  1.383
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.430 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.430 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.162 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |   -0.160 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.154 |   0.424 |   -0.007 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.003 |   0.427 |   -0.003 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                     | BU_5VX16   | 0.136 |   0.562 |    0.132 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                     | IN_5VX8    | 0.001 |   0.563 |    0.133 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                     | IN_5VX8    | 0.053 |   0.617 |    0.186 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7] |   ^   | clk__L4_N1                                     | DFRRQ_5VX4 | 0.001 |   0.618 |    0.187 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[7] | DFRRQ_5VX4 | 0.766 |   1.383 |    0.953 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[7] | DFRRQ_5VX1 | 0.000 |   1.383 |    0.953 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.430 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.431 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.711 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.713 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.893 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.896 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    1.056 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.630 |    1.060 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.064 |   0.694 |    1.124 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[7] |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.694 |    1.124 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.938
  Arrival Time                  1.374
  Slack Time                    0.436
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.436 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   | 0.000 |   0.000 |   -0.436 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   | 0.268 |   0.268 |   -0.168 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   | 0.002 |   0.270 |   -0.166 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.156 |   0.426 |   -0.011 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.002 |   0.428 |   -0.009 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                      | BU_5VX16   | 0.142 |   0.569 |    0.133 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                      | IN_5VX8    | 0.002 |   0.572 |    0.135 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                     | IN_5VX8    | 0.052 |   0.624 |    0.188 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11 |   ^   | clk__L4_N10                                     | DFRRQ_5VX1 | 0.000 |   0.624 |    0.188 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[11] | DFRRQ_5VX1 | 0.746 |   1.370 |    0.934 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[11] | DFRRQ_5VX1 | 0.004 |   1.374 |    0.938 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.436 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.438 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.717 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.720 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.899 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.900 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    1.057 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    1.059 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.691 |    1.128 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.692 |    1.128 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.697
+ Hold                          0.044
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.941
  Arrival Time                  1.379
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.437 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.437 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.169 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |   -0.167 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.156 |   0.426 |   -0.012 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.001 |   0.426 |   -0.011 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7                                     | BU_5VX16   | 0.137 |   0.564 |    0.126 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7                                     | IN_5VX8    | 0.001 |   0.565 |    0.127 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12                                    | IN_5VX8    | 0.058 |   0.622 |    0.185 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6] |   ^   | clk__L4_N12                                    | DFRRQ_5VX1 | 0.001 |   0.623 |    0.185 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[6] | DFRRQ_5VX1 | 0.752 |   1.375 |    0.938 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[6] | DFRRQ_5VX1 | 0.003 |   1.379 |    0.941 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.437 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.439 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.718 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.721 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.900 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.904 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    1.063 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    1.067 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6 | IN_5VX8    | 0.067 |   0.697 |    1.134 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6] |   ^   | clk__L4_N6 | DFRRQ_5VX1 | 0.000 |   0.697 |    1.135 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 

