{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510281777473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510281777477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 21:42:57 2017 " "Processing started: Thu Nov 09 21:42:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510281777477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1510281777477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm_clock -c alarm_clock --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm_clock -c alarm_clock --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1510281777478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1510281777884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1510281777884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_clock-alarm_clock_arch " "Found design unit 1: alarm_clock-alarm_clock_arch" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510281787501 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock " "Found entity 1: alarm_clock" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510281787501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510281787501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file alarm_clock_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_clock_package " "Found design unit 1: alarm_clock_package" {  } { { "alarm_clock_package.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510281787509 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alarm_clock_package-body " "Found design unit 2: alarm_clock_package-body" {  } { { "alarm_clock_package.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock_package.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510281787509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510281787509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce_arch " "Found design unit 1: debounce-debounce_arch" {  } { { "debounce.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/debounce.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510281787517 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510281787517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510281787517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_display-clock_display_arch " "Found design unit 1: clock_display-clock_display_arch" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510281787544 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_display " "Found entity 1: clock_display" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510281787544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510281787544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_clock " "Elaborating entity \"alarm_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1510281787653 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alarm alarm_clock.vhd(12) " "VHDL Signal Declaration warning at alarm_clock.vhd(12): used implicit default value for signal \"alarm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510281787653 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "am_pm alarm_clock.vhd(13) " "VHDL Signal Declaration warning at alarm_clock.vhd(13): used implicit default value for signal \"am_pm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510281787653 "|alarm_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_alarm_set alarm_clock.vhd(28) " "Verilog HDL or VHDL warning at alarm_clock.vhd(28): object \"db_alarm_set\" assigned a value but never read" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1510281787654 "|alarm_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_clock_set alarm_clock.vhd(28) " "Verilog HDL or VHDL warning at alarm_clock.vhd(28): object \"db_clock_set\" assigned a value but never read" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1510281787654 "|alarm_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_hour_set alarm_clock.vhd(28) " "Verilog HDL or VHDL warning at alarm_clock.vhd(28): object \"db_hour_set\" assigned a value but never read" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1510281787660 "|alarm_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_minute_set alarm_clock.vhd(28) " "Verilog HDL or VHDL warning at alarm_clock.vhd(28): object \"db_minute_set\" assigned a value but never read" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1510281787660 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seconds_ones alarm_clock.vhd(33) " "VHDL Signal Declaration warning at alarm_clock.vhd(33): used explicit default value for signal \"seconds_ones\" because signal was never assigned a value" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1510281787660 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seconds_tens alarm_clock.vhd(33) " "VHDL Signal Declaration warning at alarm_clock.vhd(33): used explicit default value for signal \"seconds_tens\" because signal was never assigned a value" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1510281787660 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "minutes_ones alarm_clock.vhd(33) " "VHDL Signal Declaration warning at alarm_clock.vhd(33): used explicit default value for signal \"minutes_ones\" because signal was never assigned a value" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1510281787660 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "minutes_tens alarm_clock.vhd(33) " "VHDL Signal Declaration warning at alarm_clock.vhd(33): used explicit default value for signal \"minutes_tens\" because signal was never assigned a value" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1510281787660 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hours_ones alarm_clock.vhd(33) " "VHDL Signal Declaration warning at alarm_clock.vhd(33): used explicit default value for signal \"hours_ones\" because signal was never assigned a value" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1510281787660 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hours_tens alarm_clock.vhd(33) " "VHDL Signal Declaration warning at alarm_clock.vhd(33): used explicit default value for signal \"hours_tens\" because signal was never assigned a value" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1510281787664 "|alarm_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:alarm_btn " "Elaborating entity \"debounce\" for hierarchy \"debounce:alarm_btn\"" {  } { { "alarm_clock.vhd" "alarm_btn" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510281787740 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "old_btn debounce.vhd(17) " "VHDL Process Statement warning at debounce.vhd(17): inferring latch(es) for signal or variable \"old_btn\", which holds its previous value in one or more paths through the process" {  } { { "debounce.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/debounce.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1510281787741 "|alarm_clock|debounce:alarm_btn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "old_btn debounce.vhd(23) " "Inferred latch for \"old_btn\" at debounce.vhd(23)" {  } { { "debounce.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/debounce.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787741 "|alarm_clock|debounce:alarm_btn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_display clock_display:Display " "Elaborating entity \"clock_display\" for hierarchy \"clock_display:Display\"" {  } { { "alarm_clock.vhd" "Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510281787805 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_ones clock_display.vhd(19) " "VHDL Process Statement warning at clock_display.vhd(19): signal \"seconds_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1510281787805 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_ones clock_display.vhd(20) " "VHDL Process Statement warning at clock_display.vhd(20): signal \"seconds_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1510281787805 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_tens clock_display.vhd(22) " "VHDL Process Statement warning at clock_display.vhd(22): signal \"seconds_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1510281787805 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_tens clock_display.vhd(23) " "VHDL Process Statement warning at clock_display.vhd(23): signal \"seconds_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1510281787809 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_ones clock_display.vhd(25) " "VHDL Process Statement warning at clock_display.vhd(25): signal \"minutes_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1510281787809 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_ones clock_display.vhd(26) " "VHDL Process Statement warning at clock_display.vhd(26): signal \"minutes_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1510281787809 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_tens clock_display.vhd(28) " "VHDL Process Statement warning at clock_display.vhd(28): signal \"minutes_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1510281787809 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_tens clock_display.vhd(29) " "VHDL Process Statement warning at clock_display.vhd(29): signal \"minutes_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1510281787809 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hours_ones clock_display.vhd(31) " "VHDL Process Statement warning at clock_display.vhd(31): signal \"hours_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1510281787809 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hours_ones clock_display.vhd(32) " "VHDL Process Statement warning at clock_display.vhd(32): signal \"hours_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1510281787812 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hours_tens clock_display.vhd(34) " "VHDL Process Statement warning at clock_display.vhd(34): signal \"hours_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1510281787812 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hours_tens clock_display.vhd(35) " "VHDL Process Statement warning at clock_display.vhd(35): signal \"hours_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1510281787812 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hours_ones clock_display.vhd(35) " "VHDL Process Statement warning at clock_display.vhd(35): signal \"hours_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1510281787812 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seconds_tens clock_display.vhd(17) " "VHDL Process Statement warning at clock_display.vhd(17): inferring latch(es) for signal or variable \"seconds_tens\", which holds its previous value in one or more paths through the process" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1510281787813 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minutes_ones clock_display.vhd(17) " "VHDL Process Statement warning at clock_display.vhd(17): inferring latch(es) for signal or variable \"minutes_ones\", which holds its previous value in one or more paths through the process" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1510281787813 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minutes_tens clock_display.vhd(17) " "VHDL Process Statement warning at clock_display.vhd(17): inferring latch(es) for signal or variable \"minutes_tens\", which holds its previous value in one or more paths through the process" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1510281787816 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hours_ones clock_display.vhd(17) " "VHDL Process Statement warning at clock_display.vhd(17): inferring latch(es) for signal or variable \"hours_ones\", which holds its previous value in one or more paths through the process" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1510281787816 "|alarm_clock|clock_display:Display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hours_tens clock_display.vhd(17) " "VHDL Process Statement warning at clock_display.vhd(17): inferring latch(es) for signal or variable \"hours_tens\", which holds its previous value in one or more paths through the process" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1510281787817 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_tens\[0\] clock_display.vhd(17) " "Inferred latch for \"hours_tens\[0\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787817 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_tens\[1\] clock_display.vhd(17) " "Inferred latch for \"hours_tens\[1\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787818 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_tens\[2\] clock_display.vhd(17) " "Inferred latch for \"hours_tens\[2\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787818 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_tens\[3\] clock_display.vhd(17) " "Inferred latch for \"hours_tens\[3\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787818 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_ones\[0\] clock_display.vhd(17) " "Inferred latch for \"hours_ones\[0\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787818 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_ones\[1\] clock_display.vhd(17) " "Inferred latch for \"hours_ones\[1\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787822 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_ones\[2\] clock_display.vhd(17) " "Inferred latch for \"hours_ones\[2\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787822 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_ones\[3\] clock_display.vhd(17) " "Inferred latch for \"hours_ones\[3\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787822 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_tens\[0\] clock_display.vhd(17) " "Inferred latch for \"minutes_tens\[0\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787822 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_tens\[1\] clock_display.vhd(17) " "Inferred latch for \"minutes_tens\[1\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787822 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_tens\[2\] clock_display.vhd(17) " "Inferred latch for \"minutes_tens\[2\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787822 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_tens\[3\] clock_display.vhd(17) " "Inferred latch for \"minutes_tens\[3\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787822 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_ones\[0\] clock_display.vhd(17) " "Inferred latch for \"minutes_ones\[0\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787822 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_ones\[1\] clock_display.vhd(17) " "Inferred latch for \"minutes_ones\[1\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787822 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_ones\[2\] clock_display.vhd(17) " "Inferred latch for \"minutes_ones\[2\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787826 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_ones\[3\] clock_display.vhd(17) " "Inferred latch for \"minutes_ones\[3\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787826 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_tens\[0\] clock_display.vhd(17) " "Inferred latch for \"seconds_tens\[0\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787826 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_tens\[1\] clock_display.vhd(17) " "Inferred latch for \"seconds_tens\[1\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787826 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_tens\[2\] clock_display.vhd(17) " "Inferred latch for \"seconds_tens\[2\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787826 "|alarm_clock|clock_display:Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_tens\[3\] clock_display.vhd(17) " "Inferred latch for \"seconds_tens\[3\]\" at clock_display.vhd(17)" {  } { { "clock_display.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/clock_display.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510281787826 "|alarm_clock|clock_display:Display"}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display hours_ones Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"hours_ones\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788070 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display hours_ones Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"hours_ones\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788070 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display hours_ones Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"hours_ones\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788070 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display hours_ones Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"hours_ones\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788076 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display hours_tens Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"hours_tens\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788076 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display hours_tens Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"hours_tens\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788076 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display hours_tens Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"hours_tens\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788076 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display hours_tens Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"hours_tens\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788076 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display minutes_ones Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"minutes_ones\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788076 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display minutes_ones Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"minutes_ones\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788077 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display minutes_ones Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"minutes_ones\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788077 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display minutes_ones Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"minutes_ones\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788077 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display minutes_tens Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"minutes_tens\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788077 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display minutes_tens Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"minutes_tens\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788077 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display minutes_tens Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"minutes_tens\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788077 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display minutes_tens Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"minutes_tens\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788077 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display seconds_ones Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"seconds_ones\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788080 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display seconds_ones Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"seconds_ones\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788080 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display seconds_ones Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"seconds_ones\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788081 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display seconds_ones Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"seconds_ones\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788081 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display seconds_tens Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"seconds_tens\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788081 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display seconds_tens Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"seconds_tens\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788081 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display seconds_tens Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"seconds_tens\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788088 ""}
{ "Error" "ESGN_PORT_DIRECTION_MISMATCH" "clock_display:Display seconds_tens Input Output " "Port direction mismatch for entity \"clock_display:Display\" at port \"seconds_tens\".  Upper entity is expecting \"Input\" pin while lower entity is using \"Output\" pin." {  } { { "alarm_clock.vhd" "clock_display:Display" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 53 0 0 } }  } 0 12012 "Port direction mismatch for entity \"%1!s!\" at port \"%2!s!\".  Upper entity is expecting \"%3!s!\" pin while lower entity is using \"%4!s!\" pin." 0 0 "Design Software" 0 -1 1510281788088 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1510281788209 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 24 s 33 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 24 errors, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510281788510 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 09 21:43:08 2017 " "Processing ended: Thu Nov 09 21:43:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510281788510 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510281788510 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510281788510 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1510281788510 ""}
