============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:00:49 pm
  Module:                 carry_increment_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[5]
       Endpoint: (F) S[25]

                   Capture    Launch  
      Path Delay:+    1870         -  
      Drv Adjust:+       0         0  
         Arrival:=    1870            
                                      
   Required Time:=    1870            
       Data Path:-    1870            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1870            constraints.sdc_line_1 

#-------------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------
  A[5]                                            -       -       F     (arrival)                       1  3.3  1000     0       0    (-,-) 
  g2203/X                                         -       A->X    F     sky130_fd_sc_hd__clkbuf_1       3 13.6   100   366     366    (-,-) 
  RCAS[1].RCA2/full_adder_loop[1].FA/g2/Y         -       A1->Y   R     sky130_fd_sc_hd__o21ai_2        1  5.9   117   164     530    (-,-) 
  RCAS[1].RCA2/full_adder_loop[1].FA/g131__7410/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2        3  9.4    59    77     607    (-,-) 
  RCAS[1].RCA2/full_adder_loop[2].FA/g119__5526/Y -       A->Y    R     sky130_fd_sc_hd__nand2_1        1  5.9    73    79     686    (-,-) 
  RCAS[1].RCA2/full_adder_loop[2].FA/g117__4319/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2        3 12.8    63    75     761    (-,-) 
  RCAS[1].RCA2/full_adder_loop[3].FA/g80__1705/Y  -       A2_N->Y F     sky130_fd_sc_hd__o2bb2ai_2      2  9.3    57   139     900    (-,-) 
  g5241__5357/Y                                   -       B->Y    R     sky130_fd_sc_hd__nand3_2        1  5.9    60    78     978    (-,-) 
  g5234__5356/Y                                   -       A->Y    F     sky130_fd_sc_hd__nand2_2        3 10.7    54    65    1043    (-,-) 
  g5220__5359/Y                                   -       A->Y    R     sky130_fd_sc_hd__nand2_2        1 10.1    72    77    1120    (-,-) 
  g5214__5122/Y                                   -       A->Y    F     sky130_fd_sc_hd__nand2_4        4 14.3    48    60    1180    (-,-) 
  g5196__5409/Y                                   -       A->Y    R     sky130_fd_sc_hd__nand2_2        2  6.5    54    62    1242    (-,-) 
  g5182__7098/X                                   -       A->X    R     sky130_fd_sc_hd__and2_4         2 16.7    68   159    1401    (-,-) 
  g5176/Y                                         -       A->Y    F     sky130_fd_sc_hd__inv_4          3 15.1    29    44    1444    (-,-) 
  g5149__9315/COUT                                -       B->COUT F     sky130_fd_sc_hd__ha_4           2 10.7    38   154    1598    (-,-) 
  g5127__6260/X                                   -       A2->X   F     sky130_fd_sc_hd__a21o_4         1 51.3    90   271    1870    (-,-) 
  S[25]                                           <<<     -       F     (port)                          -    -     -     0    1870    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------

