CP_PQ_STATUS,VAR_0
CP_PQ_WPTR_POLL_CNTL,VAR_1
DOORBELL_ENABLE,VAR_2
EN,VAR_3
GC,VAR_4
RREG32_SOC15,FUNC_0
WREG32_FIELD15,FUNC_1
WREG32_SOC15,FUNC_2
mmCP_HQD_ACTIVE,VAR_5
mmCP_HQD_DEQUEUE_REQUEST,VAR_6
mmCP_HQD_EOP_BASE_ADDR,VAR_7
mmCP_HQD_EOP_BASE_ADDR_HI,VAR_8
mmCP_HQD_EOP_CONTROL,VAR_9
mmCP_HQD_PERSISTENT_STATE,VAR_10
mmCP_HQD_PQ_BASE,VAR_11
mmCP_HQD_PQ_BASE_HI,VAR_12
mmCP_HQD_PQ_CONTROL,VAR_13
mmCP_HQD_PQ_DOORBELL_CONTROL,VAR_14
mmCP_HQD_PQ_RPTR,VAR_15
mmCP_HQD_PQ_RPTR_REPORT_ADDR,VAR_16
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI,VAR_17
mmCP_HQD_PQ_WPTR_HI,VAR_18
mmCP_HQD_PQ_WPTR_LO,VAR_19
mmCP_HQD_PQ_WPTR_POLL_ADDR,VAR_20
mmCP_HQD_PQ_WPTR_POLL_ADDR_HI,VAR_21
mmCP_HQD_VMID,VAR_22
mmCP_MEC_DOORBELL_RANGE_LOWER,VAR_23
mmCP_MEC_DOORBELL_RANGE_UPPER,VAR_24
mmCP_MQD_BASE_ADDR,VAR_25
mmCP_MQD_BASE_ADDR_HI,VAR_26
mmCP_MQD_CONTROL,VAR_27
udelay,FUNC_3
gfx_v10_0_kiq_init_register,FUNC_4
ring,VAR_28
adev,VAR_29
mqd,VAR_30
j,VAR_31
