{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549649817488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549649817488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 08 13:16:57 2019 " "Processing started: Fri Feb 08 13:16:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549649817488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649817488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649817488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549649818284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1549649818284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Register File/RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/register.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register File/Register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/mux_8_1_bit_16.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/mux_8_1_bit_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_1_bit_16 " "Found entity 1: mux_8_1_bit_16" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "Register File/d_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/d_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/d_negedge_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/d_negedge_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_negedge_flip_flop " "Found entity 1: d_negedge_flip_flop" {  } { { "PC/d_negedge_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/bit_16_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/bit_16_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_16_register " "Found entity 1: bit_16_register" {  } { { "PC/bit_16_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp/nzp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file nzp/nzp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP_register " "Found entity 1: NZP_register" {  } { { "NZP/NZP_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp/nzp.v 1 1 " "Found 1 design units, including 1 entities, in source file nzp/nzp.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP " "Found entity 1: NZP" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marmux/marmux.v 1 1 " "Found 1 design units, including 1 entities, in source file marmux/marmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MARMux " "Found entity 1: MARMux" {  } { { "MARMux/MARMux.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/MARMux/MARMux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3control/lc3control.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3control/lc3control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3Control " "Found entity 1: LC3Control" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR/IR.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eab/eab.v 1 1 " "Found 1 design units, including 1 entities, in source file eab/eab.v" { { "Info" "ISGN_ENTITY_NAME" "1 EAB " "Found entity 1: EAB" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850192 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LC3.v(154) " "Verilog HDL Module Instantiation warning at LC3.v(154): ignored dangling comma in List of Port Connections" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 154 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1549649850192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc LC3.v(45) " "Verilog HDL Declaration information at LC3.v(45): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549649850192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir LC3.v(52) " "Verilog HDL Declaration information at LC3.v(52): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549649850192 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LC3 LC3.v(20) " "Verilog Module Declaration warning at LC3.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LC3\"" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3 " "Found entity 1: LC3" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state_buffer " "Found entity 1: tri_state_buffer" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regOut0 LC3.v(86) " "Verilog HDL Implicit Net warning at LC3.v(86): created implicit net for \"regOut0\"" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SR0 LC3.v(88) " "Verilog HDL Implicit Net warning at LC3.v(88): created implicit net for \"SR0\"" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC3 " "Elaborating entity \"LC3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549649850254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_buffer tri_state_buffer:MARBuffer " "Elaborating entity \"tri_state_buffer\" for hierarchy \"tri_state_buffer:MARBuffer\"" {  } { { "LC3.v" "MARBuffer" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out tri_state_buffer.v(20) " "Verilog HDL Always Construct warning at tri_state_buffer.v(20): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] tri_state_buffer.v(20) " "Inferred latch for \"out\[0\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] tri_state_buffer.v(20) " "Inferred latch for \"out\[1\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] tri_state_buffer.v(20) " "Inferred latch for \"out\[2\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] tri_state_buffer.v(20) " "Inferred latch for \"out\[3\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] tri_state_buffer.v(20) " "Inferred latch for \"out\[4\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] tri_state_buffer.v(20) " "Inferred latch for \"out\[5\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] tri_state_buffer.v(20) " "Inferred latch for \"out\[6\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] tri_state_buffer.v(20) " "Inferred latch for \"out\[7\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] tri_state_buffer.v(20) " "Inferred latch for \"out\[8\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] tri_state_buffer.v(20) " "Inferred latch for \"out\[9\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] tri_state_buffer.v(20) " "Inferred latch for \"out\[10\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] tri_state_buffer.v(20) " "Inferred latch for \"out\[11\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] tri_state_buffer.v(20) " "Inferred latch for \"out\[12\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] tri_state_buffer.v(20) " "Inferred latch for \"out\[13\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] tri_state_buffer.v(20) " "Inferred latch for \"out\[14\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] tri_state_buffer.v(20) " "Inferred latch for \"out\[15\]\" at tri_state_buffer.v(20)" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|tri_state_buffer:MARBuffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:reg_file\"" {  } { { "LC3.v" "reg_file" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_8 RegisterFile:reg_file\|decoder_3_8:decoder " "Elaborating entity \"decoder_3_8\" for hierarchy \"RegisterFile:reg_file\|decoder_3_8:decoder\"" {  } { { "Register File/RegisterFile.v" "decoder" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decoder_3_8.v(15) " "Verilog HDL Always Construct warning at decoder_3_8.v(15): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decoder_3_8.v(15) " "Inferred latch for \"out\[0\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decoder_3_8.v(15) " "Inferred latch for \"out\[1\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decoder_3_8.v(15) " "Inferred latch for \"out\[2\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decoder_3_8.v(15) " "Inferred latch for \"out\[3\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] decoder_3_8.v(15) " "Inferred latch for \"out\[4\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] decoder_3_8.v(15) " "Inferred latch for \"out\[5\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] decoder_3_8.v(15) " "Inferred latch for \"out\[6\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] decoder_3_8.v(15) " "Inferred latch for \"out\[7\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:reg_file\|Register:r0 " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:reg_file\|Register:r0\"" {  } { { "Register File/RegisterFile.v" "r0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_0 " "Elaborating entity \"d_flip_flop\" for hierarchy \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_0\"" {  } { { "Register File/Register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1_bit_16 RegisterFile:reg_file\|mux_8_1_bit_16:mux0 " "Elaborating entity \"mux_8_1_bit_16\" for hierarchy \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\"" {  } { { "Register File/RegisterFile.v" "mux0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_8_1_bit_16.v(22) " "Verilog HDL Always Construct warning at mux_8_1_bit_16.v(22): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[0\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[1\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[2\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[3\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[4\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[5\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[6\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[7\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[8\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[9\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[10\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[11\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[12\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[13\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[14\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_8_1_bit_16.v(22) " "Inferred latch for \"out\[15\]\" at mux_8_1_bit_16.v(22)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "LC3.v" "pc" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(28) " "Verilog HDL assignment warning at PC.v(28): truncated value with size 32 to match size of target (16)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC PC.v(30) " "Verilog HDL Always Construct warning at PC.v(30): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] PC.v(34) " "Inferred latch for \"PC\[0\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] PC.v(34) " "Inferred latch for \"PC\[1\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] PC.v(34) " "Inferred latch for \"PC\[2\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] PC.v(34) " "Inferred latch for \"PC\[3\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] PC.v(34) " "Inferred latch for \"PC\[4\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] PC.v(34) " "Inferred latch for \"PC\[5\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] PC.v(34) " "Inferred latch for \"PC\[6\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] PC.v(34) " "Inferred latch for \"PC\[7\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] PC.v(34) " "Inferred latch for \"PC\[8\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] PC.v(34) " "Inferred latch for \"PC\[9\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] PC.v(34) " "Inferred latch for \"PC\[10\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] PC.v(34) " "Inferred latch for \"PC\[11\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] PC.v(34) " "Inferred latch for \"PC\[12\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] PC.v(34) " "Inferred latch for \"PC\[13\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] PC.v(34) " "Inferred latch for \"PC\[14\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] PC.v(34) " "Inferred latch for \"PC\[15\]\" at PC.v(34)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 "|LC3|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_16_register PC:pc\|bit_16_register:pc_reg " "Elaborating entity \"bit_16_register\" for hierarchy \"PC:pc\|bit_16_register:pc_reg\"" {  } { { "PC/PC.v" "pc_reg" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_negedge_flip_flop PC:pc\|bit_16_register:pc_reg\|d_negedge_flip_flop:ff_0 " "Elaborating entity \"d_negedge_flip_flop\" for hierarchy \"PC:pc\|bit_16_register:pc_reg\|d_negedge_flip_flop:ff_0\"" {  } { { "PC/bit_16_register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP NZP:nzp " "Elaborating entity \"NZP\" for hierarchy \"NZP:nzp\"" {  } { { "LC3.v" "nzp" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850488 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"N_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549649850488 "|LC3|NZP:nzp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "P_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"P_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549649850488 "|LC3|NZP:nzp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"Z_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549649850488 "|LC3|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_buffer NZP.v(29) " "Inferred latch for \"Z_buffer\" at NZP.v(29)" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850488 "|LC3|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_buffer NZP.v(29) " "Inferred latch for \"P_buffer\" at NZP.v(29)" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850488 "|LC3|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_buffer NZP.v(29) " "Inferred latch for \"N_buffer\" at NZP.v(29)" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850488 "|LC3|NZP:nzp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP_register NZP:nzp\|NZP_register:register " "Elaborating entity \"NZP_register\" for hierarchy \"NZP:nzp\|NZP_register:register\"" {  } { { "NZP/NZP.v" "register" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:memory\"" {  } { { "LC3.v" "memory" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850488 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "selMDR Memory.v(29) " "Verilog HDL Always Construct warning at Memory.v(29): variable \"selMDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549649850504 "|LC3|Memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem Memory:memory\|mem:mem_inst " "Elaborating entity \"mem\" for hierarchy \"Memory:memory\|mem:mem_inst\"" {  } { { "Memory/Memory.v" "mem_inst" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "Memory/mem.v" "altsyncram_component" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549649850691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549649850691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549649850691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549649850691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549649850691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549649850691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549649850691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549649850691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549649850691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549649850691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549649850691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549649850691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549649850691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549649850691 ""}  } { { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549649850691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skf1 " "Found entity 1: altsyncram_skf1" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skf1 Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated " "Elaborating entity \"altsyncram_skf1\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649850957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649850957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_skf1.tdf" "decode3" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649850957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649851019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_skf1.tdf" "rden_decode" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649851019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549649851128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_skf1.tdf" "mux2" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649851128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MARMux MARMux:mar_mux " "Elaborating entity \"MARMux\" for hierarchy \"MARMux:mar_mux\"" {  } { { "LC3.v" "mar_mux" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649851144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:ir " "Elaborating entity \"IR\" for hierarchy \"IR:ir\"" {  } { { "LC3.v" "ir" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649851162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EAB EAB:eab " "Elaborating entity \"EAB\" for hierarchy \"EAB:eab\"" {  } { { "LC3.v" "eab" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_input_1 EAB.v(26) " "Verilog HDL Always Construct warning at EAB.v(26): inferring latch(es) for variable \"adder_input_1\", which holds its previous value in one or more paths through the always construct" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_2_input EAB.v(38) " "Verilog HDL Always Construct warning at EAB.v(38): inferring latch(es) for variable \"mux_2_input\", which holds its previous value in one or more paths through the always construct" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[0\] EAB.v(40) " "Inferred latch for \"mux_2_input\[0\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[1\] EAB.v(40) " "Inferred latch for \"mux_2_input\[1\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[2\] EAB.v(40) " "Inferred latch for \"mux_2_input\[2\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[3\] EAB.v(40) " "Inferred latch for \"mux_2_input\[3\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[4\] EAB.v(40) " "Inferred latch for \"mux_2_input\[4\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[5\] EAB.v(40) " "Inferred latch for \"mux_2_input\[5\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[6\] EAB.v(40) " "Inferred latch for \"mux_2_input\[6\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[7\] EAB.v(40) " "Inferred latch for \"mux_2_input\[7\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[8\] EAB.v(40) " "Inferred latch for \"mux_2_input\[8\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[9\] EAB.v(40) " "Inferred latch for \"mux_2_input\[9\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[10\] EAB.v(40) " "Inferred latch for \"mux_2_input\[10\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[11\] EAB.v(40) " "Inferred latch for \"mux_2_input\[11\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[12\] EAB.v(40) " "Inferred latch for \"mux_2_input\[12\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[13\] EAB.v(40) " "Inferred latch for \"mux_2_input\[13\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851191 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[14\] EAB.v(40) " "Inferred latch for \"mux_2_input\[14\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[15\] EAB.v(40) " "Inferred latch for \"mux_2_input\[15\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|EAB:eab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "LC3.v" "alu" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(39) " "Verilog HDL Always Construct warning at ALU.v(39): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(39) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(39) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(39) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(39) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(39) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(39) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(39) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(39) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(39) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(39) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(39) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(39) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(39) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(39) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(39) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(39) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851222 "|LC3|ALU:alu"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "regOut0 ALU:alu\|Ra\[0\] " "Net \"regOut0\", which fans out to \"ALU:alu\|Ra\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RegisterFile:reg_file\|Out1\[0\] " "Net is fed by \"RegisterFile:reg_file\|Out1\[0\]\"" {  } { { "Register File/RegisterFile.v" "Out1\[0\]" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 17 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "RegisterFile:reg_file\|Out0\[0\] " "Net is fed by \"RegisterFile:reg_file\|Out0\[0\]\"" {  } { { "Register File/RegisterFile.v" "Out0\[0\]" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "regOut0" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 86 -1 0 } } { "ALU/ALU.v" "Ra\[0\]" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 17 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[15\] IR:ir\|Bus\[15\] " "Net \"Bus\[15\]\", which fans out to \"IR:ir\|Bus\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[15\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[15\]\"" {  } { { "tri_state_buffer.v" "out\[15\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[15\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[15\]\"" {  } { { "tri_state_buffer.v" "out\[15\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[15\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[15\]\"" {  } { { "tri_state_buffer.v" "out\[15\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[15\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[15\]\"" {  } { { "tri_state_buffer.v" "out\[15\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[15\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[15\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[14\] IR:ir\|Bus\[14\] " "Net \"Bus\[14\]\", which fans out to \"IR:ir\|Bus\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[14\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[14\]\"" {  } { { "tri_state_buffer.v" "out\[14\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[14\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[14\]\"" {  } { { "tri_state_buffer.v" "out\[14\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[14\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[14\]\"" {  } { { "tri_state_buffer.v" "out\[14\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[14\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[14\]\"" {  } { { "tri_state_buffer.v" "out\[14\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[14\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[14\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[13\] IR:ir\|Bus\[13\] " "Net \"Bus\[13\]\", which fans out to \"IR:ir\|Bus\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[13\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[13\]\"" {  } { { "tri_state_buffer.v" "out\[13\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[13\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[13\]\"" {  } { { "tri_state_buffer.v" "out\[13\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[13\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[13\]\"" {  } { { "tri_state_buffer.v" "out\[13\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[13\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[13\]\"" {  } { { "tri_state_buffer.v" "out\[13\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[13\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[13\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[12\] IR:ir\|Bus\[12\] " "Net \"Bus\[12\]\", which fans out to \"IR:ir\|Bus\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[12\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[12\]\"" {  } { { "tri_state_buffer.v" "out\[12\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[12\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[12\]\"" {  } { { "tri_state_buffer.v" "out\[12\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[12\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[12\]\"" {  } { { "tri_state_buffer.v" "out\[12\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[12\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[12\]\"" {  } { { "tri_state_buffer.v" "out\[12\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[12\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[12\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[11\] IR:ir\|Bus\[11\] " "Net \"Bus\[11\]\", which fans out to \"IR:ir\|Bus\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[11\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[11\]\"" {  } { { "tri_state_buffer.v" "out\[11\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[11\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[11\]\"" {  } { { "tri_state_buffer.v" "out\[11\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[11\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[11\]\"" {  } { { "tri_state_buffer.v" "out\[11\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[11\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[11\]\"" {  } { { "tri_state_buffer.v" "out\[11\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[11\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[11\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[10\] IR:ir\|Bus\[10\] " "Net \"Bus\[10\]\", which fans out to \"IR:ir\|Bus\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[10\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[10\]\"" {  } { { "tri_state_buffer.v" "out\[10\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[10\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[10\]\"" {  } { { "tri_state_buffer.v" "out\[10\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[10\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[10\]\"" {  } { { "tri_state_buffer.v" "out\[10\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[10\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[10\]\"" {  } { { "tri_state_buffer.v" "out\[10\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[10\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[10\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[9\] IR:ir\|Bus\[9\] " "Net \"Bus\[9\]\", which fans out to \"IR:ir\|Bus\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[9\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[9\]\"" {  } { { "tri_state_buffer.v" "out\[9\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[9\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[9\]\"" {  } { { "tri_state_buffer.v" "out\[9\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[9\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[9\]\"" {  } { { "tri_state_buffer.v" "out\[9\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[9\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[9\]\"" {  } { { "tri_state_buffer.v" "out\[9\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[9\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[9\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[8\] IR:ir\|Bus\[8\] " "Net \"Bus\[8\]\", which fans out to \"IR:ir\|Bus\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[8\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[8\]\"" {  } { { "tri_state_buffer.v" "out\[8\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[8\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[8\]\"" {  } { { "tri_state_buffer.v" "out\[8\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[8\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[8\]\"" {  } { { "tri_state_buffer.v" "out\[8\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[8\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[8\]\"" {  } { { "tri_state_buffer.v" "out\[8\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[8\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[8\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[7\] IR:ir\|Bus\[7\] " "Net \"Bus\[7\]\", which fans out to \"IR:ir\|Bus\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[7\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[7\]\"" {  } { { "tri_state_buffer.v" "out\[7\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[7\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[7\]\"" {  } { { "tri_state_buffer.v" "out\[7\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[7\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[7\]\"" {  } { { "tri_state_buffer.v" "out\[7\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[7\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[7\]\"" {  } { { "tri_state_buffer.v" "out\[7\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[7\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[7\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[6\] IR:ir\|Bus\[6\] " "Net \"Bus\[6\]\", which fans out to \"IR:ir\|Bus\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[6\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[6\]\"" {  } { { "tri_state_buffer.v" "out\[6\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[6\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[6\]\"" {  } { { "tri_state_buffer.v" "out\[6\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[6\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[6\]\"" {  } { { "tri_state_buffer.v" "out\[6\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[6\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[6\]\"" {  } { { "tri_state_buffer.v" "out\[6\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[6\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[6\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[5\] IR:ir\|Bus\[5\] " "Net \"Bus\[5\]\", which fans out to \"IR:ir\|Bus\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[5\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[5\]\"" {  } { { "tri_state_buffer.v" "out\[5\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[5\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[5\]\"" {  } { { "tri_state_buffer.v" "out\[5\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[5\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[5\]\"" {  } { { "tri_state_buffer.v" "out\[5\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[5\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[5\]\"" {  } { { "tri_state_buffer.v" "out\[5\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[5\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[5\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[4\] IR:ir\|Bus\[4\] " "Net \"Bus\[4\]\", which fans out to \"IR:ir\|Bus\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[4\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[4\]\"" {  } { { "tri_state_buffer.v" "out\[4\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[4\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[4\]\"" {  } { { "tri_state_buffer.v" "out\[4\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[4\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[4\]\"" {  } { { "tri_state_buffer.v" "out\[4\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[4\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[4\]\"" {  } { { "tri_state_buffer.v" "out\[4\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[4\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[4\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[3\] IR:ir\|Bus\[3\] " "Net \"Bus\[3\]\", which fans out to \"IR:ir\|Bus\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[3\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[3\]\"" {  } { { "tri_state_buffer.v" "out\[3\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[3\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[3\]\"" {  } { { "tri_state_buffer.v" "out\[3\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[3\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[3\]\"" {  } { { "tri_state_buffer.v" "out\[3\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[3\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[3\]\"" {  } { { "tri_state_buffer.v" "out\[3\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[3\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[3\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[2\] IR:ir\|Bus\[2\] " "Net \"Bus\[2\]\", which fans out to \"IR:ir\|Bus\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[2\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[2\]\"" {  } { { "tri_state_buffer.v" "out\[2\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[2\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[2\]\"" {  } { { "tri_state_buffer.v" "out\[2\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[2\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[2\]\"" {  } { { "tri_state_buffer.v" "out\[2\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[2\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[2\]\"" {  } { { "tri_state_buffer.v" "out\[2\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[2\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[2\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[1\] IR:ir\|Bus\[1\] " "Net \"Bus\[1\]\", which fans out to \"IR:ir\|Bus\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[1\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[1\]\"" {  } { { "tri_state_buffer.v" "out\[1\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[1\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[1\]\"" {  } { { "tri_state_buffer.v" "out\[1\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[1\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[1\]\"" {  } { { "tri_state_buffer.v" "out\[1\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[1\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[1\]\"" {  } { { "tri_state_buffer.v" "out\[1\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[1\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[1\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Bus\[0\] IR:ir\|Bus\[0\] " "Net \"Bus\[0\]\", which fans out to \"IR:ir\|Bus\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MARBuffer\|out\[0\] " "Net is fed by \"tri_state_buffer:MARBuffer\|out\[0\]\"" {  } { { "tri_state_buffer.v" "out\[0\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:PCBuffer\|out\[0\] " "Net is fed by \"tri_state_buffer:PCBuffer\|out\[0\]\"" {  } { { "tri_state_buffer.v" "out\[0\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:ALUBuffer\|out\[0\] " "Net is fed by \"tri_state_buffer:ALUBuffer\|out\[0\]\"" {  } { { "tri_state_buffer.v" "out\[0\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "tri_state_buffer:MemBuffer\|out\[0\] " "Net is fed by \"tri_state_buffer:MemBuffer\|out\[0\]\"" {  } { { "tri_state_buffer.v" "out\[0\]" { Text "C:/Users/USER1/Digital Logic/LC-3/tri_state_buffer.v" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1549649851801 ""}  } { { "LC3.v" "Bus\[0\]" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 46 -1 0 } } { "IR/IR.v" "Bus\[0\]" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1549649851801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER1/Digital Logic/LC-3/output_files/LC3.map.smsg " "Generated suppressed messages file C:/Users/USER1/Digital Logic/LC-3/output_files/LC3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649851863 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 83 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 83 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549649852019 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 08 13:17:32 2019 " "Processing ended: Fri Feb 08 13:17:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549649852019 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549649852019 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549649852019 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549649852019 ""}
