# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do bg_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/bg {E:/Quartusexperiment/bg/bg2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:52 on Jun 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/bg" E:/Quartusexperiment/bg/bg2.v 
# -- Compiling module bg2
# 
# Top level modules:
# 	bg2
# End time: 00:45:52 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/bg {E:/Quartusexperiment/bg/bg1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:52 on Jun 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/bg" E:/Quartusexperiment/bg/bg1.v 
# -- Compiling module bg1
# 
# Top level modules:
# 	bg1
# End time: 00:45:53 on Jun 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/bg {E:/Quartusexperiment/bg/bg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:53 on Jun 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/bg" E:/Quartusexperiment/bg/bg.v 
# -- Compiling module bg
# 
# Top level modules:
# 	bg
# End time: 00:45:53 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/bg/simulation/modelsim {E:/Quartusexperiment/bg/simulation/modelsim/bg.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:53 on Jun 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/bg/simulation/modelsim" E:/Quartusexperiment/bg/simulation/modelsim/bg.vt 
# -- Compiling module bg_vlg_tst
# 
# Top level modules:
# 	bg_vlg_tst
# End time: 00:45:53 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  bg_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" bg_vlg_tst 
# Start time: 00:45:53 on Jun 06,2024
# Loading work.bg_vlg_tst
# Loading work.bg
# Loading work.bg1
# Loading work.bg2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# End time: 00:49:20 on Jun 06,2024, Elapsed time: 0:03:27
# Errors: 0, Warnings: 0
