vendor_name = ModelSim
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/dpcr.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/MUX4_16.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/various_constants.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/registers.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/registerfile.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/regfile.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/recop_types.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/recop_pll.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/prog_mem.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/pll.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/opcodes.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/memory_model.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/memory_arbiter.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/data_mem.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/ALU.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/RecopBlockDiagram.bdf
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/PC.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/reg_16.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/instruction_reg.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/reg_32.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/control_unit.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/Max.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/test/pc_test.bdf
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/test/Waveform.vwf
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/address_reg.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/MUX2_16.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/MUX3_16.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Selected VHDL source design files/dprr.vhd
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Waveform1.vwf
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Waveform2.vwf
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Waveform3.vwf
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/Waveform4.vwf
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/TopLevel.bdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/db/altsyncram_q6j1.tdf
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/db/altsyncram_nci1.tdf
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/rawOutput.mif
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/db/decode_61a.tdf
source_file = 1, C:/Users/shaar/Downloads/ASSIGNMENT1/ReCOP-Processor/db/mux_chb.tdf
design_name = TopLevel
instance = comp, \HEX0[6]~output\, HEX0[6]~output, TopLevel, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, TopLevel, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, TopLevel, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, TopLevel, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, TopLevel, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, TopLevel, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, TopLevel, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, TopLevel, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, TopLevel, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, TopLevel, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, TopLevel, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, TopLevel, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, TopLevel, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, TopLevel, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, TopLevel, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, TopLevel, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, TopLevel, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, TopLevel, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, TopLevel, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, TopLevel, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, TopLevel, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, TopLevel, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, TopLevel, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, TopLevel, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, TopLevel, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, TopLevel, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, TopLevel, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, TopLevel, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, TopLevel, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, TopLevel, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, TopLevel, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, TopLevel, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, TopLevel, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, TopLevel, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, TopLevel, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, TopLevel, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, TopLevel, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, TopLevel, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, TopLevel, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, TopLevel, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, TopLevel, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, TopLevel, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, TopLevel, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, TopLevel, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, TopLevel, 1
instance = comp, \inst|inst1|state.T0\, inst|inst1|state.T0, TopLevel, 1
instance = comp, \inst|inst1|state~9\, inst|inst1|state~9, TopLevel, 1
instance = comp, \inst|inst1|state.T1\, inst|inst1|state.T1, TopLevel, 1
instance = comp, \inst|inst1|state~10\, inst|inst1|state~10, TopLevel, 1
instance = comp, \inst|inst1|state.T1A\, inst|inst1|state.T1A, TopLevel, 1
instance = comp, \inst|inst1|state~8\, inst|inst1|state~8, TopLevel, 1
instance = comp, \inst|inst1|state.T2\, inst|inst1|state.T2, TopLevel, 1
instance = comp, \inst|inst1|state~7\, inst|inst1|state~7, TopLevel, 1
instance = comp, \inst|inst1|state.T3\, inst|inst1|state.T3, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder\, inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[1]\, inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[1], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode534w[3]\, inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode534w[3], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0, TopLevel, 1
instance = comp, \inst|instruction_r|t_OP[4]~DUPLICATE\, inst|instruction_r|t_OP[4]~DUPLICATE, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0, TopLevel, 1
instance = comp, \inst|instruction_r|t_Am[0]\, inst|instruction_r|t_Am[0], TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[6]~0\, inst|instruction_r|t_Operand[6]~0, TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[3]\, inst|instruction_r|t_Operand[3], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0, TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[6]\, inst|instruction_r|t_Operand[6], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0, TopLevel, 1
instance = comp, \inst|inst1|Selector4~1\, inst|inst1|Selector4~1, TopLevel, 1
instance = comp, \inst|instruction_r|t_OP[2]\, inst|instruction_r|t_OP[2], TopLevel, 1
instance = comp, \inst|inst1|Mux15~0\, inst|inst1|Mux15~0, TopLevel, 1
instance = comp, \inst|inst1|alu_op[0]~0\, inst|inst1|alu_op[0]~0, TopLevel, 1
instance = comp, \inst|inst1|Equal7~0\, inst|inst1|Equal7~0, TopLevel, 1
instance = comp, \inst|inst1|Selector3~0\, inst|inst1|Selector3~0, TopLevel, 1
instance = comp, \inst|inst1|Selector2~0\, inst|inst1|Selector2~0, TopLevel, 1
instance = comp, \inst|inst1|Selector2~1\, inst|inst1|Selector2~1, TopLevel, 1
instance = comp, \inst|inst1|alu_op2_sel[1]~1\, inst|inst1|alu_op2_sel[1]~1, TopLevel, 1
instance = comp, \inst|inst1|Equal12~0\, inst|inst1|Equal12~0, TopLevel, 1
instance = comp, \inst|inst1|Equal14~0\, inst|inst1|Equal14~0, TopLevel, 1
instance = comp, \inst|inst1|alu_op2_sel[1]~2\, inst|inst1|alu_op2_sel[1]~2, TopLevel, 1
instance = comp, \inst|inst1|data_mem_wren~0\, inst|inst1|data_mem_wren~0, TopLevel, 1
instance = comp, \inst|inst1|data_mem_wren~1\, inst|inst1|data_mem_wren~1, TopLevel, 1
instance = comp, \inst|inst1|alu_op2_sel[1]~3\, inst|inst1|alu_op2_sel[1]~3, TopLevel, 1
instance = comp, \inst|inst5|regs[1][14]~feeder\, inst|inst5|regs[1][14]~feeder, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[6]\, inst|program_counter|tempAddress[6], TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[8]\, inst|instruction_r|t_Operand[8], TopLevel, 1
instance = comp, \inst|inst1|Equal6~0\, inst|inst1|Equal6~0, TopLevel, 1
instance = comp, \inst|inst5|Mux10~1\, inst|inst5|Mux10~1, TopLevel, 1
instance = comp, \SW[8]~input\, SW[8]~input, TopLevel, 1
instance = comp, \inst|inst9|sip_r[8]\, inst|inst9|sip_r[8], TopLevel, 1
instance = comp, \inst|inst1|Mux17~0\, inst|inst1|Mux17~0, TopLevel, 1
instance = comp, \inst|inst1|Mux6~0\, inst|inst1|Mux6~0, TopLevel, 1
instance = comp, \inst|inst1|alu_op2_sel[0]~0\, inst|inst1|alu_op2_sel[0]~0, TopLevel, 1
instance = comp, \inst|inst1|Selector5~1\, inst|inst1|Selector5~1, TopLevel, 1
instance = comp, \inst|inst1|Mux10~2\, inst|inst1|Mux10~2, TopLevel, 1
instance = comp, \inst|inst1|Mux14~0\, inst|inst1|Mux14~0, TopLevel, 1
instance = comp, \inst|inst1|Selector5~0\, inst|inst1|Selector5~0, TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[9]\, inst|instruction_r|t_Operand[9], TopLevel, 1
instance = comp, \SW[9]~input\, SW[9]~input, TopLevel, 1
instance = comp, \inst|inst9|sip_r[9]\, inst|inst9|sip_r[9], TopLevel, 1
instance = comp, \inst|inst5|Mux3~1\, inst|inst5|Mux3~1, TopLevel, 1
instance = comp, \inst|inst5|Mux6~1\, inst|inst5|Mux6~1, TopLevel, 1
instance = comp, \inst|inst5|regs[1][9]\, inst|inst5|regs[1][9], TopLevel, 1
instance = comp, \inst|inst5|Decoder0~5\, inst|inst5|Decoder0~5, TopLevel, 1
instance = comp, \inst|inst5|Decoder0~7\, inst|inst5|Decoder0~7, TopLevel, 1
instance = comp, \inst|inst5|regs[5][9]\, inst|inst5|regs[5][9], TopLevel, 1
instance = comp, \inst|inst5|Decoder0~11\, inst|inst5|Decoder0~11, TopLevel, 1
instance = comp, \inst|inst5|regs[9][9]\, inst|inst5|regs[9][9], TopLevel, 1
instance = comp, \inst|inst5|Decoder0~15\, inst|inst5|Decoder0~15, TopLevel, 1
instance = comp, \inst|inst5|regs[13][9]\, inst|inst5|regs[13][9], TopLevel, 1
instance = comp, \inst|inst5|Mux38~1\, inst|inst5|Mux38~1, TopLevel, 1
instance = comp, \inst|inst5|Decoder0~9\, inst|inst5|Decoder0~9, TopLevel, 1
instance = comp, \inst|inst5|regs[7][9]\, inst|inst5|regs[7][9], TopLevel, 1
instance = comp, \inst|inst5|Decoder0~4\, inst|inst5|Decoder0~4, TopLevel, 1
instance = comp, \inst|inst5|regs[3][9]\, inst|inst5|regs[3][9], TopLevel, 1
instance = comp, \inst|inst5|Decoder0~17\, inst|inst5|Decoder0~17, TopLevel, 1
instance = comp, \inst|inst5|regs[15][9]\, inst|inst5|regs[15][9], TopLevel, 1
instance = comp, \inst|inst5|Mux38~3\, inst|inst5|Mux38~3, TopLevel, 1
instance = comp, \inst|inst5|regs[8][9]~feeder\, inst|inst5|regs[8][9]~feeder, TopLevel, 1
instance = comp, \inst|inst5|Decoder0~10\, inst|inst5|Decoder0~10, TopLevel, 1
instance = comp, \inst|inst5|regs[8][9]\, inst|inst5|regs[8][9], TopLevel, 1
instance = comp, \inst|inst5|Decoder0~6\, inst|inst5|Decoder0~6, TopLevel, 1
instance = comp, \inst|inst5|regs[4][9]\, inst|inst5|regs[4][9], TopLevel, 1
instance = comp, \inst|inst5|Decoder0~14\, inst|inst5|Decoder0~14, TopLevel, 1
instance = comp, \inst|inst5|regs[12][9]\, inst|inst5|regs[12][9], TopLevel, 1
instance = comp, \inst|inst5|regs[0][9]\, inst|inst5|regs[0][9], TopLevel, 1
instance = comp, \inst|inst5|Mux38~0\, inst|inst5|Mux38~0, TopLevel, 1
instance = comp, \inst|inst5|regs[6][9]~feeder\, inst|inst5|regs[6][9]~feeder, TopLevel, 1
instance = comp, \inst|inst5|Decoder0~8\, inst|inst5|Decoder0~8, TopLevel, 1
instance = comp, \inst|inst5|regs[6][9]\, inst|inst5|regs[6][9], TopLevel, 1
instance = comp, \inst|inst5|Decoder0~12\, inst|inst5|Decoder0~12, TopLevel, 1
instance = comp, \inst|inst5|regs[10][9]\, inst|inst5|regs[10][9], TopLevel, 1
instance = comp, \inst|inst5|Decoder0~16\, inst|inst5|Decoder0~16, TopLevel, 1
instance = comp, \inst|inst5|regs[14][9]\, inst|inst5|regs[14][9], TopLevel, 1
instance = comp, \inst|inst5|regs[2][9]~feeder\, inst|inst5|regs[2][9]~feeder, TopLevel, 1
instance = comp, \inst|inst5|Decoder0~3\, inst|inst5|Decoder0~3, TopLevel, 1
instance = comp, \inst|inst5|regs[2][9]\, inst|inst5|regs[2][9], TopLevel, 1
instance = comp, \inst|inst5|Mux38~2\, inst|inst5|Mux38~2, TopLevel, 1
instance = comp, \inst|inst5|Mux38~4\, inst|inst5|Mux38~4, TopLevel, 1
instance = comp, \inst|op2|reg_out~11\, inst|op2|reg_out~11, TopLevel, 1
instance = comp, \inst|op2|reg_out[14]~1\, inst|op2|reg_out[14]~1, TopLevel, 1
instance = comp, \inst|op2|reg_out[14]~19\, inst|op2|reg_out[14]~19, TopLevel, 1
instance = comp, \inst|op2|reg_out[14]~18\, inst|op2|reg_out[14]~18, TopLevel, 1
instance = comp, \inst|op2|reg_out[14]~20\, inst|op2|reg_out[14]~20, TopLevel, 1
instance = comp, \inst|op2|reg_out[14]~2\, inst|op2|reg_out[14]~2, TopLevel, 1
instance = comp, \inst|op2|reg_out[9]~DUPLICATE\, inst|op2|reg_out[9]~DUPLICATE, TopLevel, 1
instance = comp, \inst|op2|reg_out[9]\, inst|op2|reg_out[9], TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[7]\, inst|instruction_r|t_Operand[7], TopLevel, 1
instance = comp, \SW[7]~input\, SW[7]~input, TopLevel, 1
instance = comp, \inst|inst9|sip_r[7]\, inst|inst9|sip_r[7], TopLevel, 1
instance = comp, \inst|op2|reg_out[7]\, inst|op2|reg_out[7], TopLevel, 1
instance = comp, \inst|op2|reg_out~8\, inst|op2|reg_out~8, TopLevel, 1
instance = comp, \inst|op2|reg_out[6]\, inst|op2|reg_out[6], TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[5]\, inst|instruction_r|t_Operand[5], TopLevel, 1
instance = comp, \inst|inst1|data_mem_wren~2\, inst|inst1|data_mem_wren~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[0]\, inst|instruction_r|t_Operand[0], TopLevel, 1
instance = comp, \SW[0]~input\, SW[0]~input, TopLevel, 1
instance = comp, \inst|inst9|sip_r[0]\, inst|inst9|sip_r[0], TopLevel, 1
instance = comp, \inst|op2|reg_out[0]\, inst|op2|reg_out[0], TopLevel, 1
instance = comp, \inst|inst3|Add0~66\, inst|inst3|Add0~66, TopLevel, 1
instance = comp, \inst|inst3|Add0~25\, inst|inst3|Add0~25, TopLevel, 1
instance = comp, \inst|inst3|Mux15~0\, inst|inst3|Mux15~0, TopLevel, 1
instance = comp, \inst|inst5|Mux15~0\, inst|inst5|Mux15~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0, TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[10]\, inst|instruction_r|t_Operand[10], TopLevel, 1
instance = comp, \inst|inst5|regs[2][10]\, inst|inst5|regs[2][10], TopLevel, 1
instance = comp, \inst|inst5|regs[3][10]\, inst|inst5|regs[3][10], TopLevel, 1
instance = comp, \inst|inst5|regs[1][10]\, inst|inst5|regs[1][10], TopLevel, 1
instance = comp, \inst|inst5|regs[0][10]\, inst|inst5|regs[0][10], TopLevel, 1
instance = comp, \inst|inst5|Mux21~0\, inst|inst5|Mux21~0, TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[11]\, inst|instruction_r|t_Operand[11], TopLevel, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, TopLevel, 1
instance = comp, \inst|inst9|sip_r[11]\, inst|inst9|sip_r[11], TopLevel, 1
instance = comp, \inst|inst5|Mux4~1\, inst|inst5|Mux4~1, TopLevel, 1
instance = comp, \SW[2]~input\, SW[2]~input, TopLevel, 1
instance = comp, \inst|inst9|sip_r[2]\, inst|inst9|sip_r[2], TopLevel, 1
instance = comp, \inst|inst5|regs[4][2]\, inst|inst5|regs[4][2], TopLevel, 1
instance = comp, \inst|inst5|regs[5][2]\, inst|inst5|regs[5][2], TopLevel, 1
instance = comp, \inst|inst5|regs[7][2]\, inst|inst5|regs[7][2], TopLevel, 1
instance = comp, \inst|inst5|regs[6][2]~feeder\, inst|inst5|regs[6][2]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[6][2]\, inst|inst5|regs[6][2], TopLevel, 1
instance = comp, \inst|inst5|Mux45~1\, inst|inst5|Mux45~1, TopLevel, 1
instance = comp, \inst|inst5|regs[12][2]\, inst|inst5|regs[12][2], TopLevel, 1
instance = comp, \inst|inst5|regs[15][2]\, inst|inst5|regs[15][2], TopLevel, 1
instance = comp, \inst|inst5|regs[13][2]~feeder\, inst|inst5|regs[13][2]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[13][2]\, inst|inst5|regs[13][2], TopLevel, 1
instance = comp, \inst|inst5|regs[14][2]\, inst|inst5|regs[14][2], TopLevel, 1
instance = comp, \inst|inst5|Mux45~3\, inst|inst5|Mux45~3, TopLevel, 1
instance = comp, \inst|inst5|regs[2][2]~feeder\, inst|inst5|regs[2][2]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[2][2]\, inst|inst5|regs[2][2], TopLevel, 1
instance = comp, \inst|inst5|regs[3][2]\, inst|inst5|regs[3][2], TopLevel, 1
instance = comp, \inst|inst5|regs[0][2]\, inst|inst5|regs[0][2], TopLevel, 1
instance = comp, \inst|inst5|regs[1][2]\, inst|inst5|regs[1][2], TopLevel, 1
instance = comp, \inst|inst5|Mux45~0\, inst|inst5|Mux45~0, TopLevel, 1
instance = comp, \inst|inst5|regs[8][2]\, inst|inst5|regs[8][2], TopLevel, 1
instance = comp, \inst|inst5|Decoder0~13\, inst|inst5|Decoder0~13, TopLevel, 1
instance = comp, \inst|inst5|regs[11][2]\, inst|inst5|regs[11][2], TopLevel, 1
instance = comp, \inst|inst5|regs[10][2]\, inst|inst5|regs[10][2], TopLevel, 1
instance = comp, \inst|inst5|Mux45~2\, inst|inst5|Mux45~2, TopLevel, 1
instance = comp, \inst|inst5|Mux45~4\, inst|inst5|Mux45~4, TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[2]\, inst|instruction_r|t_Operand[2], TopLevel, 1
instance = comp, \inst|op1|reg_out~7\, inst|op1|reg_out~7, TopLevel, 1
instance = comp, \inst|op1|reg_out[4]~20\, inst|op1|reg_out[4]~20, TopLevel, 1
instance = comp, \inst|op1|reg_out[4]~19\, inst|op1|reg_out[4]~19, TopLevel, 1
instance = comp, \inst|op1|reg_out[4]~21\, inst|op1|reg_out[4]~21, TopLevel, 1
instance = comp, \inst|op1|reg_out[4]~2\, inst|op1|reg_out[4]~2, TopLevel, 1
instance = comp, \inst|op1|reg_out[4]~3\, inst|op1|reg_out[4]~3, TopLevel, 1
instance = comp, \inst|op1|reg_out[2]\, inst|op1|reg_out[2], TopLevel, 1
instance = comp, \inst|inst3|Add0~21\, inst|inst3|Add0~21, TopLevel, 1
instance = comp, \inst|inst3|Add0~17\, inst|inst3|Add0~17, TopLevel, 1
instance = comp, \inst|inst3|Mux13~0\, inst|inst3|Mux13~0, TopLevel, 1
instance = comp, \inst|inst5|Mux13~0\, inst|inst5|Mux13~0, TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[4]\, inst|instruction_r|t_Operand[4], TopLevel, 1
instance = comp, \inst|inst5|regs[2][4]~feeder\, inst|inst5|regs[2][4]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[2][4]\, inst|inst5|regs[2][4], TopLevel, 1
instance = comp, \inst|inst5|regs[1][4]\, inst|inst5|regs[1][4], TopLevel, 1
instance = comp, \inst|inst5|regs[3][4]\, inst|inst5|regs[3][4], TopLevel, 1
instance = comp, \inst|inst5|regs[0][4]\, inst|inst5|regs[0][4], TopLevel, 1
instance = comp, \inst|inst5|Mux43~0\, inst|inst5|Mux43~0, TopLevel, 1
instance = comp, \inst|inst5|regs[7][4]\, inst|inst5|regs[7][4], TopLevel, 1
instance = comp, \inst|inst5|regs[6][4]~feeder\, inst|inst5|regs[6][4]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[6][4]\, inst|inst5|regs[6][4], TopLevel, 1
instance = comp, \inst|inst5|regs[4][4]\, inst|inst5|regs[4][4], TopLevel, 1
instance = comp, \inst|inst5|Mux43~1\, inst|inst5|Mux43~1, TopLevel, 1
instance = comp, \inst|inst5|regs[12][4]\, inst|inst5|regs[12][4], TopLevel, 1
instance = comp, \inst|inst5|regs[13][4]\, inst|inst5|regs[13][4], TopLevel, 1
instance = comp, \inst|inst5|regs[14][4]\, inst|inst5|regs[14][4], TopLevel, 1
instance = comp, \inst|inst5|regs[15][4]\, inst|inst5|regs[15][4], TopLevel, 1
instance = comp, \inst|inst5|Mux43~3\, inst|inst5|Mux43~3, TopLevel, 1
instance = comp, \inst|inst5|regs[8][4]\, inst|inst5|regs[8][4], TopLevel, 1
instance = comp, \inst|inst5|regs[10][4]\, inst|inst5|regs[10][4], TopLevel, 1
instance = comp, \inst|inst5|regs[9][4]\, inst|inst5|regs[9][4], TopLevel, 1
instance = comp, \inst|inst5|regs[11][4]\, inst|inst5|regs[11][4], TopLevel, 1
instance = comp, \inst|inst5|Mux43~2\, inst|inst5|Mux43~2, TopLevel, 1
instance = comp, \inst|inst5|Mux43~4\, inst|inst5|Mux43~4, TopLevel, 1
instance = comp, \inst|op2|reg_out~6\, inst|op2|reg_out~6, TopLevel, 1
instance = comp, \inst|op2|reg_out[4]\, inst|op2|reg_out[4], TopLevel, 1
instance = comp, \inst|op2|reg_out[5]~DUPLICATE\, inst|op2|reg_out[5]~DUPLICATE, TopLevel, 1
instance = comp, \inst|inst5|regs[0][11]\, inst|inst5|regs[0][11], TopLevel, 1
instance = comp, \inst|inst5|regs[4][11]\, inst|inst5|regs[4][11], TopLevel, 1
instance = comp, \inst|inst5|regs[12][11]\, inst|inst5|regs[12][11], TopLevel, 1
instance = comp, \inst|inst5|regs[8][11]~feeder\, inst|inst5|regs[8][11]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[8][11]\, inst|inst5|regs[8][11], TopLevel, 1
instance = comp, \inst|inst5|Mux36~0\, inst|inst5|Mux36~0, TopLevel, 1
instance = comp, \inst|inst5|regs[3][11]~feeder\, inst|inst5|regs[3][11]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[3][11]\, inst|inst5|regs[3][11], TopLevel, 1
instance = comp, \inst|inst5|regs[7][11]\, inst|inst5|regs[7][11], TopLevel, 1
instance = comp, \inst|inst5|regs[11][11]\, inst|inst5|regs[11][11], TopLevel, 1
instance = comp, \inst|inst5|regs[15][11]\, inst|inst5|regs[15][11], TopLevel, 1
instance = comp, \inst|inst5|Mux36~3\, inst|inst5|Mux36~3, TopLevel, 1
instance = comp, \inst|inst5|regs[9][11]\, inst|inst5|regs[9][11], TopLevel, 1
instance = comp, \inst|inst5|regs[1][11]\, inst|inst5|regs[1][11], TopLevel, 1
instance = comp, \inst|inst5|regs[13][11]\, inst|inst5|regs[13][11], TopLevel, 1
instance = comp, \inst|inst5|regs[5][11]\, inst|inst5|regs[5][11], TopLevel, 1
instance = comp, \inst|inst5|Mux36~1\, inst|inst5|Mux36~1, TopLevel, 1
instance = comp, \inst|inst5|regs[10][11]\, inst|inst5|regs[10][11], TopLevel, 1
instance = comp, \inst|inst5|regs[2][11]~feeder\, inst|inst5|regs[2][11]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[2][11]\, inst|inst5|regs[2][11], TopLevel, 1
instance = comp, \inst|inst5|regs[14][11]\, inst|inst5|regs[14][11], TopLevel, 1
instance = comp, \inst|inst5|Mux36~2\, inst|inst5|Mux36~2, TopLevel, 1
instance = comp, \inst|inst5|Mux36~4\, inst|inst5|Mux36~4, TopLevel, 1
instance = comp, \inst|op2|reg_out~13\, inst|op2|reg_out~13, TopLevel, 1
instance = comp, \inst|op2|reg_out[11]\, inst|op2|reg_out[11], TopLevel, 1
instance = comp, \inst|inst7|altsyncram_component|auto_generated|ram_block1a3\, inst|inst7|altsyncram_component|auto_generated|ram_block1a3, TopLevel, 1
instance = comp, \SW[3]~input\, SW[3]~input, TopLevel, 1
instance = comp, \inst|inst9|sip_r[3]\, inst|inst9|sip_r[3], TopLevel, 1
instance = comp, \inst|inst3|Add0~13\, inst|inst3|Add0~13, TopLevel, 1
instance = comp, \inst|inst3|Mux12~0\, inst|inst3|Mux12~0, TopLevel, 1
instance = comp, \inst|inst5|Mux12~0\, inst|inst5|Mux12~0, TopLevel, 1
instance = comp, \inst|inst5|Mux12~1\, inst|inst5|Mux12~1, TopLevel, 1
instance = comp, \inst|inst5|regs[14][3]\, inst|inst5|regs[14][3], TopLevel, 1
instance = comp, \inst|inst5|regs[2][3]~feeder\, inst|inst5|regs[2][3]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[2][3]\, inst|inst5|regs[2][3], TopLevel, 1
instance = comp, \inst|inst5|regs[10][3]\, inst|inst5|regs[10][3], TopLevel, 1
instance = comp, \inst|inst5|regs[6][3]\, inst|inst5|regs[6][3], TopLevel, 1
instance = comp, \inst|inst5|Mux28~2\, inst|inst5|Mux28~2, TopLevel, 1
instance = comp, \inst|inst5|regs[12][3]\, inst|inst5|regs[12][3], TopLevel, 1
instance = comp, \inst|inst5|regs[8][3]\, inst|inst5|regs[8][3], TopLevel, 1
instance = comp, \inst|inst5|regs[0][3]\, inst|inst5|regs[0][3], TopLevel, 1
instance = comp, \inst|inst5|regs[4][3]\, inst|inst5|regs[4][3], TopLevel, 1
instance = comp, \inst|inst5|Mux28~0\, inst|inst5|Mux28~0, TopLevel, 1
instance = comp, \inst|inst5|regs[3][3]\, inst|inst5|regs[3][3], TopLevel, 1
instance = comp, \inst|inst5|regs[15][3]\, inst|inst5|regs[15][3], TopLevel, 1
instance = comp, \inst|inst5|regs[11][3]\, inst|inst5|regs[11][3], TopLevel, 1
instance = comp, \inst|inst5|regs[7][3]\, inst|inst5|regs[7][3], TopLevel, 1
instance = comp, \inst|inst5|Mux28~3\, inst|inst5|Mux28~3, TopLevel, 1
instance = comp, \inst|inst5|regs[1][3]~feeder\, inst|inst5|regs[1][3]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[1][3]\, inst|inst5|regs[1][3], TopLevel, 1
instance = comp, \inst|inst5|regs[9][3]~feeder\, inst|inst5|regs[9][3]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[9][3]\, inst|inst5|regs[9][3], TopLevel, 1
instance = comp, \inst|inst5|regs[13][3]\, inst|inst5|regs[13][3], TopLevel, 1
instance = comp, \inst|inst5|regs[5][3]\, inst|inst5|regs[5][3], TopLevel, 1
instance = comp, \inst|instruction_r|t_Rx[3]\, inst|instruction_r|t_Rx[3], TopLevel, 1
instance = comp, \inst|inst5|Mux28~1\, inst|inst5|Mux28~1, TopLevel, 1
instance = comp, \inst|inst5|Mux28~4\, inst|inst5|Mux28~4, TopLevel, 1
instance = comp, \inst|op2|reg_out~5\, inst|op2|reg_out~5, TopLevel, 1
instance = comp, \inst|op2|reg_out[3]\, inst|op2|reg_out[3], TopLevel, 1
instance = comp, \inst|inst7|altsyncram_component|auto_generated|ram_block1a1\, inst|inst7|altsyncram_component|auto_generated|ram_block1a1, TopLevel, 1
instance = comp, \inst|inst5|Mux13~1\, inst|inst5|Mux13~1, TopLevel, 1
instance = comp, \inst|inst5|regs[9][2]~feeder\, inst|inst5|regs[9][2]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[9][2]\, inst|inst5|regs[9][2], TopLevel, 1
instance = comp, \inst|inst5|Mux29~2\, inst|inst5|Mux29~2, TopLevel, 1
instance = comp, \inst|inst5|Mux29~3\, inst|inst5|Mux29~3, TopLevel, 1
instance = comp, \inst|inst5|Mux29~1\, inst|inst5|Mux29~1, TopLevel, 1
instance = comp, \inst|inst5|Mux29~0\, inst|inst5|Mux29~0, TopLevel, 1
instance = comp, \inst|inst5|Mux29~4\, inst|inst5|Mux29~4, TopLevel, 1
instance = comp, \inst|op2|reg_out~4\, inst|op2|reg_out~4, TopLevel, 1
instance = comp, \inst|op2|reg_out[2]\, inst|op2|reg_out[2], TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[12]\, inst|instruction_r|t_Operand[12], TopLevel, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, TopLevel, 1
instance = comp, \inst|inst9|sip_r[12]\, inst|inst9|sip_r[12], TopLevel, 1
instance = comp, \inst|inst5|Mux3~2\, inst|inst5|Mux3~2, TopLevel, 1
instance = comp, \inst|inst5|regs[14][12]\, inst|inst5|regs[14][12], TopLevel, 1
instance = comp, \inst|inst5|regs[13][12]\, inst|inst5|regs[13][12], TopLevel, 1
instance = comp, \inst|inst5|regs[12][12]\, inst|inst5|regs[12][12], TopLevel, 1
instance = comp, \inst|inst5|regs[15][12]\, inst|inst5|regs[15][12], TopLevel, 1
instance = comp, \inst|inst5|Mux19~3\, inst|inst5|Mux19~3, TopLevel, 1
instance = comp, \inst|inst5|regs[11][12]\, inst|inst5|regs[11][12], TopLevel, 1
instance = comp, \inst|inst5|regs[8][12]\, inst|inst5|regs[8][12], TopLevel, 1
instance = comp, \inst|inst5|regs[10][12]\, inst|inst5|regs[10][12], TopLevel, 1
instance = comp, \inst|inst5|regs[9][12]~feeder\, inst|inst5|regs[9][12]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[9][12]\, inst|inst5|regs[9][12], TopLevel, 1
instance = comp, \inst|inst5|Mux19~2\, inst|inst5|Mux19~2, TopLevel, 1
instance = comp, \inst|inst5|regs[4][12]\, inst|inst5|regs[4][12], TopLevel, 1
instance = comp, \inst|inst5|regs[7][12]~feeder\, inst|inst5|regs[7][12]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[7][12]~DUPLICATE\, inst|inst5|regs[7][12]~DUPLICATE, TopLevel, 1
instance = comp, \inst|inst5|regs[5][12]\, inst|inst5|regs[5][12], TopLevel, 1
instance = comp, \inst|inst5|regs[6][12]~feeder\, inst|inst5|regs[6][12]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[6][12]\, inst|inst5|regs[6][12], TopLevel, 1
instance = comp, \inst|inst5|Mux19~1\, inst|inst5|Mux19~1, TopLevel, 1
instance = comp, \inst|inst5|regs[2][12]~feeder\, inst|inst5|regs[2][12]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[2][12]\, inst|inst5|regs[2][12], TopLevel, 1
instance = comp, \inst|inst5|regs[1][12]~feeder\, inst|inst5|regs[1][12]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[1][12]\, inst|inst5|regs[1][12], TopLevel, 1
instance = comp, \inst|inst5|regs[0][12]\, inst|inst5|regs[0][12], TopLevel, 1
instance = comp, \inst|inst5|regs[3][12]\, inst|inst5|regs[3][12], TopLevel, 1
instance = comp, \inst|inst5|Mux19~0\, inst|inst5|Mux19~0, TopLevel, 1
instance = comp, \inst|inst5|Mux19~4\, inst|inst5|Mux19~4, TopLevel, 1
instance = comp, \inst|op2|reg_out~15\, inst|op2|reg_out~15, TopLevel, 1
instance = comp, \inst|op2|reg_out[12]\, inst|op2|reg_out[12], TopLevel, 1
instance = comp, \inst|inst3|Add0~45\, inst|inst3|Add0~45, TopLevel, 1
instance = comp, \inst|inst3|Add0~41\, inst|inst3|Add0~41, TopLevel, 1
instance = comp, \inst|inst3|Add0~37\, inst|inst3|Add0~37, TopLevel, 1
instance = comp, \inst|inst3|Add0~33\, inst|inst3|Add0~33, TopLevel, 1
instance = comp, \inst|inst3|Mux3~0\, inst|inst3|Mux3~0, TopLevel, 1
instance = comp, \inst|inst7|altsyncram_component|auto_generated|ram_block1a11\, inst|inst7|altsyncram_component|auto_generated|ram_block1a11, TopLevel, 1
instance = comp, \inst|inst5|Mux3~0\, inst|inst5|Mux3~0, TopLevel, 1
instance = comp, \inst|inst5|regs[3][12]~DUPLICATE\, inst|inst5|regs[3][12]~DUPLICATE, TopLevel, 1
instance = comp, \inst|inst5|regs[7][12]\, inst|inst5|regs[7][12], TopLevel, 1
instance = comp, \inst|inst5|Mux35~3\, inst|inst5|Mux35~3, TopLevel, 1
instance = comp, \inst|inst5|Mux35~0\, inst|inst5|Mux35~0, TopLevel, 1
instance = comp, \inst|inst5|Mux35~2\, inst|inst5|Mux35~2, TopLevel, 1
instance = comp, \inst|inst5|Mux35~1\, inst|inst5|Mux35~1, TopLevel, 1
instance = comp, \inst|inst5|Mux35~4\, inst|inst5|Mux35~4, TopLevel, 1
instance = comp, \inst|op1|reg_out~11\, inst|op1|reg_out~11, TopLevel, 1
instance = comp, \inst|op1|reg_out[12]\, inst|op1|reg_out[12], TopLevel, 1
instance = comp, \inst|inst3|Mux4~0\, inst|inst3|Mux4~0, TopLevel, 1
instance = comp, \inst|inst5|Mux4~0\, inst|inst5|Mux4~0, TopLevel, 1
instance = comp, \inst|inst5|regs[6][11]\, inst|inst5|regs[6][11], TopLevel, 1
instance = comp, \inst|inst5|Mux20~2\, inst|inst5|Mux20~2, TopLevel, 1
instance = comp, \inst|inst5|Mux20~0\, inst|inst5|Mux20~0, TopLevel, 1
instance = comp, \inst|inst5|Mux20~1\, inst|inst5|Mux20~1, TopLevel, 1
instance = comp, \inst|inst5|Mux20~3\, inst|inst5|Mux20~3, TopLevel, 1
instance = comp, \inst|inst5|Mux20~4\, inst|inst5|Mux20~4, TopLevel, 1
instance = comp, \inst|op1|reg_out~12\, inst|op1|reg_out~12, TopLevel, 1
instance = comp, \inst|op1|reg_out[11]\, inst|op1|reg_out[11], TopLevel, 1
instance = comp, \inst|program_counter|Add0~5\, inst|program_counter|Add0~5, TopLevel, 1
instance = comp, \inst|program_counter|Add0~9\, inst|program_counter|Add0~9, TopLevel, 1
instance = comp, \inst|program_counter|Add0~13\, inst|program_counter|Add0~13, TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[3]~DUPLICATE\, inst|program_counter|tempIncr[3]~DUPLICATE, TopLevel, 1
instance = comp, \inst|program_counter|Add0~17\, inst|program_counter|Add0~17, TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[4]\, inst|program_counter|tempIncr[4], TopLevel, 1
instance = comp, \inst|program_counter|Add0~21\, inst|program_counter|Add0~21, TopLevel, 1
instance = comp, \inst|program_counter|Add0~1\, inst|program_counter|Add0~1, TopLevel, 1
instance = comp, \inst|program_counter|Add0~25\, inst|program_counter|Add0~25, TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[7]\, inst|program_counter|tempIncr[7], TopLevel, 1
instance = comp, \inst|program_counter|Add0~29\, inst|program_counter|Add0~29, TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[8]\, inst|program_counter|tempIncr[8], TopLevel, 1
instance = comp, \inst|program_counter|Add0~33\, inst|program_counter|Add0~33, TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[9]\, inst|program_counter|tempIncr[9], TopLevel, 1
instance = comp, \inst|program_counter|Add0~37\, inst|program_counter|Add0~37, TopLevel, 1
instance = comp, \inst|program_counter|Add0~41\, inst|program_counter|Add0~41, TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[11]\, inst|program_counter|tempIncr[11], TopLevel, 1
instance = comp, \inst|inst2|output_signal[11]~11\, inst|inst2|output_signal[11]~11, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[11]~feeder\, inst|program_counter|tempAddress[11]~feeder, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[11]\, inst|program_counter|tempAddress[11], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_Rx[2]\, inst|instruction_r|t_Rx[2], TopLevel, 1
instance = comp, \inst|inst5|regs[14][10]\, inst|inst5|regs[14][10], TopLevel, 1
instance = comp, \inst|inst5|regs[15][10]\, inst|inst5|regs[15][10], TopLevel, 1
instance = comp, \inst|inst5|regs[12][10]\, inst|inst5|regs[12][10], TopLevel, 1
instance = comp, \inst|inst5|regs[13][10]\, inst|inst5|regs[13][10], TopLevel, 1
instance = comp, \inst|inst5|Mux21~3\, inst|inst5|Mux21~3, TopLevel, 1
instance = comp, \inst|inst5|regs[5][10]\, inst|inst5|regs[5][10], TopLevel, 1
instance = comp, \inst|inst5|regs[4][10]~feeder\, inst|inst5|regs[4][10]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[4][10]\, inst|inst5|regs[4][10], TopLevel, 1
instance = comp, \inst|inst5|regs[7][10]\, inst|inst5|regs[7][10], TopLevel, 1
instance = comp, \inst|inst5|regs[6][10]~feeder\, inst|inst5|regs[6][10]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[6][10]\, inst|inst5|regs[6][10], TopLevel, 1
instance = comp, \inst|inst5|Mux21~1\, inst|inst5|Mux21~1, TopLevel, 1
instance = comp, \inst|inst5|regs[10][10]~feeder\, inst|inst5|regs[10][10]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[10][10]\, inst|inst5|regs[10][10], TopLevel, 1
instance = comp, \inst|inst5|regs[11][10]\, inst|inst5|regs[11][10], TopLevel, 1
instance = comp, \inst|inst5|regs[9][10]\, inst|inst5|regs[9][10], TopLevel, 1
instance = comp, \inst|inst5|Mux21~2\, inst|inst5|Mux21~2, TopLevel, 1
instance = comp, \inst|inst5|Mux21~4\, inst|inst5|Mux21~4, TopLevel, 1
instance = comp, \inst|op2|reg_out~12\, inst|op2|reg_out~12, TopLevel, 1
instance = comp, \inst|op2|reg_out[10]\, inst|op2|reg_out[10], TopLevel, 1
instance = comp, \inst|inst3|Mux5~0\, inst|inst3|Mux5~0, TopLevel, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, TopLevel, 1
instance = comp, \inst|inst9|sip_r[10]\, inst|inst9|sip_r[10], TopLevel, 1
instance = comp, \inst|inst5|Mux5~1\, inst|inst5|Mux5~1, TopLevel, 1
instance = comp, \inst|inst7|altsyncram_component|auto_generated|ram_block1a9\, inst|inst7|altsyncram_component|auto_generated|ram_block1a9, TopLevel, 1
instance = comp, \inst|inst5|Mux5~0\, inst|inst5|Mux5~0, TopLevel, 1
instance = comp, \inst|inst5|regs[8][10]\, inst|inst5|regs[8][10], TopLevel, 1
instance = comp, \inst|inst5|Mux37~2\, inst|inst5|Mux37~2, TopLevel, 1
instance = comp, \inst|inst5|Mux37~3\, inst|inst5|Mux37~3, TopLevel, 1
instance = comp, \inst|inst5|Mux37~1\, inst|inst5|Mux37~1, TopLevel, 1
instance = comp, \inst|inst5|Mux37~0\, inst|inst5|Mux37~0, TopLevel, 1
instance = comp, \inst|inst5|Mux37~4\, inst|inst5|Mux37~4, TopLevel, 1
instance = comp, \inst|op1|reg_out~13\, inst|op1|reg_out~13, TopLevel, 1
instance = comp, \inst|op1|reg_out[10]\, inst|op1|reg_out[10], TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[10]\, inst|program_counter|tempIncr[10], TopLevel, 1
instance = comp, \inst|inst2|output_signal[10]~10\, inst|inst2|output_signal[10]~10, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[10]\, inst|program_counter|tempAddress[10], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_Rx[1]\, inst|instruction_r|t_Rx[1], TopLevel, 1
instance = comp, \inst|inst5|regs[15][1]\, inst|inst5|regs[15][1], TopLevel, 1
instance = comp, \inst|inst5|regs[11][1]\, inst|inst5|regs[11][1], TopLevel, 1
instance = comp, \inst|inst5|regs[3][1]\, inst|inst5|regs[3][1], TopLevel, 1
instance = comp, \inst|inst5|regs[7][1]\, inst|inst5|regs[7][1], TopLevel, 1
instance = comp, \inst|inst5|Mux30~3\, inst|inst5|Mux30~3, TopLevel, 1
instance = comp, \inst|inst5|regs[12][1]\, inst|inst5|regs[12][1], TopLevel, 1
instance = comp, \inst|inst5|regs[8][1]\, inst|inst5|regs[8][1], TopLevel, 1
instance = comp, \inst|inst5|regs[4][1]\, inst|inst5|regs[4][1], TopLevel, 1
instance = comp, \inst|inst5|Mux30~0\, inst|inst5|Mux30~0, TopLevel, 1
instance = comp, \inst|inst5|regs[2][1]~feeder\, inst|inst5|regs[2][1]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[2][1]\, inst|inst5|regs[2][1], TopLevel, 1
instance = comp, \inst|inst5|regs[6][1]~feeder\, inst|inst5|regs[6][1]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[6][1]\, inst|inst5|regs[6][1], TopLevel, 1
instance = comp, \inst|inst5|regs[14][1]\, inst|inst5|regs[14][1], TopLevel, 1
instance = comp, \inst|inst5|regs[10][1]\, inst|inst5|regs[10][1], TopLevel, 1
instance = comp, \inst|inst5|Mux30~2\, inst|inst5|Mux30~2, TopLevel, 1
instance = comp, \inst|inst5|regs[13][1]\, inst|inst5|regs[13][1], TopLevel, 1
instance = comp, \inst|inst5|regs[9][1]\, inst|inst5|regs[9][1], TopLevel, 1
instance = comp, \inst|inst5|regs[1][1]\, inst|inst5|regs[1][1], TopLevel, 1
instance = comp, \inst|inst5|regs[5][1]\, inst|inst5|regs[5][1], TopLevel, 1
instance = comp, \inst|inst5|Mux30~1\, inst|inst5|Mux30~1, TopLevel, 1
instance = comp, \inst|inst5|Mux30~4\, inst|inst5|Mux30~4, TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[1]~feeder\, inst|instruction_r|t_Operand[1]~feeder, TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[1]\, inst|instruction_r|t_Operand[1], TopLevel, 1
instance = comp, \inst|op2|reg_out~3\, inst|op2|reg_out~3, TopLevel, 1
instance = comp, \inst|op2|reg_out[1]\, inst|op2|reg_out[1], TopLevel, 1
instance = comp, \inst|inst7|altsyncram_component|auto_generated|ram_block1a0\, inst|inst7|altsyncram_component|auto_generated|ram_block1a0, TopLevel, 1
instance = comp, \inst|inst5|Mux15~1\, inst|inst5|Mux15~1, TopLevel, 1
instance = comp, \inst|inst5|regs[1][0]~feeder\, inst|inst5|regs[1][0]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[1][0]\, inst|inst5|regs[1][0], TopLevel, 1
instance = comp, \inst|inst5|regs[2][0]\, inst|inst5|regs[2][0], TopLevel, 1
instance = comp, \inst|inst5|regs[3][0]\, inst|inst5|regs[3][0], TopLevel, 1
instance = comp, \inst|inst5|regs[0][0]\, inst|inst5|regs[0][0], TopLevel, 1
instance = comp, \inst|inst5|Mux47~0\, inst|inst5|Mux47~0, TopLevel, 1
instance = comp, \inst|inst5|regs[10][0]\, inst|inst5|regs[10][0], TopLevel, 1
instance = comp, \inst|inst5|regs[9][0]~feeder\, inst|inst5|regs[9][0]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[9][0]\, inst|inst5|regs[9][0], TopLevel, 1
instance = comp, \inst|inst5|regs[11][0]\, inst|inst5|regs[11][0], TopLevel, 1
instance = comp, \inst|inst5|regs[8][0]\, inst|inst5|regs[8][0], TopLevel, 1
instance = comp, \inst|inst5|Mux47~2\, inst|inst5|Mux47~2, TopLevel, 1
instance = comp, \inst|inst5|regs[5][0]\, inst|inst5|regs[5][0], TopLevel, 1
instance = comp, \inst|inst5|regs[4][0]~feeder\, inst|inst5|regs[4][0]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[4][0]\, inst|inst5|regs[4][0], TopLevel, 1
instance = comp, \inst|inst5|regs[7][0]\, inst|inst5|regs[7][0], TopLevel, 1
instance = comp, \inst|inst5|regs[6][0]~feeder\, inst|inst5|regs[6][0]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[6][0]\, inst|inst5|regs[6][0], TopLevel, 1
instance = comp, \inst|inst5|Mux47~1\, inst|inst5|Mux47~1, TopLevel, 1
instance = comp, \inst|inst5|regs[15][0]\, inst|inst5|regs[15][0], TopLevel, 1
instance = comp, \inst|inst5|regs[12][0]\, inst|inst5|regs[12][0], TopLevel, 1
instance = comp, \inst|inst5|regs[14][0]\, inst|inst5|regs[14][0], TopLevel, 1
instance = comp, \inst|inst5|regs[13][0]\, inst|inst5|regs[13][0], TopLevel, 1
instance = comp, \inst|inst5|Mux47~3\, inst|inst5|Mux47~3, TopLevel, 1
instance = comp, \inst|inst5|Mux47~4\, inst|inst5|Mux47~4, TopLevel, 1
instance = comp, \inst|inst5|Mux31~1\, inst|inst5|Mux31~1, TopLevel, 1
instance = comp, \inst|inst5|Mux31~2\, inst|inst5|Mux31~2, TopLevel, 1
instance = comp, \inst|inst5|Mux31~0\, inst|inst5|Mux31~0, TopLevel, 1
instance = comp, \inst|inst5|Mux31~3\, inst|inst5|Mux31~3, TopLevel, 1
instance = comp, \inst|inst5|Mux31~4\, inst|inst5|Mux31~4, TopLevel, 1
instance = comp, \inst|op2|reg_out~0\, inst|op2|reg_out~0, TopLevel, 1
instance = comp, \inst|op2|reg_out[0]~DUPLICATE\, inst|op2|reg_out[0]~DUPLICATE, TopLevel, 1
instance = comp, \inst|inst7|altsyncram_component|auto_generated|ram_block1a5\, inst|inst7|altsyncram_component|auto_generated|ram_block1a5, TopLevel, 1
instance = comp, \SW[5]~input\, SW[5]~input, TopLevel, 1
instance = comp, \inst|inst9|sip_r[5]\, inst|inst9|sip_r[5], TopLevel, 1
instance = comp, \inst|inst3|Add0~9\, inst|inst3|Add0~9, TopLevel, 1
instance = comp, \inst|inst3|Add0~5\, inst|inst3|Add0~5, TopLevel, 1
instance = comp, \inst|inst3|Mux10~0\, inst|inst3|Mux10~0, TopLevel, 1
instance = comp, \inst|inst5|Mux10~2\, inst|inst5|Mux10~2, TopLevel, 1
instance = comp, \inst|inst5|Mux10~3\, inst|inst5|Mux10~3, TopLevel, 1
instance = comp, \inst|inst5|regs[1][5]\, inst|inst5|regs[1][5], TopLevel, 1
instance = comp, \inst|inst5|regs[13][5]\, inst|inst5|regs[13][5], TopLevel, 1
instance = comp, \inst|inst5|regs[5][5]\, inst|inst5|regs[5][5], TopLevel, 1
instance = comp, \inst|inst5|regs[9][5]~feeder\, inst|inst5|regs[9][5]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[9][5]\, inst|inst5|regs[9][5], TopLevel, 1
instance = comp, \inst|inst5|Mux26~1\, inst|inst5|Mux26~1, TopLevel, 1
instance = comp, \inst|inst5|regs[15][5]\, inst|inst5|regs[15][5], TopLevel, 1
instance = comp, \inst|inst5|regs[3][5]\, inst|inst5|regs[3][5], TopLevel, 1
instance = comp, \inst|inst5|regs[11][5]\, inst|inst5|regs[11][5], TopLevel, 1
instance = comp, \inst|inst5|regs[7][5]\, inst|inst5|regs[7][5], TopLevel, 1
instance = comp, \inst|inst5|Mux26~3\, inst|inst5|Mux26~3, TopLevel, 1
instance = comp, \inst|inst5|regs[2][5]~feeder\, inst|inst5|regs[2][5]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[2][5]\, inst|inst5|regs[2][5], TopLevel, 1
instance = comp, \inst|inst5|regs[14][5]\, inst|inst5|regs[14][5], TopLevel, 1
instance = comp, \inst|inst5|regs[10][5]\, inst|inst5|regs[10][5], TopLevel, 1
instance = comp, \inst|inst5|regs[6][5]\, inst|inst5|regs[6][5], TopLevel, 1
instance = comp, \inst|inst5|Mux26~2\, inst|inst5|Mux26~2, TopLevel, 1
instance = comp, \inst|inst5|regs[8][5]~feeder\, inst|inst5|regs[8][5]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[8][5]\, inst|inst5|regs[8][5], TopLevel, 1
instance = comp, \inst|inst5|regs[12][5]\, inst|inst5|regs[12][5], TopLevel, 1
instance = comp, \inst|inst5|regs[4][5]\, inst|inst5|regs[4][5], TopLevel, 1
instance = comp, \inst|inst5|regs[0][5]~feeder\, inst|inst5|regs[0][5]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[0][5]\, inst|inst5|regs[0][5], TopLevel, 1
instance = comp, \inst|inst5|Mux26~0\, inst|inst5|Mux26~0, TopLevel, 1
instance = comp, \inst|inst5|Mux26~4\, inst|inst5|Mux26~4, TopLevel, 1
instance = comp, \inst|op2|reg_out~7\, inst|op2|reg_out~7, TopLevel, 1
instance = comp, \inst|op2|reg_out[5]\, inst|op2|reg_out[5], TopLevel, 1
instance = comp, \inst|inst3|Add0~1\, inst|inst3|Add0~1, TopLevel, 1
instance = comp, \inst|inst3|Add0~53\, inst|inst3|Add0~53, TopLevel, 1
instance = comp, \inst|inst3|Mux8~0\, inst|inst3|Mux8~0, TopLevel, 1
instance = comp, \inst|inst5|Mux8~0\, inst|inst5|Mux8~0, TopLevel, 1
instance = comp, \inst|inst7|altsyncram_component|auto_generated|ram_block1a7\, inst|inst7|altsyncram_component|auto_generated|ram_block1a7, TopLevel, 1
instance = comp, \inst|inst5|Mux8~1\, inst|inst5|Mux8~1, TopLevel, 1
instance = comp, \inst|inst5|regs[2][7]\, inst|inst5|regs[2][7], TopLevel, 1
instance = comp, \inst|inst5|regs[6][7]\, inst|inst5|regs[6][7], TopLevel, 1
instance = comp, \inst|inst5|regs[14][7]\, inst|inst5|regs[14][7], TopLevel, 1
instance = comp, \inst|inst5|regs[10][7]\, inst|inst5|regs[10][7], TopLevel, 1
instance = comp, \inst|inst5|Mux40~2\, inst|inst5|Mux40~2, TopLevel, 1
instance = comp, \inst|inst5|regs[1][7]~feeder\, inst|inst5|regs[1][7]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[1][7]\, inst|inst5|regs[1][7], TopLevel, 1
instance = comp, \inst|inst5|regs[9][7]~feeder\, inst|inst5|regs[9][7]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[9][7]\, inst|inst5|regs[9][7], TopLevel, 1
instance = comp, \inst|inst5|regs[13][7]\, inst|inst5|regs[13][7], TopLevel, 1
instance = comp, \inst|inst5|regs[5][7]\, inst|inst5|regs[5][7], TopLevel, 1
instance = comp, \inst|inst5|Mux40~1\, inst|inst5|Mux40~1, TopLevel, 1
instance = comp, \inst|inst5|regs[4][7]\, inst|inst5|regs[4][7], TopLevel, 1
instance = comp, \inst|inst5|regs[8][7]\, inst|inst5|regs[8][7], TopLevel, 1
instance = comp, \inst|inst5|regs[0][7]\, inst|inst5|regs[0][7], TopLevel, 1
instance = comp, \inst|inst5|regs[12][7]\, inst|inst5|regs[12][7], TopLevel, 1
instance = comp, \inst|inst5|Mux40~0\, inst|inst5|Mux40~0, TopLevel, 1
instance = comp, \inst|inst5|regs[7][7]\, inst|inst5|regs[7][7], TopLevel, 1
instance = comp, \inst|inst5|regs[3][7]\, inst|inst5|regs[3][7], TopLevel, 1
instance = comp, \inst|inst5|regs[15][7]\, inst|inst5|regs[15][7], TopLevel, 1
instance = comp, \inst|inst5|regs[11][7]\, inst|inst5|regs[11][7], TopLevel, 1
instance = comp, \inst|inst5|Mux40~3\, inst|inst5|Mux40~3, TopLevel, 1
instance = comp, \inst|inst5|Mux40~4\, inst|inst5|Mux40~4, TopLevel, 1
instance = comp, \inst|op2|reg_out~9\, inst|op2|reg_out~9, TopLevel, 1
instance = comp, \inst|op2|reg_out[7]~DUPLICATE\, inst|op2|reg_out[7]~DUPLICATE, TopLevel, 1
instance = comp, \inst|inst3|Add0~49\, inst|inst3|Add0~49, TopLevel, 1
instance = comp, \inst|inst3|Mux6~0\, inst|inst3|Mux6~0, TopLevel, 1
instance = comp, \inst|inst5|Mux6~0\, inst|inst5|Mux6~0, TopLevel, 1
instance = comp, \inst|inst5|regs[11][9]\, inst|inst5|regs[11][9], TopLevel, 1
instance = comp, \inst|inst5|Mux22~3\, inst|inst5|Mux22~3, TopLevel, 1
instance = comp, \inst|inst5|Mux22~1\, inst|inst5|Mux22~1, TopLevel, 1
instance = comp, \inst|inst5|Mux22~2\, inst|inst5|Mux22~2, TopLevel, 1
instance = comp, \inst|inst5|Mux22~0\, inst|inst5|Mux22~0, TopLevel, 1
instance = comp, \inst|inst5|Mux22~4\, inst|inst5|Mux22~4, TopLevel, 1
instance = comp, \inst|op1|reg_out~14\, inst|op1|reg_out~14, TopLevel, 1
instance = comp, \inst|op1|reg_out[9]\, inst|op1|reg_out[9], TopLevel, 1
instance = comp, \inst|inst2|output_signal[9]~9\, inst|inst2|output_signal[9]~9, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[9]~feeder\, inst|program_counter|tempAddress[9]~feeder, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[9]\, inst|program_counter|tempAddress[9], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_Rz[1]\, inst|instruction_r|t_Rz[1], TopLevel, 1
instance = comp, \inst|inst5|Decoder0~0\, inst|inst5|Decoder0~0, TopLevel, 1
instance = comp, \inst|inst5|Decoder0~1\, inst|inst5|Decoder0~1, TopLevel, 1
instance = comp, \inst|inst5|regs[0][8]\, inst|inst5|regs[0][8], TopLevel, 1
instance = comp, \inst|inst5|regs[1][8]\, inst|inst5|regs[1][8], TopLevel, 1
instance = comp, \inst|inst5|regs[3][8]\, inst|inst5|regs[3][8], TopLevel, 1
instance = comp, \inst|inst5|regs[2][8]\, inst|inst5|regs[2][8], TopLevel, 1
instance = comp, \inst|inst5|Mux39~0\, inst|inst5|Mux39~0, TopLevel, 1
instance = comp, \inst|inst5|regs[8][8]\, inst|inst5|regs[8][8], TopLevel, 1
instance = comp, \inst|inst5|regs[10][8]\, inst|inst5|regs[10][8], TopLevel, 1
instance = comp, \inst|inst5|regs[11][8]\, inst|inst5|regs[11][8], TopLevel, 1
instance = comp, \inst|inst5|regs[9][8]~feeder\, inst|inst5|regs[9][8]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[9][8]\, inst|inst5|regs[9][8], TopLevel, 1
instance = comp, \inst|inst5|Mux39~2\, inst|inst5|Mux39~2, TopLevel, 1
instance = comp, \inst|inst5|regs[13][8]\, inst|inst5|regs[13][8], TopLevel, 1
instance = comp, \inst|inst5|regs[15][8]\, inst|inst5|regs[15][8], TopLevel, 1
instance = comp, \inst|inst5|regs[14][8]~feeder\, inst|inst5|regs[14][8]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[14][8]\, inst|inst5|regs[14][8], TopLevel, 1
instance = comp, \inst|inst5|regs[12][8]\, inst|inst5|regs[12][8], TopLevel, 1
instance = comp, \inst|inst5|Mux39~3\, inst|inst5|Mux39~3, TopLevel, 1
instance = comp, \inst|inst5|regs[5][8]\, inst|inst5|regs[5][8], TopLevel, 1
instance = comp, \inst|inst5|regs[4][8]\, inst|inst5|regs[4][8], TopLevel, 1
instance = comp, \inst|inst5|regs[6][8]\, inst|inst5|regs[6][8], TopLevel, 1
instance = comp, \inst|inst5|Mux39~1\, inst|inst5|Mux39~1, TopLevel, 1
instance = comp, \inst|inst5|Mux39~4\, inst|inst5|Mux39~4, TopLevel, 1
instance = comp, \inst|op2|reg_out~10\, inst|op2|reg_out~10, TopLevel, 1
instance = comp, \inst|op2|reg_out[8]\, inst|op2|reg_out[8], TopLevel, 1
instance = comp, \inst|inst3|Mux7~0\, inst|inst3|Mux7~0, TopLevel, 1
instance = comp, \inst|inst5|Mux7~0\, inst|inst5|Mux7~0, TopLevel, 1
instance = comp, \inst|inst5|Mux7~1\, inst|inst5|Mux7~1, TopLevel, 1
instance = comp, \inst|inst5|regs[7][8]\, inst|inst5|regs[7][8], TopLevel, 1
instance = comp, \inst|inst5|Mux23~1\, inst|inst5|Mux23~1, TopLevel, 1
instance = comp, \inst|inst5|Mux23~3\, inst|inst5|Mux23~3, TopLevel, 1
instance = comp, \inst|inst5|Mux23~2\, inst|inst5|Mux23~2, TopLevel, 1
instance = comp, \inst|inst5|Mux23~0\, inst|inst5|Mux23~0, TopLevel, 1
instance = comp, \inst|inst5|Mux23~4\, inst|inst5|Mux23~4, TopLevel, 1
instance = comp, \inst|op1|reg_out~15\, inst|op1|reg_out~15, TopLevel, 1
instance = comp, \inst|op1|reg_out[8]\, inst|op1|reg_out[8], TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[8]~DUPLICATE\, inst|program_counter|tempIncr[8]~DUPLICATE, TopLevel, 1
instance = comp, \inst|inst2|output_signal[8]~8\, inst|inst2|output_signal[8]~8, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[8]\, inst|program_counter|tempAddress[8], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_Rz[0]\, inst|instruction_r|t_Rz[0], TopLevel, 1
instance = comp, \inst|inst5|Decoder0~2\, inst|inst5|Decoder0~2, TopLevel, 1
instance = comp, \inst|inst5|regs[1][14]\, inst|inst5|regs[1][14], TopLevel, 1
instance = comp, \inst|inst5|regs[9][14]~feeder\, inst|inst5|regs[9][14]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[9][14]\, inst|inst5|regs[9][14], TopLevel, 1
instance = comp, \inst|inst5|regs[5][14]~feeder\, inst|inst5|regs[5][14]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[5][14]\, inst|inst5|regs[5][14], TopLevel, 1
instance = comp, \inst|inst5|regs[13][14]\, inst|inst5|regs[13][14], TopLevel, 1
instance = comp, \inst|inst5|Mux17~1\, inst|inst5|Mux17~1, TopLevel, 1
instance = comp, \inst|inst5|regs[12][14]\, inst|inst5|regs[12][14], TopLevel, 1
instance = comp, \inst|inst5|regs[8][14]\, inst|inst5|regs[8][14], TopLevel, 1
instance = comp, \inst|inst5|regs[4][14]\, inst|inst5|regs[4][14], TopLevel, 1
instance = comp, \inst|inst5|regs[0][14]\, inst|inst5|regs[0][14], TopLevel, 1
instance = comp, \inst|inst5|Mux17~0\, inst|inst5|Mux17~0, TopLevel, 1
instance = comp, \inst|inst5|regs[15][14]\, inst|inst5|regs[15][14], TopLevel, 1
instance = comp, \inst|inst5|regs[7][14]\, inst|inst5|regs[7][14], TopLevel, 1
instance = comp, \inst|inst5|regs[3][14]\, inst|inst5|regs[3][14], TopLevel, 1
instance = comp, \inst|inst5|regs[11][14]\, inst|inst5|regs[11][14], TopLevel, 1
instance = comp, \inst|inst5|Mux17~3\, inst|inst5|Mux17~3, TopLevel, 1
instance = comp, \inst|inst5|regs[14][14]\, inst|inst5|regs[14][14], TopLevel, 1
instance = comp, \inst|inst5|regs[10][14]\, inst|inst5|regs[10][14], TopLevel, 1
instance = comp, \inst|inst5|regs[2][14]~feeder\, inst|inst5|regs[2][14]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[2][14]\, inst|inst5|regs[2][14], TopLevel, 1
instance = comp, \inst|inst5|Mux17~2\, inst|inst5|Mux17~2, TopLevel, 1
instance = comp, \inst|inst5|Mux17~4\, inst|inst5|Mux17~4, TopLevel, 1
instance = comp, \inst|op2|reg_out~17\, inst|op2|reg_out~17, TopLevel, 1
instance = comp, \inst|op2|reg_out[14]\, inst|op2|reg_out[14], TopLevel, 1
instance = comp, \inst|op2|reg_out[14]~DUPLICATE\, inst|op2|reg_out[14]~DUPLICATE, TopLevel, 1
instance = comp, \inst|inst5|Mux2~0\, inst|inst5|Mux2~0, TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[13]\, inst|instruction_r|t_Operand[13], TopLevel, 1
instance = comp, \inst|inst5|Mux2~1\, inst|inst5|Mux2~1, TopLevel, 1
instance = comp, \inst|inst3|Add0~29\, inst|inst3|Add0~29, TopLevel, 1
instance = comp, \inst|inst3|Mux2~0\, inst|inst3|Mux2~0, TopLevel, 1
instance = comp, \inst|inst5|Mux2~2\, inst|inst5|Mux2~2, TopLevel, 1
instance = comp, \inst|inst5|regs[2][13]~feeder\, inst|inst5|regs[2][13]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[2][13]~DUPLICATE\, inst|inst5|regs[2][13]~DUPLICATE, TopLevel, 1
instance = comp, \inst|inst5|regs[1][13]~feeder\, inst|inst5|regs[1][13]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[1][13]\, inst|inst5|regs[1][13], TopLevel, 1
instance = comp, \inst|inst5|regs[0][13]\, inst|inst5|regs[0][13], TopLevel, 1
instance = comp, \inst|inst5|regs[3][13]\, inst|inst5|regs[3][13], TopLevel, 1
instance = comp, \inst|inst5|Mux34~0\, inst|inst5|Mux34~0, TopLevel, 1
instance = comp, \inst|inst5|regs[12][13]\, inst|inst5|regs[12][13], TopLevel, 1
instance = comp, \inst|inst5|regs[15][13]\, inst|inst5|regs[15][13], TopLevel, 1
instance = comp, \inst|inst5|regs[13][13]\, inst|inst5|regs[13][13], TopLevel, 1
instance = comp, \inst|inst5|regs[14][13]\, inst|inst5|regs[14][13], TopLevel, 1
instance = comp, \inst|inst5|Mux34~3\, inst|inst5|Mux34~3, TopLevel, 1
instance = comp, \inst|inst5|regs[5][13]\, inst|inst5|regs[5][13], TopLevel, 1
instance = comp, \inst|inst5|regs[4][13]\, inst|inst5|regs[4][13], TopLevel, 1
instance = comp, \inst|inst5|regs[7][13]\, inst|inst5|regs[7][13], TopLevel, 1
instance = comp, \inst|inst5|regs[6][13]~feeder\, inst|inst5|regs[6][13]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[6][13]\, inst|inst5|regs[6][13], TopLevel, 1
instance = comp, \inst|inst5|Mux34~1\, inst|inst5|Mux34~1, TopLevel, 1
instance = comp, \inst|inst5|regs[8][13]\, inst|inst5|regs[8][13], TopLevel, 1
instance = comp, \inst|inst5|regs[9][13]~feeder\, inst|inst5|regs[9][13]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[9][13]\, inst|inst5|regs[9][13], TopLevel, 1
instance = comp, \inst|inst5|regs[11][13]\, inst|inst5|regs[11][13], TopLevel, 1
instance = comp, \inst|inst5|regs[10][13]\, inst|inst5|regs[10][13], TopLevel, 1
instance = comp, \inst|inst5|Mux34~2\, inst|inst5|Mux34~2, TopLevel, 1
instance = comp, \inst|inst5|Mux34~4\, inst|inst5|Mux34~4, TopLevel, 1
instance = comp, \inst|inst5|regs[2][13]\, inst|inst5|regs[2][13], TopLevel, 1
instance = comp, \inst|inst5|Mux18~2\, inst|inst5|Mux18~2, TopLevel, 1
instance = comp, \inst|inst5|Mux18~1\, inst|inst5|Mux18~1, TopLevel, 1
instance = comp, \inst|inst5|Mux18~3\, inst|inst5|Mux18~3, TopLevel, 1
instance = comp, \inst|inst5|Mux18~0\, inst|inst5|Mux18~0, TopLevel, 1
instance = comp, \inst|inst5|Mux18~4\, inst|inst5|Mux18~4, TopLevel, 1
instance = comp, \inst|op2|reg_out~14\, inst|op2|reg_out~14, TopLevel, 1
instance = comp, \inst|op2|reg_out[13]\, inst|op2|reg_out[13], TopLevel, 1
instance = comp, \inst|inst3|Add0~61\, inst|inst3|Add0~61, TopLevel, 1
instance = comp, \inst|inst3|Mux1~0\, inst|inst3|Mux1~0, TopLevel, 1
instance = comp, \inst|inst3|z_flag~3\, inst|inst3|z_flag~3, TopLevel, 1
instance = comp, \inst|inst3|Mux9~0\, inst|inst3|Mux9~0, TopLevel, 1
instance = comp, \inst|inst3|z_flag~1\, inst|inst3|z_flag~1, TopLevel, 1
instance = comp, \inst|inst3|z_flag~6\, inst|inst3|z_flag~6, TopLevel, 1
instance = comp, \inst|inst3|Mux14~0\, inst|inst3|Mux14~0, TopLevel, 1
instance = comp, \inst|inst3|z_flag~0\, inst|inst3|z_flag~0, TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[15]\, inst|instruction_r|t_Operand[15], TopLevel, 1
instance = comp, \inst|program_counter|Add0~49\, inst|program_counter|Add0~49, TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[12]~DUPLICATE\, inst|program_counter|tempIncr[12]~DUPLICATE, TopLevel, 1
instance = comp, \inst|program_counter|Add0~53\, inst|program_counter|Add0~53, TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[13]\, inst|program_counter|tempIncr[13], TopLevel, 1
instance = comp, \inst|program_counter|Add0~45\, inst|program_counter|Add0~45, TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[14]\, inst|program_counter|tempIncr[14], TopLevel, 1
instance = comp, \inst|program_counter|Add0~57\, inst|program_counter|Add0~57, TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[15]\, inst|program_counter|tempIncr[15], TopLevel, 1
instance = comp, \inst|inst2|output_signal[15]~15\, inst|inst2|output_signal[15]~15, TopLevel, 1
instance = comp, \inst|inst5|regs[15][15]\, inst|inst5|regs[15][15], TopLevel, 1
instance = comp, \inst|inst5|regs[13][15]\, inst|inst5|regs[13][15], TopLevel, 1
instance = comp, \inst|inst5|regs[14][15]\, inst|inst5|regs[14][15], TopLevel, 1
instance = comp, \inst|inst5|Mux16~3\, inst|inst5|Mux16~3, TopLevel, 1
instance = comp, \inst|inst5|regs[10][15]\, inst|inst5|regs[10][15], TopLevel, 1
instance = comp, \inst|inst5|regs[11][15]\, inst|inst5|regs[11][15], TopLevel, 1
instance = comp, \inst|inst5|regs[8][15]\, inst|inst5|regs[8][15], TopLevel, 1
instance = comp, \inst|inst5|regs[9][15]~feeder\, inst|inst5|regs[9][15]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[9][15]\, inst|inst5|regs[9][15], TopLevel, 1
instance = comp, \inst|inst5|Mux16~2\, inst|inst5|Mux16~2, TopLevel, 1
instance = comp, \inst|inst5|regs[0][15]\, inst|inst5|regs[0][15], TopLevel, 1
instance = comp, \inst|inst5|regs[3][15]\, inst|inst5|regs[3][15], TopLevel, 1
instance = comp, \inst|inst5|regs[1][15]\, inst|inst5|regs[1][15], TopLevel, 1
instance = comp, \inst|inst5|regs[2][15]\, inst|inst5|regs[2][15], TopLevel, 1
instance = comp, \inst|inst5|Mux16~0\, inst|inst5|Mux16~0, TopLevel, 1
instance = comp, \inst|inst5|regs[6][15]~feeder\, inst|inst5|regs[6][15]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[6][15]\, inst|inst5|regs[6][15], TopLevel, 1
instance = comp, \inst|inst5|regs[4][15]~feeder\, inst|inst5|regs[4][15]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[4][15]\, inst|inst5|regs[4][15], TopLevel, 1
instance = comp, \inst|inst5|regs[5][15]\, inst|inst5|regs[5][15], TopLevel, 1
instance = comp, \inst|inst5|regs[7][15]\, inst|inst5|regs[7][15], TopLevel, 1
instance = comp, \inst|inst5|Mux16~1\, inst|inst5|Mux16~1, TopLevel, 1
instance = comp, \inst|inst5|Mux16~4\, inst|inst5|Mux16~4, TopLevel, 1
instance = comp, \inst|op1|reg_out~17\, inst|op1|reg_out~17, TopLevel, 1
instance = comp, \inst|op1|reg_out[15]\, inst|op1|reg_out[15], TopLevel, 1
instance = comp, \inst|inst7|altsyncram_component|auto_generated|ram_block1a14\, inst|inst7|altsyncram_component|auto_generated|ram_block1a14, TopLevel, 1
instance = comp, \inst|inst5|Mux0~0\, inst|inst5|Mux0~0, TopLevel, 1
instance = comp, \inst|inst5|regs[12][15]\, inst|inst5|regs[12][15], TopLevel, 1
instance = comp, \inst|inst5|Mux32~3\, inst|inst5|Mux32~3, TopLevel, 1
instance = comp, \inst|inst5|Mux32~2\, inst|inst5|Mux32~2, TopLevel, 1
instance = comp, \inst|inst5|Mux32~1\, inst|inst5|Mux32~1, TopLevel, 1
instance = comp, \inst|inst5|Mux32~0\, inst|inst5|Mux32~0, TopLevel, 1
instance = comp, \inst|inst5|Mux32~4\, inst|inst5|Mux32~4, TopLevel, 1
instance = comp, \inst|op2|reg_out~16\, inst|op2|reg_out~16, TopLevel, 1
instance = comp, \inst|op2|reg_out[15]\, inst|op2|reg_out[15], TopLevel, 1
instance = comp, \inst|op2|reg_out[15]~DUPLICATE\, inst|op2|reg_out[15]~DUPLICATE, TopLevel, 1
instance = comp, \inst|inst3|Add0~57\, inst|inst3|Add0~57, TopLevel, 1
instance = comp, \inst|inst3|Mux0~0\, inst|inst3|Mux0~0, TopLevel, 1
instance = comp, \inst|inst3|Mux11~0\, inst|inst3|Mux11~0, TopLevel, 1
instance = comp, \inst|inst3|z_flag~5\, inst|inst3|z_flag~5, TopLevel, 1
instance = comp, \inst|inst3|z_flag~4\, inst|inst3|z_flag~4, TopLevel, 1
instance = comp, \inst|inst3|z_flag~2\, inst|inst3|z_flag~2, TopLevel, 1
instance = comp, \inst|inst3|z_flag\, inst|inst3|z_flag, TopLevel, 1
instance = comp, \inst|inst1|Selector0~0\, inst|inst1|Selector0~0, TopLevel, 1
instance = comp, \inst|inst1|Selector0~1\, inst|inst1|Selector0~1, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[7]\, inst|program_counter|tempAddress[7], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_Rx[0]~feeder\, inst|instruction_r|t_Rx[0]~feeder, TopLevel, 1
instance = comp, \inst|instruction_r|t_Rx[0]\, inst|instruction_r|t_Rx[0], TopLevel, 1
instance = comp, \inst|inst5|Mux24~2\, inst|inst5|Mux24~2, TopLevel, 1
instance = comp, \inst|inst5|Mux24~0\, inst|inst5|Mux24~0, TopLevel, 1
instance = comp, \inst|inst5|Mux24~3\, inst|inst5|Mux24~3, TopLevel, 1
instance = comp, \inst|inst5|Mux24~1\, inst|inst5|Mux24~1, TopLevel, 1
instance = comp, \inst|inst5|Mux24~4\, inst|inst5|Mux24~4, TopLevel, 1
instance = comp, \inst|op1|reg_out~16\, inst|op1|reg_out~16, TopLevel, 1
instance = comp, \inst|op1|reg_out[7]\, inst|op1|reg_out[7], TopLevel, 1
instance = comp, \inst|inst2|output_signal[7]~7\, inst|inst2|output_signal[7]~7, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[7]~DUPLICATE\, inst|program_counter|tempAddress[7]~DUPLICATE, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[5]\, inst|program_counter|tempAddress[5], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_OP[5]~feeder\, inst|instruction_r|t_OP[5]~feeder, TopLevel, 1
instance = comp, \inst|instruction_r|t_OP[5]\, inst|instruction_r|t_OP[5], TopLevel, 1
instance = comp, \inst|inst1|ld_r~0\, inst|inst1|ld_r~0, TopLevel, 1
instance = comp, \inst|inst1|Mux9~0\, inst|inst1|Mux9~0, TopLevel, 1
instance = comp, \inst|inst1|Mux14~1\, inst|inst1|Mux14~1, TopLevel, 1
instance = comp, \inst|inst5|Mux9~2\, inst|inst5|Mux9~2, TopLevel, 1
instance = comp, \SW[6]~input\, SW[6]~input, TopLevel, 1
instance = comp, \inst|inst9|sip_r[6]\, inst|inst9|sip_r[6], TopLevel, 1
instance = comp, \inst|inst5|Mux9~1\, inst|inst5|Mux9~1, TopLevel, 1
instance = comp, \inst|inst5|Mux9~3\, inst|inst5|Mux9~3, TopLevel, 1
instance = comp, \inst|inst5|regs[10][6]\, inst|inst5|regs[10][6], TopLevel, 1
instance = comp, \inst|inst5|regs[8][6]\, inst|inst5|regs[8][6], TopLevel, 1
instance = comp, \inst|inst5|regs[11][6]\, inst|inst5|regs[11][6], TopLevel, 1
instance = comp, \inst|inst5|regs[9][6]~feeder\, inst|inst5|regs[9][6]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[9][6]\, inst|inst5|regs[9][6], TopLevel, 1
instance = comp, \inst|inst5|Mux41~2\, inst|inst5|Mux41~2, TopLevel, 1
instance = comp, \inst|inst5|regs[13][6]\, inst|inst5|regs[13][6], TopLevel, 1
instance = comp, \inst|inst5|regs[15][6]\, inst|inst5|regs[15][6], TopLevel, 1
instance = comp, \inst|inst5|regs[12][6]\, inst|inst5|regs[12][6], TopLevel, 1
instance = comp, \inst|inst5|regs[14][6]\, inst|inst5|regs[14][6], TopLevel, 1
instance = comp, \inst|inst5|Mux41~3\, inst|inst5|Mux41~3, TopLevel, 1
instance = comp, \inst|inst5|regs[2][6]~feeder\, inst|inst5|regs[2][6]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[2][6]\, inst|inst5|regs[2][6], TopLevel, 1
instance = comp, \inst|inst5|regs[0][6]\, inst|inst5|regs[0][6], TopLevel, 1
instance = comp, \inst|inst5|regs[1][6]\, inst|inst5|regs[1][6], TopLevel, 1
instance = comp, \inst|inst5|regs[3][6]~feeder\, inst|inst5|regs[3][6]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[3][6]\, inst|inst5|regs[3][6], TopLevel, 1
instance = comp, \inst|inst5|Mux41~0\, inst|inst5|Mux41~0, TopLevel, 1
instance = comp, \inst|inst5|regs[4][6]\, inst|inst5|regs[4][6], TopLevel, 1
instance = comp, \inst|inst5|regs[6][6]~feeder\, inst|inst5|regs[6][6]~feeder, TopLevel, 1
instance = comp, \inst|inst5|regs[6][6]\, inst|inst5|regs[6][6], TopLevel, 1
instance = comp, \inst|inst5|regs[7][6]\, inst|inst5|regs[7][6], TopLevel, 1
instance = comp, \inst|inst5|regs[5][6]\, inst|inst5|regs[5][6], TopLevel, 1
instance = comp, \inst|inst5|Mux41~1\, inst|inst5|Mux41~1, TopLevel, 1
instance = comp, \inst|inst5|Mux41~4\, inst|inst5|Mux41~4, TopLevel, 1
instance = comp, \inst|op1|reg_out~1\, inst|op1|reg_out~1, TopLevel, 1
instance = comp, \inst|op1|reg_out[6]\, inst|op1|reg_out[6], TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[6]\, inst|program_counter|tempIncr[6], TopLevel, 1
instance = comp, \inst|inst2|output_signal[6]~0\, inst|inst2|output_signal[6]~0, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[6]~DUPLICATE\, inst|program_counter|tempAddress[6]~DUPLICATE, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_Rz[2]\, inst|instruction_r|t_Rz[2], TopLevel, 1
instance = comp, \inst|inst5|Mux42~1\, inst|inst5|Mux42~1, TopLevel, 1
instance = comp, \inst|inst5|Mux42~2\, inst|inst5|Mux42~2, TopLevel, 1
instance = comp, \inst|inst5|Mux42~3\, inst|inst5|Mux42~3, TopLevel, 1
instance = comp, \inst|inst5|Mux42~0\, inst|inst5|Mux42~0, TopLevel, 1
instance = comp, \inst|inst5|Mux42~4\, inst|inst5|Mux42~4, TopLevel, 1
instance = comp, \inst|op1|reg_out~4\, inst|op1|reg_out~4, TopLevel, 1
instance = comp, \inst|op1|reg_out[5]\, inst|op1|reg_out[5], TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[5]\, inst|program_counter|tempIncr[5], TopLevel, 1
instance = comp, \inst|inst2|output_signal[5]~6\, inst|inst2|output_signal[5]~6, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[5]~feeder\, inst|program_counter|tempAddress[5]~feeder, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[5]~DUPLICATE\, inst|program_counter|tempAddress[5]~DUPLICATE, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_OP[3]~feeder\, inst|instruction_r|t_OP[3]~feeder, TopLevel, 1
instance = comp, \inst|instruction_r|t_OP[3]\, inst|instruction_r|t_OP[3], TopLevel, 1
instance = comp, \inst|inst1|Equal13~0\, inst|inst1|Equal13~0, TopLevel, 1
instance = comp, \inst|inst1|Mux10~0\, inst|inst1|Mux10~0, TopLevel, 1
instance = comp, \inst|inst5|Mux10~0\, inst|inst5|Mux10~0, TopLevel, 1
instance = comp, \SW[4]~input\, SW[4]~input, TopLevel, 1
instance = comp, \inst|inst9|sip_r[4]\, inst|inst9|sip_r[4], TopLevel, 1
instance = comp, \inst|inst5|Mux11~0\, inst|inst5|Mux11~0, TopLevel, 1
instance = comp, \inst|inst5|Mux11~1\, inst|inst5|Mux11~1, TopLevel, 1
instance = comp, \inst|inst5|regs[5][4]\, inst|inst5|regs[5][4], TopLevel, 1
instance = comp, \inst|inst5|Mux27~1\, inst|inst5|Mux27~1, TopLevel, 1
instance = comp, \inst|inst5|Mux27~2\, inst|inst5|Mux27~2, TopLevel, 1
instance = comp, \inst|inst5|Mux27~0\, inst|inst5|Mux27~0, TopLevel, 1
instance = comp, \inst|inst5|Mux27~3\, inst|inst5|Mux27~3, TopLevel, 1
instance = comp, \inst|inst5|Mux27~4\, inst|inst5|Mux27~4, TopLevel, 1
instance = comp, \inst|op1|reg_out~5\, inst|op1|reg_out~5, TopLevel, 1
instance = comp, \inst|op1|reg_out[4]\, inst|op1|reg_out[4], TopLevel, 1
instance = comp, \inst|inst2|output_signal[4]~5\, inst|inst2|output_signal[4]~5, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[4]~feeder\, inst|program_counter|tempAddress[4]~feeder, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[4]\, inst|program_counter|tempAddress[4], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_Rz[3]\, inst|instruction_r|t_Rz[3], TopLevel, 1
instance = comp, \inst|inst5|Mux44~2\, inst|inst5|Mux44~2, TopLevel, 1
instance = comp, \inst|inst5|Mux44~1\, inst|inst5|Mux44~1, TopLevel, 1
instance = comp, \inst|inst5|Mux44~3\, inst|inst5|Mux44~3, TopLevel, 1
instance = comp, \inst|inst5|Mux44~0\, inst|inst5|Mux44~0, TopLevel, 1
instance = comp, \inst|inst5|Mux44~4\, inst|inst5|Mux44~4, TopLevel, 1
instance = comp, \inst|op1|reg_out~6\, inst|op1|reg_out~6, TopLevel, 1
instance = comp, \inst|op1|reg_out[3]\, inst|op1|reg_out[3], TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[3]\, inst|program_counter|tempIncr[3], TopLevel, 1
instance = comp, \inst|inst2|output_signal[3]~4\, inst|inst2|output_signal[3]~4, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[3]\, inst|program_counter|tempAddress[3], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_OP[1]~feeder\, inst|instruction_r|t_OP[1]~feeder, TopLevel, 1
instance = comp, \inst|instruction_r|t_OP[1]\, inst|instruction_r|t_OP[1], TopLevel, 1
instance = comp, \inst|inst1|Selector4~0\, inst|inst1|Selector4~0, TopLevel, 1
instance = comp, \inst|inst1|Mux13~1\, inst|inst1|Mux13~1, TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[2]\, inst|program_counter|tempIncr[2], TopLevel, 1
instance = comp, \inst|inst2|output_signal[2]~3\, inst|inst2|output_signal[2]~3, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[2]~feeder\, inst|program_counter|tempAddress[2]~feeder, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[2]\, inst|program_counter|tempAddress[2], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44\, inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_OP[4]\, inst|instruction_r|t_OP[4], TopLevel, 1
instance = comp, \inst|inst1|Equal10~0\, inst|inst1|Equal10~0, TopLevel, 1
instance = comp, \inst|inst1|Mux10~1\, inst|inst1|Mux10~1, TopLevel, 1
instance = comp, \inst|inst5|Mux9~0\, inst|inst5|Mux9~0, TopLevel, 1
instance = comp, \SW[1]~input\, SW[1]~input, TopLevel, 1
instance = comp, \inst|inst9|sip_r[1]\, inst|inst9|sip_r[1], TopLevel, 1
instance = comp, \inst|inst5|Mux14~0\, inst|inst5|Mux14~0, TopLevel, 1
instance = comp, \inst|inst5|Mux14~1\, inst|inst5|Mux14~1, TopLevel, 1
instance = comp, \inst|inst5|regs[0][1]\, inst|inst5|regs[0][1], TopLevel, 1
instance = comp, \inst|inst5|Mux46~0\, inst|inst5|Mux46~0, TopLevel, 1
instance = comp, \inst|inst5|Mux46~1\, inst|inst5|Mux46~1, TopLevel, 1
instance = comp, \inst|inst5|Mux46~2\, inst|inst5|Mux46~2, TopLevel, 1
instance = comp, \inst|inst5|Mux46~3\, inst|inst5|Mux46~3, TopLevel, 1
instance = comp, \inst|inst5|Mux46~4\, inst|inst5|Mux46~4, TopLevel, 1
instance = comp, \inst|op1|reg_out~8\, inst|op1|reg_out~8, TopLevel, 1
instance = comp, \inst|op1|reg_out[1]\, inst|op1|reg_out[1], TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[1]\, inst|program_counter|tempIncr[1], TopLevel, 1
instance = comp, \inst|inst2|output_signal[1]~2\, inst|inst2|output_signal[1]~2, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[1]~feeder\, inst|program_counter|tempAddress[1]~feeder, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[1]\, inst|program_counter|tempAddress[1], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_OP[0]~feeder\, inst|instruction_r|t_OP[0]~feeder, TopLevel, 1
instance = comp, \inst|instruction_r|t_OP[0]\, inst|instruction_r|t_OP[0], TopLevel, 1
instance = comp, \inst|inst1|Equal2~0\, inst|inst1|Equal2~0, TopLevel, 1
instance = comp, \inst|inst1|Mux4~0\, inst|inst1|Mux4~0, TopLevel, 1
instance = comp, \inst|inst1|alu_op1_sel[0]~0\, inst|inst1|alu_op1_sel[0]~0, TopLevel, 1
instance = comp, \inst|op1|reg_out~9\, inst|op1|reg_out~9, TopLevel, 1
instance = comp, \inst|op1|reg_out[0]\, inst|op1|reg_out[0], TopLevel, 1
instance = comp, \inst|inst2|output_signal[0]~1\, inst|inst2|output_signal[0]~1, TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[0]\, inst|program_counter|tempIncr[0], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_Am[1]\, inst|instruction_r|t_Am[1], TopLevel, 1
instance = comp, \inst|inst1|alu_op1_sel[1]~1\, inst|inst1|alu_op1_sel[1]~1, TopLevel, 1
instance = comp, \inst|inst1|alu_op1_sel[1]~2\, inst|inst1|alu_op1_sel[1]~2, TopLevel, 1
instance = comp, \inst|op1|reg_out~10\, inst|op1|reg_out~10, TopLevel, 1
instance = comp, \inst|op1|reg_out[13]\, inst|op1|reg_out[13], TopLevel, 1
instance = comp, \inst|inst2|output_signal[13]~14\, inst|inst2|output_signal[13]~14, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[13]\, inst|program_counter|tempAddress[13], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_Operand[14]\, inst|instruction_r|t_Operand[14], TopLevel, 1
instance = comp, \inst|inst5|Mux1~0\, inst|inst5|Mux1~0, TopLevel, 1
instance = comp, \inst|inst5|regs[6][14]\, inst|inst5|regs[6][14], TopLevel, 1
instance = comp, \inst|inst5|Mux33~2\, inst|inst5|Mux33~2, TopLevel, 1
instance = comp, \inst|inst5|Mux33~0\, inst|inst5|Mux33~0, TopLevel, 1
instance = comp, \inst|inst5|Mux33~1\, inst|inst5|Mux33~1, TopLevel, 1
instance = comp, \inst|inst5|Mux33~3\, inst|inst5|Mux33~3, TopLevel, 1
instance = comp, \inst|inst5|Mux33~4\, inst|inst5|Mux33~4, TopLevel, 1
instance = comp, \inst|op1|reg_out~18\, inst|op1|reg_out~18, TopLevel, 1
instance = comp, \inst|op1|reg_out[14]\, inst|op1|reg_out[14], TopLevel, 1
instance = comp, \inst|inst2|output_signal[14]~12\, inst|inst2|output_signal[14]~12, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[14]\, inst|program_counter|tempAddress[14], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder\, inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE\, inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_OP[2]~feeder\, inst|instruction_r|t_OP[2]~feeder, TopLevel, 1
instance = comp, \inst|instruction_r|t_OP[2]~DUPLICATE\, inst|instruction_r|t_OP[2]~DUPLICATE, TopLevel, 1
instance = comp, \inst|inst1|Mux13~0\, inst|inst1|Mux13~0, TopLevel, 1
instance = comp, \inst|program_counter|tempIncr[12]\, inst|program_counter|tempIncr[12], TopLevel, 1
instance = comp, \inst|inst2|output_signal[12]~13\, inst|inst2|output_signal[12]~13, TopLevel, 1
instance = comp, \inst|program_counter|tempAddress[12]\, inst|program_counter|tempAddress[12], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder\, inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[0]\, inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[0], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]\, inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2], TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1, TopLevel, 1
instance = comp, \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2\, inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2, TopLevel, 1
instance = comp, \inst|instruction_r|t_Rx[3]~DUPLICATE\, inst|instruction_r|t_Rx[3]~DUPLICATE, TopLevel, 1
instance = comp, \inst|inst5|Mux25~1\, inst|inst5|Mux25~1, TopLevel, 1
instance = comp, \inst|inst5|Mux25~0\, inst|inst5|Mux25~0, TopLevel, 1
instance = comp, \inst|inst5|Mux25~2\, inst|inst5|Mux25~2, TopLevel, 1
instance = comp, \inst|inst5|Mux25~3\, inst|inst5|Mux25~3, TopLevel, 1
instance = comp, \inst|inst5|Mux25~4\, inst|inst5|Mux25~4, TopLevel, 1
instance = comp, \inst|inst9|dpcr[6]~feeder\, inst|inst9|dpcr[6]~feeder, TopLevel, 1
instance = comp, \inst|inst1|Equal8~0\, inst|inst1|Equal8~0, TopLevel, 1
instance = comp, \inst|inst1|dpcr_lsb_sel~0\, inst|inst1|dpcr_lsb_sel~0, TopLevel, 1
instance = comp, \inst|inst1|dpcr_lsb_sel~1\, inst|inst1|dpcr_lsb_sel~1, TopLevel, 1
instance = comp, \inst|inst9|dpcr[6]\, inst|inst9|dpcr[6], TopLevel, 1
instance = comp, \inst|inst9|dpcr[5]~feeder\, inst|inst9|dpcr[5]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[5]\, inst|inst9|dpcr[5], TopLevel, 1
instance = comp, \inst|inst9|dpcr[4]~feeder\, inst|inst9|dpcr[4]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[4]\, inst|inst9|dpcr[4], TopLevel, 1
instance = comp, \inst|inst9|dpcr[3]~feeder\, inst|inst9|dpcr[3]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[3]\, inst|inst9|dpcr[3], TopLevel, 1
instance = comp, \inst|inst9|dpcr[2]~feeder\, inst|inst9|dpcr[2]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[2]\, inst|inst9|dpcr[2], TopLevel, 1
instance = comp, \inst|inst9|dpcr[1]~feeder\, inst|inst9|dpcr[1]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[1]\, inst|inst9|dpcr[1], TopLevel, 1
instance = comp, \inst|inst9|dpcr[0]~feeder\, inst|inst9|dpcr[0]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[0]\, inst|inst9|dpcr[0], TopLevel, 1
instance = comp, \inst|inst9|dpcr[13]~feeder\, inst|inst9|dpcr[13]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[13]\, inst|inst9|dpcr[13], TopLevel, 1
instance = comp, \inst|inst9|dpcr[12]~feeder\, inst|inst9|dpcr[12]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[12]\, inst|inst9|dpcr[12], TopLevel, 1
instance = comp, \inst|inst9|dpcr[11]~feeder\, inst|inst9|dpcr[11]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[11]\, inst|inst9|dpcr[11], TopLevel, 1
instance = comp, \inst|inst9|dpcr[10]~feeder\, inst|inst9|dpcr[10]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[10]\, inst|inst9|dpcr[10], TopLevel, 1
instance = comp, \inst|inst9|dpcr[9]~feeder\, inst|inst9|dpcr[9]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[9]\, inst|inst9|dpcr[9], TopLevel, 1
instance = comp, \inst|inst9|dpcr[8]~feeder\, inst|inst9|dpcr[8]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[8]\, inst|inst9|dpcr[8], TopLevel, 1
instance = comp, \inst|inst9|dpcr[7]~feeder\, inst|inst9|dpcr[7]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[7]\, inst|inst9|dpcr[7], TopLevel, 1
instance = comp, \inst|inst9|dpcr[20]~feeder\, inst|inst9|dpcr[20]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[20]\, inst|inst9|dpcr[20], TopLevel, 1
instance = comp, \inst|inst9|dpcr[19]~feeder\, inst|inst9|dpcr[19]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[19]\, inst|inst9|dpcr[19], TopLevel, 1
instance = comp, \inst|inst9|dpcr[18]~feeder\, inst|inst9|dpcr[18]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[18]\, inst|inst9|dpcr[18], TopLevel, 1
instance = comp, \inst|inst9|dpcr[17]~feeder\, inst|inst9|dpcr[17]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[17]\, inst|inst9|dpcr[17], TopLevel, 1
instance = comp, \inst|inst9|dpcr[16]~feeder\, inst|inst9|dpcr[16]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[16]\, inst|inst9|dpcr[16], TopLevel, 1
instance = comp, \inst|inst9|dpcr[15]~feeder\, inst|inst9|dpcr[15]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[15]\, inst|inst9|dpcr[15], TopLevel, 1
instance = comp, \inst|inst9|dpcr[14]~feeder\, inst|inst9|dpcr[14]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[14]\, inst|inst9|dpcr[14], TopLevel, 1
instance = comp, \inst|inst9|dpcr[27]~feeder\, inst|inst9|dpcr[27]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[27]\, inst|inst9|dpcr[27], TopLevel, 1
instance = comp, \inst|inst9|dpcr[26]~feeder\, inst|inst9|dpcr[26]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[26]\, inst|inst9|dpcr[26], TopLevel, 1
instance = comp, \inst|inst9|dpcr[25]~feeder\, inst|inst9|dpcr[25]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[25]\, inst|inst9|dpcr[25], TopLevel, 1
instance = comp, \inst|inst9|dpcr[24]~feeder\, inst|inst9|dpcr[24]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[24]\, inst|inst9|dpcr[24], TopLevel, 1
instance = comp, \inst|inst9|dpcr[23]~feeder\, inst|inst9|dpcr[23]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[23]\, inst|inst9|dpcr[23], TopLevel, 1
instance = comp, \inst|inst9|dpcr[22]~feeder\, inst|inst9|dpcr[22]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[22]\, inst|inst9|dpcr[22], TopLevel, 1
instance = comp, \inst|inst9|dpcr[21]~feeder\, inst|inst9|dpcr[21]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[21]\, inst|inst9|dpcr[21], TopLevel, 1
instance = comp, \inst|inst9|dpcr[31]~feeder\, inst|inst9|dpcr[31]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[31]\, inst|inst9|dpcr[31], TopLevel, 1
instance = comp, \inst|inst9|dpcr[30]~feeder\, inst|inst9|dpcr[30]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[30]\, inst|inst9|dpcr[30], TopLevel, 1
instance = comp, \inst|inst9|dpcr[29]~feeder\, inst|inst9|dpcr[29]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[29]\, inst|inst9|dpcr[29], TopLevel, 1
instance = comp, \inst|inst9|dpcr[28]~feeder\, inst|inst9|dpcr[28]~feeder, TopLevel, 1
instance = comp, \inst|inst9|dpcr[28]\, inst|inst9|dpcr[28], TopLevel, 1
instance = comp, \inst|op1|reg_out[4]~0\, inst|op1|reg_out[4]~0, TopLevel, 1
instance = comp, \inst|inst1|sop_wr~0\, inst|inst1|sop_wr~0, TopLevel, 1
instance = comp, \inst|inst9|sop[9]\, inst|inst9|sop[9], TopLevel, 1
instance = comp, \inst|inst9|sop[8]~feeder\, inst|inst9|sop[8]~feeder, TopLevel, 1
instance = comp, \inst|inst9|sop[8]\, inst|inst9|sop[8], TopLevel, 1
instance = comp, \inst|inst9|sop[7]\, inst|inst9|sop[7], TopLevel, 1
instance = comp, \inst|inst9|sop[6]\, inst|inst9|sop[6], TopLevel, 1
instance = comp, \inst|inst9|sop[5]\, inst|inst9|sop[5], TopLevel, 1
instance = comp, \inst|inst9|sop[4]~feeder\, inst|inst9|sop[4]~feeder, TopLevel, 1
instance = comp, \inst|inst9|sop[4]\, inst|inst9|sop[4], TopLevel, 1
instance = comp, \inst|inst9|sop[3]\, inst|inst9|sop[3], TopLevel, 1
instance = comp, \inst|inst9|sop[2]~feeder\, inst|inst9|sop[2]~feeder, TopLevel, 1
instance = comp, \inst|inst9|sop[2]\, inst|inst9|sop[2], TopLevel, 1
instance = comp, \inst|inst9|sop[1]~feeder\, inst|inst9|sop[1]~feeder, TopLevel, 1
instance = comp, \inst|inst9|sop[1]\, inst|inst9|sop[1], TopLevel, 1
instance = comp, \inst|inst9|sop[0]~feeder\, inst|inst9|sop[0]~feeder, TopLevel, 1
instance = comp, \inst|inst9|sop[0]\, inst|inst9|sop[0], TopLevel, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, TopLevel, 1
