INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/nano_sc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nano_sc_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sources_1/imports/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.srcs/sim_1/new/pc_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jade/Downloads/lab05_12/lab05/lab05.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
