{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685550485377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685550485378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 18:28:05 2023 " "Processing started: Wed May 31 18:28:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685550485378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685550485378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc -c ProcesadorBase --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c ProcesadorBase --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685550485378 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1685550486676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "ficheros/unidad_control.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/unidad_control.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550487990 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "ficheros/unidad_control.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/unidad_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550487990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550487990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "ficheros/regfile.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/regfile.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550487999 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "ficheros/regfile.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550487999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550487999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcesadorBase-Structure " "Found design unit 1: ProcesadorBase-Structure" {  } { { "ficheros/proc.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/proc.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488009 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcesadorBase " "Found entity 1: ProcesadorBase" {  } { { "ficheros/proc.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "ficheros/multi.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/multi.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488016 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "ficheros/multi.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "ficheros/datapath.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/datapath.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488024 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "ficheros/datapath.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "ficheros/control_l.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/control_l.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488036 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "ficheros/control_l.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/control_l.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "ficheros/alu.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488045 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ficheros/alu.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/memorycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "ficheros/MemoryController.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/MemoryController.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488054 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "ficheros/MemoryController.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/MemoryController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "ficheros/sisa.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/sisa.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488067 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "ficheros/sisa.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "ficheros/SRAMController.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488077 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "ficheros/SRAMController.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/SRAMController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driversegmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driversegmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driverSegmentos-Structure " "Found design unit 1: driverSegmentos-Structure" {  } { { "driverSegmentos.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/driverSegmentos.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488084 ""} { "Info" "ISGN_ENTITY_NAME" "1 driverSegmentos " "Found entity 1: driverSegmentos" {  } { { "driverSegmentos.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/driverSegmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver7segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driver7segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver7Segmentos-Structure " "Found design unit 1: driver7Segmentos-Structure" {  } { { "driver7Segmentos.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/driver7Segmentos.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488092 ""} { "Info" "ISGN_ENTITY_NAME" "1 driver7Segmentos " "Found entity 1: driver7Segmentos" {  } { { "driver7Segmentos.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/driver7Segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/func_ayuda_control_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ficheros/func_ayuda_control_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 func_ayuda_control_pkg " "Found design unit 1: func_ayuda_control_pkg" {  } { { "ficheros/func_ayuda_control_pkg.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/func_ayuda_control_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488101 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 func_ayuda_control_pkg-body " "Found design unit 2: func_ayuda_control_pkg-body" {  } { { "ficheros/func_ayuda_control_pkg.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/func_ayuda_control_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/const_alu.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ficheros/const_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_alu " "Found design unit 1: const_alu" {  } { { "ficheros/const_alu.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/const_alu.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladores_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladores_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladores_IO-Structure " "Found design unit 1: controladores_IO-Structure" {  } { { "controladores_IO.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/controladores_IO.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488117 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladores_IO " "Found entity 1: controladores_IO" {  } { { "controladores_IO.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/controladores_IO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_controller-Behavioral " "Found design unit 1: keyboard_controller-Behavioral" {  } { { "keyboard_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/keyboard_controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488126 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_controller " "Found entity 1: keyboard_controller" {  } { { "keyboard_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/keyboard_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_interface-trans " "Found design unit 1: ps2_keyboard_interface-trans" {  } { { "ps2_keyboard.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ps2_keyboard.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488135 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_interface " "Found entity 1: ps2_keyboard_interface" {  } { { "ps2_keyboard.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ps2_keyboard.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga1/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga1/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-vga_controller_rtl " "Found design unit 1: vga_controller-vga_controller_rtl" {  } { { "Controlador_VGA1/vga_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/Controlador_VGA1/vga_controller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488146 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Controlador_VGA1/vga_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/Controlador_VGA1/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga1/vga_font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga1/vga_font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_font_rom-vga_font_rom_arch " "Found design unit 1: vga_font_rom-vga_font_rom_arch" {  } { { "Controlador_VGA1/vga_font_rom.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/Controlador_VGA1/vga_font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488163 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_font_rom " "Found entity 1: vga_font_rom" {  } { { "Controlador_VGA1/vga_font_rom.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/Controlador_VGA1/vga_font_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga1/vga_ram_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga1/vga_ram_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_ram_dual-vga_ram_dual_arch " "Found design unit 1: vga_ram_dual-vga_ram_dual_arch" {  } { { "Controlador_VGA1/vga_ram_dual.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/Controlador_VGA1/vga_ram_dual.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488173 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_ram_dual " "Found entity 1: vga_ram_dual" {  } { { "Controlador_VGA1/vga_ram_dual.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/Controlador_VGA1/vga_ram_dual.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga1/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga1/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_sync_arch " "Found design unit 1: vga_sync-vga_sync_arch" {  } { { "Controlador_VGA1/vga_sync.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/Controlador_VGA1/vga_sync.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488181 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "Controlador_VGA1/vga_sync.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/Controlador_VGA1/vga_sync.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/int_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/int_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_controller-Structure " "Found design unit 1: int_controller-Structure" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488191 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_controller " "Found entity 1: int_controller" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/controlador_interrupciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/controlador_interrupciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_interrupciones-Structure " "Found design unit 1: controlador_interrupciones-Structure" {  } { { "ficheros/controlador_interrupciones.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/controlador_interrupciones.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488199 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_interrupciones " "Found entity 1: controlador_interrupciones" {  } { { "ficheros/controlador_interrupciones.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/controlador_interrupciones.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/timmer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/timmer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timmer-Structure " "Found design unit 1: Timmer-Structure" {  } { { "ficheros/timmer.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/timmer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488207 ""} { "Info" "ISGN_ENTITY_NAME" "1 timmer " "Found entity 1: timmer" {  } { { "ficheros/timmer.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/timmer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ficheros/exception_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ficheros/exception_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exception_controller-Structure " "Found design unit 1: exception_controller-Structure" {  } { { "ficheros/exception_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/exception_controller.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488215 ""} { "Info" "ISGN_ENTITY_NAME" "1 exception_controller " "Found entity 1: exception_controller" {  } { { "ficheros/exception_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/exception_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550488215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550488215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sisa " "Elaborating entity \"sisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685550491715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcesadorBase ProcesadorBase:proc0 " "Elaborating entity \"ProcesadorBase\" for hierarchy \"ProcesadorBase:proc0\"" {  } { { "ficheros/sisa.vhd" "proc0" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/sisa.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550491800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control ProcesadorBase:proc0\|unidad_control:cu0 " "Elaborating entity \"unidad_control\" for hierarchy \"ProcesadorBase:proc0\|unidad_control:cu0\"" {  } { { "ficheros/proc.vhd" "cu0" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/proc.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550491825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l ProcesadorBase:proc0\|unidad_control:cu0\|control_l:clogic0 " "Elaborating entity \"control_l\" for hierarchy \"ProcesadorBase:proc0\|unidad_control:cu0\|control_l:clogic0\"" {  } { { "ficheros/unidad_control.vhd" "clogic0" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/unidad_control.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550491856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi ProcesadorBase:proc0\|unidad_control:cu0\|multi:ge " "Elaborating entity \"multi\" for hierarchy \"ProcesadorBase:proc0\|unidad_control:cu0\|multi:ge\"" {  } { { "ficheros/unidad_control.vhd" "ge" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/unidad_control.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550491898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath ProcesadorBase:proc0\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"ProcesadorBase:proc0\|datapath:d0\"" {  } { { "ficheros/proc.vhd" "d0" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/proc.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550491909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ProcesadorBase:proc0\|datapath:d0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"ProcesadorBase:proc0\|datapath:d0\|alu:alu0\"" {  } { { "ficheros/datapath.vhd" "alu0" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/datapath.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550491939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile ProcesadorBase:proc0\|datapath:d0\|regfile:reg0 " "Elaborating entity \"regfile\" for hierarchy \"ProcesadorBase:proc0\|datapath:d0\|regfile:reg0\"" {  } { { "ficheros/datapath.vhd" "reg0" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/datapath.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550491966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exception_controller ProcesadorBase:proc0\|exception_controller:e0 " "Elaborating entity \"exception_controller\" for hierarchy \"ProcesadorBase:proc0\|exception_controller:e0\"" {  } { { "ficheros/proc.vhd" "e0" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/proc.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:memory0 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:memory0\"" {  } { { "ficheros/sisa.vhd" "memory0" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/sisa.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MemoryController:memory0\|SRAMController:sram_controller " "Elaborating entity \"SRAMController\" for hierarchy \"MemoryController:memory0\|SRAMController:sram_controller\"" {  } { { "ficheros/MemoryController.vhd" "sram_controller" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/MemoryController.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladores_IO controladores_IO:controladosIO " "Elaborating entity \"controladores_IO\" for hierarchy \"controladores_IO:controladosIO\"" {  } { { "ficheros/sisa.vhd" "controladosIO" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/sisa.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492094 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_io controladores_IO.vhd(107) " "VHDL Process Statement warning at controladores_IO.vhd(107): signal \"addr_io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladores_IO.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/controladores_IO.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685550492098 "|sisa|controladores_IO:controladosIO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_interrupciones controladores_IO:controladosIO\|controlador_interrupciones:prio_int_controller " "Elaborating entity \"controlador_interrupciones\" for hierarchy \"controladores_IO:controladosIO\|controlador_interrupciones:prio_int_controller\"" {  } { { "controladores_IO.vhd" "prio_int_controller" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/controladores_IO.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492218 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_id controlador_interrupciones.vhd(54) " "VHDL Process Statement warning at controlador_interrupciones.vhd(54): signal \"mem_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ficheros/controlador_interrupciones.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/controlador_interrupciones.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685550492219 "|sisa|controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_id controlador_interrupciones.vhd(56) " "VHDL Process Statement warning at controlador_interrupciones.vhd(56): signal \"mem_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ficheros/controlador_interrupciones.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/controlador_interrupciones.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685550492219 "|sisa|controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_id controlador_interrupciones.vhd(58) " "VHDL Process Statement warning at controlador_interrupciones.vhd(58): signal \"mem_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ficheros/controlador_interrupciones.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/controlador_interrupciones.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685550492220 "|sisa|controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_id controlador_interrupciones.vhd(60) " "VHDL Process Statement warning at controlador_interrupciones.vhd(60): signal \"mem_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ficheros/controlador_interrupciones.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/controlador_interrupciones.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685550492220 "|sisa|controladores_IO:controladosIO|controlador_interrupciones:prio_int_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_controller controladores_IO:controladosIO\|int_controller:int_pulsadores " "Elaborating entity \"int_controller\" for hierarchy \"controladores_IO:controladosIO\|int_controller:int_pulsadores\"" {  } { { "controladores_IO.vhd" "int_pulsadores" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/controladores_IO.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492237 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estat int_controller.vhd(39) " "VHDL Process Statement warning at int_controller.vhd(39): signal \"estat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685550492239 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intr int_controller.vhd(27) " "VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable \"intr\", which holds its previous value in one or more paths through the process" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685550492241 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estat int_controller.vhd(27) " "VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable \"estat\", which holds its previous value in one or more paths through the process" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685550492241 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_values int_controller.vhd(27) " "VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable \"mem_values\", which holds its previous value in one or more paths through the process" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685550492241 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[0\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[0\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492244 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[1\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[1\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492244 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[2\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[2\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492244 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[3\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[3\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492244 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estat int_controller.vhd(27) " "Inferred latch for \"estat\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492245 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intr int_controller.vhd(27) " "Inferred latch for \"intr\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492245 "|sisa|controladores_IO:controladosIO|int_controller:int_pulsadores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_controller controladores_IO:controladosIO\|int_controller:int_interruptores " "Elaborating entity \"int_controller\" for hierarchy \"controladores_IO:controladosIO\|int_controller:int_interruptores\"" {  } { { "controladores_IO.vhd" "int_interruptores" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/controladores_IO.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492263 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estat int_controller.vhd(39) " "VHDL Process Statement warning at int_controller.vhd(39): signal \"estat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685550492263 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intr int_controller.vhd(27) " "VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable \"intr\", which holds its previous value in one or more paths through the process" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685550492264 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estat int_controller.vhd(27) " "VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable \"estat\", which holds its previous value in one or more paths through the process" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685550492264 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_values int_controller.vhd(27) " "VHDL Process Statement warning at int_controller.vhd(27): inferring latch(es) for signal or variable \"mem_values\", which holds its previous value in one or more paths through the process" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685550492264 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[0\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[0\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492265 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[1\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[1\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492265 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[2\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[2\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492265 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[3\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[3\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492265 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[4\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[4\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492266 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[5\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[5\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492266 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[6\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[6\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492266 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_values\[7\] int_controller.vhd(27) " "Inferred latch for \"mem_values\[7\]\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492266 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estat int_controller.vhd(27) " "Inferred latch for \"estat\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492266 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intr int_controller.vhd(27) " "Inferred latch for \"intr\" at int_controller.vhd(27)" {  } { { "ficheros/int_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/int_controller.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492266 "|sisa|controladores_IO:controladosIO|int_controller:int_interruptores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timmer controladores_IO:controladosIO\|timmer:int_timmer " "Elaborating entity \"timmer\" for hierarchy \"controladores_IO:controladosIO\|timmer:int_timmer\"" {  } { { "controladores_IO.vhd" "int_timmer" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/controladores_IO.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492280 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intr timmer.vhd(24) " "VHDL Process Statement warning at timmer.vhd(24): inferring latch(es) for signal or variable \"intr\", which holds its previous value in one or more paths through the process" {  } { { "ficheros/timmer.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/timmer.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685550492280 "|sisa|controladores_IO:controladosIO|timmer:int_timmer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intr timmer.vhd(24) " "Inferred latch for \"intr\" at timmer.vhd(24)" {  } { { "ficheros/timmer.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/timmer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492283 "|sisa|controladores_IO:controladosIO|timmer:int_timmer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_controller controladores_IO:controladosIO\|keyboard_controller:controladorKeyboard " "Elaborating entity \"keyboard_controller\" for hierarchy \"controladores_IO:controladosIO\|keyboard_controller:controladorKeyboard\"" {  } { { "controladores_IO.vhd" "controladorKeyboard" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/controladores_IO.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492298 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_extended keyboard_controller.vhd(41) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(41): object \"rx_extended\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/keyboard_controller.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685550492299 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_write_ack_o keyboard_controller.vhd(46) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(46): object \"tx_write_ack_o\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/keyboard_controller.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685550492299 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_error_no_keyboard_ack keyboard_controller.vhd(47) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(47): object \"tx_error_no_keyboard_ack\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/keyboard_controller.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685550492299 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_scan_code keyboard_controller.vhd(49) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(49): object \"rx_scan_code\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/keyboard_controller.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685550492299 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_data_ready keyboard_controller.vhd(102) " "VHDL Process Statement warning at keyboard_controller.vhd(102): signal \"rx_data_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/keyboard_controller.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685550492301 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_released keyboard_controller.vhd(102) " "VHDL Process Statement warning at keyboard_controller.vhd(102): signal \"rx_released\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/keyboard_controller.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685550492301 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_shift_key_on keyboard_controller.vhd(103) " "VHDL Process Statement warning at keyboard_controller.vhd(103): signal \"rx_shift_key_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/keyboard_controller.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685550492302 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_ascii keyboard_controller.vhd(103) " "VHDL Process Statement warning at keyboard_controller.vhd(103): signal \"rx_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/keyboard_controller.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1685550492302 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_available keyboard_controller.vhd(98) " "VHDL Process Statement warning at keyboard_controller.vhd(98): inferring latch(es) for signal or variable \"data_available\", which holds its previous value in one or more paths through the process" {  } { { "keyboard_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/keyboard_controller.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1685550492302 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_available keyboard_controller.vhd(98) " "Inferred latch for \"data_available\" at keyboard_controller.vhd(98)" {  } { { "keyboard_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/keyboard_controller.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1685550492304 "|sisa|controladores_IO:controladosIO|keyboard_controller:controladorKeyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_interface controladores_IO:controladosIO\|keyboard_controller:controladorKeyboard\|ps2_keyboard_interface:k0 " "Elaborating entity \"ps2_keyboard_interface\" for hierarchy \"controladores_IO:controladosIO\|keyboard_controller:controladorKeyboard\|ps2_keyboard_interface:k0\"" {  } { { "keyboard_controller.vhd" "k0" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/keyboard_controller.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:video_controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:video_controller\"" {  } { { "ficheros/sisa.vhd" "video_controller" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/sisa.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492451 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_q2 vga_controller.vhd(89) " "VHDL Signal Declaration warning at vga_controller.vhd(89): used implicit default value for signal \"ram_q2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controlador_VGA1/vga_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/Controlador_VGA1/vga_controller.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1685550492453 "|sisa|vga_controller:video_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_addr2 vga_controller.vhd(90) " "Verilog HDL or VHDL warning at vga_controller.vhd(90): object \"ram_addr2\" assigned a value but never read" {  } { { "Controlador_VGA1/vga_controller.vhd" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/Controlador_VGA1/vga_controller.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685550492453 "|sisa|vga_controller:video_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_controller:video_controller\|vga_sync:u_vga_sync " "Elaborating entity \"vga_sync\" for hierarchy \"vga_controller:video_controller\|vga_sync:u_vga_sync\"" {  } { { "Controlador_VGA1/vga_controller.vhd" "u_vga_sync" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/Controlador_VGA1/vga_controller.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_font_rom vga_controller:video_controller\|vga_font_rom:u_font_rom " "Elaborating entity \"vga_font_rom\" for hierarchy \"vga_controller:video_controller\|vga_font_rom:u_font_rom\"" {  } { { "Controlador_VGA1/vga_controller.vhd" "u_font_rom" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/Controlador_VGA1/vga_controller.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driverSegmentos driverSegmentos:Segments " "Elaborating entity \"driverSegmentos\" for hierarchy \"driverSegmentos:Segments\"" {  } { { "ficheros/sisa.vhd" "Segments" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/ficheros/sisa.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver7Segmentos driverSegmentos:Segments\|driver7Segmentos:h0 " "Elaborating entity \"driver7Segmentos\" for hierarchy \"driverSegmentos:Segments\|driver7Segmentos:h0\"" {  } { { "driverSegmentos.vhd" "h0" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/driverSegmentos.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685550492668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0t14 " "Found entity 1: altsyncram_0t14" {  } { { "db/altsyncram_0t14.tdf" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/db/altsyncram_0t14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550494365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550494365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8hq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8hq1 " "Found entity 1: altsyncram_8hq1" {  } { { "db/altsyncram_8hq1.tdf" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/db/altsyncram_8hq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550494524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550494524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eoc " "Found entity 1: mux_eoc" {  } { { "db/mux_eoc.tdf" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/db/mux_eoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550495008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550495008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550495156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550495156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ndi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ndi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ndi " "Found entity 1: cntr_ndi" {  } { { "db/cntr_ndi.tdf" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/db/cntr_ndi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550495438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550495438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550495554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550495554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v1j " "Found entity 1: cntr_v1j" {  } { { "db/cntr_v1j.tdf" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/db/cntr_v1j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550495783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550495783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/db/cntr_1ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550496029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550496029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550496133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550496133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550496356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550496356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "Z:/Documents/UNIVERSIDAD/PEC/PEC-FIB/Procesador Base - Etapa 7.3/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685550496461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685550496461 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685550496718 ""}
{ "Error" "ESCI_LICENSE_NOT_AVAILABLE" "" "Can't open SignalTap II Logic Analyzer. Verify that the license file exists and is stored in the correct location. If you are using the Quartus II Web Edition software, you must turn on the TalkBack feature to use the SignalTap II Logic Analyzer." {  } {  } 0 265013 "Can't open SignalTap II Logic Analyzer. Verify that the license file exists and is stored in the correct location. If you are using the Quartus II Web Edition software, you must turn on the TalkBack feature to use the SignalTap II Logic Analyzer." 0 0 "Quartus II" 0 -1 1685550496762 ""}
{ "Error" "ESGN_NON_USER_HIER_ELABORATION_FAILURE" "sld_hub:auto_hub " "Can't elaborate inferred hierarchy \"sld_hub:auto_hub\"" {  } {  } 0 12154 "Can't elaborate inferred hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685550496929 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 2 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13044 " "Peak virtual memory: 13044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685550497451 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 31 18:28:17 2023 " "Processing ended: Wed May 31 18:28:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685550497451 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685550497451 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685550497451 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685550497451 ""}
