{
    "rules": {
        "['C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\sobel.cpp.0.bc', 'C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\sobel.cpp.0.bc.d']": {
            "command": [
                "d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\/libexec/clang.exe",
                "-c",
                "-emit-llvm",
                "-MD",
                "-MF",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\sobel.cpp.0.bc.d",
                "-fhls",
                "-hls-syn-headers-dir=d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\data\\autopilot",
                "-vitis-hls=D:\\Xilinx_2025\\2025.1\\Vitis",
                "--sysroot=D:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt",
                "-hls-clock-period=10.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fhlstoplevel=sobel_rgb_axis",
                "sobel.cpp",
                "-o",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\sobel.cpp.0.bc"
            ],
            "exectime": 1.278479814529419,
            "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3"
        },
        "['C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\sobel_testbench.cpp.0.o', 'C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\sobel_testbench.cpp.0.o.d']": {
            "command": [
                "d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\/libexec/clang.exe",
                "-c",
                "-MD",
                "-MF",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\sobel_testbench.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\data\\include",
                "-vitis-hls=D:\\Xilinx_2025\\2025.1\\Vitis",
                "--sysroot=D:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=sobel_rgb_axis",
                "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/sobel_testbench.cpp",
                "-o",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\sobel_testbench.cpp.0.o"
            ],
            "exectime": 1.3201804161071777,
            "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3"
        },
        "['C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\sobel.cpp.0.o', 'C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\sobel.cpp.0.o.d']": {
            "command": [
                "d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\/libexec/clang.exe",
                "-c",
                "-MD",
                "-MF",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\sobel.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\data\\include",
                "-vitis-hls=D:\\Xilinx_2025\\2025.1\\Vitis",
                "--sysroot=D:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=sobel_rgb_axis",
                "sobel.cpp",
                "-o",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\sobel.cpp.0.o"
            ],
            "exectime": 1.2979865074157715,
            "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3"
        },
        "['C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\syn_srcs.bc']": {
            "command": [
                "d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\/libexec/llvm-link.exe",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\sobel.cpp.0.bc",
                "-o",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\syn_srcs.bc"
            ],
            "exectime": 0.2786834239959717,
            "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3"
        },
        "['C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\syn_srcs.opt.bc']": {
            "command": [
                "d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\/libexec/opt.exe",
                "-check-single-toplevel",
                "-make-non-toplevel-internal",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\syn_srcs.bc",
                "-o",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\syn_srcs.opt.bc"
            ],
            "exectime": 0.583726167678833,
            "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3"
        },
        "['C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\app.exe']": {
            "command": [
                "d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\/libexec/clang++.exe",
                "-o",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\app.exe",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\sobel_testbench.cpp.0.o",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\sobel.cpp.0.o",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\syn_srcs.opt.bc",
                "-fhls",
                "-fhlstoplevel=sobel_rgb_axis",
                "-LD:\\Xilinx_2025\\2025.1\\Vitis\\win64\\tools\\dds_v6_0",
                "-lIp_dds_compiler_v6_0_bitacc_cmodel",
                "-LD:\\Xilinx_2025\\2025.1\\Vitis\\win64\\tools\\fft_v9_1",
                "-lIp_xfft_v9_1_bitacc_cmodel",
                "-LD:\\Xilinx_2025\\2025.1\\Vitis\\win64\\tools\\fir_v7_0",
                "-lIp_fir_compiler_v7_2_bitacc_cmodel",
                "-LD:\\Xilinx_2025\\2025.1\\Vitis\\win64\\tools\\fpo_v7_1",
                "-lIp_floating_point_v7_1_bitacc_cmodel",
                "-lm",
                "-LD:\\Xilinx_2025\\2025.1\\Vitis\\win64\\lib\\csim",
                "-lhlsm-GCC95-x64",
                "-lhlsmc++-GCC95-x64",
                "-lgmp",
                "-lmpfr",
                "--sysroot=D:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt",
                "-LD:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt\\x86_64-w64-mingw32\\lib",
                "-LD:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt\\lib",
                "-LD:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt\\lib\\gcc",
                "-LD:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt\\lib\\gcc\\x86_64-w64-mingw32\\9.5.0",
                "-LD:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt\\libexec\\gcc\\x86_64-w64-mingw32\\9.5.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-Wl,-mllvm,-profilerOutputDirectory=C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\profiler\\0",
                "-fslxpthreads",
                "-lpthread"
            ],
            "exectime": 1.6600127220153809,
            "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3"
        },
        "['C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\instrument\\\\app_0\\\\hls_ir_info.json']": {
            "command": [
                "d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\/libexec/irInfoDump.exe",
                "--ir-module",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\project.symbols.bc",
                "--json-output",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\hls_ir_info.json",
                "--hw-function",
                "sobel_rgb_axis"
            ],
            "exectime": 0.4861140251159668,
            "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3"
        },
        "['C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\instrument\\\\app_0\\\\binary_dependencies.json']": {
            "command": [
                "d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\libexec\\clang-scan-deps.exe",
                "--compilation-database=C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\compile_commands.json",
                "--format=vitiscxx",
                "--reuse-filemanager=false",
                "--output=C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\binary_dependencies.json"
            ],
            "exectime": 0.6245877742767334,
            "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3"
        },
        "['C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\bin\\\\.tracing_stdout.txt', 'C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\bin\\\\.tracing_stderr.txt']": {
            "command": [
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\build\\app.exe"
            ],
            "exectime": 9.731327533721924,
            "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\tracing\\csim\\build"
        },
        "['C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\instrument\\\\app_0\\\\annotated.bc']": {
            "command": [
                "d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\/libexec/optimizer.exe",
                "-DFGPass",
                "-outputDir",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\output",
                "-logDir",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\log",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\project.symbols.bc",
                "-staticFile",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\static.xml",
                "-traceFile",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\profiler\\0\\app_0_0\\thread0000-trace.txt",
                "-o",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\annotated.bc"
            ],
            "exectime": 35.00120520591736,
            "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3"
        },
        "['C:\\\\Users\\\\ankha\\\\Desktop\\\\FPGA_Design\\\\KhanhTran_Lab3\\\\KhanhTran_Lab3\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\dataflow\\\\0\\\\taskgraph.json']": {
            "command": [
                "d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\/libexec/parallelismSelector.exe",
                "--basepath",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3",
                "--fpga-part",
                "xc7a35t-cpg236-1",
                "--device-totals",
                "d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\data\\platform\\logic\\fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\output",
                "--log-dir",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\log",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--ir-module",
                "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\KhanhTran_Lab3\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\annotated.bc",
                "--df-id",
                "0",
                "--df-target",
                "%F442"
            ],
            "exectime": 1.460434913635254,
            "cwd": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3"
        }
    }
}