<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='wb_lpc.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: wb_lpc
    <br/>
    Created: Mar  1, 2008
    <br/>
    Updated: Jan 31, 2012
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Wishbone to LPC (Low-Pin Count) Bridge, includes master and slave modules.  Supports 8-bit I/O Read and Write cycles, 8-bit Memory Read/Write cycles, DMA cycles, and up to 32-bit Firmware memory read/write cycles.  Serial IRQ support is also provided.
     <br/>
     None of this has been tested (yet) with a third-party LPC Peripheral or Host.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - Compliant to Intel(r) Low Pin Count (LPC) Interface Specification Revision 1.1
     <br/>
     - Wishbone Slave to LPC Host Module
     <br/>
     - Memory Read and Write (1-byte)
     <br/>
     - I/O Read and Write (1-byte)
     <br/>
     - Firmware Memory Read and Write (1-, 2- and 4-byte)
     <br/>
     - DMA support
     <br/>
     - Wishbone Master to LPC Peripheral Module
     <br/>
     - Memory Read and Write (1-byte)
     <br/>
     - I/O Read and Write (1-byte)
     <br/>
     - Firmware Memory Read and Write (1-, 2- and 4-byte)
     <br/>
     - DMA support
     <br/>
     - Serial IRQ Host and Slave Controllers
     <br/>
     - Supports "Serialized IRQ Support for PCI Systems" Rev 6.0 Specification.
     <br/>
     - Continuous and Quiet modes.
     <br/>
     - 32 interrupts supported.
     <br/>
     - Test bench and project file for Xilinx ISE 10.1 included.
     <br/>
     - Example applications (Uses the Enterpoint Raggedstone1 PCI Card)
     
      http://enterpoint.co.uk/moelbryn/raggedstone1.html
     
     <br/>
     - PCI to LPC Host Controller, with Interrupt support  (uses pci32tlite core on OpenCores)
     <br/>
     - LPC to 7-segment display.
     <br/>
     - Fully static synchronous design with one clock domain
     <br/>
     - Technology independent Verilog
     <br/>
     - Fully synthesizable
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Tested in simulation
     <br/>
     - Tested in Spartan3 FPGA
     <br/>
     - LPC Host has only tested with LPC Peripheral bridge, not with actual LPC devices.
     <br/>
     - 2008-07-22: Fixed bug: Spec violation for multi-byte firmware accesses
     <br/>
     - Tested with LPC eVC written by Daniel Preda, which found all of the bugs in Tracker:
     
      http://www.opencores.org/people.cgi/info/danielpreda
     
     <br/>
    </p>
   </div>
   <div id="d_References">
    <h2>
     
     
     References
    </h2>
    <p id="p_References">
     - Intel LPC Bus Specificaton, Revision 1.1:
     
      http://www.intel.com/design/chipsets/industry/lpc.htm
     
     <br/>
     - Serialized IRQ Support for PCI Systems, Revision 6.0:
     
      http://dublintrees.com/download/serirq60.pdf
     
     <br/>
     - Implementing Industry Standard Architecture (ISA) with Intel(r) Express Chipsets (White Paper):
     
      http://www.intel.com/assets/pdf/whitepaper/318244.pdf
     
     <br/>
     - LPC Bus Information from Wikipedia:
     
      http://en.wikipedia.org/wiki/Low_Pin_Count
     
     <br/>
     - Raggedstone1 Spartan3 PCI Card details:
     
      http://enterpoint.co.uk/moelbryn/raggedstone1.html
     
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
