
STM32F103XX_SPI_MASTER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000f90  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080010c0  080010c0  000110c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080010d8  080010d8  00020038  2**0
                  CONTENTS
  4 .ARM          00000000  080010d8  080010d8  00020038  2**0
                  CONTENTS
  5 .preinit_array 00000000  080010d8  080010d8  00020038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080010d8  080010d8  000110d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080010dc  080010dc  000110dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000038  20000000  080010e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  20000038  08001118  00020038  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08001118  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006a05  00000000  00000000  00020061  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000ed5  00000000  00000000  00026a66  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001368  00000000  00000000  0002793b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000002e0  00000000  00000000  00028ca8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000268  00000000  00000000  00028f88  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000010b1  00000000  00000000  000291f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00003317  00000000  00000000  0002a2a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0000cbd7  00000000  00000000  0002d5b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0003a18f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000009cc  00000000  00000000  0003a20c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000038 	.word	0x20000038
 800014c:	00000000 	.word	0x00000000
 8000150:	080010a8 	.word	0x080010a8

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	2000003c 	.word	0x2000003c
 800016c:	080010a8 	.word	0x080010a8

08000170 <EXTI0_IRQHandler>:
///**===========			ISR  Functions        =========================
///**================================================================
// */

void EXTI0_IRQHandler (void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	//cleared by writing a ‘1’ into the bit Pending register (EXTI_PR)
	EXTI->PR |= 1<<0 ;
 8000174:	4b05      	ldr	r3, [pc, #20]	; (800018c <EXTI0_IRQHandler+0x1c>)
 8000176:	695b      	ldr	r3, [r3, #20]
 8000178:	4a04      	ldr	r2, [pc, #16]	; (800018c <EXTI0_IRQHandler+0x1c>)
 800017a:	f043 0301 	orr.w	r3, r3, #1
 800017e:	6153      	str	r3, [r2, #20]
	//CALL IRQ_CALL
	GP_IRQ_CallBack[0]() ;
 8000180:	4b03      	ldr	r3, [pc, #12]	; (8000190 <EXTI0_IRQHandler+0x20>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4798      	blx	r3
}
 8000186:	bf00      	nop
 8000188:	bd80      	pop	{r7, pc}
 800018a:	bf00      	nop
 800018c:	40010400 	.word	0x40010400
 8000190:	200000b0 	.word	0x200000b0

08000194 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler (void) {
 8000194:	b580      	push	{r7, lr}
 8000196:	af00      	add	r7, sp, #0
	EXTI->PR |=  (1<<1) ;
 8000198:	4b05      	ldr	r3, [pc, #20]	; (80001b0 <EXTI1_IRQHandler+0x1c>)
 800019a:	695b      	ldr	r3, [r3, #20]
 800019c:	4a04      	ldr	r2, [pc, #16]	; (80001b0 <EXTI1_IRQHandler+0x1c>)
 800019e:	f043 0302 	orr.w	r3, r3, #2
 80001a2:	6153      	str	r3, [r2, #20]

	GP_IRQ_CallBack[1]() ; }
 80001a4:	4b03      	ldr	r3, [pc, #12]	; (80001b4 <EXTI1_IRQHandler+0x20>)
 80001a6:	685b      	ldr	r3, [r3, #4]
 80001a8:	4798      	blx	r3
 80001aa:	bf00      	nop
 80001ac:	bd80      	pop	{r7, pc}
 80001ae:	bf00      	nop
 80001b0:	40010400 	.word	0x40010400
 80001b4:	200000b0 	.word	0x200000b0

080001b8 <EXTI2_IRQHandler>:


void EXTI2_IRQHandler (void) {
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
	EXTI->PR |=  (1<<2) ;
 80001bc:	4b05      	ldr	r3, [pc, #20]	; (80001d4 <EXTI2_IRQHandler+0x1c>)
 80001be:	695b      	ldr	r3, [r3, #20]
 80001c0:	4a04      	ldr	r2, [pc, #16]	; (80001d4 <EXTI2_IRQHandler+0x1c>)
 80001c2:	f043 0304 	orr.w	r3, r3, #4
 80001c6:	6153      	str	r3, [r2, #20]

	GP_IRQ_CallBack[2]() ; }
 80001c8:	4b03      	ldr	r3, [pc, #12]	; (80001d8 <EXTI2_IRQHandler+0x20>)
 80001ca:	689b      	ldr	r3, [r3, #8]
 80001cc:	4798      	blx	r3
 80001ce:	bf00      	nop
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	40010400 	.word	0x40010400
 80001d8:	200000b0 	.word	0x200000b0

080001dc <EXTI3_IRQHandler>:


void EXTI3_IRQHandler (void) {
 80001dc:	b580      	push	{r7, lr}
 80001de:	af00      	add	r7, sp, #0
	EXTI->PR |=  (1<<3) ;
 80001e0:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <EXTI3_IRQHandler+0x1c>)
 80001e2:	695b      	ldr	r3, [r3, #20]
 80001e4:	4a04      	ldr	r2, [pc, #16]	; (80001f8 <EXTI3_IRQHandler+0x1c>)
 80001e6:	f043 0308 	orr.w	r3, r3, #8
 80001ea:	6153      	str	r3, [r2, #20]

	GP_IRQ_CallBack[3]() ; }
 80001ec:	4b03      	ldr	r3, [pc, #12]	; (80001fc <EXTI3_IRQHandler+0x20>)
 80001ee:	68db      	ldr	r3, [r3, #12]
 80001f0:	4798      	blx	r3
 80001f2:	bf00      	nop
 80001f4:	bd80      	pop	{r7, pc}
 80001f6:	bf00      	nop
 80001f8:	40010400 	.word	0x40010400
 80001fc:	200000b0 	.word	0x200000b0

08000200 <EXTI4_IRQHandler>:


void EXTI4_IRQHandler (void) {
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	EXTI->PR |=  (1<<4) ;
 8000204:	4b05      	ldr	r3, [pc, #20]	; (800021c <EXTI4_IRQHandler+0x1c>)
 8000206:	695b      	ldr	r3, [r3, #20]
 8000208:	4a04      	ldr	r2, [pc, #16]	; (800021c <EXTI4_IRQHandler+0x1c>)
 800020a:	f043 0310 	orr.w	r3, r3, #16
 800020e:	6153      	str	r3, [r2, #20]
	GP_IRQ_CallBack[4]() ; }
 8000210:	4b03      	ldr	r3, [pc, #12]	; (8000220 <EXTI4_IRQHandler+0x20>)
 8000212:	691b      	ldr	r3, [r3, #16]
 8000214:	4798      	blx	r3
 8000216:	bf00      	nop
 8000218:	bd80      	pop	{r7, pc}
 800021a:	bf00      	nop
 800021c:	40010400 	.word	0x40010400
 8000220:	200000b0 	.word	0x200000b0

08000224 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler (void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	if (EXTI->PR & 1<<5 ) {	EXTI->PR |=  (1<<5)    ; GP_IRQ_CallBack[5]() ;   }
 8000228:	4b26      	ldr	r3, [pc, #152]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	f003 0320 	and.w	r3, r3, #32
 8000230:	2b00      	cmp	r3, #0
 8000232:	d008      	beq.n	8000246 <EXTI9_5_IRQHandler+0x22>
 8000234:	4b23      	ldr	r3, [pc, #140]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000236:	695b      	ldr	r3, [r3, #20]
 8000238:	4a22      	ldr	r2, [pc, #136]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 800023a:	f043 0320 	orr.w	r3, r3, #32
 800023e:	6153      	str	r3, [r2, #20]
 8000240:	4b21      	ldr	r3, [pc, #132]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 8000242:	695b      	ldr	r3, [r3, #20]
 8000244:	4798      	blx	r3
	if (EXTI->PR & 1<<6 ) {	EXTI->PR |=  (1<<6)    ; GP_IRQ_CallBack[6]() ;   }
 8000246:	4b1f      	ldr	r3, [pc, #124]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000248:	695b      	ldr	r3, [r3, #20]
 800024a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800024e:	2b00      	cmp	r3, #0
 8000250:	d008      	beq.n	8000264 <EXTI9_5_IRQHandler+0x40>
 8000252:	4b1c      	ldr	r3, [pc, #112]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000254:	695b      	ldr	r3, [r3, #20]
 8000256:	4a1b      	ldr	r2, [pc, #108]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000258:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800025c:	6153      	str	r3, [r2, #20]
 800025e:	4b1a      	ldr	r3, [pc, #104]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 8000260:	699b      	ldr	r3, [r3, #24]
 8000262:	4798      	blx	r3
	if (EXTI->PR & 1<<7 ) {	EXTI->PR |=  (1<<7)    ; GP_IRQ_CallBack[7]() ;   }
 8000264:	4b17      	ldr	r3, [pc, #92]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000266:	695b      	ldr	r3, [r3, #20]
 8000268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800026c:	2b00      	cmp	r3, #0
 800026e:	d008      	beq.n	8000282 <EXTI9_5_IRQHandler+0x5e>
 8000270:	4b14      	ldr	r3, [pc, #80]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000272:	695b      	ldr	r3, [r3, #20]
 8000274:	4a13      	ldr	r2, [pc, #76]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800027a:	6153      	str	r3, [r2, #20]
 800027c:	4b12      	ldr	r3, [pc, #72]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 800027e:	69db      	ldr	r3, [r3, #28]
 8000280:	4798      	blx	r3
	if (EXTI->PR & 1<<8 ) {	EXTI->PR |=  (1<<8)    ; GP_IRQ_CallBack[8]() ;   }
 8000282:	4b10      	ldr	r3, [pc, #64]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000284:	695b      	ldr	r3, [r3, #20]
 8000286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800028a:	2b00      	cmp	r3, #0
 800028c:	d008      	beq.n	80002a0 <EXTI9_5_IRQHandler+0x7c>
 800028e:	4b0d      	ldr	r3, [pc, #52]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000290:	695b      	ldr	r3, [r3, #20]
 8000292:	4a0c      	ldr	r2, [pc, #48]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000298:	6153      	str	r3, [r2, #20]
 800029a:	4b0b      	ldr	r3, [pc, #44]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 800029c:	6a1b      	ldr	r3, [r3, #32]
 800029e:	4798      	blx	r3
	if (EXTI->PR & 1<<9 ) {	EXTI->PR |=  (1<<9)    ; GP_IRQ_CallBack[9]() ;   }
 80002a0:	4b08      	ldr	r3, [pc, #32]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002a2:	695b      	ldr	r3, [r3, #20]
 80002a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d008      	beq.n	80002be <EXTI9_5_IRQHandler+0x9a>
 80002ac:	4b05      	ldr	r3, [pc, #20]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002ae:	695b      	ldr	r3, [r3, #20]
 80002b0:	4a04      	ldr	r2, [pc, #16]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002b6:	6153      	str	r3, [r2, #20]
 80002b8:	4b03      	ldr	r3, [pc, #12]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 80002ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002bc:	4798      	blx	r3

}
 80002be:	bf00      	nop
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	40010400 	.word	0x40010400
 80002c8:	200000b0 	.word	0x200000b0

080002cc <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler (void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
	if (EXTI->PR & 1<<10 ) {	EXTI->PR |=  (1<<10)    ; GP_IRQ_CallBack[10]() ;   }
 80002d0:	4b2d      	ldr	r3, [pc, #180]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002d2:	695b      	ldr	r3, [r3, #20]
 80002d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d008      	beq.n	80002ee <EXTI15_10_IRQHandler+0x22>
 80002dc:	4b2a      	ldr	r3, [pc, #168]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002de:	695b      	ldr	r3, [r3, #20]
 80002e0:	4a29      	ldr	r2, [pc, #164]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002e6:	6153      	str	r3, [r2, #20]
 80002e8:	4b28      	ldr	r3, [pc, #160]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 80002ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002ec:	4798      	blx	r3
	if (EXTI->PR & 1<<11 ) {	EXTI->PR |=  (1<<11)    ; GP_IRQ_CallBack[11]() ;   }
 80002ee:	4b26      	ldr	r3, [pc, #152]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002f0:	695b      	ldr	r3, [r3, #20]
 80002f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d008      	beq.n	800030c <EXTI15_10_IRQHandler+0x40>
 80002fa:	4b23      	ldr	r3, [pc, #140]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 80002fc:	695b      	ldr	r3, [r3, #20]
 80002fe:	4a22      	ldr	r2, [pc, #136]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000300:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000304:	6153      	str	r3, [r2, #20]
 8000306:	4b21      	ldr	r3, [pc, #132]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800030a:	4798      	blx	r3
	if (EXTI->PR & 1<<12 ) {	EXTI->PR |=  (1<<12)    ; GP_IRQ_CallBack[12]() ;   }
 800030c:	4b1e      	ldr	r3, [pc, #120]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800030e:	695b      	ldr	r3, [r3, #20]
 8000310:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000314:	2b00      	cmp	r3, #0
 8000316:	d008      	beq.n	800032a <EXTI15_10_IRQHandler+0x5e>
 8000318:	4b1b      	ldr	r3, [pc, #108]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800031a:	695b      	ldr	r3, [r3, #20]
 800031c:	4a1a      	ldr	r2, [pc, #104]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800031e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000322:	6153      	str	r3, [r2, #20]
 8000324:	4b19      	ldr	r3, [pc, #100]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000328:	4798      	blx	r3
	if (EXTI->PR & 1<<13 ) {	EXTI->PR |=  (1<<13)    ; GP_IRQ_CallBack[13]() ;   }
 800032a:	4b17      	ldr	r3, [pc, #92]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800032c:	695b      	ldr	r3, [r3, #20]
 800032e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000332:	2b00      	cmp	r3, #0
 8000334:	d008      	beq.n	8000348 <EXTI15_10_IRQHandler+0x7c>
 8000336:	4b14      	ldr	r3, [pc, #80]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000338:	695b      	ldr	r3, [r3, #20]
 800033a:	4a13      	ldr	r2, [pc, #76]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800033c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000340:	6153      	str	r3, [r2, #20]
 8000342:	4b12      	ldr	r3, [pc, #72]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000346:	4798      	blx	r3
	if (EXTI->PR & 1<<14 ) {	EXTI->PR |=  (1<<14)    ; GP_IRQ_CallBack[14]() ;   }
 8000348:	4b0f      	ldr	r3, [pc, #60]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800034a:	695b      	ldr	r3, [r3, #20]
 800034c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000350:	2b00      	cmp	r3, #0
 8000352:	d008      	beq.n	8000366 <EXTI15_10_IRQHandler+0x9a>
 8000354:	4b0c      	ldr	r3, [pc, #48]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000356:	695b      	ldr	r3, [r3, #20]
 8000358:	4a0b      	ldr	r2, [pc, #44]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 800035a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800035e:	6153      	str	r3, [r2, #20]
 8000360:	4b0a      	ldr	r3, [pc, #40]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000364:	4798      	blx	r3
	if (EXTI->PR & 1<<15 ) {	EXTI->PR |=  (1<<15)    ; GP_IRQ_CallBack[15]() ;   }
 8000366:	4b08      	ldr	r3, [pc, #32]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000368:	695b      	ldr	r3, [r3, #20]
 800036a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800036e:	2b00      	cmp	r3, #0
 8000370:	d008      	beq.n	8000384 <EXTI15_10_IRQHandler+0xb8>
 8000372:	4b05      	ldr	r3, [pc, #20]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000374:	695b      	ldr	r3, [r3, #20]
 8000376:	4a04      	ldr	r2, [pc, #16]	; (8000388 <EXTI15_10_IRQHandler+0xbc>)
 8000378:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800037c:	6153      	str	r3, [r2, #20]
 800037e:	4b03      	ldr	r3, [pc, #12]	; (800038c <EXTI15_10_IRQHandler+0xc0>)
 8000380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000382:	4798      	blx	r3

}
 8000384:	bf00      	nop
 8000386:	bd80      	pop	{r7, pc}
 8000388:	40010400 	.word	0x40010400
 800038c:	200000b0 	.word	0x200000b0

08000390 <Get_CRL_Position>:
 * =======================================================================================
 * 							Generic Functions
 * =======================================================================================
 */
uint8_t Get_CRL_Position(GPIO_Pin_Num PinNumber)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	71fb      	strb	r3, [r7, #7]
	if (PinNumber > 7) PinNumber -=8 ;
 800039a:	79fb      	ldrb	r3, [r7, #7]
 800039c:	2b07      	cmp	r3, #7
 800039e:	d902      	bls.n	80003a6 <Get_CRL_Position+0x16>
 80003a0:	79fb      	ldrb	r3, [r7, #7]
 80003a2:	3b08      	subs	r3, #8
 80003a4:	71fb      	strb	r3, [r7, #7]

	return (PinNumber * 4);
 80003a6:	79fb      	ldrb	r3, [r7, #7]
 80003a8:	009b      	lsls	r3, r3, #2
 80003aa:	b2db      	uxtb	r3, r3

}
 80003ac:	4618      	mov	r0, r3
 80003ae:	370c      	adds	r7, #12
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bc80      	pop	{r7}
 80003b4:	4770      	bx	lr
	...

080003b8 <gpio_pin_intialize>:
 * @retval 			-none
 * Note				-Stm32F103C6 MCU has GPIO A,B,C,D,E Modules
 * 					 But LQFP48 Package has only GPIO A,B,PART of C/D exported as external PINS from the MCU
 */
void gpio_pin_intialize(GPIO_PinConfig_t* PinConfig)
{
 80003b8:	b590      	push	{r4, r7, lr}
 80003ba:	b085      	sub	sp, #20
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]


	volatile uint32_t* configregister = NULL ;
 80003c0:	2300      	movs	r3, #0
 80003c2:	60fb      	str	r3, [r7, #12]
	volatile uint32_t conf =0;
 80003c4:	2300      	movs	r3, #0
 80003c6:	60bb      	str	r3, [r7, #8]

	configregister = (PinConfig->GPIO_PinNumber < GPIO_PIN_8) ? &(PinConfig->GPIO_Port->CRL)  : &(PinConfig->GPIO_Port->CRH);
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	791b      	ldrb	r3, [r3, #4]
 80003cc:	2b07      	cmp	r3, #7
 80003ce:	d802      	bhi.n	80003d6 <gpio_pin_intialize+0x1e>
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	e002      	b.n	80003dc <gpio_pin_intialize+0x24>
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	3304      	adds	r3, #4
 80003dc:	60fb      	str	r3, [r7, #12]

	//CNF0[1:0] MODE0[1:0=]   Clear the four Bits
	(*configregister) &= ~(0xf << Get_CRL_Position(PinConfig->GPIO_PinNumber) );
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	791b      	ldrb	r3, [r3, #4]
 80003e2:	4618      	mov	r0, r3
 80003e4:	f7ff ffd4 	bl	8000390 <Get_CRL_Position>
 80003e8:	4603      	mov	r3, r0
 80003ea:	461a      	mov	r2, r3
 80003ec:	230f      	movs	r3, #15
 80003ee:	4093      	lsls	r3, r2
 80003f0:	43da      	mvns	r2, r3
 80003f2:	68fb      	ldr	r3, [r7, #12]
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	401a      	ands	r2, r3
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	601a      	str	r2, [r3, #0]

	switch (PinConfig->GPIO_MODE) {
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	795b      	ldrb	r3, [r3, #5]
 8000400:	2b08      	cmp	r3, #8
 8000402:	d85a      	bhi.n	80004ba <gpio_pin_intialize+0x102>
 8000404:	a201      	add	r2, pc, #4	; (adr r2, 800040c <gpio_pin_intialize+0x54>)
 8000406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800040a:	bf00      	nop
 800040c:	08000431 	.word	0x08000431
 8000410:	08000437 	.word	0x08000437
 8000414:	0800043d 	.word	0x0800043d
 8000418:	08000457 	.word	0x08000457
 800041c:	08000473 	.word	0x08000473
 8000420:	0800047f 	.word	0x0800047f
 8000424:	08000491 	.word	0x08000491
 8000428:	080004a3 	.word	0x080004a3
 800042c:	080004b5 	.word	0x080004b5
	case GPIO_ANALOG_MODE:
		conf = 0b0000 &0x0F;
 8000430:	2300      	movs	r3, #0
 8000432:	60bb      	str	r3, [r7, #8]
		break;
 8000434:	e042      	b.n	80004bc <gpio_pin_intialize+0x104>
	case GPIO_FLOATING_INPUT_MODE:
		conf = 0b0100 &0x0F;
 8000436:	2304      	movs	r3, #4
 8000438:	60bb      	str	r3, [r7, #8]
		break;
 800043a:	e03f      	b.n	80004bc <gpio_pin_intialize+0x104>
	case GPIO_INPUT_PULLUP_MODE:
		conf = 0b1000 &0x0F;
 800043c:	2308      	movs	r3, #8
 800043e:	60bb      	str	r3, [r7, #8]
		PinConfig->GPIO_Port->ODR |=PinConfig->GPIO_PinNumber ;
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	68da      	ldr	r2, [r3, #12]
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	791b      	ldrb	r3, [r3, #4]
 800044a:	4619      	mov	r1, r3
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	430a      	orrs	r2, r1
 8000452:	60da      	str	r2, [r3, #12]
		break;
 8000454:	e032      	b.n	80004bc <gpio_pin_intialize+0x104>
	case GPIO_INPUT_PULLDOWN_MODE:
		conf = 0b1000 &0x0F;
 8000456:	2308      	movs	r3, #8
 8000458:	60bb      	str	r3, [r7, #8]
		PinConfig->GPIO_Port->ODR &= ~(PinConfig->GPIO_PinNumber) ;
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	68da      	ldr	r2, [r3, #12]
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	791b      	ldrb	r3, [r3, #4]
 8000464:	43db      	mvns	r3, r3
 8000466:	4619      	mov	r1, r3
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	400a      	ands	r2, r1
 800046e:	60da      	str	r2, [r3, #12]
		break;
 8000470:	e024      	b.n	80004bc <gpio_pin_intialize+0x104>
	case GPIO_OUTPUT_PUSHPULL_MODE:
		conf = (((0b00<<2)| (PinConfig->GPIO_Output_Speed ))&0x0F);
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	799b      	ldrb	r3, [r3, #6]
 8000476:	f003 030f 	and.w	r3, r3, #15
 800047a:	60bb      	str	r3, [r7, #8]
		break;
 800047c:	e01e      	b.n	80004bc <gpio_pin_intialize+0x104>
	case GPIO_OUTPUT_OPENDRAIN_MODE:
		conf = (((0b01<<2)| (PinConfig->GPIO_Output_Speed ))&0x0F);
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	799b      	ldrb	r3, [r3, #6]
 8000482:	f043 0304 	orr.w	r3, r3, #4
 8000486:	b2db      	uxtb	r3, r3
 8000488:	f003 030f 	and.w	r3, r3, #15
 800048c:	60bb      	str	r3, [r7, #8]
		break;
 800048e:	e015      	b.n	80004bc <gpio_pin_intialize+0x104>
	case GPIO_ALT_OUTPUT_PUSHPULL_MODE:
		conf = (((0b10<<2)| (PinConfig->GPIO_Output_Speed ))&0x0F);
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	799b      	ldrb	r3, [r3, #6]
 8000494:	f043 0308 	orr.w	r3, r3, #8
 8000498:	b2db      	uxtb	r3, r3
 800049a:	f003 030f 	and.w	r3, r3, #15
 800049e:	60bb      	str	r3, [r7, #8]
		break;
 80004a0:	e00c      	b.n	80004bc <gpio_pin_intialize+0x104>
	case GPIO_ALT_OUTPUT_OPENDRAIN_MODE:
		conf = (((0b11<<2)| (PinConfig->GPIO_Output_Speed ))&0x0F);
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	799b      	ldrb	r3, [r3, #6]
 80004a6:	f043 030c 	orr.w	r3, r3, #12
 80004aa:	b2db      	uxtb	r3, r3
 80004ac:	f003 030f 	and.w	r3, r3, #15
 80004b0:	60bb      	str	r3, [r7, #8]
		break;
 80004b2:	e003      	b.n	80004bc <gpio_pin_intialize+0x104>
	case GPIO_ALT_INPUT_MODE:
		conf = (((0b01<<2) | 0x0) & 0x0f);
 80004b4:	2304      	movs	r3, #4
 80004b6:	60bb      	str	r3, [r7, #8]
		break;
 80004b8:	e000      	b.n	80004bc <gpio_pin_intialize+0x104>
	default:
		break;
 80004ba:	bf00      	nop
	}

	(*configregister) |= (  (  conf  ) << ( Get_CRL_Position( PinConfig->GPIO_PinNumber) ) ) ;
 80004bc:	68bc      	ldr	r4, [r7, #8]
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	791b      	ldrb	r3, [r3, #4]
 80004c2:	4618      	mov	r0, r3
 80004c4:	f7ff ff64 	bl	8000390 <Get_CRL_Position>
 80004c8:	4603      	mov	r3, r0
 80004ca:	fa04 f203 	lsl.w	r2, r4, r3
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	431a      	orrs	r2, r3
 80004d4:	68fb      	ldr	r3, [r7, #12]
 80004d6:	601a      	str	r2, [r3, #0]

}
 80004d8:	bf00      	nop
 80004da:	3714      	adds	r7, #20
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd90      	pop	{r4, r7, pc}

080004e0 <delay_ms>:
	{
		return ERROR;
	}

}
void delay_ms(uint32_t time) {
 80004e0:	b480      	push	{r7}
 80004e2:	b085      	sub	sp, #20
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
	uint32_t i, j;
	for (i = 0; i < time; i++)
 80004e8:	2300      	movs	r3, #0
 80004ea:	60fb      	str	r3, [r7, #12]
 80004ec:	e00b      	b.n	8000506 <delay_ms+0x26>
		for (j = 0; j < 255; j++)
 80004ee:	2300      	movs	r3, #0
 80004f0:	60bb      	str	r3, [r7, #8]
 80004f2:	e002      	b.n	80004fa <delay_ms+0x1a>
 80004f4:	68bb      	ldr	r3, [r7, #8]
 80004f6:	3301      	adds	r3, #1
 80004f8:	60bb      	str	r3, [r7, #8]
 80004fa:	68bb      	ldr	r3, [r7, #8]
 80004fc:	2bfe      	cmp	r3, #254	; 0xfe
 80004fe:	d9f9      	bls.n	80004f4 <delay_ms+0x14>
	for (i = 0; i < time; i++)
 8000500:	68fb      	ldr	r3, [r7, #12]
 8000502:	3301      	adds	r3, #1
 8000504:	60fb      	str	r3, [r7, #12]
 8000506:	68fa      	ldr	r2, [r7, #12]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	429a      	cmp	r2, r3
 800050c:	d3ef      	bcc.n	80004ee <delay_ms+0xe>
			;
}
 800050e:	bf00      	nop
 8000510:	3714      	adds	r7, #20
 8000512:	46bd      	mov	sp, r7
 8000514:	bc80      	pop	{r7}
 8000516:	4770      	bx	lr

08000518 <I2C1_ER_IRQHandler>:
	return (uint8_t) I2Cx->DR;
}


void I2C1_ER_IRQHandler (void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0

}
 800051c:	bf00      	nop
 800051e:	46bd      	mov	sp, r7
 8000520:	bc80      	pop	{r7}
 8000522:	4770      	bx	lr

08000524 <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler (void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b086      	sub	sp, #24
 8000528:	af00      	add	r7, sp, #0
	volatile uint32_t dummy_read = 0 ;
 800052a:	2300      	movs	r3, #0
 800052c:	607b      	str	r3, [r7, #4]
	I2C_TypeDef* I2Cx = I2C1 ;
 800052e:	4b37      	ldr	r3, [pc, #220]	; (800060c <I2C1_EV_IRQHandler+0xe8>)
 8000530:	617b      	str	r3, [r7, #20]
	//Interrupt handling for both master and slave mode of a device
	uint32_t temp1, temp2, temp3;

	temp1   = I2Cx->CR2 & (  I2C_CR2_ITEVTEN) ;
 8000532:	697b      	ldr	r3, [r7, #20]
 8000534:	685b      	ldr	r3, [r3, #4]
 8000536:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800053a:	613b      	str	r3, [r7, #16]
	temp2   = I2Cx->CR2 & ( I2C_CR2_ITBUFEN) ;
 800053c:	697b      	ldr	r3, [r7, #20]
 800053e:	685b      	ldr	r3, [r3, #4]
 8000540:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000544:	60fb      	str	r3, [r7, #12]
	temp3  = I2Cx->SR1 & ( I2C_SR1_STOPF);
 8000546:	697b      	ldr	r3, [r7, #20]
 8000548:	695b      	ldr	r3, [r3, #20]
 800054a:	f003 0310 	and.w	r3, r3, #16
 800054e:	60bb      	str	r3, [r7, #8]


	// Handle For interrupt generated by STOPF event
		// Note : Stop detection flag is applicable only slave mode
		if(temp1 && temp3)
 8000550:	693b      	ldr	r3, [r7, #16]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d00a      	beq.n	800056c <I2C1_EV_IRQHandler+0x48>
 8000556:	68bb      	ldr	r3, [r7, #8]
 8000558:	2b00      	cmp	r3, #0
 800055a:	d007      	beq.n	800056c <I2C1_EV_IRQHandler+0x48>
		{
			//STOF flag is set
			//Clear the STOPF ( i.e 1) read SR1 2) Write to CR1 )
			I2Cx->CR1 |= 0x0000;
 800055c:	697b      	ldr	r3, [r7, #20]
 800055e:	681a      	ldr	r2, [r3, #0]
 8000560:	697b      	ldr	r3, [r7, #20]
 8000562:	601a      	str	r2, [r3, #0]
			Slave_States(I2Cx,I2C_EV_STOP);
 8000564:	2100      	movs	r1, #0
 8000566:	6978      	ldr	r0, [r7, #20]
 8000568:	f000 f852 	bl	8000610 <Slave_States>


		}
		//----------------------------------------------------------
		temp3  = I2Cx->SR1 & (I2C_SR1_ADDR);
 800056c:	697b      	ldr	r3, [r7, #20]
 800056e:	695b      	ldr	r3, [r3, #20]
 8000570:	f003 0302 	and.w	r3, r3, #2
 8000574:	60bb      	str	r3, [r7, #8]
		// Handle For interrupt generated by ADDR event
		//Note : When master mode : Address is sent
		//		 When Slave mode   : Address matched with own address
		if(temp1 && temp3)
 8000576:	693b      	ldr	r3, [r7, #16]
 8000578:	2b00      	cmp	r3, #0
 800057a:	d012      	beq.n	80005a2 <I2C1_EV_IRQHandler+0x7e>
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	2b00      	cmp	r3, #0
 8000580:	d00f      	beq.n	80005a2 <I2C1_EV_IRQHandler+0x7e>
		{
			// interrupt is generated because of ADDR event
			//check for device mode
			if(I2Cx->SR2 & ( I2C_SR2_MSL))
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	699b      	ldr	r3, [r3, #24]
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	2b00      	cmp	r3, #0
 800058c:	d109      	bne.n	80005a2 <I2C1_EV_IRQHandler+0x7e>

			}else
			{
				//slave mode
				//clear the ADDR flag ( read SR1 , read SR2)
				dummy_read = I2Cx->SR1;
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	695b      	ldr	r3, [r3, #20]
 8000592:	607b      	str	r3, [r7, #4]
				dummy_read = I2Cx->SR2;
 8000594:	697b      	ldr	r3, [r7, #20]
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	607b      	str	r3, [r7, #4]
				Slave_States(I2Cx,I2C_EV_ADDR_Matched);
 800059a:	2102      	movs	r1, #2
 800059c:	6978      	ldr	r0, [r7, #20]
 800059e:	f000 f837 	bl	8000610 <Slave_States>

			}
		}
		//----------------------------------------------------------

		temp3  = I2Cx->SR1 & ( I2C_SR1_TXE);
 80005a2:	697b      	ldr	r3, [r7, #20]
 80005a4:	695b      	ldr	r3, [r3, #20]
 80005a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005aa:	60bb      	str	r3, [r7, #8]
		// Handle For interrupt generated by TXE event
		if(temp1 && temp2 && temp3)
 80005ac:	693b      	ldr	r3, [r7, #16]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d00f      	beq.n	80005d2 <I2C1_EV_IRQHandler+0xae>
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d00c      	beq.n	80005d2 <I2C1_EV_IRQHandler+0xae>
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d009      	beq.n	80005d2 <I2C1_EV_IRQHandler+0xae>
		{
			//Check for device mode
			if(I2Cx->SR2 & (I2C_SR2_MSL))
 80005be:	697b      	ldr	r3, [r7, #20]
 80005c0:	699b      	ldr	r3, [r3, #24]
 80005c2:	f003 0301 	and.w	r3, r3, #1
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d103      	bne.n	80005d2 <I2C1_EV_IRQHandler+0xae>
			{

			}else
			{
				//slave
				Slave_States(I2Cx,I2C_EV_DATA_REQ);
 80005ca:	2103      	movs	r1, #3
 80005cc:	6978      	ldr	r0, [r7, #20]
 80005ce:	f000 f81f 	bl	8000610 <Slave_States>
			}
		}

		//----------------------------------------------------------

		temp3  = I2Cx->SR1 & ( I2C_SR1_RXNE);
 80005d2:	697b      	ldr	r3, [r7, #20]
 80005d4:	695b      	ldr	r3, [r3, #20]
 80005d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005da:	60bb      	str	r3, [r7, #8]
		// Handle For interrupt generated by 	SB=1, cleared by reading SR1 register followed by writing DR register with Address.
		if(temp1 && temp2 && temp3)
 80005dc:	693b      	ldr	r3, [r7, #16]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d00f      	beq.n	8000602 <I2C1_EV_IRQHandler+0xde>
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d00c      	beq.n	8000602 <I2C1_EV_IRQHandler+0xde>
 80005e8:	68bb      	ldr	r3, [r7, #8]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d009      	beq.n	8000602 <I2C1_EV_IRQHandler+0xde>
		{
			//check device mode .
			if(I2Cx->SR2 & ( I2C_SR2_MSL))
 80005ee:	697b      	ldr	r3, [r7, #20]
 80005f0:	699b      	ldr	r3, [r3, #24]
 80005f2:	f003 0301 	and.w	r3, r3, #1
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d103      	bne.n	8000602 <I2C1_EV_IRQHandler+0xde>
				//The device is master

			}else
			{
				//slave
				Slave_States(I2Cx,I2C_EV_DATA_RCV);
 80005fa:	2104      	movs	r1, #4
 80005fc:	6978      	ldr	r0, [r7, #20]
 80005fe:	f000 f807 	bl	8000610 <Slave_States>
			}
		}



}
 8000602:	bf00      	nop
 8000604:	3718      	adds	r7, #24
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	40005400 	.word	0x40005400

08000610 <Slave_States>:


void Slave_States (I2C_TypeDef* I2Cx  ,Slave_State state)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	460b      	mov	r3, r1
 800061a:	70fb      	strb	r3, [r7, #3]
	uint8_t index =    I2Cx == I2C1 ? I2C1_INDEX: I2C2_INDEX ;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	4a32      	ldr	r2, [pc, #200]	; (80006e8 <Slave_States+0xd8>)
 8000620:	4293      	cmp	r3, r2
 8000622:	bf14      	ite	ne
 8000624:	2301      	movne	r3, #1
 8000626:	2300      	moveq	r3, #0
 8000628:	b2db      	uxtb	r3, r3
 800062a:	73fb      	strb	r3, [r7, #15]

	switch (state)
 800062c:	78fb      	ldrb	r3, [r7, #3]
 800062e:	2b04      	cmp	r3, #4
 8000630:	d856      	bhi.n	80006e0 <Slave_States+0xd0>
 8000632:	a201      	add	r2, pc, #4	; (adr r2, 8000638 <Slave_States+0x28>)
 8000634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000638:	08000653 	.word	0x08000653
 800063c:	0800064d 	.word	0x0800064d
 8000640:	08000677 	.word	0x08000677
 8000644:	0800068f 	.word	0x0800068f
 8000648:	080006b3 	.word	0x080006b3
	{

	case I2C_ERROR_AF:
	{
		//make sure that the slave is really in transmitter mode
		if(I2Cx->SR2 & ( I2C_SR2_TRA))
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	699b      	ldr	r3, [r3, #24]
		{
			//Slave Shouldn't Send anything else

		}

		break ;
 8000650:	e046      	b.n	80006e0 <Slave_States+0xd0>
	}

	case I2C_EV_STOP:
	{
		//make sure that the slave is really in transmitter mode
		if(I2Cx->SR2 & ( I2C_SR2_TRA))
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	699b      	ldr	r3, [r3, #24]
 8000656:	f003 0304 	and.w	r3, r3, #4
 800065a:	2b00      	cmp	r3, #0
 800065c:	d03b      	beq.n	80006d6 <Slave_States+0xc6>
		{
			//Notify APP that the Stop Condition is sent by the master
			Global_I2C_Config [index].P_Slave_Event_CallBack (I2C_EV_STOP) ;
 800065e:	7bfa      	ldrb	r2, [r7, #15]
 8000660:	4922      	ldr	r1, [pc, #136]	; (80006ec <Slave_States+0xdc>)
 8000662:	4613      	mov	r3, r2
 8000664:	00db      	lsls	r3, r3, #3
 8000666:	4413      	add	r3, r2
 8000668:	009b      	lsls	r3, r3, #2
 800066a:	440b      	add	r3, r1
 800066c:	3320      	adds	r3, #32
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2000      	movs	r0, #0
 8000672:	4798      	blx	r3
		}

		break ;
 8000674:	e02f      	b.n	80006d6 <Slave_States+0xc6>
	}

	case I2C_EV_ADDR_Matched:
	{
		//Notify APP that the Stop Condition is sent by the master
		Global_I2C_Config [index].P_Slave_Event_CallBack (I2C_EV_ADDR_Matched) ;
 8000676:	7bfa      	ldrb	r2, [r7, #15]
 8000678:	491c      	ldr	r1, [pc, #112]	; (80006ec <Slave_States+0xdc>)
 800067a:	4613      	mov	r3, r2
 800067c:	00db      	lsls	r3, r3, #3
 800067e:	4413      	add	r3, r2
 8000680:	009b      	lsls	r3, r3, #2
 8000682:	440b      	add	r3, r1
 8000684:	3320      	adds	r3, #32
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	2002      	movs	r0, #2
 800068a:	4798      	blx	r3

		break ;
 800068c:	e028      	b.n	80006e0 <Slave_States+0xd0>
	}

	case I2C_EV_DATA_REQ:
	{
		//make sure that the slave is really in transmitter mode
		if(I2Cx->SR2 & ( I2C_SR2_TRA))
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	699b      	ldr	r3, [r3, #24]
 8000692:	f003 0304 	and.w	r3, r3, #4
 8000696:	2b00      	cmp	r3, #0
 8000698:	d01f      	beq.n	80006da <Slave_States+0xca>
		{
			//the APP layer should send the data (MCAL_I2C_SlaveSendData ) in this state
			Global_I2C_Config [index].P_Slave_Event_CallBack (I2C_EV_DATA_REQ) ;
 800069a:	7bfa      	ldrb	r2, [r7, #15]
 800069c:	4913      	ldr	r1, [pc, #76]	; (80006ec <Slave_States+0xdc>)
 800069e:	4613      	mov	r3, r2
 80006a0:	00db      	lsls	r3, r3, #3
 80006a2:	4413      	add	r3, r2
 80006a4:	009b      	lsls	r3, r3, #2
 80006a6:	440b      	add	r3, r1
 80006a8:	3320      	adds	r3, #32
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	2003      	movs	r0, #3
 80006ae:	4798      	blx	r3
		}

		break ;
 80006b0:	e013      	b.n	80006da <Slave_States+0xca>
	}
	case I2C_EV_DATA_RCV:
	{
		//make sure that the slave is really in receiver mode
		if(!(I2Cx->SR2 & ( I2C_SR2_TRA)))
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	699b      	ldr	r3, [r3, #24]
 80006b6:	f003 0304 	and.w	r3, r3, #4
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d10f      	bne.n	80006de <Slave_States+0xce>
		{
			//the APP layer should read the data (MCAL_I2C_SlaveReceiveData ) in this state
			Global_I2C_Config [index].P_Slave_Event_CallBack (I2C_EV_DATA_RCV) ;
 80006be:	7bfa      	ldrb	r2, [r7, #15]
 80006c0:	490a      	ldr	r1, [pc, #40]	; (80006ec <Slave_States+0xdc>)
 80006c2:	4613      	mov	r3, r2
 80006c4:	00db      	lsls	r3, r3, #3
 80006c6:	4413      	add	r3, r2
 80006c8:	009b      	lsls	r3, r3, #2
 80006ca:	440b      	add	r3, r1
 80006cc:	3320      	adds	r3, #32
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	2004      	movs	r0, #4
 80006d2:	4798      	blx	r3
		}

		break ;
 80006d4:	e003      	b.n	80006de <Slave_States+0xce>
		break ;
 80006d6:	bf00      	nop
 80006d8:	e002      	b.n	80006e0 <Slave_States+0xd0>
		break ;
 80006da:	bf00      	nop
 80006dc:	e000      	b.n	80006e0 <Slave_States+0xd0>
		break ;
 80006de:	bf00      	nop
	}
	}

}
 80006e0:	bf00      	nop
 80006e2:	3710      	adds	r7, #16
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	40005400 	.word	0x40005400
 80006ec:	20000054 	.word	0x20000054

080006f0 <I2C2_ER_IRQHandler>:

void I2C2_ER_IRQHandler (void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0

}
 80006f4:	bf00      	nop
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bc80      	pop	{r7}
 80006fa:	4770      	bx	lr

080006fc <I2C2_EV_IRQHandler>:

void I2C2_EV_IRQHandler (void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0

}
 8000700:	bf00      	nop
 8000702:	46bd      	mov	sp, r7
 8000704:	bc80      	pop	{r7}
 8000706:	4770      	bx	lr

08000708 <MCAL_RCC_GetSYS_CLCKFreq>:
 * 							Generic Functions
 * =======================================================================================
 */

uint32_t MCAL_RCC_GetSYS_CLCKFreq(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
//	Set and cleared by hardware to indicate which clock source is used as system clock.
//	00: HSI oscillator used as system clock
//	01: HSE oscillator used as system clock
//	10: PLL used as system clock
//	11: Not applicable
	switch  ( (RCC->CFGR  >> 2  ) & 0b11 )
 800070c:	4b0a      	ldr	r3, [pc, #40]	; (8000738 <MCAL_RCC_GetSYS_CLCKFreq+0x30>)
 800070e:	685b      	ldr	r3, [r3, #4]
 8000710:	089b      	lsrs	r3, r3, #2
 8000712:	f003 0303 	and.w	r3, r3, #3
 8000716:	2b01      	cmp	r3, #1
 8000718:	d006      	beq.n	8000728 <MCAL_RCC_GetSYS_CLCKFreq+0x20>
 800071a:	2b01      	cmp	r3, #1
 800071c:	d302      	bcc.n	8000724 <MCAL_RCC_GetSYS_CLCKFreq+0x1c>
 800071e:	2b02      	cmp	r3, #2
 8000720:	d004      	beq.n	800072c <MCAL_RCC_GetSYS_CLCKFreq+0x24>
 8000722:	e005      	b.n	8000730 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
	{
	case 0:

		return HSI_RC_Clk ;
 8000724:	4b05      	ldr	r3, [pc, #20]	; (800073c <MCAL_RCC_GetSYS_CLCKFreq+0x34>)
 8000726:	e003      	b.n	8000730 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
		break ;

	case 1:

		//todo need to calculate  it //HSE User Should Specify it
		return HSE_Clock ;
 8000728:	4b05      	ldr	r3, [pc, #20]	; (8000740 <MCAL_RCC_GetSYS_CLCKFreq+0x38>)
 800072a:	e001      	b.n	8000730 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
		break ;

	case 2:

		//todo need to calculate  it PLLCLK and PLLMUL & PLL Source MUX
		return 16000000 ;
 800072c:	4b04      	ldr	r3, [pc, #16]	; (8000740 <MCAL_RCC_GetSYS_CLCKFreq+0x38>)
 800072e:	e7ff      	b.n	8000730 <MCAL_RCC_GetSYS_CLCKFreq+0x28>
		break ;

	}

}
 8000730:	4618      	mov	r0, r3
 8000732:	46bd      	mov	sp, r7
 8000734:	bc80      	pop	{r7}
 8000736:	4770      	bx	lr
 8000738:	40021000 	.word	0x40021000
 800073c:	007a1200 	.word	0x007a1200
 8000740:	00f42400 	.word	0x00f42400

08000744 <MCAL_RCC_GetHCLKFreq>:


uint32_t MCAL_RCC_GetHCLKFreq(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (MCAL_RCC_GetSYS_CLCKFreq() >> AHBPrescTable[ ( (RCC->CFGR >> 4 ) & 0xF) ]  ); //the first shift is multiplication}
 8000748:	f7ff ffde 	bl	8000708 <MCAL_RCC_GetSYS_CLCKFreq>
 800074c:	4601      	mov	r1, r0
 800074e:	4b05      	ldr	r3, [pc, #20]	; (8000764 <MCAL_RCC_GetHCLKFreq+0x20>)
 8000750:	685b      	ldr	r3, [r3, #4]
 8000752:	091b      	lsrs	r3, r3, #4
 8000754:	f003 030f 	and.w	r3, r3, #15
 8000758:	4a03      	ldr	r2, [pc, #12]	; (8000768 <MCAL_RCC_GetHCLKFreq+0x24>)
 800075a:	5cd3      	ldrb	r3, [r2, r3]
 800075c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000760:	4618      	mov	r0, r3
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40021000 	.word	0x40021000
 8000768:	080010c8 	.word	0x080010c8

0800076c <MCAL_RCC_GetPCLK1Freq>:

//APB Low speed clock (PCLK1).
//Bits 10:8 PPRE1[2:0]: APB Low-speed prescaler (APB1)
uint32_t MCAL_RCC_GetPCLK1Freq(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (MCAL_RCC_GetHCLKFreq() >> APBPrescTable[ ( (RCC->CFGR >> 8 ) & 0b111) ]  ); //the first shift is multiplication
 8000770:	f7ff ffe8 	bl	8000744 <MCAL_RCC_GetHCLKFreq>
 8000774:	4601      	mov	r1, r0
 8000776:	4b05      	ldr	r3, [pc, #20]	; (800078c <MCAL_RCC_GetPCLK1Freq+0x20>)
 8000778:	685b      	ldr	r3, [r3, #4]
 800077a:	0a1b      	lsrs	r3, r3, #8
 800077c:	f003 0307 	and.w	r3, r3, #7
 8000780:	4a03      	ldr	r2, [pc, #12]	; (8000790 <MCAL_RCC_GetPCLK1Freq+0x24>)
 8000782:	5cd3      	ldrb	r3, [r2, r3]
 8000784:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000788:	4618      	mov	r0, r3
 800078a:	bd80      	pop	{r7, pc}
 800078c:	40021000 	.word	0x40021000
 8000790:	080010c0 	.word	0x080010c0

08000794 <MCAL_RCC_GetPCLK2Freq>:

uint32_t MCAL_RCC_GetPCLK2Freq(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return (MCAL_RCC_GetHCLKFreq() >> APBPrescTable[ ( (RCC->CFGR >> 11 ) & 0b111) ]  ); //the first shift is multiplication
 8000798:	f7ff ffd4 	bl	8000744 <MCAL_RCC_GetHCLKFreq>
 800079c:	4601      	mov	r1, r0
 800079e:	4b05      	ldr	r3, [pc, #20]	; (80007b4 <MCAL_RCC_GetPCLK2Freq+0x20>)
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	0adb      	lsrs	r3, r3, #11
 80007a4:	f003 0307 	and.w	r3, r3, #7
 80007a8:	4a03      	ldr	r2, [pc, #12]	; (80007b8 <MCAL_RCC_GetPCLK2Freq+0x24>)
 80007aa:	5cd3      	ldrb	r3, [r2, r3]
 80007ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	40021000 	.word	0x40021000
 80007b8:	080010c0 	.word	0x080010c0

080007bc <MCAL_SPI_Init>:
 * @retval 			- None
 * Note 			- Supported for SPI FULL DUPLEX Master/Slave only & NSS Hardware/Software
 * 					- You have to configure RCC to select clock for the selected SPI Module
 */
void MCAL_SPI_Init( SPI_Config_t *Config)
{
 80007bc:	b480      	push	{r7}
 80007be:	b085      	sub	sp, #20
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
	/* Safety for register, Using this technique for protect the peripheral form working before the full configurations */
	uint16_t tempReg_CR1 = 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	81fb      	strh	r3, [r7, #14]
	uint16_t tempReg_CR2 = 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	81bb      	strh	r3, [r7, #12]

	if(Config->SPIx == SPI1)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a5a      	ldr	r2, [pc, #360]	; (800093c <MCAL_SPI_Init+0x180>)
 80007d2:	4293      	cmp	r3, r2
 80007d4:	d106      	bne.n	80007e4 <MCAL_SPI_Init+0x28>
	{
		/* 1. Open the SPI1 RCC Clock */
		RCC_SPI1_CLK_EN();
 80007d6:	4b5a      	ldr	r3, [pc, #360]	; (8000940 <MCAL_SPI_Init+0x184>)
 80007d8:	699b      	ldr	r3, [r3, #24]
 80007da:	4a59      	ldr	r2, [pc, #356]	; (8000940 <MCAL_SPI_Init+0x184>)
 80007dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007e0:	6193      	str	r3, [r2, #24]
 80007e2:	e00a      	b.n	80007fa <MCAL_SPI_Init+0x3e>
	}
	else if(Config->SPIx == SPI2)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a56      	ldr	r2, [pc, #344]	; (8000944 <MCAL_SPI_Init+0x188>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d105      	bne.n	80007fa <MCAL_SPI_Init+0x3e>
	{
		/* 1. Open the SPI1 RCC Clock */
		RCC_SPI2_CLK_EN();
 80007ee:	4b54      	ldr	r3, [pc, #336]	; (8000940 <MCAL_SPI_Init+0x184>)
 80007f0:	69db      	ldr	r3, [r3, #28]
 80007f2:	4a53      	ldr	r2, [pc, #332]	; (8000940 <MCAL_SPI_Init+0x184>)
 80007f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007f8:	61d3      	str	r3, [r2, #28]
	}

	/* 2. Enable the SPI */
	tempReg_CR1 |= (uint16_t)(1<<6); 	/* Bit 6 SPE: SPI enable */
 80007fa:	89fb      	ldrh	r3, [r7, #14]
 80007fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000800:	81fb      	strh	r3, [r7, #14]

	/* 3. Set Master or Slave */
	tempReg_CR1 |= Config->SPI_Mode;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	889a      	ldrh	r2, [r3, #4]
 8000806:	89fb      	ldrh	r3, [r7, #14]
 8000808:	4313      	orrs	r3, r2
 800080a:	81fb      	strh	r3, [r7, #14]

	/* 4. Set Communication Mode */
	tempReg_CR1 |= Config->Communication_Mode;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	88da      	ldrh	r2, [r3, #6]
 8000810:	89fb      	ldrh	r3, [r7, #14]
 8000812:	4313      	orrs	r3, r2
 8000814:	81fb      	strh	r3, [r7, #14]

	/* 5. Set Frame format */
	tempReg_CR1 |= Config->Frame_Format;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	891a      	ldrh	r2, [r3, #8]
 800081a:	89fb      	ldrh	r3, [r7, #14]
 800081c:	4313      	orrs	r3, r2
 800081e:	81fb      	strh	r3, [r7, #14]

	/* 6. Set Data size */
	tempReg_CR1 |= Config->Frame_Size;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	895a      	ldrh	r2, [r3, #10]
 8000824:	89fb      	ldrh	r3, [r7, #14]
 8000826:	4313      	orrs	r3, r2
 8000828:	81fb      	strh	r3, [r7, #14]

	/* 7. Set Clock Polarity */
	tempReg_CR1 |= Config->CLK_Polarity;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	899a      	ldrh	r2, [r3, #12]
 800082e:	89fb      	ldrh	r3, [r7, #14]
 8000830:	4313      	orrs	r3, r2
 8000832:	81fb      	strh	r3, [r7, #14]

	/* 8. Set Clock Phase */
	tempReg_CR1 |= Config->CLK_Phase;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	89da      	ldrh	r2, [r3, #14]
 8000838:	89fb      	ldrh	r3, [r7, #14]
 800083a:	4313      	orrs	r3, r2
 800083c:	81fb      	strh	r3, [r7, #14]

	/* 9. Set Slave Select Management */
	if(Config->NSS == NSS_HW_MASTER_SS_OUTPUT_ENABLED)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	8a1b      	ldrh	r3, [r3, #16]
 8000842:	2b04      	cmp	r3, #4
 8000844:	d105      	bne.n	8000852 <MCAL_SPI_Init+0x96>
	{
		tempReg_CR2 |= Config->NSS;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	8a1a      	ldrh	r2, [r3, #16]
 800084a:	89bb      	ldrh	r3, [r7, #12]
 800084c:	4313      	orrs	r3, r2
 800084e:	81bb      	strh	r3, [r7, #12]
 8000850:	e010      	b.n	8000874 <MCAL_SPI_Init+0xb8>
	}
	else if(Config->NSS == NSS_HW_MASTER_SS_OUTPUT_DISABLED)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	8a1b      	ldrh	r3, [r3, #16]
 8000856:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 800085a:	4293      	cmp	r3, r2
 800085c:	d105      	bne.n	800086a <MCAL_SPI_Init+0xae>
	{
		tempReg_CR2 &= Config->NSS;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	8a1a      	ldrh	r2, [r3, #16]
 8000862:	89bb      	ldrh	r3, [r7, #12]
 8000864:	4013      	ands	r3, r2
 8000866:	81bb      	strh	r3, [r7, #12]
 8000868:	e004      	b.n	8000874 <MCAL_SPI_Init+0xb8>
	}
	else
	{
		tempReg_CR1 |= Config->NSS;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	8a1a      	ldrh	r2, [r3, #16]
 800086e:	89fb      	ldrh	r3, [r7, #14]
 8000870:	4313      	orrs	r3, r2
 8000872:	81fb      	strh	r3, [r7, #14]
	}

	/* 10. Set BoudRate Pre-scaler */
	tempReg_CR1 |= Config->BaudRate_Prescaler;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	8a5a      	ldrh	r2, [r3, #18]
 8000878:	89fb      	ldrh	r3, [r7, #14]
 800087a:	4313      	orrs	r3, r2
 800087c:	81fb      	strh	r3, [r7, #14]

	/* 11. Set Interrupt Type */
	if(Config->ERRI_INT_EN || Config->RXNE_INT_EN || Config->TXE_INT_EN)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	7d1b      	ldrb	r3, [r3, #20]
 8000882:	f003 0304 	and.w	r3, r3, #4
 8000886:	b2db      	uxtb	r3, r3
 8000888:	2b00      	cmp	r3, #0
 800088a:	d10d      	bne.n	80008a8 <MCAL_SPI_Init+0xec>
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	7d1b      	ldrb	r3, [r3, #20]
 8000890:	f003 0302 	and.w	r3, r3, #2
 8000894:	b2db      	uxtb	r3, r3
 8000896:	2b00      	cmp	r3, #0
 8000898:	d106      	bne.n	80008a8 <MCAL_SPI_Init+0xec>
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	7d1b      	ldrb	r3, [r3, #20]
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d03c      	beq.n	8000922 <MCAL_SPI_Init+0x166>
	{
		SPI_INT_CALLBACK[0]=Config->SPI1_IRQ_CallBack;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	4a26      	ldr	r2, [pc, #152]	; (8000948 <MCAL_SPI_Init+0x18c>)
 80008ae:	6013      	str	r3, [r2, #0]
		SPI_INT_CALLBACK[1]=Config->SPI2_IRQ_CallBack;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	69db      	ldr	r3, [r3, #28]
 80008b4:	4a24      	ldr	r2, [pc, #144]	; (8000948 <MCAL_SPI_Init+0x18c>)
 80008b6:	6053      	str	r3, [r2, #4]
		tempReg_CR2 |= (Config->ERRI_INT_EN <<5) |(Config->RXNE_INT_EN <<6) |(Config->TXE_INT_EN <<7);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	7d1b      	ldrb	r3, [r3, #20]
 80008bc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	015b      	lsls	r3, r3, #5
 80008c4:	b21a      	sxth	r2, r3
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	7d1b      	ldrb	r3, [r3, #20]
 80008ca:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80008ce:	b2db      	uxtb	r3, r3
 80008d0:	019b      	lsls	r3, r3, #6
 80008d2:	b21b      	sxth	r3, r3
 80008d4:	4313      	orrs	r3, r2
 80008d6:	b21a      	sxth	r2, r3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	7d1b      	ldrb	r3, [r3, #20]
 80008dc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	01db      	lsls	r3, r3, #7
 80008e4:	b21b      	sxth	r3, r3
 80008e6:	4313      	orrs	r3, r2
 80008e8:	b21a      	sxth	r2, r3
 80008ea:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80008ee:	4313      	orrs	r3, r2
 80008f0:	b21b      	sxth	r3, r3
 80008f2:	81bb      	strh	r3, [r7, #12]

		/* 12. Open the global Interrupt for each peripheral */
		if (Config->SPIx == SPI1)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a10      	ldr	r2, [pc, #64]	; (800093c <MCAL_SPI_Init+0x180>)
 80008fa:	4293      	cmp	r3, r2
 80008fc:	d106      	bne.n	800090c <MCAL_SPI_Init+0x150>
		{
			NVIC_IRQ35_SPI1_Enable;
 80008fe:	4b13      	ldr	r3, [pc, #76]	; (800094c <MCAL_SPI_Init+0x190>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a12      	ldr	r2, [pc, #72]	; (800094c <MCAL_SPI_Init+0x190>)
 8000904:	f043 0308 	orr.w	r3, r3, #8
 8000908:	6013      	str	r3, [r2, #0]
 800090a:	e00a      	b.n	8000922 <MCAL_SPI_Init+0x166>
		}
		else if(Config->SPIx == SPI2)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a0c      	ldr	r2, [pc, #48]	; (8000944 <MCAL_SPI_Init+0x188>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d105      	bne.n	8000922 <MCAL_SPI_Init+0x166>
		{
			NVIC_IRQ36_SPI2_Enable;
 8000916:	4b0d      	ldr	r3, [pc, #52]	; (800094c <MCAL_SPI_Init+0x190>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	4a0c      	ldr	r2, [pc, #48]	; (800094c <MCAL_SPI_Init+0x190>)
 800091c:	f043 0310 	orr.w	r3, r3, #16
 8000920:	6013      	str	r3, [r2, #0]
		}
	}

	/*13. Config your register using the temp register used to protect the configurations */
	Config->SPIx->SPI_CR1 = tempReg_CR1;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	89fa      	ldrh	r2, [r7, #14]
 8000928:	601a      	str	r2, [r3, #0]
	Config->SPIx->SPI_CR2 = tempReg_CR2;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	89ba      	ldrh	r2, [r7, #12]
 8000930:	605a      	str	r2, [r3, #4]

}
 8000932:	bf00      	nop
 8000934:	3714      	adds	r7, #20
 8000936:	46bd      	mov	sp, r7
 8000938:	bc80      	pop	{r7}
 800093a:	4770      	bx	lr
 800093c:	40013000 	.word	0x40013000
 8000940:	40021000 	.word	0x40021000
 8000944:	40003800 	.word	0x40003800
 8000948:	2000009c 	.word	0x2000009c
 800094c:	e000e104 	.word	0xe000e104

08000950 <MCAL_SPI_GPIO_Set_Pins>:
 * @retval 			- None
 * Note 			- Must open clock for AFIO & GPIO After GPIO Initialization
 * 					- Supported for SPI FULL DUPLEX Master/Slave only & NSS Hardware/Software
 */
void MCAL_SPI_GPIO_Set_Pins(SPI_Config_t *Config)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
	GPIO_PinConfig_t SPI_GPIO_Config;

	/* Depending the recommendation in data sheet -> Table 25. SPI 	*/
	/*  "SPI pin-out"    "Configuration"     "GPIO configuration" 	*/
	if (Config->SPIx == SPI1)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a84      	ldr	r2, [pc, #528]	; (8000b70 <MCAL_SPI_GPIO_Set_Pins+0x220>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d17e      	bne.n	8000a60 <MCAL_SPI_GPIO_Set_Pins+0x110>
	{
		if(Config->SPI_Mode == SPI_MODE_MASTER) /* Master */
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	889b      	ldrh	r3, [r3, #4]
 8000966:	2b04      	cmp	r3, #4
 8000968:	d147      	bne.n	80009fa <MCAL_SPI_GPIO_Set_Pins+0xaa>
		{
			/* PA4 : SPI1_NSS */
			switch (Config->NSS)
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	8a1b      	ldrh	r3, [r3, #16]
 800096e:	2b04      	cmp	r3, #4
 8000970:	d00f      	beq.n	8000992 <MCAL_SPI_GPIO_Set_Pins+0x42>
 8000972:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 8000976:	4293      	cmp	r3, r2
 8000978:	d119      	bne.n	80009ae <MCAL_SPI_GPIO_Set_Pins+0x5e>
			{
			 	 /* Input */
				case NSS_HW_MASTER_SS_OUTPUT_DISABLED:
					/* Hardware Master/Slave Input Floating */
					SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_4;
 800097a:	2304      	movs	r3, #4
 800097c:	733b      	strb	r3, [r7, #12]
					SPI_GPIO_Config.GPIO_MODE = GPIO_FLOATING_INPUT_MODE;
 800097e:	2301      	movs	r3, #1
 8000980:	737b      	strb	r3, [r7, #13]
					SPI_GPIO_Config.GPIO_Port= GPIOA;
 8000982:	4b7c      	ldr	r3, [pc, #496]	; (8000b74 <MCAL_SPI_GPIO_Set_Pins+0x224>)
 8000984:	60bb      	str	r3, [r7, #8]
					gpio_pin_intialize( &SPI_GPIO_Config);
 8000986:	f107 0308 	add.w	r3, r7, #8
 800098a:	4618      	mov	r0, r3
 800098c:	f7ff fd14 	bl	80003b8 <gpio_pin_intialize>
					break;
 8000990:	e00d      	b.n	80009ae <MCAL_SPI_GPIO_Set_Pins+0x5e>

				/* Output */
				case NSS_HW_MASTER_SS_OUTPUT_ENABLED:
					/* Hardware Master/NNS Output Alternate function push-pull */
					SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_4;
 8000992:	2304      	movs	r3, #4
 8000994:	733b      	strb	r3, [r7, #12]
					SPI_GPIO_Config.GPIO_MODE = GPIO_ALT_OUTPUT_PUSHPULL_MODE;
 8000996:	2306      	movs	r3, #6
 8000998:	737b      	strb	r3, [r7, #13]
					SPI_GPIO_Config.GPIO_Output_Speed = GPIO_SPEED_10M;
 800099a:	2301      	movs	r3, #1
 800099c:	73bb      	strb	r3, [r7, #14]
					SPI_GPIO_Config.GPIO_Port = GPIOA;
 800099e:	4b75      	ldr	r3, [pc, #468]	; (8000b74 <MCAL_SPI_GPIO_Set_Pins+0x224>)
 80009a0:	60bb      	str	r3, [r7, #8]
					gpio_pin_intialize( &SPI_GPIO_Config);
 80009a2:	f107 0308 	add.w	r3, r7, #8
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff fd06 	bl	80003b8 <gpio_pin_intialize>
					break;
 80009ac:	bf00      	nop
			}

			/* PA5 : SPI1_SCK */
			/* Master Alternate function push-pull */
			SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_5;
 80009ae:	2305      	movs	r3, #5
 80009b0:	733b      	strb	r3, [r7, #12]
			SPI_GPIO_Config.GPIO_MODE = GPIO_ALT_OUTPUT_PUSHPULL_MODE;
 80009b2:	2306      	movs	r3, #6
 80009b4:	737b      	strb	r3, [r7, #13]
			SPI_GPIO_Config.GPIO_Output_Speed = GPIO_SPEED_10M;
 80009b6:	2301      	movs	r3, #1
 80009b8:	73bb      	strb	r3, [r7, #14]
			SPI_GPIO_Config.GPIO_Port = GPIOA;
 80009ba:	4b6e      	ldr	r3, [pc, #440]	; (8000b74 <MCAL_SPI_GPIO_Set_Pins+0x224>)
 80009bc:	60bb      	str	r3, [r7, #8]
			gpio_pin_intialize( &SPI_GPIO_Config);
 80009be:	f107 0308 	add.w	r3, r7, #8
 80009c2:	4618      	mov	r0, r3
 80009c4:	f7ff fcf8 	bl	80003b8 <gpio_pin_intialize>

			/* PA6 : SPI1_MISO */
			/* Full duplex / master Input floating / Input pull-up */
			SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_6;
 80009c8:	2306      	movs	r3, #6
 80009ca:	733b      	strb	r3, [r7, #12]
			SPI_GPIO_Config.GPIO_MODE = GPIO_FLOATING_INPUT_MODE;
 80009cc:	2301      	movs	r3, #1
 80009ce:	737b      	strb	r3, [r7, #13]
			SPI_GPIO_Config.GPIO_Port = GPIOA;
 80009d0:	4b68      	ldr	r3, [pc, #416]	; (8000b74 <MCAL_SPI_GPIO_Set_Pins+0x224>)
 80009d2:	60bb      	str	r3, [r7, #8]
			gpio_pin_intialize( &SPI_GPIO_Config);
 80009d4:	f107 0308 	add.w	r3, r7, #8
 80009d8:	4618      	mov	r0, r3
 80009da:	f7ff fced 	bl	80003b8 <gpio_pin_intialize>

			/* PA7 : SPI1_MOSI */
			/* Full duplex / master Alternate function push-pull */
			SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_7;
 80009de:	2307      	movs	r3, #7
 80009e0:	733b      	strb	r3, [r7, #12]
			SPI_GPIO_Config.GPIO_MODE = GPIO_ALT_OUTPUT_PUSHPULL_MODE;
 80009e2:	2306      	movs	r3, #6
 80009e4:	737b      	strb	r3, [r7, #13]
			SPI_GPIO_Config.GPIO_Output_Speed = GPIO_SPEED_10M;
 80009e6:	2301      	movs	r3, #1
 80009e8:	73bb      	strb	r3, [r7, #14]
			SPI_GPIO_Config.GPIO_Port = GPIOA;
 80009ea:	4b62      	ldr	r3, [pc, #392]	; (8000b74 <MCAL_SPI_GPIO_Set_Pins+0x224>)
 80009ec:	60bb      	str	r3, [r7, #8]
			gpio_pin_intialize( &SPI_GPIO_Config);
 80009ee:	f107 0308 	add.w	r3, r7, #8
 80009f2:	4618      	mov	r0, r3
 80009f4:	f7ff fce0 	bl	80003b8 <gpio_pin_intialize>
			SPI_GPIO_Config.GPIO_MODE = GPIO_FLOATING_INPUT_MODE;
			SPI_GPIO_Config.GPIO_Port = GPIOB;
			gpio_pin_intialize(&SPI_GPIO_Config);
		}
	}
}
 80009f8:	e0b5      	b.n	8000b66 <MCAL_SPI_GPIO_Set_Pins+0x216>
			if(Config->NSS == NSS_HW_SLAVE)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	8a1b      	ldrh	r3, [r3, #16]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d10a      	bne.n	8000a18 <MCAL_SPI_GPIO_Set_Pins+0xc8>
				SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_4;
 8000a02:	2304      	movs	r3, #4
 8000a04:	733b      	strb	r3, [r7, #12]
				SPI_GPIO_Config.GPIO_MODE = GPIO_FLOATING_INPUT_MODE;
 8000a06:	2301      	movs	r3, #1
 8000a08:	737b      	strb	r3, [r7, #13]
				SPI_GPIO_Config.GPIO_Port = GPIOA;
 8000a0a:	4b5a      	ldr	r3, [pc, #360]	; (8000b74 <MCAL_SPI_GPIO_Set_Pins+0x224>)
 8000a0c:	60bb      	str	r3, [r7, #8]
				gpio_pin_intialize(&SPI_GPIO_Config);
 8000a0e:	f107 0308 	add.w	r3, r7, #8
 8000a12:	4618      	mov	r0, r3
 8000a14:	f7ff fcd0 	bl	80003b8 <gpio_pin_intialize>
			SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_5;
 8000a18:	2305      	movs	r3, #5
 8000a1a:	733b      	strb	r3, [r7, #12]
			SPI_GPIO_Config.GPIO_MODE = GPIO_FLOATING_INPUT_MODE;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	737b      	strb	r3, [r7, #13]
			SPI_GPIO_Config.GPIO_Port = GPIOA;
 8000a20:	4b54      	ldr	r3, [pc, #336]	; (8000b74 <MCAL_SPI_GPIO_Set_Pins+0x224>)
 8000a22:	60bb      	str	r3, [r7, #8]
			gpio_pin_intialize(&SPI_GPIO_Config);
 8000a24:	f107 0308 	add.w	r3, r7, #8
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f7ff fcc5 	bl	80003b8 <gpio_pin_intialize>
			SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_6;
 8000a2e:	2306      	movs	r3, #6
 8000a30:	733b      	strb	r3, [r7, #12]
			SPI_GPIO_Config.GPIO_MODE = GPIO_ALT_OUTPUT_PUSHPULL_MODE;
 8000a32:	2306      	movs	r3, #6
 8000a34:	737b      	strb	r3, [r7, #13]
			SPI_GPIO_Config.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000a36:	2301      	movs	r3, #1
 8000a38:	73bb      	strb	r3, [r7, #14]
			SPI_GPIO_Config.GPIO_Port = GPIOA;
 8000a3a:	4b4e      	ldr	r3, [pc, #312]	; (8000b74 <MCAL_SPI_GPIO_Set_Pins+0x224>)
 8000a3c:	60bb      	str	r3, [r7, #8]
			gpio_pin_intialize(&SPI_GPIO_Config);
 8000a3e:	f107 0308 	add.w	r3, r7, #8
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff fcb8 	bl	80003b8 <gpio_pin_intialize>
			SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_7;
 8000a48:	2307      	movs	r3, #7
 8000a4a:	733b      	strb	r3, [r7, #12]
			SPI_GPIO_Config.GPIO_MODE = GPIO_FLOATING_INPUT_MODE;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	737b      	strb	r3, [r7, #13]
			SPI_GPIO_Config.GPIO_Port = GPIOA;
 8000a50:	4b48      	ldr	r3, [pc, #288]	; (8000b74 <MCAL_SPI_GPIO_Set_Pins+0x224>)
 8000a52:	60bb      	str	r3, [r7, #8]
			gpio_pin_intialize(&SPI_GPIO_Config);		}
 8000a54:	f107 0308 	add.w	r3, r7, #8
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f7ff fcad 	bl	80003b8 <gpio_pin_intialize>
}
 8000a5e:	e082      	b.n	8000b66 <MCAL_SPI_GPIO_Set_Pins+0x216>
	else if(Config->SPIx == SPI2)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a44      	ldr	r2, [pc, #272]	; (8000b78 <MCAL_SPI_GPIO_Set_Pins+0x228>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d17d      	bne.n	8000b66 <MCAL_SPI_GPIO_Set_Pins+0x216>
		if(Config->SPI_Mode == SPI_MODE_MASTER) /* Master */
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	889b      	ldrh	r3, [r3, #4]
 8000a6e:	2b04      	cmp	r3, #4
 8000a70:	d147      	bne.n	8000b02 <MCAL_SPI_GPIO_Set_Pins+0x1b2>
			switch (Config->NSS)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	8a1b      	ldrh	r3, [r3, #16]
 8000a76:	2b04      	cmp	r3, #4
 8000a78:	d00f      	beq.n	8000a9a <MCAL_SPI_GPIO_Set_Pins+0x14a>
 8000a7a:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d119      	bne.n	8000ab6 <MCAL_SPI_GPIO_Set_Pins+0x166>
					SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_12;
 8000a82:	230c      	movs	r3, #12
 8000a84:	733b      	strb	r3, [r7, #12]
					SPI_GPIO_Config.GPIO_MODE = GPIO_FLOATING_INPUT_MODE;
 8000a86:	2301      	movs	r3, #1
 8000a88:	737b      	strb	r3, [r7, #13]
					SPI_GPIO_Config.GPIO_Port = GPIOB;
 8000a8a:	4b3c      	ldr	r3, [pc, #240]	; (8000b7c <MCAL_SPI_GPIO_Set_Pins+0x22c>)
 8000a8c:	60bb      	str	r3, [r7, #8]
					gpio_pin_intialize(&SPI_GPIO_Config);
 8000a8e:	f107 0308 	add.w	r3, r7, #8
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff fc90 	bl	80003b8 <gpio_pin_intialize>
					break;
 8000a98:	e00d      	b.n	8000ab6 <MCAL_SPI_GPIO_Set_Pins+0x166>
					SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_12;
 8000a9a:	230c      	movs	r3, #12
 8000a9c:	733b      	strb	r3, [r7, #12]
					SPI_GPIO_Config.GPIO_MODE = GPIO_ALT_OUTPUT_PUSHPULL_MODE;
 8000a9e:	2306      	movs	r3, #6
 8000aa0:	737b      	strb	r3, [r7, #13]
					SPI_GPIO_Config.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	73bb      	strb	r3, [r7, #14]
					SPI_GPIO_Config.GPIO_Port = GPIOB;
 8000aa6:	4b35      	ldr	r3, [pc, #212]	; (8000b7c <MCAL_SPI_GPIO_Set_Pins+0x22c>)
 8000aa8:	60bb      	str	r3, [r7, #8]
					gpio_pin_intialize(&SPI_GPIO_Config);
 8000aaa:	f107 0308 	add.w	r3, r7, #8
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f7ff fc82 	bl	80003b8 <gpio_pin_intialize>
					break;
 8000ab4:	bf00      	nop
			SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_13;
 8000ab6:	230d      	movs	r3, #13
 8000ab8:	733b      	strb	r3, [r7, #12]
			SPI_GPIO_Config.GPIO_MODE = GPIO_ALT_OUTPUT_PUSHPULL_MODE;
 8000aba:	2306      	movs	r3, #6
 8000abc:	737b      	strb	r3, [r7, #13]
			SPI_GPIO_Config.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	73bb      	strb	r3, [r7, #14]
			SPI_GPIO_Config.GPIO_Port = GPIOB;
 8000ac2:	4b2e      	ldr	r3, [pc, #184]	; (8000b7c <MCAL_SPI_GPIO_Set_Pins+0x22c>)
 8000ac4:	60bb      	str	r3, [r7, #8]
			gpio_pin_intialize(&SPI_GPIO_Config);
 8000ac6:	f107 0308 	add.w	r3, r7, #8
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff fc74 	bl	80003b8 <gpio_pin_intialize>
			SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_14;
 8000ad0:	230e      	movs	r3, #14
 8000ad2:	733b      	strb	r3, [r7, #12]
			SPI_GPIO_Config.GPIO_MODE = GPIO_FLOATING_INPUT_MODE;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	737b      	strb	r3, [r7, #13]
			SPI_GPIO_Config.GPIO_Port = GPIOB;
 8000ad8:	4b28      	ldr	r3, [pc, #160]	; (8000b7c <MCAL_SPI_GPIO_Set_Pins+0x22c>)
 8000ada:	60bb      	str	r3, [r7, #8]
			gpio_pin_intialize(&SPI_GPIO_Config);
 8000adc:	f107 0308 	add.w	r3, r7, #8
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff fc69 	bl	80003b8 <gpio_pin_intialize>
			SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_15;
 8000ae6:	230f      	movs	r3, #15
 8000ae8:	733b      	strb	r3, [r7, #12]
			SPI_GPIO_Config.GPIO_MODE = GPIO_ALT_OUTPUT_PUSHPULL_MODE;
 8000aea:	2306      	movs	r3, #6
 8000aec:	737b      	strb	r3, [r7, #13]
			SPI_GPIO_Config.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000aee:	2301      	movs	r3, #1
 8000af0:	73bb      	strb	r3, [r7, #14]
			SPI_GPIO_Config.GPIO_Port = GPIOB;
 8000af2:	4b22      	ldr	r3, [pc, #136]	; (8000b7c <MCAL_SPI_GPIO_Set_Pins+0x22c>)
 8000af4:	60bb      	str	r3, [r7, #8]
			gpio_pin_intialize(&SPI_GPIO_Config);
 8000af6:	f107 0308 	add.w	r3, r7, #8
 8000afa:	4618      	mov	r0, r3
 8000afc:	f7ff fc5c 	bl	80003b8 <gpio_pin_intialize>
}
 8000b00:	e031      	b.n	8000b66 <MCAL_SPI_GPIO_Set_Pins+0x216>
			if(Config->NSS == NSS_HW_SLAVE)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	8a1b      	ldrh	r3, [r3, #16]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d10a      	bne.n	8000b20 <MCAL_SPI_GPIO_Set_Pins+0x1d0>
				SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_12;
 8000b0a:	230c      	movs	r3, #12
 8000b0c:	733b      	strb	r3, [r7, #12]
				SPI_GPIO_Config.GPIO_MODE = GPIO_FLOATING_INPUT_MODE;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	737b      	strb	r3, [r7, #13]
				SPI_GPIO_Config.GPIO_Port = GPIOB;
 8000b12:	4b1a      	ldr	r3, [pc, #104]	; (8000b7c <MCAL_SPI_GPIO_Set_Pins+0x22c>)
 8000b14:	60bb      	str	r3, [r7, #8]
				gpio_pin_intialize(&SPI_GPIO_Config);
 8000b16:	f107 0308 	add.w	r3, r7, #8
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f7ff fc4c 	bl	80003b8 <gpio_pin_intialize>
			SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_13;
 8000b20:	230d      	movs	r3, #13
 8000b22:	733b      	strb	r3, [r7, #12]
			SPI_GPIO_Config.GPIO_MODE = GPIO_FLOATING_INPUT_MODE;
 8000b24:	2301      	movs	r3, #1
 8000b26:	737b      	strb	r3, [r7, #13]
			SPI_GPIO_Config.GPIO_Port = GPIOB;
 8000b28:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <MCAL_SPI_GPIO_Set_Pins+0x22c>)
 8000b2a:	60bb      	str	r3, [r7, #8]
			gpio_pin_intialize(&SPI_GPIO_Config);
 8000b2c:	f107 0308 	add.w	r3, r7, #8
 8000b30:	4618      	mov	r0, r3
 8000b32:	f7ff fc41 	bl	80003b8 <gpio_pin_intialize>
			SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_14;
 8000b36:	230e      	movs	r3, #14
 8000b38:	733b      	strb	r3, [r7, #12]
			SPI_GPIO_Config.GPIO_MODE = GPIO_ALT_OUTPUT_PUSHPULL_MODE;
 8000b3a:	2306      	movs	r3, #6
 8000b3c:	737b      	strb	r3, [r7, #13]
			SPI_GPIO_Config.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	73bb      	strb	r3, [r7, #14]
			SPI_GPIO_Config.GPIO_Port = GPIOB;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	; (8000b7c <MCAL_SPI_GPIO_Set_Pins+0x22c>)
 8000b44:	60bb      	str	r3, [r7, #8]
			gpio_pin_intialize(&SPI_GPIO_Config);
 8000b46:	f107 0308 	add.w	r3, r7, #8
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff fc34 	bl	80003b8 <gpio_pin_intialize>
			SPI_GPIO_Config.GPIO_PinNumber = GPIO_PIN_15;
 8000b50:	230f      	movs	r3, #15
 8000b52:	733b      	strb	r3, [r7, #12]
			SPI_GPIO_Config.GPIO_MODE = GPIO_FLOATING_INPUT_MODE;
 8000b54:	2301      	movs	r3, #1
 8000b56:	737b      	strb	r3, [r7, #13]
			SPI_GPIO_Config.GPIO_Port = GPIOB;
 8000b58:	4b08      	ldr	r3, [pc, #32]	; (8000b7c <MCAL_SPI_GPIO_Set_Pins+0x22c>)
 8000b5a:	60bb      	str	r3, [r7, #8]
			gpio_pin_intialize(&SPI_GPIO_Config);
 8000b5c:	f107 0308 	add.w	r3, r7, #8
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff fc29 	bl	80003b8 <gpio_pin_intialize>
}
 8000b66:	bf00      	nop
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40013000 	.word	0x40013000
 8000b74:	40010800 	.word	0x40010800
 8000b78:	40003800 	.word	0x40003800
 8000b7c:	40010c00 	.word	0x40010c00

08000b80 <MCAL_SPI_Send_Data>:
 * @retval 			- None
 * Note 			- None
 *
 */
void MCAL_SPI_Send_Data(SPI_Config_t *Config, uint16_t *pTxBuffer, enum Polling_Mechanism Polling_En)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	60f8      	str	r0, [r7, #12]
 8000b88:	60b9      	str	r1, [r7, #8]
 8000b8a:	4613      	mov	r3, r2
 8000b8c:	71fb      	strb	r3, [r7, #7]
	// TODO Checker

	if(Polling_En == SPI_enable)
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d107      	bne.n	8000ba4 <MCAL_SPI_Send_Data+0x24>
	{
		/* Wait for transmission complete */
		while(! (Config->SPIx->SPI_SR & SPI_SR_TXE));
 8000b94:	bf00      	nop
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	689b      	ldr	r3, [r3, #8]
 8000b9c:	f003 0302 	and.w	r3, r3, #2
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d0f8      	beq.n	8000b96 <MCAL_SPI_Send_Data+0x16>
	}

	/* Start transmission, Write data to SPI data register */
	Config->SPIx->SPI_DR = (*pTxBuffer);
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	881a      	ldrh	r2, [r3, #0]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	60da      	str	r2, [r3, #12]
}
 8000bae:	bf00      	nop
 8000bb0:	3714      	adds	r7, #20
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bc80      	pop	{r7}
 8000bb6:	4770      	bx	lr

08000bb8 <SPI1_IRQHandler>:

/* ================= IRQ Function Definitions ===================== */
/* ================================================================ */

void SPI1_IRQHandler(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
	SPI_INT_CALLBACK [0]();
 8000bbc:	4b02      	ldr	r3, [pc, #8]	; (8000bc8 <SPI1_IRQHandler+0x10>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4798      	blx	r3
}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	2000009c 	.word	0x2000009c

08000bcc <SPI2_IRQHandler>:


void SPI2_IRQHandler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
	SPI_INT_CALLBACK [1]();
 8000bd0:	4b02      	ldr	r3, [pc, #8]	; (8000bdc <SPI2_IRQHandler+0x10>)
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	4798      	blx	r3
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	2000009c 	.word	0x2000009c

08000be0 <MCAL_UART_Init>:
 * Note				-Support for Now Asynch mode & Clock 8 MHZ S

 /  */

void MCAL_UART_Init ( UART_Config* UART_Config)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b086      	sub	sp, #24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
	uint32_t pclk ,BRR  ;

	//	enable the Clock for given USART peripheral
	if ( UART_Config->USARTx == USART1 ){
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a78      	ldr	r2, [pc, #480]	; (8000dd0 <MCAL_UART_Init+0x1f0>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d10d      	bne.n	8000c0e <MCAL_UART_Init+0x2e>
		RCC_USART1_CLK_EN();
 8000bf2:	4b78      	ldr	r3, [pc, #480]	; (8000dd4 <MCAL_UART_Init+0x1f4>)
 8000bf4:	699b      	ldr	r3, [r3, #24]
 8000bf6:	4a77      	ldr	r2, [pc, #476]	; (8000dd4 <MCAL_UART_Init+0x1f4>)
 8000bf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bfc:	6193      	str	r3, [r2, #24]
		USART_INT_CALLBACK [0] = UART_Config->P_IRQ_CallBack;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	695b      	ldr	r3, [r3, #20]
 8000c02:	4a75      	ldr	r2, [pc, #468]	; (8000dd8 <MCAL_UART_Init+0x1f8>)
 8000c04:	6013      	str	r3, [r2, #0]
		pclk = MCAL_RCC_GetPCLK2Freq();
 8000c06:	f7ff fdc5 	bl	8000794 <MCAL_RCC_GetPCLK2Freq>
 8000c0a:	6178      	str	r0, [r7, #20]
 8000c0c:	e024      	b.n	8000c58 <MCAL_UART_Init+0x78>
	}
	else if ( UART_Config->USARTx == USART2 ){
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a72      	ldr	r2, [pc, #456]	; (8000ddc <MCAL_UART_Init+0x1fc>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d10d      	bne.n	8000c34 <MCAL_UART_Init+0x54>
		RCC_USART2_CLK_EN();
 8000c18:	4b6e      	ldr	r3, [pc, #440]	; (8000dd4 <MCAL_UART_Init+0x1f4>)
 8000c1a:	69db      	ldr	r3, [r3, #28]
 8000c1c:	4a6d      	ldr	r2, [pc, #436]	; (8000dd4 <MCAL_UART_Init+0x1f4>)
 8000c1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c22:	61d3      	str	r3, [r2, #28]
		USART_INT_CALLBACK [1] = UART_Config->P_IRQ_CallBack;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	695b      	ldr	r3, [r3, #20]
 8000c28:	4a6b      	ldr	r2, [pc, #428]	; (8000dd8 <MCAL_UART_Init+0x1f8>)
 8000c2a:	6053      	str	r3, [r2, #4]
		pclk = MCAL_RCC_GetPCLK1Freq();
 8000c2c:	f7ff fd9e 	bl	800076c <MCAL_RCC_GetPCLK1Freq>
 8000c30:	6178      	str	r0, [r7, #20]
 8000c32:	e011      	b.n	8000c58 <MCAL_UART_Init+0x78>
	}
	else if ( UART_Config->USARTx == USART3 ){
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a69      	ldr	r2, [pc, #420]	; (8000de0 <MCAL_UART_Init+0x200>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d10c      	bne.n	8000c58 <MCAL_UART_Init+0x78>
		RCC_USART3_CLK_EN();
 8000c3e:	4b65      	ldr	r3, [pc, #404]	; (8000dd4 <MCAL_UART_Init+0x1f4>)
 8000c40:	69db      	ldr	r3, [r3, #28]
 8000c42:	4a64      	ldr	r2, [pc, #400]	; (8000dd4 <MCAL_UART_Init+0x1f4>)
 8000c44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c48:	61d3      	str	r3, [r2, #28]
		USART_INT_CALLBACK [2] = UART_Config->P_IRQ_CallBack;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	695b      	ldr	r3, [r3, #20]
 8000c4e:	4a62      	ldr	r2, [pc, #392]	; (8000dd8 <MCAL_UART_Init+0x1f8>)
 8000c50:	6093      	str	r3, [r2, #8]
		pclk = MCAL_RCC_GetPCLK1Freq();
 8000c52:	f7ff fd8b 	bl	800076c <MCAL_RCC_GetPCLK1Freq>
 8000c56:	6178      	str	r0, [r7, #20]
	}


	//Enable USART Module
	//	USART_CR1  Bit 13 UE: USART enable
	UART_Config->USARTx->CR1 |= 1<<13 ;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	68da      	ldr	r2, [r3, #12]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000c66:	60da      	str	r2, [r3, #12]

	//Enable USART Tx and Rx engines according to the USART_Mode configuration item
	//	USART_CR1 Bit 3 TE: Transmitter enable & Bit 2 RE: Receiver enable
	UART_Config->USARTx->CR1 |= UART_Config->USART_Mode ;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	68da      	ldr	r2, [r3, #12]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	791b      	ldrb	r3, [r3, #4]
 8000c72:	4619      	mov	r1, r3
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	430a      	orrs	r2, r1
 8000c7a:	60da      	str	r2, [r3, #12]

	//PAYLOAD Width
	// USARTx->CR1  Bit 12 M: Word length
	UART_Config->USARTx->CR1 |= UART_Config->Payload_Length ;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	68da      	ldr	r2, [r3, #12]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	7b1b      	ldrb	r3, [r3, #12]
 8000c86:	4619      	mov	r1, r3
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	430a      	orrs	r2, r1
 8000c8e:	60da      	str	r2, [r3, #12]

	//Configuration of parity control bit fields
	// USARTx->CR1 	Bit 10 PCE: Parity control enable     Bit 9 PS: Parity selection
	UART_Config->USARTx->CR1 |= UART_Config->Parity ;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	68da      	ldr	r2, [r3, #12]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	7b5b      	ldrb	r3, [r3, #13]
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	430a      	orrs	r2, r1
 8000ca2:	60da      	str	r2, [r3, #12]

	//configure the number of stop bits
	//USART_CR2  Bits 13:12 STOP: STOP bits
	UART_Config->USARTx->CR2 |= UART_Config->StopBits ;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	691a      	ldr	r2, [r3, #16]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	7b9b      	ldrb	r3, [r3, #14]
 8000cae:	4619      	mov	r1, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	430a      	orrs	r2, r1
 8000cb6:	611a      	str	r2, [r3, #16]


	//USART hardware flow control
	//USART_CR3  Bit 9 CTSE: CTS enable   Bit 8 RTSE: RTS enable
	UART_Config->USARTx->CR3 |= UART_Config->HwFlowCtl ;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	695a      	ldr	r2, [r3, #20]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	7bdb      	ldrb	r3, [r3, #15]
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	430a      	orrs	r2, r1
 8000cca:	615a      	str	r2, [r3, #20]

	BRR = UART_BRR_Register(pclk, UART_Config->BaudRate) ;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	689b      	ldr	r3, [r3, #8]
 8000cd0:	011b      	lsls	r3, r3, #4
 8000cd2:	697a      	ldr	r2, [r7, #20]
 8000cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cd8:	0119      	lsls	r1, r3, #4
 8000cda:	697a      	ldr	r2, [r7, #20]
 8000cdc:	4613      	mov	r3, r2
 8000cde:	009b      	lsls	r3, r3, #2
 8000ce0:	4413      	add	r3, r2
 8000ce2:	009a      	lsls	r2, r3, #2
 8000ce4:	441a      	add	r2, r3
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	689b      	ldr	r3, [r3, #8]
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	fbb2 f2f3 	udiv	r2, r2, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	689b      	ldr	r3, [r3, #8]
 8000cf4:	011b      	lsls	r3, r3, #4
 8000cf6:	6978      	ldr	r0, [r7, #20]
 8000cf8:	fbb0 f3f3 	udiv	r3, r0, r3
 8000cfc:	2064      	movs	r0, #100	; 0x64
 8000cfe:	fb00 f303 	mul.w	r3, r0, r3
 8000d02:	1ad3      	subs	r3, r2, r3
 8000d04:	011b      	lsls	r3, r3, #4
 8000d06:	4a37      	ldr	r2, [pc, #220]	; (8000de4 <MCAL_UART_Init+0x204>)
 8000d08:	fba2 2303 	umull	r2, r3, r2, r3
 8000d0c:	095b      	lsrs	r3, r3, #5
 8000d0e:	f003 030f 	and.w	r3, r3, #15
 8000d12:	430b      	orrs	r3, r1
 8000d14:	613b      	str	r3, [r7, #16]
	UART_Config->USARTx->BRR = BRR ;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	693a      	ldr	r2, [r7, #16]
 8000d1c:	609a      	str	r2, [r3, #8]

	/* 9. ENABLE / DISABLE Interrupt */
	uint8_t interrupts =0;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	73fb      	strb	r3, [r7, #15]
	interrupts |= UART_Config->RXNEIE_IRQ_Enable
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	7c1b      	ldrb	r3, [r3, #16]
 8000d26:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	b25a      	sxtb	r2, r3
			| (UART_Config->TCIE_IRQ_Enable<<1)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	7c1b      	ldrb	r3, [r3, #16]
 8000d32:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	b25b      	sxtb	r3, r3
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	b25a      	sxtb	r2, r3
			| (UART_Config->TXEIE_IRQ_Enable<<2)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	7c1b      	ldrb	r3, [r3, #16]
 8000d44:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	b25b      	sxtb	r3, r3
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	b25a      	sxtb	r2, r3
			| (UART_Config->PEIE_IRQ_Enable<<3);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	7c1b      	ldrb	r3, [r3, #16]
 8000d56:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	00db      	lsls	r3, r3, #3
 8000d5e:	b25b      	sxtb	r3, r3
 8000d60:	4313      	orrs	r3, r2
 8000d62:	b25a      	sxtb	r2, r3
	interrupts |= UART_Config->RXNEIE_IRQ_Enable
 8000d64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	b25b      	sxtb	r3, r3
 8000d6c:	73fb      	strb	r3, [r7, #15]
	UART_Config->USARTx->CR1 |=  interrupts<<5;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	68da      	ldr	r2, [r3, #12]
 8000d74:	7bfb      	ldrb	r3, [r7, #15]
 8000d76:	015b      	lsls	r3, r3, #5
 8000d78:	4619      	mov	r1, r3
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	430a      	orrs	r2, r1
 8000d80:	60da      	str	r2, [r3, #12]

	if (UART_Config->USARTx == USART1)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a12      	ldr	r2, [pc, #72]	; (8000dd0 <MCAL_UART_Init+0x1f0>)
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d106      	bne.n	8000d9a <MCAL_UART_Init+0x1ba>
		NVIC_IRQ37_USART1_Enable;
 8000d8c:	4b16      	ldr	r3, [pc, #88]	; (8000de8 <MCAL_UART_Init+0x208>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a15      	ldr	r2, [pc, #84]	; (8000de8 <MCAL_UART_Init+0x208>)
 8000d92:	f043 0320 	orr.w	r3, r3, #32
 8000d96:	6013      	str	r3, [r2, #0]
		NVIC_IRQ38_USART2_Enable;

	else if (UART_Config->USARTx == USART3)
		NVIC_IRQ39_USART3_Enable;

}
 8000d98:	e016      	b.n	8000dc8 <MCAL_UART_Init+0x1e8>
	else if (UART_Config->USARTx == USART2)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a0f      	ldr	r2, [pc, #60]	; (8000ddc <MCAL_UART_Init+0x1fc>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d106      	bne.n	8000db2 <MCAL_UART_Init+0x1d2>
		NVIC_IRQ38_USART2_Enable;
 8000da4:	4b10      	ldr	r3, [pc, #64]	; (8000de8 <MCAL_UART_Init+0x208>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a0f      	ldr	r2, [pc, #60]	; (8000de8 <MCAL_UART_Init+0x208>)
 8000daa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dae:	6013      	str	r3, [r2, #0]
}
 8000db0:	e00a      	b.n	8000dc8 <MCAL_UART_Init+0x1e8>
	else if (UART_Config->USARTx == USART3)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a0a      	ldr	r2, [pc, #40]	; (8000de0 <MCAL_UART_Init+0x200>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d105      	bne.n	8000dc8 <MCAL_UART_Init+0x1e8>
		NVIC_IRQ39_USART3_Enable;
 8000dbc:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <MCAL_UART_Init+0x208>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a09      	ldr	r2, [pc, #36]	; (8000de8 <MCAL_UART_Init+0x208>)
 8000dc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dc6:	6013      	str	r3, [r2, #0]
}
 8000dc8:	bf00      	nop
 8000dca:	3718      	adds	r7, #24
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	40013800 	.word	0x40013800
 8000dd4:	40021000 	.word	0x40021000
 8000dd8:	200000a4 	.word	0x200000a4
 8000ddc:	40004400 	.word	0x40004400
 8000de0:	40004800 	.word	0x40004800
 8000de4:	51eb851f 	.word	0x51eb851f
 8000de8:	e000e104 	.word	0xe000e104

08000dec <MCAL_UART_SendData>:
 * 					- because it is replaced by the parity
 * 					- when receiving with the parity enabled the value read in the MSB bit is the received parity bit
 */

void MCAL_UART_SendData	(UART_Config* UART_Config, uint16_t *pTxBuffer,enum Polling_mechism PollingEn )
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	60f8      	str	r0, [r7, #12]
 8000df4:	60b9      	str	r1, [r7, #8]
 8000df6:	4613      	mov	r3, r2
 8000df8:	71fb      	strb	r3, [r7, #7]
	/* 1. Wait until TXE flag is set in the SR */
	if (PollingEn == enable)
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d107      	bne.n	8000e10 <MCAL_UART_SendData+0x24>
		 * The TXE bit is set by hardware and it indicates:
		 * The data has been moved from TDR to the shift register and the data transmission has started.
		 * The TDR register is empty.
		 * The next data can be written in the USART_DR register without overwriting the previous data.
		 */
		while (!(UART_Config->USARTx->SR & 1<<7));
 8000e00:	bf00      	nop
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d0f8      	beq.n	8000e02 <MCAL_UART_SendData+0x16>
	 * the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect
	 * because it is replaced by the parity.
	 * When receiving with the parity enabled, the value read in the MSB bit is the received parity bit.
	 *
	 */
	if (UART_Config->Payload_Length == UART_Payload_Length_8B)
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	7b1b      	ldrb	r3, [r3, #12]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d106      	bne.n	8000e26 <MCAL_UART_SendData+0x3a>
	{
		UART_Config->USARTx->DR = (*pTxBuffer) & (uint8_t)0xFF ;
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	881b      	ldrh	r3, [r3, #0]
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	b2d2      	uxtb	r2, r2
 8000e24:	605a      	str	r2, [r3, #4]
	{
		UART_Config->USARTx->DR = (*pTxBuffer) & (uint16_t)0x1FF ;
	}


}
 8000e26:	bf00      	nop
 8000e28:	3714      	adds	r7, #20
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr

08000e30 <MCAL_UART_GPIO_Set_Pins>:
 * @param[in]		- USARTx: where x can be (1..3 depending on device used)
 * @retval 			- None
 * @Notes			- Should enable the corresponding ALT & GPIO in RCC clock . Also called after MCAL_UART_Init()
 */
void MCAL_UART_GPIO_Set_Pins(UART_Config* UART_Config)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]

	GPIO_PinConfig_t Pin_Config;

	if (UART_Config->USARTx == USART1)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a3c      	ldr	r2, [pc, #240]	; (8000f30 <MCAL_UART_GPIO_Set_Pins+0x100>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d118      	bne.n	8000e74 <MCAL_UART_GPIO_Set_Pins+0x44>
		// PA10 Rx
		// PA11 CTS
		// PA12 RTS

		// PA9 Tx
		Pin_Config.GPIO_PinNumber = GPIO_PIN_9;
 8000e42:	2309      	movs	r3, #9
 8000e44:	733b      	strb	r3, [r7, #12]
		Pin_Config.GPIO_MODE = GPIO_ALT_OUTPUT_PUSHPULL_MODE;
 8000e46:	2306      	movs	r3, #6
 8000e48:	737b      	strb	r3, [r7, #13]
		Pin_Config.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	73bb      	strb	r3, [r7, #14]
		Pin_Config.GPIO_Port= GPIOA;
 8000e4e:	4b39      	ldr	r3, [pc, #228]	; (8000f34 <MCAL_UART_GPIO_Set_Pins+0x104>)
 8000e50:	60bb      	str	r3, [r7, #8]

		gpio_pin_intialize(&Pin_Config);
 8000e52:	f107 0308 	add.w	r3, r7, #8
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff faae 	bl	80003b8 <gpio_pin_intialize>

		// PA10 Rx
		Pin_Config.GPIO_PinNumber = GPIO_PIN_10;
 8000e5c:	230a      	movs	r3, #10
 8000e5e:	733b      	strb	r3, [r7, #12]
		Pin_Config.GPIO_MODE = GPIO_ALT_INPUT_MODE;
 8000e60:	2308      	movs	r3, #8
 8000e62:	737b      	strb	r3, [r7, #13]
		Pin_Config.GPIO_Port= GPIOA;
 8000e64:	4b33      	ldr	r3, [pc, #204]	; (8000f34 <MCAL_UART_GPIO_Set_Pins+0x104>)
 8000e66:	60bb      	str	r3, [r7, #8]
		gpio_pin_intialize(&Pin_Config);
 8000e68:	f107 0308 	add.w	r3, r7, #8
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff faa3 	bl	80003b8 <gpio_pin_intialize>
			Pin_Config.GPIO_Output_Speed = GPIO_SPEED_10M;
			Pin_Config.GPIO_Port= GPIOA;
			gpio_pin_intialize( &Pin_Config);
		}
	}
}
 8000e72:	e058      	b.n	8000f26 <MCAL_UART_GPIO_Set_Pins+0xf6>
	else if (UART_Config->USARTx == USART2)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a2f      	ldr	r2, [pc, #188]	; (8000f38 <MCAL_UART_GPIO_Set_Pins+0x108>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d127      	bne.n	8000ece <MCAL_UART_GPIO_Set_Pins+0x9e>
		Pin_Config.GPIO_PinNumber = GPIO_PIN_2;
 8000e7e:	2302      	movs	r3, #2
 8000e80:	733b      	strb	r3, [r7, #12]
		Pin_Config.GPIO_MODE = GPIO_ALT_OUTPUT_PUSHPULL_MODE;
 8000e82:	2306      	movs	r3, #6
 8000e84:	737b      	strb	r3, [r7, #13]
		Pin_Config.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000e86:	2301      	movs	r3, #1
 8000e88:	73bb      	strb	r3, [r7, #14]
		Pin_Config.GPIO_Port= GPIOA;
 8000e8a:	4b2a      	ldr	r3, [pc, #168]	; (8000f34 <MCAL_UART_GPIO_Set_Pins+0x104>)
 8000e8c:	60bb      	str	r3, [r7, #8]
		gpio_pin_intialize( &Pin_Config);
 8000e8e:	f107 0308 	add.w	r3, r7, #8
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff fa90 	bl	80003b8 <gpio_pin_intialize>
		Pin_Config.GPIO_PinNumber = GPIO_PIN_3;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	733b      	strb	r3, [r7, #12]
		Pin_Config.GPIO_MODE = GPIO_ALT_INPUT_MODE;
 8000e9c:	2308      	movs	r3, #8
 8000e9e:	737b      	strb	r3, [r7, #13]
		Pin_Config.GPIO_Port= GPIOA;
 8000ea0:	4b24      	ldr	r3, [pc, #144]	; (8000f34 <MCAL_UART_GPIO_Set_Pins+0x104>)
 8000ea2:	60bb      	str	r3, [r7, #8]
		gpio_pin_intialize( &Pin_Config);
 8000ea4:	f107 0308 	add.w	r3, r7, #8
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff fa85 	bl	80003b8 <gpio_pin_intialize>
		if (UART_Config->HwFlowCtl || UART_Config->HwFlowCtl == UART_HwFlowCtl_CTS)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	7bdb      	ldrb	r3, [r3, #15]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d037      	beq.n	8000f26 <MCAL_UART_GPIO_Set_Pins+0xf6>
			Pin_Config.GPIO_PinNumber = GPIO_PIN_0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	733b      	strb	r3, [r7, #12]
			Pin_Config.GPIO_MODE = GPIO_FLOATING_INPUT_MODE;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	737b      	strb	r3, [r7, #13]
			Pin_Config.GPIO_Port= GPIOA;
 8000ebe:	4b1d      	ldr	r3, [pc, #116]	; (8000f34 <MCAL_UART_GPIO_Set_Pins+0x104>)
 8000ec0:	60bb      	str	r3, [r7, #8]
			gpio_pin_intialize( &Pin_Config);
 8000ec2:	f107 0308 	add.w	r3, r7, #8
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff fa76 	bl	80003b8 <gpio_pin_intialize>
}
 8000ecc:	e02b      	b.n	8000f26 <MCAL_UART_GPIO_Set_Pins+0xf6>
	else if (UART_Config->USARTx == USART3)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a1a      	ldr	r2, [pc, #104]	; (8000f3c <MCAL_UART_GPIO_Set_Pins+0x10c>)
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d126      	bne.n	8000f26 <MCAL_UART_GPIO_Set_Pins+0xf6>
		Pin_Config.GPIO_PinNumber = GPIO_PIN_10;
 8000ed8:	230a      	movs	r3, #10
 8000eda:	733b      	strb	r3, [r7, #12]
		Pin_Config.GPIO_MODE = GPIO_ALT_OUTPUT_PUSHPULL_MODE;
 8000edc:	2306      	movs	r3, #6
 8000ede:	737b      	strb	r3, [r7, #13]
		Pin_Config.GPIO_Output_Speed = GPIO_SPEED_10M;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	73bb      	strb	r3, [r7, #14]
		Pin_Config.GPIO_Port= GPIOB;
 8000ee4:	4b16      	ldr	r3, [pc, #88]	; (8000f40 <MCAL_UART_GPIO_Set_Pins+0x110>)
 8000ee6:	60bb      	str	r3, [r7, #8]
		gpio_pin_intialize( &Pin_Config);
 8000ee8:	f107 0308 	add.w	r3, r7, #8
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff fa63 	bl	80003b8 <gpio_pin_intialize>
		Pin_Config.GPIO_PinNumber = GPIO_PIN_11;
 8000ef2:	230b      	movs	r3, #11
 8000ef4:	733b      	strb	r3, [r7, #12]
		Pin_Config.GPIO_MODE = GPIO_ALT_INPUT_MODE;
 8000ef6:	2308      	movs	r3, #8
 8000ef8:	737b      	strb	r3, [r7, #13]
		Pin_Config.GPIO_Port= GPIOB;
 8000efa:	4b11      	ldr	r3, [pc, #68]	; (8000f40 <MCAL_UART_GPIO_Set_Pins+0x110>)
 8000efc:	60bb      	str	r3, [r7, #8]
		gpio_pin_intialize( &Pin_Config);
 8000efe:	f107 0308 	add.w	r3, r7, #8
 8000f02:	4618      	mov	r0, r3
 8000f04:	f7ff fa58 	bl	80003b8 <gpio_pin_intialize>
		if (UART_Config->HwFlowCtl || UART_Config->HwFlowCtl == UART_HwFlowCtl_CTS)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	7bdb      	ldrb	r3, [r3, #15]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d00a      	beq.n	8000f26 <MCAL_UART_GPIO_Set_Pins+0xf6>
			Pin_Config.GPIO_PinNumber = GPIO_PIN_13;
 8000f10:	230d      	movs	r3, #13
 8000f12:	733b      	strb	r3, [r7, #12]
			Pin_Config.GPIO_MODE = GPIO_FLOATING_INPUT_MODE;
 8000f14:	2301      	movs	r3, #1
 8000f16:	737b      	strb	r3, [r7, #13]
			Pin_Config.GPIO_Port= GPIOB;
 8000f18:	4b09      	ldr	r3, [pc, #36]	; (8000f40 <MCAL_UART_GPIO_Set_Pins+0x110>)
 8000f1a:	60bb      	str	r3, [r7, #8]
			gpio_pin_intialize( &Pin_Config);
 8000f1c:	f107 0308 	add.w	r3, r7, #8
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff fa49 	bl	80003b8 <gpio_pin_intialize>
}
 8000f26:	bf00      	nop
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40013800 	.word	0x40013800
 8000f34:	40010800 	.word	0x40010800
 8000f38:	40004400 	.word	0x40004400
 8000f3c:	40004800 	.word	0x40004800
 8000f40:	40010c00 	.word	0x40010c00

08000f44 <USART1_IRQHandler>:



void USART1_IRQHandler (void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
	USART_INT_CALLBACK [0]();
 8000f48:	4b02      	ldr	r3, [pc, #8]	; (8000f54 <USART1_IRQHandler+0x10>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4798      	blx	r3
}
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	200000a4 	.word	0x200000a4

08000f58 <USART2_IRQHandler>:

void USART2_IRQHandler (void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
	USART_INT_CALLBACK [1]();
 8000f5c:	4b02      	ldr	r3, [pc, #8]	; (8000f68 <USART2_IRQHandler+0x10>)
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	4798      	blx	r3
}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	200000a4 	.word	0x200000a4

08000f6c <USART3_IRQHandler>:

void USART3_IRQHandler (void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
	USART_INT_CALLBACK [2]();
 8000f70:	4b02      	ldr	r3, [pc, #8]	; (8000f7c <USART3_IRQHandler+0x10>)
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	4798      	blx	r3
}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	200000a4 	.word	0x200000a4

08000f80 <UART_CALLBACK>:
		.TCIE_IRQ_Enable=0,
		.TXEIE_IRQ_Enable=0,
		.USART_Mode =UART_MODE_TX_RX,
		.USARTx= USART1
};
void UART_CALLBACK (){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
	uart1_Data=USART1->DR;
 8000f84:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <UART_CALLBACK+0x28>)
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	4b08      	ldr	r3, [pc, #32]	; (8000fac <UART_CALLBACK+0x2c>)
 8000f8c:	701a      	strb	r2, [r3, #0]
	MCAL_UART_SendData(&uart1, &uart1_Data, 1);
 8000f8e:	2201      	movs	r2, #1
 8000f90:	4906      	ldr	r1, [pc, #24]	; (8000fac <UART_CALLBACK+0x2c>)
 8000f92:	4807      	ldr	r0, [pc, #28]	; (8000fb0 <UART_CALLBACK+0x30>)
 8000f94:	f7ff ff2a 	bl	8000dec <MCAL_UART_SendData>
	MCAL_SPI_Send_Data(&spi_master, &uart1_Data, 1);
 8000f98:	2201      	movs	r2, #1
 8000f9a:	4904      	ldr	r1, [pc, #16]	; (8000fac <UART_CALLBACK+0x2c>)
 8000f9c:	4805      	ldr	r0, [pc, #20]	; (8000fb4 <UART_CALLBACK+0x34>)
 8000f9e:	f7ff fdef 	bl	8000b80 <MCAL_SPI_Send_Data>

}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40013800 	.word	0x40013800
 8000fac:	200000ec 	.word	0x200000ec
 8000fb0:	20000020 	.word	0x20000020
 8000fb4:	20000000 	.word	0x20000000

08000fb8 <main>:

int main(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
	RCC_GPIOA_CLK_EN();
 8000fbc:	4b10      	ldr	r3, [pc, #64]	; (8001000 <main+0x48>)
 8000fbe:	699b      	ldr	r3, [r3, #24]
 8000fc0:	4a0f      	ldr	r2, [pc, #60]	; (8001000 <main+0x48>)
 8000fc2:	f043 0304 	orr.w	r3, r3, #4
 8000fc6:	6193      	str	r3, [r2, #24]
	RCC_GPIOB_CLK_EN();
 8000fc8:	4b0d      	ldr	r3, [pc, #52]	; (8001000 <main+0x48>)
 8000fca:	699b      	ldr	r3, [r3, #24]
 8000fcc:	4a0c      	ldr	r2, [pc, #48]	; (8001000 <main+0x48>)
 8000fce:	f043 0308 	orr.w	r3, r3, #8
 8000fd2:	6193      	str	r3, [r2, #24]
	RCC_AFIO_CLK_EN();
 8000fd4:	4b0a      	ldr	r3, [pc, #40]	; (8001000 <main+0x48>)
 8000fd6:	699b      	ldr	r3, [r3, #24]
 8000fd8:	4a09      	ldr	r2, [pc, #36]	; (8001000 <main+0x48>)
 8000fda:	f043 0301 	orr.w	r3, r3, #1
 8000fde:	6193      	str	r3, [r2, #24]

	MCAL_SPI_Init(&spi_master);
 8000fe0:	4808      	ldr	r0, [pc, #32]	; (8001004 <main+0x4c>)
 8000fe2:	f7ff fbeb 	bl	80007bc <MCAL_SPI_Init>
	MCAL_SPI_GPIO_Set_Pins(&spi_master);
 8000fe6:	4807      	ldr	r0, [pc, #28]	; (8001004 <main+0x4c>)
 8000fe8:	f7ff fcb2 	bl	8000950 <MCAL_SPI_GPIO_Set_Pins>
	MCAL_UART_Init(&uart1);
 8000fec:	4806      	ldr	r0, [pc, #24]	; (8001008 <main+0x50>)
 8000fee:	f7ff fdf7 	bl	8000be0 <MCAL_UART_Init>
	MCAL_UART_GPIO_Set_Pins(&uart1);
 8000ff2:	4805      	ldr	r0, [pc, #20]	; (8001008 <main+0x50>)
 8000ff4:	f7ff ff1c 	bl	8000e30 <MCAL_UART_GPIO_Set_Pins>


	while (1){

//		MCAL_SPI_Send_Data(&spi_master, &x, 1);
		delay_ms(10);
 8000ff8:	200a      	movs	r0, #10
 8000ffa:	f7ff fa71 	bl	80004e0 <delay_ms>
 8000ffe:	e7fb      	b.n	8000ff8 <main+0x40>
 8001000:	40021000 	.word	0x40021000
 8001004:	20000000 	.word	0x20000000
 8001008:	20000020 	.word	0x20000020

0800100c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800100c:	480d      	ldr	r0, [pc, #52]	; (8001044 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800100e:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001010:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001014:	480c      	ldr	r0, [pc, #48]	; (8001048 <LoopForever+0x6>)
  ldr r1, =_edata
 8001016:	490d      	ldr	r1, [pc, #52]	; (800104c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001018:	4a0d      	ldr	r2, [pc, #52]	; (8001050 <LoopForever+0xe>)
  movs r3, #0
 800101a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800101c:	e002      	b.n	8001024 <LoopCopyDataInit>

0800101e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001020:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001022:	3304      	adds	r3, #4

08001024 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001024:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001026:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001028:	d3f9      	bcc.n	800101e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800102a:	4a0a      	ldr	r2, [pc, #40]	; (8001054 <LoopForever+0x12>)
  ldr r4, =_ebss
 800102c:	4c0a      	ldr	r4, [pc, #40]	; (8001058 <LoopForever+0x16>)
  movs r3, #0
 800102e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001030:	e001      	b.n	8001036 <LoopFillZerobss>

08001032 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001032:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001034:	3204      	adds	r2, #4

08001036 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001036:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001038:	d3fb      	bcc.n	8001032 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800103a:	f000 f811 	bl	8001060 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800103e:	f7ff ffbb 	bl	8000fb8 <main>

08001042 <LoopForever>:

LoopForever:
    b LoopForever
 8001042:	e7fe      	b.n	8001042 <LoopForever>
  ldr   r0, =_estack
 8001044:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8001048:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800104c:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 8001050:	080010e0 	.word	0x080010e0
  ldr r2, =_sbss
 8001054:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 8001058:	200000f0 	.word	0x200000f0

0800105c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800105c:	e7fe      	b.n	800105c <ADC1_2_IRQHandler>
	...

08001060 <__libc_init_array>:
 8001060:	b570      	push	{r4, r5, r6, lr}
 8001062:	2500      	movs	r5, #0
 8001064:	4e0c      	ldr	r6, [pc, #48]	; (8001098 <__libc_init_array+0x38>)
 8001066:	4c0d      	ldr	r4, [pc, #52]	; (800109c <__libc_init_array+0x3c>)
 8001068:	1ba4      	subs	r4, r4, r6
 800106a:	10a4      	asrs	r4, r4, #2
 800106c:	42a5      	cmp	r5, r4
 800106e:	d109      	bne.n	8001084 <__libc_init_array+0x24>
 8001070:	f000 f81a 	bl	80010a8 <_init>
 8001074:	2500      	movs	r5, #0
 8001076:	4e0a      	ldr	r6, [pc, #40]	; (80010a0 <__libc_init_array+0x40>)
 8001078:	4c0a      	ldr	r4, [pc, #40]	; (80010a4 <__libc_init_array+0x44>)
 800107a:	1ba4      	subs	r4, r4, r6
 800107c:	10a4      	asrs	r4, r4, #2
 800107e:	42a5      	cmp	r5, r4
 8001080:	d105      	bne.n	800108e <__libc_init_array+0x2e>
 8001082:	bd70      	pop	{r4, r5, r6, pc}
 8001084:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001088:	4798      	blx	r3
 800108a:	3501      	adds	r5, #1
 800108c:	e7ee      	b.n	800106c <__libc_init_array+0xc>
 800108e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001092:	4798      	blx	r3
 8001094:	3501      	adds	r5, #1
 8001096:	e7f2      	b.n	800107e <__libc_init_array+0x1e>
 8001098:	080010d8 	.word	0x080010d8
 800109c:	080010d8 	.word	0x080010d8
 80010a0:	080010d8 	.word	0x080010d8
 80010a4:	080010dc 	.word	0x080010dc

080010a8 <_init>:
 80010a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010aa:	bf00      	nop
 80010ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80010ae:	bc08      	pop	{r3}
 80010b0:	469e      	mov	lr, r3
 80010b2:	4770      	bx	lr

080010b4 <_fini>:
 80010b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010b6:	bf00      	nop
 80010b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80010ba:	bc08      	pop	{r3}
 80010bc:	469e      	mov	lr, r3
 80010be:	4770      	bx	lr
