<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="DMA_design_processing_system7_0_0_synth_1" LaunchDir="D:/NextLab/Vivado/OPLL_ADC/OPLL_ADC/OPLL_ADC.runs/DMA_design_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_design_rst_ps7_0_100M_0_synth_1" LaunchDir="D:/NextLab/Vivado/OPLL_ADC/OPLL_ADC/OPLL_ADC.runs/DMA_design_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_design_ila_0_1_synth_1" LaunchDir="D:/NextLab/Vivado/OPLL_ADC/OPLL_ADC/OPLL_ADC.runs/DMA_design_ila_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_design_AXIS_Test_0_0_synth_1" LaunchDir="D:/NextLab/Vivado/OPLL_ADC/OPLL_ADC/OPLL_ADC.runs/DMA_design_AXIS_Test_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="DMA_design_auto_pc_0_synth_1" LaunchDir="D:/NextLab/Vivado/OPLL_ADC/OPLL_ADC/OPLL_ADC.runs/DMA_design_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

