0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.2/project_7.3.3.2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.2/project_7.3.3.2.srcs/sim_1/new/UART_RX_CTRL_testbench.sv,1565456221,systemVerilog,,,,UART_RX_CTRL_testbench,,,,,,,,
C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.2/project_7.3.3.2.srcs/sources_1/new/UART_RX_CTRL.sv,1565456137,systemVerilog,,C:/Users/Natt/Documents/GitHub/ELO212/project_7.3.3.2/project_7.3.3.2.srcs/sim_1/new/UART_RX_CTRL_testbench.sv,,UART_RX_CTRL,,,,,,,,
