// Seed: 1297783009
module module_0;
  initial begin : LABEL_0
    if (1) forever id_1 = #1 1;
  end
  logic [7:0] id_3;
  wire id_4;
  assign id_4 = id_3[1];
  assign id_4 = {1'b0, 1} ? id_4 : id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_2 <= id_3;
    id_2 = id_4;
  end
  wire id_6;
endmodule
