Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_7.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_7 --family="Arria 10" --part=10AX115N2F40E2LG
Info: ddr_board_mm_bridge_7: "Transforming system: ddr_board_mm_bridge_7"
Info: ddr_board_mm_bridge_7: "Naming system components in system: ddr_board_mm_bridge_7"
Info: ddr_board_mm_bridge_7: "Processing generation queue"
Info: ddr_board_mm_bridge_7: "Generating: ddr_board_mm_bridge_7"
Info: ddr_board_mm_bridge_7: "Generating: ddr_board_mm_bridge_7_altera_avalon_mm_bridge_191_o6ohchy"
Info: ddr_board_mm_bridge_7: Done "ddr_board_mm_bridge_7" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
