Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8833805a0299436db3dbd32a12c642bd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sub_tb_behav xil_defaultlib.sub_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [C:/Users/Sirge/subtractor/subtractor.srcs/sim_1/new/sub_tb.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.sub_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sub_tb_behav
