# A simple Makefile for compiling and running C programs
# Define the compiler to be used
CC = gcc

# Define the compiler flags
CFLAGS = -Wall -g

# Define the target and dependencies
all: program1 program2

# Define the first program and its dependencies
program1: program1.o helper.o
	$(CC) $(CFLAGS) -o program1 program1.o helper.o

# Define the second program and its dependencies
program2: program2.o helper.o
	$(CC) $(CFLAGS) -o program2 program2.o helper.o

# Define the object files and their dependencies
program1.o: program1.c helper.h
	$(CC) $(CFLAGS) -c program1.c

program2.o: program2.c helper.h
	$(CC) $(CFLAGS) -c program2.c

helper.o: helper.c helper.h
	$(CC) $(CFLAGS) -c helper.c

# Define the clean command to remove object files and executables
clean:
	rm -f *.o program1 program2