[
  {
    "timestamp": "2025-12-02T16:41:16.182291",
    "model": "claude-sonnet-4-20250514",
    "system_prompt": "You are an expert in hardware design, verification, and security. You specialize in SystemVerilog/Verilog RTL design and hardware Trojan analysis.",
    "user_prompt": "\nAnalyze the following SystemVerilog/Verilog RTL code for the rom_ctrl module in OpenTitan SoC.\n\nRTL CODE:\n```systemverilog\n// Copyright lowRISC contributors (OpenTitan project).\n// Licensed under the Apache License, Version 2.0, see LICENSE for details.\n// SPDX-License-Identifier: Apache-2.0\n\n`include \"prim_assert.sv\"\n\nmodule rom_ctrl\n  import rom_ctrl_reg_pkg::NumAlerts;\n  import prim_rom_pkg::rom_cfg_t;\n#(\n  parameter                       BootRomInitFile = \"\",\n  parameter logic [NumAlerts-1:0] AlertAsyncOn = {NumAlerts{1'b1}},\n  // Number of cycles a differential skew is tolerated on the alert signal\n  parameter int unsigned          AlertSkewCycles = 1,\n  // If FlopToKmac is true, insert a flop stage between the output of the ROM and the data that gets\n  // sent to KMAC. This path might be long in a target design and inserting this flop breaks the\n  // path at the cost of chip area.\n  //\n  // Note that this works by adding a FIFO. This would work with just one item in the FIFO, but\n  // splitting the long path means that the bandwidth halves (because the ready signal from KMAC\n  // isn't fed through to the ROM). The code below sets Depth=2 to maintain bandwidth, but Depth=1\n  // would also work, at the cost of halving bandwidth.\n  parameter bit                   FlopToKmac = 1'b0,\n  parameter bit [63:0]            RndCnstScrNonce = '0,\n  parameter bit [127:0]           RndCnstScrKey = '0,\n  // ROM size in bytes\n  parameter int                   MemSizeRom = 32'h8000,\n\n  // Disable all (de)scrambling operation. This disables both the scrambling block and the boot-time\n  // checker. Don't use this in a real chip, but it's handy for small FPGA targets where we don't\n  // want to spend area on unused scrambling.\n  parameter bit                   SecDisableScrambling = 1'b0\n) (\n  input  clk_i,\n  input  rst_ni,\n\n  // ROM configuration parameters\n  input  rom_cfg_t rom_cfg_i,\n\n  input  tlul_pkg::tl_h2d_t rom_tl_i,\n  output tlul_pkg::tl_d2h_t rom_tl_o,\n\n  input  tlul_pkg::tl_h2d_t regs_tl_i,\n  output tlul_pkg::tl_d2h_t regs_tl_o,\n\n  // Alerts\n  input  prim_alert_pkg::alert_rx_t [NumAlerts-1:0] alert_rx_i,\n  output prim_alert_pkg::alert_tx_t [NumAlerts-1:0] alert_tx_o,\n\n  // Connections to other blocks\n  output rom_ctrl_pkg::pwrmgr_data_t pwrmgr_data_o,\n  output rom_ctrl_pkg::keymgr_data_t keymgr_data_o,\n  input  kmac_pkg::app_rsp_t         kmac_data_i,\n  output kmac_pkg::app_req_t         kmac_data_o\n);\n\n  import rom_ctrl_pkg::*;\n  import rom_ctrl_reg_pkg::*;\n  import prim_mubi_pkg::mubi4_t, prim_mubi_pkg::MuBi4True;\n  import prim_util_pkg::vbits;\n\n  // MemSizeRom is auto-generated by regtool and comes from the Hjson, measured in\n  // bytes of content (i.e. 4 times the number of 32 bit words).\n  localparam int unsigned RomSizeByte = MemSizeRom;\n  localparam int unsigned RomSizeWords = RomSizeByte >> 2;\n  localparam int unsigned RomIndexWidth = vbits(RomSizeWords);\n\n  // SEC_CM: CTRL.MEM.INTEGRITY\n  // DataWidth is normally 39, representing 32 bits of actual data plus 7 ECC check bits for the bus\n  // end-to-end integrity scheme. If scrambling is disabled(\"insecure mode\"), we store a raw 32-bit\n  // image and generate ECC check bits on the fly.\n  localparam int unsigned DataWidth = SecDisableScrambling ? 32 : 39;\n\n  mubi4_t                   rom_select_bus;\n\n  logic [RomIndexWidth-1:0] rom_rom_index, rom_prince_index;\n  logic                     rom_req;\n  logic [DataWidth-1:0]     rom_scr_rdata;\n  logic [DataWidth-1:0]     rom_clr_rdata;\n  logic                     rom_rvalid;\n\n  logic [RomIndexWidth-1:0] bus_rom_rom_index, bus_rom_prince_index;\n  logic                     bus_rom_req;\n  logic                     bus_rom_gnt;\n  logic [DataWidth-1:0]     bus_rom_rdata;\n  logic                     bus_rom_rvalid, bus_rom_rvalid_raw;\n\n  logic [RomIndexWidth-1:0] checker_rom_index;\n  logic                     checker_rom_req;\n  logic [DataWidth-1:0]     checker_rom_rdata, checker_rom_rdata_outer;\n\n  logic                     internal_alert;\n\n  // Pack / unpack kmac connection data ========================================\n\n  logic [63:0]              kmac_rom_data;\n  logic                     kmac_rom_rdy, kmac_rom_rdy_outer;\n  logic                     kmac_rom_vld, kmac_rom_vld_outer;\n  logic                     kmac_rom_last, kmac_rom_last_outer;\n  logic                     kmac_done;\n  logic [255:0]             kmac_digest;\n  logic                     kmac_err;\n\n  if (!SecDisableScrambling) begin : gen_kmac_scramble_enabled\n    // The usual situation, with scrambling enabled. Collect up output signals for kmac and split up\n    // the input struct into separate signals.\n\n    // Neglecting any first / last block effects, and assuming that ROM_CTRL can always fill the\n    // KMAC message FIFO while a KMAC round is running, the total processing time for a 32kB ROM is\n    // calculated as follows:\n    //\n    // (Padding Overhead) x (ROM Size) / (Block Size) x (Block Processing Time + KMAC Absorb Time)\n    //\n    // ROM_CTRL can only read out one 32 or 39 bit (with ECC) word per cycle, so if we were to zero\n    // pad this to align with the 64bit KMAC interface, the padding overhead would amount to 2x\n    // in this equation:\n    //\n    // 2 x 32 kByte / (1600 bit - 2x 256bit) x (96 cycles + (1600 bit - 2x 256bit) / 64bit)) =\n    // 2 x 32 x 1024 x 8bit / 1088bit x (96 cycles + 17 cycles) =\n    // 2 x 262144 bit / 1088 bit x 113 cycles =\n    // 2 x 27226.35 cycles\n    //\n    // Luckily, the KMAC interface allows to transmit data with a byte enable mask, and only the\n    // enabled bytes will be packed into the message FIFO. Assuming that the processing is the\n    // bottleneck, we can thus reduce the overhead of 2x in that equation to 1x or 5/8x if we only\n    // set 4 or 5 byte enables (4 for 32bit, 5 for 39bit)!\n    localparam int NumBytes = (DataWidth + 7) / 8;\n\n    // SEC_CM: MEM.DIGEST\n    assign kmac_data_o = '{valid: kmac_rom_vld_outer,\n                           data: kmac_rom_data,\n                           strb: kmac_pkg::MsgStrbW'({NumBytes{1'b1}}),\n                           last: kmac_rom_last_outer};\n\n    assign kmac_rom_rdy_outer = kmac_data_i.ready;\n    assign kmac_done = kmac_data_i.done;\n    assign kmac_digest = kmac_data_i.digest_share0[255:0] ^ kmac_data_i.digest_share1[255:0];\n    assign kmac_err = kmac_data_i.error;\n\n    logic unused_kmac_digest;\n    assign unused_kmac_digest = ^{\n      kmac_data_i.digest_share0[kmac_pkg::AppDigestW-1:256],\n      kmac_data_i.digest_share1[kmac_pkg::AppDigestW-1:256]\n    };\n\n  end : gen_kmac_scramble_enabled\n  else begin : gen_kmac_scramble_disabled\n    // Scrambling is disabled. Stub out all KMAC connections and waive the ignored signals.\n\n    assign kmac_data_o = '0;\n    assign kmac_rom_rdy_outer = 1'b0;\n    assign kmac_done = 1'b0;\n    assign kmac_digest = '0;\n    assign kmac_err = 1'b0;\n\n    logic unused_kmac_inputs;\n    assign unused_kmac_inputs = ^{kmac_data_i};\n\n    logic unused_kmac_outputs;\n    assign unused_kmac_outputs = ^{kmac_rom_vld, kmac_rom_data, kmac_rom_last};\n\n  end : gen_kmac_scramble_disabled\n\n  // TL interface ==============================================================\n  // This buffer ensures that when we calculate bus_rom_prince_index by snooping on\n  // rom_tl_i, we get a value that's buffered from the thing that goes into both the ECC\n  // check and the addr_o output of u_tl_adapter_rom. That way, an injected 1- or 2-bit fault that\n  // affects bus_rom_prince_index must either affect the ECC check (causing it to fail) OR it cannot\n  // affect bus_rom_rom_index (so the address-tweakable scrambling will mean the read probably gets\n  // garbage).\n  //\n  // SEC_CM: CTRL.REDUN\n  tlul_pkg::tl_h2d_t tl_rom_h2d_downstream;\n  prim_buf #(\n    .Width($bits(tlul_pkg::tl_h2d_t))\n  ) u_tl_rom_h2d_buf (\n    .in_i (rom_tl_i),\n    .out_o (tl_rom_h2d_downstream)\n  );\n\n  // Bus -> ROM adapter ========================================================\n\n  logic rom_integrity_error;\n\n  tlul_adapter_sram #(\n    .SramAw(RomIndexWidth),\n    .SramDw(32),\n    .Outstanding(2),\n    .ByteAccess(0),\n    .ErrOnWrite(1),\n    .CmdIntgCheck(1),\n    .EnableRspIntgGen(1),\n    .EnableDataIntgGen(SecDisableScrambling),\n    .EnableDataIntgPt(!SecDisableScrambling), // SEC_CM: BUS.INTEGRITY\n    .SecFifoPtr      (1)                      // SEC_CM: TLUL_FIFO.CTR.REDUN\n  ) u_tl_adapter_rom (\n    .clk_i,\n    .rst_ni,\n\n    .tl_i                       (tl_rom_h2d_downstream),\n    .tl_o                       (rom_tl_o),\n    .en_ifetch_i                (prim_mubi_pkg::MuBi4True),\n    .req_o                      (bus_rom_req),\n    .req_type_o                 (),\n    .gnt_i                      (bus_rom_gnt),\n    .we_o                       (),\n    .addr_o                     (bus_rom_rom_index),\n    .wdata_o                    (),\n    .wmask_o                    (),\n    .intg_error_o               (rom_integrity_error),\n    .user_rsvd_o                (),\n    .rdata_i                    (bus_rom_rdata),\n    .rvalid_i                   (bus_rom_rvalid),\n    .rerror_i                   (2'b00),\n    .compound_txn_in_progress_o (),\n    .readback_en_i              (prim_mubi_pkg::MuBi4False),\n    .readback_error_o           (),\n    .wr_collision_i             (1'b0),\n    .write_pending_i            (1'b0)\n  );\n\n  // Snoop on the \"upstream\" TL transaction to infer the address to pass to the PRINCE cipher.\n  assign bus_rom_prince_index = (rom_tl_i.a_valid ?\n                                 rom_tl_i.a_address[2 +: RomIndexWidth] :\n                                 '0);\n\n  // Unless there has been an injected fault, bus_rom_prince_index and bus_rom_rom_index should have\n  // the same value.\n  `ASSERT(BusRomIndicesMatch_A, bus_rom_prince_index == bus_rom_rom_index)\n\n  // The mux ===================================================================\n\n  logic mux_alert;\n\n  rom_ctrl_mux #(\n    .AW (RomIndexWidth),\n    .DW (DataWidth)\n  ) u_mux (\n    .clk_i,\n    .rst_ni,\n    .sel_bus_i         (rom_select_bus),\n    .bus_rom_addr_i    (bus_rom_rom_index),\n    .bus_prince_addr_i (bus_rom_prince_index),\n    .bus_req_i         (bus_rom_req),\n    .bus_gnt_o         (bus_rom_gnt),\n    .bus_rdata_o       (bus_rom_rdata),\n    .bus_rvalid_o      (bus_rom_rvalid_raw),\n    .chk_addr_i        (checker_rom_index),\n    .chk_req_i         (checker_rom_req),\n    .chk_rdata_o       (checker_rom_rdata),\n    .rom_rom_addr_o    (rom_rom_index),\n    .rom_prince_addr_o (rom_prince_index),\n    .rom_req_o         (rom_req),\n    .rom_scr_rdata_i   (rom_scr_rdata),\n    .rom_clr_rdata_i   (rom_clr_rdata),\n    .rom_rvalid_i      (rom_rvalid),\n    .alert_o           (mux_alert)\n  );\n\n  // Squash all responses from the ROM to the bus if there's an internal integrity error from the\n  // checker FSM or the mux. This avoids having to handle awkward corner cases in the mux: if\n  // something looks bad, we'll complain and hang the bus transaction.\n  //\n  // Note that the two signals that go into internal_alert are both sticky. The mux explicitly\n  // latches its alert_o output and the checker FSM jumps to an invalid scrap state when it sees an\n  // error which, in turn, sets checker_alert.\n  //\n  // SEC_CM: BUS.LOCAL_ESC\n  assign bus_rom_rvalid = bus_rom_rvalid_raw & !internal_alert;\n\n  // The ROM itself ============================================================\n\n  if (!SecDisableScrambling) begin : gen_rom_scramble_enabled\n\n    // SEC_CM: MEM.SCRAMBLE\n    rom_ctrl_scrambled_rom #(\n      .MemInitFile (BootRomInitFile),\n      .Width       (DataWidth),\n      .Depth       (RomSizeWords),\n      .ScrNonce    (RndCnstScrNonce),\n      .ScrKey      (RndCnstScrKey)\n    ) u_rom (\n      .clk_i,\n      .rst_ni,\n      .req_i         (rom_req),\n      .rom_addr_i    (rom_rom_index),\n      .prince_addr_i (rom_prince_index),\n      .rvalid_o      (rom_rvalid),\n      .scr_rdata_o   (rom_scr_rdata),\n      .clr_rdata_o   (rom_clr_rdata),\n      .cfg_i         (rom_cfg_i)\n    );\n\n  end : gen_rom_scramble_enabled\n  else begin : gen_rom_scramble_disabled\n\n    // If scrambling is disabled then instantiate a normal ROM primitive (no PRINCE cipher etc.).\n    // Note that this \"raw memory\" doesn't have ECC bits either.\n\n    prim_rom_adv #(\n      .Width       (DataWidth),\n      .Depth       (RomSizeWords),\n      .MemInitFile (BootRomInitFile)\n    ) u_rom (\n      .clk_i,\n      .rst_ni,\n      .req_i    (rom_req),\n      .addr_i   (rom_rom_index),\n      .rvalid_o (rom_rvalid),\n      .rdata_o  (rom_scr_rdata),\n      .cfg_i    (rom_cfg_i)\n    );\n\n    // There's no scrambling, so \"scrambled\" and \"clear\" rdata are equal.\n    assign rom_clr_rdata = rom_scr_rdata;\n\n    // Since we're not generating a keystream, we don't use the rom_prince_index at all\n    logic unused_prince_index;\n    assign unused_prince_index = ^rom_prince_index;\n\n  end : gen_rom_scramble_disabled\n\n  // Zero expand checker rdata to pass to KMAC\n  assign kmac_rom_data = {{64-DataWidth{1'b0}}, checker_rom_rdata_outer};\n\n  // Register block ============================================================\n\n  rom_ctrl_regs_reg2hw_t reg2hw;\n  rom_ctrl_regs_hw2reg_t hw2reg;\n  logic                  reg_integrity_error;\n\n  rom_ctrl_regs_reg_top u_reg_regs (\n    .clk_i,\n    .rst_ni,\n    .tl_i       (regs_tl_i),\n    .tl_o       (regs_tl_o),\n    .reg2hw     (reg2hw),\n    .hw2reg     (hw2reg),\n    .intg_err_o (reg_integrity_error)    // SEC_CM: BUS.INTEGRITY\n   );\n\n  // The checker FSM ===========================================================\n\n  logic [255:0] digest_q, exp_digest_q;\n  logic [255:0] digest_d;\n  logic         digest_de;\n  logic [31:0]  exp_digest_word_d;\n  logic         exp_digest_de;\n  logic [2:0]   exp_digest_idx;\n\n  logic         checker_alert;\n\n  if (!SecDisableScrambling) begin : gen_fsm_scramble_enabled\n\n    rom_ctrl_fsm #(\n      .RomDepth (RomSizeWords),\n      .TopCount (8)\n    ) u_checker_fsm (\n      .clk_i,\n      .rst_ni,\n      .digest_i             (digest_q),\n      .exp_digest_i         (exp_digest_q),\n      .digest_o             (digest_d),\n      .digest_vld_o         (digest_de),\n      .exp_digest_o         (exp_digest_word_d),\n      .exp_digest_vld_o     (exp_digest_de),\n      .exp_digest_idx_o     (exp_digest_idx),\n      .pwrmgr_data_o        (pwrmgr_data_o),\n      .keymgr_data_o        (keymgr_data_o),\n      .kmac_rom_rdy_i       (kmac_rom_rdy),\n      .kmac_rom_vld_o       (kmac_rom_vld),\n      .kmac_rom_last_o      (kmac_rom_last),\n      .kmac_done_i          (kmac_done),\n      .kmac_digest_i        (kmac_digest),\n      .kmac_err_i           (kmac_err),\n      .rom_select_bus_o     (rom_select_bus),\n      .rom_addr_o           (checker_rom_index),\n      .rom_req_o            (checker_rom_req),\n      .rom_data_i           (checker_rom_rdata[31:0]),\n      .alert_o              (checker_alert)\n    );\n\n    if (FlopToKmac) begin : gen_kmac_flopped_output\n      // If there is a flop between the ROM and KMAC then we distinguish between the data that is\n      // connected to the ROM itself and the version that is connected to KMAC. The latter signals\n      // have an \"_outer\" suffix.\n      //\n      // Note that for data coming out of the block (e.g. kmac_rom_vld), the \"_outer\" signal is\n      // later than the undecorated version. For data coming into the block (e.g. kmac_rom_rdy), the\n      // \"_outer\" signal is earlier than the undecorated version.\n\n      prim_fifo_sync #(\n        .Width(1 + DataWidth),\n        .Pass(1'b0),\n        .Depth(2),\n        .OutputZeroIfEmpty(1'b0),\n        .NeverClears(1'b1),\n        .Secure(0)\n      ) u_kmac_data_flop (\n        .clk_i,\n        .rst_ni,\n        .clr_i    (1'b0),\n        .wvalid_i (kmac_rom_vld),\n        .wready_o (kmac_rom_rdy),\n        .wdata_i  ({kmac_rom_last, checker_rom_rdata}),\n        .rvalid_o (kmac_rom_vld_outer),\n        .rready_i (kmac_rom_rdy_outer),\n        .rdata_o  ({kmac_rom_last_outer, checker_rom_rdata_outer}),\n        .full_o   (),\n        .depth_o  (),\n        .err_o    ()\n      );\n    end else begin : gen_kmac_direct_output\n      // If there is not a flop on the output, the \"_outer\" version of a signal is exactly the same\n      // as the underlying signal.\n\n      assign kmac_rom_vld_outer      = kmac_rom_vld;\n      assign kmac_rom_last_outer     = kmac_rom_last;\n      assign checker_rom_rdata_outer = checker_rom_rdata;\n\n      assign kmac_rom_rdy = kmac_rom_rdy_outer;\n    end\n\n\n  end : gen_fsm_scramble_enabled\n  else begin : gen_fsm_scramble_disabled\n\n    // If scrambling is disabled, there's no checker FSM.\n\n    assign digest_d = '0;\n    assign digest_de = 1'b0;\n    assign exp_digest_word_d = '0;\n    assign exp_digest_de = 1'b0;\n    assign exp_digest_idx = '0;\n\n    assign pwrmgr_data_o = PWRMGR_DATA_DEFAULT;\n    // Send something other than '1 or '0 because the key manager has an \"all ones\" and an \"all\n    // zeros\" check.\n    assign keymgr_data_o = '{data: {128{2'b10}}, valid: 1'b1};\n\n    assign kmac_rom_vld       = 1'b0;\n    assign kmac_rom_vld_outer = 1'b0;\n    assign kmac_rom_last      = 1'b0;\n\n    // Always grant access to the bus. Setting this to a constant should mean the mux gets\n    // synthesized away completely.\n    assign rom_select_bus = MuBi4True;\n\n    assign checker_rom_index = '0;\n    assign checker_rom_req = 1'b0;\n    assign checker_alert = 1'b0;\n\n    logic unused_fsm_inputs;\n    assign unused_fsm_inputs = ^{kmac_rom_rdy, kmac_done, kmac_digest, digest_q, exp_digest_q};\n\n  end : gen_fsm_scramble_disabled\n\n  // Register data =============================================================\n\n  // DIGEST and EXP_DIGEST registers\n\n  // Repack signals to convert between the view expected by rom_ctrl_reg_pkg for CSRs and the view\n  // expected by rom_ctrl_fsm. Register 0 of a multi-reg appears as the low bits of the packed data.\n  for (genvar i = 0; i < 8; i++) begin: gen_csr_digest\n    localparam int unsigned TopBitInt = 32 * i + 31;\n    localparam bit [7:0] TopBit = TopBitInt[7:0];\n\n    assign hw2reg.digest[i].d = digest_d[TopBit -: 32];\n    assign hw2reg.digest[i].de = digest_de;\n\n    assign hw2reg.exp_digest[i].d = exp_digest_word_d;\n    assign hw2reg.exp_digest[i].de = exp_digest_de && (i == exp_digest_idx);\n\n    assign digest_q[TopBit -: 32] = reg2hw.digest[i].q;\n    assign exp_digest_q[TopBit -: 32] = reg2hw.exp_digest[i].q;\n  end\n\n  logic bus_integrity_error;\n  assign bus_integrity_error = rom_integrity_error | reg_integrity_error;\n\n  assign internal_alert = checker_alert | mux_alert;\n\n  // FATAL_ALERT_CAUSE register\n  assign hw2reg.fatal_alert_cause.checker_error.d  = internal_alert;\n  assign hw2reg.fatal_alert_cause.checker_error.de = internal_alert;\n  assign hw2reg.fatal_alert_cause.integrity_error.d  = bus_integrity_error;\n  assign hw2reg.fatal_alert_cause.integrity_error.de = bus_integrity_error;\n\n  // Alert generation ==========================================================\n\n  logic [NumAlerts-1:0] alert_test;\n  assign alert_test[AlertFatalIdx] = reg2hw.alert_test.q &\n                                     reg2hw.alert_test.qe;\n\n  logic [NumAlerts-1:0] alerts;\n  assign alerts[AlertFatalIdx] = bus_integrity_error | checker_alert | mux_alert;\n\n  for (genvar i = 0; i < NumAlerts; i++) begin: gen_alert_tx\n    prim_alert_sender #(\n      .AsyncOn(AlertAsyncOn[i]),\n      .SkewCycles(AlertSkewCycles),\n      .IsFatal(i == AlertFatalIdx)\n    ) u_alert_sender (\n      .clk_i,\n      .rst_ni,\n      .alert_test_i  ( alert_test[i] ),\n      .alert_req_i   ( alerts[i]     ),\n      .alert_ack_o   (               ),\n      .alert_state_o (               ),\n      .alert_rx_i    ( alert_rx_i[i] ),\n      .alert_tx_o    ( alert_tx_o[i] )\n    );\n  end\n\n  // Asserts ===================================================================\n  //\n  // \"ROM\" TL interface: The d_valid and a_ready signals should be unconditionally defined. The\n  // other signals in rom_tl_o (which are the other D channel signals) should be defined if d_valid.\n  `ASSERT_KNOWN(RomTlODValidKnown_A, rom_tl_o.d_valid)\n  `ASSERT_KNOWN(RomTlOAReadyKnown_A, rom_tl_o.a_ready)\n  `ASSERT_KNOWN_IF(RomTlODDataKnown_A, rom_tl_o, rom_tl_o.d_valid)\n\n  // \"regs\" TL interface: The d_valid and a_ready signals should be unconditionally defined. The\n  // other signals in rom_tl_o (which are the other D channel signals) should be defined if d_valid.\n  `ASSERT_KNOWN(RegsTlODValidKnown_A, regs_tl_o.d_valid)\n  `ASSERT_KNOWN(RegsTlOAReadyKnown_A, regs_tl_o.a_ready)\n  `ASSERT_KNOWN_IF(RegsTlODDataKnown_A, regs_tl_o, regs_tl_o.d_valid)\n\n  // The assert_tx_o output should have a known value when out of reset\n  `ASSERT_KNOWN(AlertTxOKnown_A, alert_tx_o)\n\n  // Assertions to check that we've wired up our alert bits correctly\n  if (!SecDisableScrambling) begin : gen_asserts_with_scrambling\n    `ASSERT_PRIM_FSM_ERROR_TRIGGER_ALERT_IN(CompareFsmAlert_A,\n                                            gen_fsm_scramble_enabled.\n                                            u_checker_fsm.u_compare.u_state_regs,\n                                            gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\n    `ASSERT_PRIM_FSM_ERROR_TRIGGER_ALERT(CheckerFsmAlert_A,\n                                         gen_fsm_scramble_enabled.\n                                         u_checker_fsm.u_state_regs,\n                                         alert_tx_o[AlertFatalIdx])\n    `ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT_IN(CompareAddrCtrCheck_A,\n      gen_fsm_scramble_enabled.\n      u_checker_fsm.u_compare.u_prim_count_addr,\n      gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\n  end\n\n  // The pwrmgr_data_o output (the \"done\" and \"good\" signals) should have a known value when out of\n  // reset. (In theory, the \"good\" signal could be unknown when !done, but the stronger and simpler\n  // assertion is also true, so we use that)\n  `ASSERT_KNOWN(PwrmgrDataOKnown_A, pwrmgr_data_o)\n\n  // The valid signal for keymgr_data_o should always be known when out of reset. The rest of the\n  // struct (a data signal) should be known whenever the valid signal is true.\n  `ASSERT_KNOWN(KeymgrDataOValidKnown_A, keymgr_data_o.valid)\n  `ASSERT_KNOWN_IF(KeymgrDataODataKnown_A, keymgr_data_o, keymgr_data_o.valid)\n\n  // The valid signal for kmac_data_o should always be known when out of reset. The rest of the\n  // struct (data, strb and last) should be known whenever the valid signal is true.\n  `ASSERT_KNOWN(KmacDataOValidKnown_A, kmac_data_o.valid)\n  `ASSERT_KNOWN_IF(KmacDataODataKnown_A, kmac_data_o, kmac_data_o.valid)\n\n  // Check that pwrmgr_data_o.good is stable when kmac_data_o.valid is asserted\n  `ASSERT(StabilityChkKmac_A, kmac_data_o.valid && $past(kmac_data_o.valid)\n          |-> $stable(pwrmgr_data_o.good))\n\n  // Check that pwrmgr_data_o.good is stable when keymgr_data_o.valid is asserted\n  `ASSERT(StabilityChkkeymgr_A, keymgr_data_o.valid && $past(keymgr_data_o.valid)\n          |-> $stable(pwrmgr_data_o.good))\n\n  // Check that pwrmgr_data_o.done is never de-asserted once asserted\n  `ASSERT(PwrmgrDataChk_A,\n          pwrmgr_data_o.done == prim_mubi_pkg::MuBi4True |=>\n          pwrmgr_data_o.done == prim_mubi_pkg::MuBi4True,\n          clk_i, !rst_ni || internal_alert)\n\n  // Check that keymgr_data_o.valid is never de-asserted once asserted\n  `ASSERT(KeymgrValidChk_A, keymgr_data_o.valid |=> keymgr_data_o.valid,\n          clk_i, !rst_ni || internal_alert)\n\n  // It should not be possible to read from the ROM unless the check has finished, implying that\n  // pwrmgr_data_o.done is MuBi4True.\n  //\n  // This precise statement is a bit tricky, because pwrmgr_data_o.done can revert back to\n  // MuBi4False (because of an injected error or unexpected message from KMAC) and the response fifo\n  // might supply data after that happens. To avoid this problem, we actually look at the\n  // bus_rom_rvalid signal, which is a validity bit for data coming back from the ROM that will be\n  // supplied to the TileLink interface.\n  `ASSERT(NoReadsBeforeDone_A,\n          pwrmgr_data_o.done != prim_mubi_pkg::MuBi4True -> !bus_rom_rvalid)\n\n  // Check that whenever there is an alert triggered and FSM state is Invalid, there is no response\n  // to read requests.\n  if (!SecDisableScrambling) begin : gen_fsm_scramble_enabled_asserts\n\n    `ASSERT(InvalidStateTerminal_A,\n            ##1 !$fell(gen_fsm_scramble_enabled.u_checker_fsm.state_d == rom_ctrl_pkg::Invalid))\n    `ASSERT(BusLocalEscChk_A,\n            gen_fsm_scramble_enabled.u_checker_fsm.state_d == rom_ctrl_pkg::Invalid |=>\n            !bus_rom_rvalid)\n  end\n\n  // Alert assertions for reg_we onehot check\n  `ASSERT_PRIM_REG_WE_ONEHOT_ERROR_TRIGGER_ALERT_IN(RegWeOnehotCheck_A,\n                                                    u_reg_regs,\n                                                    (gen_alert_tx[AlertFatalIdx].\n                                                     u_alert_sender.alert_req_i))\n\n  // Alert assertions for redundant counters.\n  `ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT_IN(RspFifoWptrCheck_A,\n                                            u_tl_adapter_rom.u_rspfifo.gen_normal_fifo.\n                                            u_fifo_cnt.gen_secure_ptrs.u_wptr,\n                                            gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\n  `ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT_IN(RspFifoRptrCheck_A,\n                                            u_tl_adapter_rom.u_rspfifo.gen_normal_fifo.\n                                            u_fifo_cnt.gen_secure_ptrs.u_rptr,\n                                            gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\n  `ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT_IN(SramReqFifoWptrCheck_A,\n                                            u_tl_adapter_rom.u_sramreqfifo.gen_normal_fifo.\n                                            u_fifo_cnt.gen_secure_ptrs.u_wptr,\n                                            gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\n  `ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT_IN(SramReqFifoRptrCheck_A,\n                                            u_tl_adapter_rom.u_sramreqfifo.gen_normal_fifo.\n                                            u_fifo_cnt.gen_secure_ptrs.u_rptr,\n                                            gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\n  `ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT_IN(ReqFifoWptrCheck_A,\n                                            u_tl_adapter_rom.u_reqfifo.gen_normal_fifo.\n                                            u_fifo_cnt.gen_secure_ptrs.u_wptr,\n                                            gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\n  `ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT_IN(ReqFifoRptrCheck_A,\n                                            u_tl_adapter_rom.u_reqfifo.gen_normal_fifo.\n                                            u_fifo_cnt.gen_secure_ptrs.u_rptr,\n                                            gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\nendmodule\n\n```\n\nTask: Identify potential locations for inserting a hardware Trojan with the following characteristics:\nRedirects execution to attacker code\n\nPlease provide:\n1. A list of 3-5 potential insertion points (specify signal names, always blocks, or state machine locations)\n2. For each insertion point, explain:\n   - Why this location is suitable\n   - What signals are accessible at this point\n   - How a Trojan could be triggered without affecting normal operation\n   - The potential impact of a Trojan at this location\n\n3. Recommend the BEST insertion point and justify your choice\n\nFormat your response clearly with sections for each insertion point.\n",
    "response": "# Hardware Trojan Analysis for ROM_CTRL Module\n\n## Potential Insertion Points\n\n### 1. TL Adapter ROM Address Path (`u_tl_adapter_rom` - Address Output)\n\n**Location**: Within the `tlul_adapter_sram` module at the address output stage\n- **Signal**: `bus_rom_rom_index` (address path to ROM)\n- **Access point**: Between address decode and ROM access\n\n**Why suitable**:\n- Direct control over ROM addressing allows redirection to arbitrary memory locations\n- Critical path for execution flow control\n- Address manipulation can redirect to attacker-controlled code regions\n\n**Accessible signals**:\n- `bus_rom_rom_index` - target ROM address\n- `bus_rom_req` - ROM request signal\n- `rom_tl_i.a_address` - incoming TL address\n- Clock and reset signals\n\n**Trojan triggering**:\n- Trigger on specific address patterns (e.g., accessing certain ROM regions)\n- Activate during specific boot phases when `pwrmgr_data_o.done` is false\n- Use address sequence detection to avoid detection during normal testing\n\n**Potential impact**:\n- **HIGH**: Complete execution redirection to malicious code\n- Can bypass boot ROM integrity checks by redirecting before verification\n- Enables persistent compromise of the entire system\n\n### 2. ROM Data Output Multiplexer (`u_mux` - Data Path)\n\n**Location**: Within `rom_ctrl_mux` module at the data output stage\n- **Signal**: `bus_rom_rdata` (data returned to CPU)\n- **Access point**: Data path between ROM output and TL interface\n\n**Why suitable**:\n- Direct control over instruction/data flow to CPU\n- Can inject malicious instructions without changing ROM contents\n- Operates after address translation but before CPU consumption\n\n**Accessible signals**:\n- `rom_scr_rdata` - scrambled ROM data\n- `rom_clr_rdata` - clear ROM data\n- `bus_rom_rdata` - output data to CPU\n- `rom_select_bus` - bus selection signal\n- Address signals for context awareness\n\n**Trojan triggering**:\n- Activate on specific instruction fetch addresses\n- Use combination of address and data patterns\n- Trigger during specific boot sequences or system states\n\n**Potential impact**:\n- **HIGH**: Can inject malicious instructions seamlessly\n- Maintains appearance of normal ROM operation\n- Difficult to detect through standard ROM integrity checks\n\n### 3. Checker FSM State Machine (`u_checker_fsm` - State Control)\n\n**Location**: Within `rom_ctrl_fsm` module at state transition logic\n- **Signal**: FSM state registers and transition logic\n- **Access point**: State machine control in the verification process\n\n**Why suitable**:\n- Controls boot sequence validation and system initialization\n- Can bypass security checks by manipulating verification states\n- Has visibility into entire system boot process\n\n**Accessible signals**:\n- FSM state signals\n- `pwrmgr_data_o` - power manager interface\n- `keymgr_data_o` - key manager interface\n- `kmac_digest` - hash verification data\n- ROM access control signals\n\n**Trojan triggering**:\n- Activate during specific verification phases\n- Trigger based on digest values or verification patterns\n- Use timing-based triggers during boot sequence\n\n**Potential impact**:\n- **MEDIUM-HIGH**: Can bypass boot-time security verification\n- Enables persistent compromise by disabling integrity checks\n- May be detectable through verification result monitoring\n\n### 4. KMAC Interface Data Path (`kmac_data_o` - Hash Input)\n\n**Location**: KMAC data output generation logic\n- **Signal**: `kmac_rom_data`, `kmac_data_o` structure\n- **Access point**: Data path to cryptographic hash unit\n\n**Why suitable**:\n- Can manipulate hash verification by altering input data\n- Operates in security-critical path\n- Has access to ROM verification data flow\n\n**Accessible signals**:\n- `checker_rom_rdata_outer` - ROM data for hashing\n- `kmac_rom_vld_outer` - data valid signals\n- `kmac_rom_last_outer` - last data indicator\n- ROM address and control signals\n\n**Trojan triggering**:\n- Activate during hash computation phases\n- Trigger on specific ROM content patterns\n- Use verification sequence timing\n\n**Potential impact**:\n- **MEDIUM**: Can compromise boot verification integrity\n- Enables bypass of cryptographic verification\n- May leave traces in verification results\n\n### 5. Power Manager Interface (`pwrmgr_data_o` - System Control)\n\n**Location**: Power manager data output generation\n- **Signal**: `pwrmgr_data_o.done`, `pwrmgr_data_o.good`\n- **Access point**: System initialization control interface\n\n**Why suitable**:\n- Controls system boot completion signaling\n- Can delay or manipulate system initialization\n- Interface to critical system power management\n\n**Accessible signals**:\n- `pwrmgr_data_o.done` - boot completion signal\n- `pwrmgr_data_o.good` - boot success indicator\n- FSM state information\n- Verification results\n\n**Trojan triggering**:\n- Time-based triggers during boot sequence\n- Activation based on verification results\n- Environmental condition detection\n\n**Potential impact**:\n- **MEDIUM**: Can disrupt system initialization\n- Enables denial-of-service attacks\n- Limited direct code execution capability\n\n## BEST Insertion Point Recommendation\n\n### **Recommended: TL Adapter ROM Address Path (`u_tl_adapter_rom`)**\n\n**Justification**:\n\n1. **Maximum Impact**: Provides complete control over execution flow by manipulating ROM addresses, enabling redirection to attacker-controlled code regions.\n\n2. **Stealth**: Address manipulation can be designed to activate only under specific conditions (e.g., certain boot phases, specific address patterns) while maintaining normal operation during testing and routine use.\n\n3. **Persistence**: Once execution is redirected, the attacker gains control over the entire system, enabling installation of persistent malware.\n\n4. **Detection Difficulty**: Unlike data manipulation which might be caught by integrity checks, address redirection can occur before security verification mechanisms are fully active.\n\n5. **Implementation Feasibility**: The address path has well-defined signals and timing, making Trojan insertion technically straightforward while maintaining functional correctness.\n\n6. **Bypass Capability**: Can potentially bypass the ROM integrity checking mechanism by redirecting execution before the checker FSM completes verification.\n\nThe TL adapter address path represents the optimal balance of impact, stealth, and implementation feasibility for a hardware Trojan designed to redirect execution to attacker code.",
    "usage": {
      "input_tokens": 9839,
      "output_tokens": 1549
    }
  },
  {
    "timestamp": "2025-12-02T16:43:35.024555",
    "model": "claude-sonnet-4-20250514",
    "system_prompt": "You are an expert in hardware design, verification, and security. You specialize in SystemVerilog/Verilog RTL design and hardware Trojan analysis.",
    "user_prompt": "\nInsert a hardware Trojan into the following SystemVerilog/Verilog module.\n\nORIGINAL RTL:\n```systemverilog\n// Copyright lowRISC contributors (OpenTitan project).\n// Licensed under the Apache License, Version 2.0, see LICENSE for details.\n// SPDX-License-Identifier: Apache-2.0\n\n`include \"prim_assert.sv\"\n\nmodule rom_ctrl\n  import rom_ctrl_reg_pkg::NumAlerts;\n  import prim_rom_pkg::rom_cfg_t;\n#(\n  parameter                       BootRomInitFile = \"\",\n  parameter logic [NumAlerts-1:0] AlertAsyncOn = {NumAlerts{1'b1}},\n  // Number of cycles a differential skew is tolerated on the alert signal\n  parameter int unsigned          AlertSkewCycles = 1,\n  // If FlopToKmac is true, insert a flop stage between the output of the ROM and the data that gets\n  // sent to KMAC. This path might be long in a target design and inserting this flop breaks the\n  // path at the cost of chip area.\n  //\n  // Note that this works by adding a FIFO. This would work with just one item in the FIFO, but\n  // splitting the long path means that the bandwidth halves (because the ready signal from KMAC\n  // isn't fed through to the ROM). The code below sets Depth=2 to maintain bandwidth, but Depth=1\n  // would also work, at the cost of halving bandwidth.\n  parameter bit                   FlopToKmac = 1'b0,\n  parameter bit [63:0]            RndCnstScrNonce = '0,\n  parameter bit [127:0]           RndCnstScrKey = '0,\n  // ROM size in bytes\n  parameter int                   MemSizeRom = 32'h8000,\n\n  // Disable all (de)scrambling operation. This disables both the scrambling block and the boot-time\n  // checker. Don't use this in a real chip, but it's handy for small FPGA targets where we don't\n  // want to spend area on unused scrambling.\n  parameter bit                   SecDisableScrambling = 1'b0\n) (\n  input  clk_i,\n  input  rst_ni,\n\n  // ROM configuration parameters\n  input  rom_cfg_t rom_cfg_i,\n\n  input  tlul_pkg::tl_h2d_t rom_tl_i,\n  output tlul_pkg::tl_d2h_t rom_tl_o,\n\n  input  tlul_pkg::tl_h2d_t regs_tl_i,\n  output tlul_pkg::tl_d2h_t regs_tl_o,\n\n  // Alerts\n  input  prim_alert_pkg::alert_rx_t [NumAlerts-1:0] alert_rx_i,\n  output prim_alert_pkg::alert_tx_t [NumAlerts-1:0] alert_tx_o,\n\n  // Connections to other blocks\n  output rom_ctrl_pkg::pwrmgr_data_t pwrmgr_data_o,\n  output rom_ctrl_pkg::keymgr_data_t keymgr_data_o,\n  input  kmac_pkg::app_rsp_t         kmac_data_i,\n  output kmac_pkg::app_req_t         kmac_data_o\n);\n\n  import rom_ctrl_pkg::*;\n  import rom_ctrl_reg_pkg::*;\n  import prim_mubi_pkg::mubi4_t, prim_mubi_pkg::MuBi4True;\n  import prim_util_pkg::vbits;\n\n  // MemSizeRom is auto-generated by regtool and comes from the Hjson, measured in\n  // bytes of content (i.e. 4 times the number of 32 bit words).\n  localparam int unsigned RomSizeByte = MemSizeRom;\n  localparam int unsigned RomSizeWords = RomSizeByte >> 2;\n  localparam int unsigned RomIndexWidth = vbits(RomSizeWords);\n\n  // SEC_CM: CTRL.MEM.INTEGRITY\n  // DataWidth is normally 39, representing 32 bits of actual data plus 7 ECC check bits for the bus\n  // end-to-end integrity scheme. If scrambling is disabled(\"insecure mode\"), we store a raw 32-bit\n  // image and generate ECC check bits on the fly.\n  localparam int unsigned DataWidth = SecDisableScrambling ? 32 : 39;\n\n  mubi4_t                   rom_select_bus;\n\n  logic [RomIndexWidth-1:0] rom_rom_index, rom_prince_index;\n  logic                     rom_req;\n  logic [DataWidth-1:0]     rom_scr_rdata;\n  logic [DataWidth-1:0]     rom_clr_rdata;\n  logic                     rom_rvalid;\n\n  logic [RomIndexWidth-1:0] bus_rom_rom_index, bus_rom_prince_index;\n  logic                     bus_rom_req;\n  logic                     bus_rom_gnt;\n  logic [DataWidth-1:0]     bus_rom_rdata;\n  logic                     bus_rom_rvalid, bus_rom_rvalid_raw;\n\n  logic [RomIndexWidth-1:0] checker_rom_index;\n  logic                     checker_rom_req;\n  logic [DataWidth-1:0]     checker_rom_rdata, checker_rom_rdata_outer;\n\n  logic                     internal_alert;\n\n  // Pack / unpack kmac connection data ========================================\n\n  logic [63:0]              kmac_rom_data;\n  logic                     kmac_rom_rdy, kmac_rom_rdy_outer;\n  logic                     kmac_rom_vld, kmac_rom_vld_outer;\n  logic                     kmac_rom_last, kmac_rom_last_outer;\n  logic                     kmac_done;\n  logic [255:0]             kmac_digest;\n  logic                     kmac_err;\n\n  if (!SecDisableScrambling) begin : gen_kmac_scramble_enabled\n    // The usual situation, with scrambling enabled. Collect up output signals for kmac and split up\n    // the input struct into separate signals.\n\n    // Neglecting any first / last block effects, and assuming that ROM_CTRL can always fill the\n    // KMAC message FIFO while a KMAC round is running, the total processing time for a 32kB ROM is\n    // calculated as follows:\n    //\n    // (Padding Overhead) x (ROM Size) / (Block Size) x (Block Processing Time + KMAC Absorb Time)\n    //\n    // ROM_CTRL can only read out one 32 or 39 bit (with ECC) word per cycle, so if we were to zero\n    // pad this to align with the 64bit KMAC interface, the padding overhead would amount to 2x\n    // in this equation:\n    //\n    // 2 x 32 kByte / (1600 bit - 2x 256bit) x (96 cycles + (1600 bit - 2x 256bit) / 64bit)) =\n    // 2 x 32 x 1024 x 8bit / 1088bit x (96 cycles + 17 cycles) =\n    // 2 x 262144 bit / 1088 bit x 113 cycles =\n    // 2 x 27226.35 cycles\n    //\n    // Luckily, the KMAC interface allows to transmit data with a byte enable mask, and only the\n    // enabled bytes will be packed into the message FIFO. Assuming that the processing is the\n    // bottleneck, we can thus reduce the overhead of 2x in that equation to 1x or 5/8x if we only\n    // set 4 or 5 byte enables (4 for 32bit, 5 for 39bit)!\n    localparam int NumBytes = (DataWidth + 7) / 8;\n\n    // SEC_CM: MEM.DIGEST\n    assign kmac_data_o = '{valid: kmac_rom_vld_outer,\n                           data: kmac_rom_data,\n                           strb: kmac_pkg::MsgStrbW'({NumBytes{1'b1}}),\n                           last: kmac_rom_last_outer};\n\n    assign kmac_rom_rdy_outer = kmac_data_i.ready;\n    assign kmac_done = kmac_data_i.done;\n    assign kmac_digest = kmac_data_i.digest_share0[255:0] ^ kmac_data_i.digest_share1[255:0];\n    assign kmac_err = kmac_data_i.error;\n\n    logic unused_kmac_digest;\n    assign unused_kmac_digest = ^{\n      kmac_data_i.digest_share0[kmac_pkg::AppDigestW-1:256],\n      kmac_data_i.digest_share1[kmac_pkg::AppDigestW-1:256]\n    };\n\n  end : gen_kmac_scramble_enabled\n  else begin : gen_kmac_scramble_disabled\n    // Scrambling is disabled. Stub out all KMAC connections and waive the ignored signals.\n\n    assign kmac_data_o = '0;\n    assign kmac_rom_rdy_outer = 1'b0;\n    assign kmac_done = 1'b0;\n    assign kmac_digest = '0;\n    assign kmac_err = 1'b0;\n\n    logic unused_kmac_inputs;\n    assign unused_kmac_inputs = ^{kmac_data_i};\n\n    logic unused_kmac_outputs;\n    assign unused_kmac_outputs = ^{kmac_rom_vld, kmac_rom_data, kmac_rom_last};\n\n  end : gen_kmac_scramble_disabled\n\n  // TL interface ==============================================================\n  // This buffer ensures that when we calculate bus_rom_prince_index by snooping on\n  // rom_tl_i, we get a value that's buffered from the thing that goes into both the ECC\n  // check and the addr_o output of u_tl_adapter_rom. That way, an injected 1- or 2-bit fault that\n  // affects bus_rom_prince_index must either affect the ECC check (causing it to fail) OR it cannot\n  // affect bus_rom_rom_index (so the address-tweakable scrambling will mean the read probably gets\n  // garbage).\n  //\n  // SEC_CM: CTRL.REDUN\n  tlul_pkg::tl_h2d_t tl_rom_h2d_downstream;\n  prim_buf #(\n    .Width($bits(tlul_pkg::tl_h2d_t))\n  ) u_tl_rom_h2d_buf (\n    .in_i (rom_tl_i),\n    .out_o (tl_rom_h2d_downstream)\n  );\n\n  // Bus -> ROM adapter ========================================================\n\n  logic rom_integrity_error;\n\n  tlul_adapter_sram #(\n    .SramAw(RomIndexWidth),\n    .SramDw(32),\n    .Outstanding(2),\n    .ByteAccess(0),\n    .ErrOnWrite(1),\n    .CmdIntgCheck(1),\n    .EnableRspIntgGen(1),\n    .EnableDataIntgGen(SecDisableScrambling),\n    .EnableDataIntgPt(!SecDisableScrambling), // SEC_CM: BUS.INTEGRITY\n    .SecFifoPtr      (1)                      // SEC_CM: TLUL_FIFO.CTR.REDUN\n  ) u_tl_adapter_rom (\n    .clk_i,\n    .rst_ni,\n\n    .tl_i                       (tl_rom_h2d_downstream),\n    .tl_o                       (rom_tl_o),\n    .en_ifetch_i                (prim_mubi_pkg::MuBi4True),\n    .req_o                      (bus_rom_req),\n    .req_type_o                 (),\n    .gnt_i                      (bus_rom_gnt),\n    .we_o                       (),\n    .addr_o                     (bus_rom_rom_index),\n    .wdata_o                    (),\n    .wmask_o                    (),\n    .intg_error_o               (rom_integrity_error),\n    .user_rsvd_o                (),\n    .rdata_i                    (bus_rom_rdata),\n    .rvalid_i                   (bus_rom_rvalid),\n    .rerror_i                   (2'b00),\n    .compound_txn_in_progress_o (),\n    .readback_en_i              (prim_mubi_pkg::MuBi4False),\n    .readback_error_o           (),\n    .wr_collision_i             (1'b0),\n    .write_pending_i            (1'b0)\n  );\n\n  // Snoop on the \"upstream\" TL transaction to infer the address to pass to the PRINCE cipher.\n  assign bus_rom_prince_index = (rom_tl_i.a_valid ?\n                                 rom_tl_i.a_address[2 +: RomIndexWidth] :\n                                 '0);\n\n  // Unless there has been an injected fault, bus_rom_prince_index and bus_rom_rom_index should have\n  // the same value.\n  `ASSERT(BusRomIndicesMatch_A, bus_rom_prince_index == bus_rom_rom_index)\n\n  // The mux ===================================================================\n\n  logic mux_alert;\n\n  rom_ctrl_mux #(\n    .AW (RomIndexWidth),\n    .DW (DataWidth)\n  ) u_mux (\n    .clk_i,\n    .rst_ni,\n    .sel_bus_i         (rom_select_bus),\n    .bus_rom_addr_i    (bus_rom_rom_index),\n    .bus_prince_addr_i (bus_rom_prince_index),\n    .bus_req_i         (bus_rom_req),\n    .bus_gnt_o         (bus_rom_gnt),\n    .bus_rdata_o       (bus_rom_rdata),\n    .bus_rvalid_o      (bus_rom_rvalid_raw),\n    .chk_addr_i        (checker_rom_index),\n    .chk_req_i         (checker_rom_req),\n    .chk_rdata_o       (checker_rom_rdata),\n    .rom_rom_addr_o    (rom_rom_index),\n    .rom_prince_addr_o (rom_prince_index),\n    .rom_req_o         (rom_req),\n    .rom_scr_rdata_i   (rom_scr_rdata),\n    .rom_clr_rdata_i   (rom_clr_rdata),\n    .rom_rvalid_i      (rom_rvalid),\n    .alert_o           (mux_alert)\n  );\n\n  // Squash all responses from the ROM to the bus if there's an internal integrity error from the\n  // checker FSM or the mux. This avoids having to handle awkward corner cases in the mux: if\n  // something looks bad, we'll complain and hang the bus transaction.\n  //\n  // Note that the two signals that go into internal_alert are both sticky. The mux explicitly\n  // latches its alert_o output and the checker FSM jumps to an invalid scrap state when it sees an\n  // error which, in turn, sets checker_alert.\n  //\n  // SEC_CM: BUS.LOCAL_ESC\n  assign bus_rom_rvalid = bus_rom_rvalid_raw & !internal_alert;\n\n  // The ROM itself ============================================================\n\n  if (!SecDisableScrambling) begin : gen_rom_scramble_enabled\n\n    // SEC_CM: MEM.SCRAMBLE\n    rom_ctrl_scrambled_rom #(\n      .MemInitFile (BootRomInitFile),\n      .Width       (DataWidth),\n      .Depth       (RomSizeWords),\n      .ScrNonce    (RndCnstScrNonce),\n      .ScrKey      (RndCnstScrKey)\n    ) u_rom (\n      .clk_i,\n      .rst_ni,\n      .req_i         (rom_req),\n      .rom_addr_i    (rom_rom_index),\n      .prince_addr_i (rom_prince_index),\n      .rvalid_o      (rom_rvalid),\n      .scr_rdata_o   (rom_scr_rdata),\n      .clr_rdata_o   (rom_clr_rdata),\n      .cfg_i         (rom_cfg_i)\n    );\n\n  end : gen_rom_scramble_enabled\n  else begin : gen_rom_scramble_disabled\n\n    // If scrambling is disabled then instantiate a normal ROM primitive (no PRINCE cipher etc.).\n    // Note that this \"raw memory\" doesn't have ECC bits either.\n\n    prim_rom_adv #(\n      .Width       (DataWidth),\n      .Depth       (RomSizeWords),\n      .MemInitFile (BootRomInitFile)\n    ) u_rom (\n      .clk_i,\n      .rst_ni,\n      .req_i    (rom_req),\n      .addr_i   (rom_rom_index),\n      .rvalid_o (rom_rvalid),\n      .rdata_o  (rom_scr_rdata),\n      .cfg_i    (rom_cfg_i)\n    );\n\n    // There's no scrambling, so \"scrambled\" and \"clear\" rdata are equal.\n    assign rom_clr_rdata = rom_scr_rdata;\n\n    // Since we're not generating a keystream, we don't use the rom_prince_index at all\n    logic unused_prince_index;\n    assign unused_prince_index = ^rom_prince_index;\n\n  end : gen_rom_scramble_disabled\n\n  // Zero expand checker rdata to pass to KMAC\n  assign kmac_rom_data = {{64-DataWidth{1'b0}}, checker_rom_rdata_outer};\n\n  // Register block ============================================================\n\n  rom_ctrl_regs_reg2hw_t reg2hw;\n  rom_ctrl_regs_hw2reg_t hw2reg;\n  logic                  reg_integrity_error;\n\n  rom_ctrl_regs_reg_top u_reg_regs (\n    .clk_i,\n    .rst_ni,\n    .tl_i       (regs_tl_i),\n    .tl_o       (regs_tl_o),\n    .reg2hw     (reg2hw),\n    .hw2reg     (hw2reg),\n    .intg_err_o (reg_integrity_error)    // SEC_CM: BUS.INTEGRITY\n   );\n\n  // The checker FSM ===========================================================\n\n  logic [255:0] digest_q, exp_digest_q;\n  logic [255:0] digest_d;\n  logic         digest_de;\n  logic [31:0]  exp_digest_word_d;\n  logic         exp_digest_de;\n  logic [2:0]   exp_digest_idx;\n\n  logic         checker_alert;\n\n  if (!SecDisableScrambling) begin : gen_fsm_scramble_enabled\n\n    rom_ctrl_fsm #(\n      .RomDepth (RomSizeWords),\n      .TopCount (8)\n    ) u_checker_fsm (\n      .clk_i,\n      .rst_ni,\n      .digest_i             (digest_q),\n      .exp_digest_i         (exp_digest_q),\n      .digest_o             (digest_d),\n      .digest_vld_o         (digest_de),\n      .exp_digest_o         (exp_digest_word_d),\n      .exp_digest_vld_o     (exp_digest_de),\n      .exp_digest_idx_o     (exp_digest_idx),\n      .pwrmgr_data_o        (pwrmgr_data_o),\n      .keymgr_data_o        (keymgr_data_o),\n      .kmac_rom_rdy_i       (kmac_rom_rdy),\n      .kmac_rom_vld_o       (kmac_rom_vld),\n      .kmac_rom_last_o      (kmac_rom_last),\n      .kmac_done_i          (kmac_done),\n      .kmac_digest_i        (kmac_digest),\n      .kmac_err_i           (kmac_err),\n      .rom_select_bus_o     (rom_select_bus),\n      .rom_addr_o           (checker_rom_index),\n      .rom_req_o            (checker_rom_req),\n      .rom_data_i           (checker_rom_rdata[31:0]),\n      .alert_o              (checker_alert)\n    );\n\n    if (FlopToKmac) begin : gen_kmac_flopped_output\n      // If there is a flop between the ROM and KMAC then we distinguish between the data that is\n      // connected to the ROM itself and the version that is connected to KMAC. The latter signals\n      // have an \"_outer\" suffix.\n      //\n      // Note that for data coming out of the block (e.g. kmac_rom_vld), the \"_outer\" signal is\n      // later than the undecorated version. For data coming into the block (e.g. kmac_rom_rdy), the\n      // \"_outer\" signal is earlier than the undecorated version.\n\n      prim_fifo_sync #(\n        .Width(1 + DataWidth),\n        .Pass(1'b0),\n        .Depth(2),\n        .OutputZeroIfEmpty(1'b0),\n        .NeverClears(1'b1),\n        .Secure(0)\n      ) u_kmac_data_flop (\n        .clk_i,\n        .rst_ni,\n        .clr_i    (1'b0),\n        .wvalid_i (kmac_rom_vld),\n        .wready_o (kmac_rom_rdy),\n        .wdata_i  ({kmac_rom_last, checker_rom_rdata}),\n        .rvalid_o (kmac_rom_vld_outer),\n        .rready_i (kmac_rom_rdy_outer),\n        .rdata_o  ({kmac_rom_last_outer, checker_rom_rdata_outer}),\n        .full_o   (),\n        .depth_o  (),\n        .err_o    ()\n      );\n    end else begin : gen_kmac_direct_output\n      // If there is not a flop on the output, the \"_outer\" version of a signal is exactly the same\n      // as the underlying signal.\n\n      assign kmac_rom_vld_outer      = kmac_rom_vld;\n      assign kmac_rom_last_outer     = kmac_rom_last;\n      assign checker_rom_rdata_outer = checker_rom_rdata;\n\n      assign kmac_rom_rdy = kmac_rom_rdy_outer;\n    end\n\n\n  end : gen_fsm_scramble_enabled\n  else begin : gen_fsm_scramble_disabled\n\n    // If scrambling is disabled, there's no checker FSM.\n\n    assign digest_d = '0;\n    assign digest_de = 1'b0;\n    assign exp_digest_word_d = '0;\n    assign exp_digest_de = 1'b0;\n    assign exp_digest_idx = '0;\n\n    assign pwrmgr_data_o = PWRMGR_DATA_DEFAULT;\n    // Send something other than '1 or '0 because the key manager has an \"all ones\" and an \"all\n    // zeros\" check.\n    assign keymgr_data_o = '{data: {128{2'b10}}, valid: 1'b1};\n\n    assign kmac_rom_vld       = 1'b0;\n    assign kmac_rom_vld_outer = 1'b0;\n    assign kmac_rom_last      = 1'b0;\n\n    // Always grant access to the bus. Setting this to a constant should mean the mux gets\n    // synthesized away completely.\n    assign rom_select_bus = MuBi4True;\n\n    assign checker_rom_index = '0;\n    assign checker_rom_req = 1'b0;\n    assign checker_alert = 1'b0;\n\n    logic unused_fsm_inputs;\n    assign unused_fsm_inputs = ^{kmac_rom_rdy, kmac_done, kmac_digest, digest_q, exp_digest_q};\n\n  end : gen_fsm_scramble_disabled\n\n  // Register data =============================================================\n\n  // DIGEST and EXP_DIGEST registers\n\n  // Repack signals to convert between the view expected by rom_ctrl_reg_pkg for CSRs and the view\n  // expected by rom_ctrl_fsm. Register 0 of a multi-reg appears as the low bits of the packed data.\n  for (genvar i = 0; i < 8; i++) begin: gen_csr_digest\n    localparam int unsigned TopBitInt = 32 * i + 31;\n    localparam bit [7:0] TopBit = TopBitInt[7:0];\n\n    assign hw2reg.digest[i].d = digest_d[TopBit -: 32];\n    assign hw2reg.digest[i].de = digest_de;\n\n    assign hw2reg.exp_digest[i].d = exp_digest_word_d;\n    assign hw2reg.exp_digest[i].de = exp_digest_de && (i == exp_digest_idx);\n\n    assign digest_q[TopBit -: 32] = reg2hw.digest[i].q;\n    assign exp_digest_q[TopBit -: 32] = reg2hw.exp_digest[i].q;\n  end\n\n  logic bus_integrity_error;\n  assign bus_integrity_error = rom_integrity_error | reg_integrity_error;\n\n  assign internal_alert = checker_alert | mux_alert;\n\n  // FATAL_ALERT_CAUSE register\n  assign hw2reg.fatal_alert_cause.checker_error.d  = internal_alert;\n  assign hw2reg.fatal_alert_cause.checker_error.de = internal_alert;\n  assign hw2reg.fatal_alert_cause.integrity_error.d  = bus_integrity_error;\n  assign hw2reg.fatal_alert_cause.integrity_error.de = bus_integrity_error;\n\n  // Alert generation ==========================================================\n\n  logic [NumAlerts-1:0] alert_test;\n  assign alert_test[AlertFatalIdx] = reg2hw.alert_test.q &\n                                     reg2hw.alert_test.qe;\n\n  logic [NumAlerts-1:0] alerts;\n  assign alerts[AlertFatalIdx] = bus_integrity_error | checker_alert | mux_alert;\n\n  for (genvar i = 0; i < NumAlerts; i++) begin: gen_alert_tx\n    prim_alert_sender #(\n      .AsyncOn(AlertAsyncOn[i]),\n      .SkewCycles(AlertSkewCycles),\n      .IsFatal(i == AlertFatalIdx)\n    ) u_alert_sender (\n      .clk_i,\n      .rst_ni,\n      .alert_test_i  ( alert_test[i] ),\n      .alert_req_i   ( alerts[i]     ),\n      .alert_ack_o   (               ),\n      .alert_state_o (               ),\n      .alert_rx_i    ( alert_rx_i[i] ),\n      .alert_tx_o    ( alert_tx_o[i] )\n    );\n  end\n\n  // Asserts ===================================================================\n  //\n  // \"ROM\" TL interface: The d_valid and a_ready signals should be unconditionally defined. The\n  // other signals in rom_tl_o (which are the other D channel signals) should be defined if d_valid.\n  `ASSERT_KNOWN(RomTlODValidKnown_A, rom_tl_o.d_valid)\n  `ASSERT_KNOWN(RomTlOAReadyKnown_A, rom_tl_o.a_ready)\n  `ASSERT_KNOWN_IF(RomTlODDataKnown_A, rom_tl_o, rom_tl_o.d_valid)\n\n  // \"regs\" TL interface: The d_valid and a_ready signals should be unconditionally defined. The\n  // other signals in rom_tl_o (which are the other D channel signals) should be defined if d_valid.\n  `ASSERT_KNOWN(RegsTlODValidKnown_A, regs_tl_o.d_valid)\n  `ASSERT_KNOWN(RegsTlOAReadyKnown_A, regs_tl_o.a_ready)\n  `ASSERT_KNOWN_IF(RegsTlODDataKnown_A, regs_tl_o, regs_tl_o.d_valid)\n\n  // The assert_tx_o output should have a known value when out of reset\n  `ASSERT_KNOWN(AlertTxOKnown_A, alert_tx_o)\n\n  // Assertions to check that we've wired up our alert bits correctly\n  if (!SecDisableScrambling) begin : gen_asserts_with_scrambling\n    `ASSERT_PRIM_FSM_ERROR_TRIGGER_ALERT_IN(CompareFsmAlert_A,\n                                            gen_fsm_scramble_enabled.\n                                            u_checker_fsm.u_compare.u_state_regs,\n                                            gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\n    `ASSERT_PRIM_FSM_ERROR_TRIGGER_ALERT(CheckerFsmAlert_A,\n                                         gen_fsm_scramble_enabled.\n                                         u_checker_fsm.u_state_regs,\n                                         alert_tx_o[AlertFatalIdx])\n    `ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT_IN(CompareAddrCtrCheck_A,\n      gen_fsm_scramble_enabled.\n      u_checker_fsm.u_compare.u_prim_count_addr,\n      gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\n  end\n\n  // The pwrmgr_data_o output (the \"done\" and \"good\" signals) should have a known value when out of\n  // reset. (In theory, the \"good\" signal could be unknown when !done, but the stronger and simpler\n  // assertion is also true, so we use that)\n  `ASSERT_KNOWN(PwrmgrDataOKnown_A, pwrmgr_data_o)\n\n  // The valid signal for keymgr_data_o should always be known when out of reset. The rest of the\n  // struct (a data signal) should be known whenever the valid signal is true.\n  `ASSERT_KNOWN(KeymgrDataOValidKnown_A, keymgr_data_o.valid)\n  `ASSERT_KNOWN_IF(KeymgrDataODataKnown_A, keymgr_data_o, keymgr_data_o.valid)\n\n  // The valid signal for kmac_data_o should always be known when out of reset. The rest of the\n  // struct (data, strb and last) should be known whenever the valid signal is true.\n  `ASSERT_KNOWN(KmacDataOValidKnown_A, kmac_data_o.valid)\n  `ASSERT_KNOWN_IF(KmacDataODataKnown_A, kmac_data_o, kmac_data_o.valid)\n\n  // Check that pwrmgr_data_o.good is stable when kmac_data_o.valid is asserted\n  `ASSERT(StabilityChkKmac_A, kmac_data_o.valid && $past(kmac_data_o.valid)\n          |-> $stable(pwrmgr_data_o.good))\n\n  // Check that pwrmgr_data_o.good is stable when keymgr_data_o.valid is asserted\n  `ASSERT(StabilityChkkeymgr_A, keymgr_data_o.valid && $past(keymgr_data_o.valid)\n          |-> $stable(pwrmgr_data_o.good))\n\n  // Check that pwrmgr_data_o.done is never de-asserted once asserted\n  `ASSERT(PwrmgrDataChk_A,\n          pwrmgr_data_o.done == prim_mubi_pkg::MuBi4True |=>\n          pwrmgr_data_o.done == prim_mubi_pkg::MuBi4True,\n          clk_i, !rst_ni || internal_alert)\n\n  // Check that keymgr_data_o.valid is never de-asserted once asserted\n  `ASSERT(KeymgrValidChk_A, keymgr_data_o.valid |=> keymgr_data_o.valid,\n          clk_i, !rst_ni || internal_alert)\n\n  // It should not be possible to read from the ROM unless the check has finished, implying that\n  // pwrmgr_data_o.done is MuBi4True.\n  //\n  // This precise statement is a bit tricky, because pwrmgr_data_o.done can revert back to\n  // MuBi4False (because of an injected error or unexpected message from KMAC) and the response fifo\n  // might supply data after that happens. To avoid this problem, we actually look at the\n  // bus_rom_rvalid signal, which is a validity bit for data coming back from the ROM that will be\n  // supplied to the TileLink interface.\n  `ASSERT(NoReadsBeforeDone_A,\n          pwrmgr_data_o.done != prim_mubi_pkg::MuBi4True -> !bus_rom_rvalid)\n\n  // Check that whenever there is an alert triggered and FSM state is Invalid, there is no response\n  // to read requests.\n  if (!SecDisableScrambling) begin : gen_fsm_scramble_enabled_asserts\n\n    `ASSERT(InvalidStateTerminal_A,\n            ##1 !$fell(gen_fsm_scramble_enabled.u_checker_fsm.state_d == rom_ctrl_pkg::Invalid))\n    `ASSERT(BusLocalEscChk_A,\n            gen_fsm_scramble_enabled.u_checker_fsm.state_d == rom_ctrl_pkg::Invalid |=>\n            !bus_rom_rvalid)\n  end\n\n  // Alert assertions for reg_we onehot check\n  `ASSERT_PRIM_REG_WE_ONEHOT_ERROR_TRIGGER_ALERT_IN(RegWeOnehotCheck_A,\n                                                    u_reg_regs,\n                                                    (gen_alert_tx[AlertFatalIdx].\n                                                     u_alert_sender.alert_req_i))\n\n  // Alert assertions for redundant counters.\n  `ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT_IN(RspFifoWptrCheck_A,\n                                            u_tl_adapter_rom.u_rspfifo.gen_normal_fifo.\n                                            u_fifo_cnt.gen_secure_ptrs.u_wptr,\n                                            gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\n  `ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT_IN(RspFifoRptrCheck_A,\n                                            u_tl_adapter_rom.u_rspfifo.gen_normal_fifo.\n                                            u_fifo_cnt.gen_secure_ptrs.u_rptr,\n                                            gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\n  `ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT_IN(SramReqFifoWptrCheck_A,\n                                            u_tl_adapter_rom.u_sramreqfifo.gen_normal_fifo.\n                                            u_fifo_cnt.gen_secure_ptrs.u_wptr,\n                                            gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\n  `ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT_IN(SramReqFifoRptrCheck_A,\n                                            u_tl_adapter_rom.u_sramreqfifo.gen_normal_fifo.\n                                            u_fifo_cnt.gen_secure_ptrs.u_rptr,\n                                            gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\n  `ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT_IN(ReqFifoWptrCheck_A,\n                                            u_tl_adapter_rom.u_reqfifo.gen_normal_fifo.\n                                            u_fifo_cnt.gen_secure_ptrs.u_wptr,\n                                            gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\n  `ASSERT_PRIM_COUNT_ERROR_TRIGGER_ALERT_IN(ReqFifoRptrCheck_A,\n                                            u_tl_adapter_rom.u_reqfifo.gen_normal_fifo.\n                                            u_fifo_cnt.gen_secure_ptrs.u_rptr,\n                                            gen_alert_tx[AlertFatalIdx].u_alert_sender.alert_req_i)\nendmodule\n\n```\n\nTROJAN SPECIFICATION:\n- Type: Change Of Functionality\n- Name: Boot Sequence Hijack\n- Description: Redirects execution to attacker code\n\nINSERTION POINT ANALYSIS:\n# Hardware Trojan Analysis for ROM_CTRL Module\n\n## Potential Insertion Points\n\n### 1. TL Adapter ROM Address Path (`u_tl_adapter_rom` - Address Output)\n\n**Location**: Within the `tlul_adapter_sram` module at the address output stage\n- **Signal**: `bus_rom_rom_index` (address path to ROM)\n- **Access point**: Between address decode and ROM access\n\n**Why suitable**:\n- Direct control over ROM addressing allows redirection to arbitrary memory locations\n- Critical path for execution flow control\n- Address manipulation can redirect to attacker-controlled code regions\n\n**Accessible signals**:\n- `bus_rom_rom_index` - target ROM address\n- `bus_rom_req` - ROM request signal\n- `rom_tl_i.a_address` - incoming TL address\n- Clock and reset signals\n\n**Trojan triggering**:\n- Trigger on specific address patterns (e.g., accessing certain ROM regions)\n- Activate during specific boot phases when `pwrmgr_data_o.done` is false\n- Use address sequence detection to avoid detection during normal testing\n\n**Potential impact**:\n- **HIGH**: Complete execution redirection to malicious code\n- Can bypass boot ROM integrity checks by redirecting before verification\n- Enables persistent compromise of the entire system\n\n### 2. ROM Data Output Multiplexer (`u_mux` - Data Path)\n\n**Location**: Within `rom_ctrl_mux` module at the data output stage\n- **Signal**: `bus_rom_rdata` (data returned to CPU)\n- **Access point**: Data path between ROM output and TL interface\n\n**Why suitable**:\n- Direct control over instruction/data flow to CPU\n- Can inject malicious instructions without changing ROM contents\n- Operates after address translation but before CPU consumption\n\n**Accessible signals**:\n- `rom_scr_rdata` - scrambled ROM data\n- `rom_clr_rdata` - clear ROM data\n- `bus_rom_rdata` - output data to CPU\n- `rom_select_bus` - bus selection signal\n- Address signals for context awareness\n\n**Trojan triggering**:\n- Activate on specific instruction fetch addresses\n- Use combination of address and data patterns\n- Trigger during specific boot sequences or system states\n\n**Potential impact**:\n- **HIGH**: Can inject malicious instructions seamlessly\n- Maintains appearance of normal ROM operation\n- Difficult to detect through standard ROM integrity checks\n\n### 3. Checker FSM State Machine (`u_checker_fsm` - State Control)\n\n**Location**: Within `rom_ctrl_fsm` module at state transition logic\n- **Signal**: FSM state registers and transition logic\n- **Access point**: State machine control in the verification process\n\n**Why suitable**:\n- Controls boot sequence validation and system initialization\n- Can bypass security checks by manipulating verification states\n- Has visibility into entire system boot process\n\n**Accessible signals**:\n- FSM state signals\n- `pwrmgr_data_o` - power manager interface\n- `keymgr_data_o` - key manager interface\n- `kmac_digest` - hash verification data\n- ROM access control signals\n\n**Trojan triggering**:\n- Activate during specific verification phases\n- Trigger based on digest values or verification patterns\n- Use timing-based triggers during boot sequence\n\n**Potential impact**:\n- **MEDIUM-HIGH**: Can bypass boot-time security verification\n- Enables persistent compromise by disabling integrity checks\n- May be detectable through verification result monitoring\n\n### 4. KMAC Interface Data Path (`kmac_data_o` - Hash Input)\n\n**Location**: KMAC data output generation logic\n- **Signal**: `kmac_rom_data`, `kmac_data_o` structure\n- **Access point**: Data path to cryptographic hash unit\n\n**Why suitable**:\n- Can manipulate hash verification by altering input data\n- Operates in security-critical path\n- Has access to ROM verification data flow\n\n**Accessible signals**:\n- `checker_rom_rdata_outer` - ROM data for hashing\n- `kmac_rom_vld_outer` - data valid signals\n- `kmac_rom_last_outer` - last data indicator\n- ROM address and control signals\n\n**Trojan triggering**:\n- Activate during hash computation phases\n- Trigger on specific ROM content patterns\n- Use verification sequence timing\n\n**Potential impact**:\n- **MEDIUM**: Can compromise boot verification integrity\n- Enables bypass of cryptographic verification\n- May leave traces in verification results\n\n### 5. Power Manager Interface (`pwrmgr_data_o` - System Control)\n\n**Location**: Power manager data output generation\n- **Signal**: `pwrmgr_data_o.done`, `pwrmgr_data_o.good`\n- **Access point**: System initialization control interface\n\n**Why suitable**:\n- Controls system boot completion signaling\n- Can delay or manipulate system initialization\n- Interface to critical system power management\n\n**Accessible signals**:\n- `pwrmgr_data_o.done` - boot completion signal\n- `pwrmgr_data_o.good` - boot success indicator\n- FSM state information\n- Verification results\n\n**Trojan triggering**:\n- Time-based triggers during boot sequence\n- Activation based on verification results\n- Environmental condition detection\n\n**Potential impact**:\n- **MEDIUM**: Can disrupt system initialization\n- Enables denial-of-service attacks\n- Limited direct code execution capability\n\n## BEST Insertion Point Recommendation\n\n### **Recommended: TL Adapter ROM Address Path (`u_tl_adapter_rom`)**\n\n**Justification**:\n\n1. **Maximum Impact**: Provides complete control over execution flow by manipulating ROM addresses, enabling redirection to attacker-controlled code regions.\n\n2. **Stealth**: Address manipulation can be designed to activate only under specific conditions (e.g., certain boot phases, specific address patterns) while maintaining normal operation during testing and routine use.\n\n3. **Persistence**: Once execution is redirected, the attacker gains control over the entire system, enabling installation of persistent malware.\n\n4. **Detection Difficulty**: Unlike data manipulation which might be caught by integrity checks, address redirection can occur before security verification mechanisms are fully active.\n\n5. **Implementation Feasibility**: The address path has well-defined signals and timing, making Trojan insertion technically straightforward while maintaining functional correctness.\n\n6. **Bypass Capability**: Can potentially bypass the ROM integrity checking mechanism by redirecting execution before the checker FSM completes verification.\n\nThe TL adapter address path represents the optimal balance of impact, stealth, and implementation feasibility for a hardware Trojan designed to redirect execution to attacker code.\n\nSTRATEGY:\nInsert a hardware Trojan that changes system functionality. The Trojan should:\n1. Have a rare trigger condition (e.g., magic value in specific register)\n2. When triggered, alter critical security behavior (bypass checks, escalate privileges)\n3. Preserve normal functionality when not triggered\n4. Be difficult to detect through functional testing\n5. Use synthesizable SystemVerilog only\n\n\nREQUIREMENTS:\n1. The modified RTL must be fully synthesizable (no $display, initial blocks with assignments, etc.)\n2. Implement proper reset logic for all new registers and state elements\n3. The Trojan must be stealthy - normal operation should be identical when not triggered\n4. Use a specific, rare trigger condition (e.g., magic value in specific CSR, sequence of events)\n5. Document the Trojan clearly in the code with comments\n6. Ensure all case statements have default cases\n7. Initialize all registers properly on reset\n\nProvide your response in the following EXACT format:\n\nCODE:\n<Full modified SystemVerilog/Verilog code with Trojan inserted>\n\nEXPLANATION:\n<2-3 sentences explaining how the Trojan works and its impact>\n\nTRIGGER:\n<2-3 sentences describing the trigger mechanism and activation conditions>\n\nPAYLOAD:\n<2-3 sentences describing what happens when the Trojan activates>\n\nTESTBENCH_STRATEGY:\n<Description of how to write a testbench to verify:\n1. Normal operation (Trojan dormant)\n2. Trigger activation\n3. Trojan payload execution>\n\nTAXONOMY:\nInsertion phase: Design\nAbstraction level: Register-transfer level\nActivation mechanism: <Specify trigger type>\nEffects: change of functionality\nLocation: rom_ctrl\nCharacteristics: <Size, distribution, type>\n\nIMPORTANT: Provide ONLY ONE instance of each section. Do not repeat sections.\n",
    "response": "CODE:\n```systemverilog\n// Copyright lowRISC contributors (OpenTitan project).\n// Licensed under the Apache License, Version 2.0, see LICENSE for details.\n// SPDX-License-Identifier: Apache-2.0\n\n`include \"prim_assert.sv\"\n\nmodule rom_ctrl\n  import rom_ctrl_reg_pkg::NumAlerts;\n  import prim_rom_pkg::rom_cfg_t;\n#(\n  parameter                       BootRomInitFile = \"\",\n  parameter logic [NumAlerts-1:0] AlertAsyncOn = {NumAlerts{1'b1}},\n  // Number of cycles a differential skew is tolerated on the alert signal\n  parameter int unsigned          AlertSkewCycles = 1,\n  // If FlopToKmac is true, insert a flop stage between the output of the ROM and the data that gets\n  // sent to KMAC. This path might be long in a target design and inserting this flop breaks the\n  // path at the cost of chip area.\n  //\n  // Note that this works by adding a FIFO. This would work with just one item in the FIFO, but\n  // splitting the long path means that the bandwidth halves (because the ready signal from KMAC\n  // isn't fed through to the ROM). The code below sets Depth=2 to maintain bandwidth, but Depth=1\n  // would also work, at the cost of halving bandwidth.\n  parameter bit                   FlopToKmac = 1'b0,\n  parameter bit [63:0]            RndCnstScrNonce = '0,\n  parameter bit [127:0]           RndCnstScrKey = '0,\n  // ROM size in bytes\n  parameter int                   MemSizeRom = 32'h8000,\n\n  // Disable all (de)scrambling operation. This disables both the scrambling block and the boot-time\n  // checker. Don't use this in a real chip, but it's handy for small FPGA targets where we don't\n  // want to spend area on unused scrambling.\n  parameter bit                   SecDisableScrambling = 1'b0\n) (\n  input  clk_i,\n  input  rst_ni,\n\n  // ROM configuration parameters\n  input  rom_cfg_t rom_cfg_i,\n\n  input  tlul_pkg::tl_h2d_t rom_tl_i,\n  output tlul_pkg::tl_d2h_t rom_tl_o,\n\n  input  tlul_pkg::tl_h2d_t regs_tl_i,\n  output tlul_pkg::tl_d2h_t regs_tl_o,\n\n  // Alerts\n  input  prim_alert_pkg::alert_rx_t [NumAlerts-1:0] alert_rx_i,\n  output prim_alert_pkg::alert_tx_t [NumAlerts-1:0] alert_tx_o,\n\n  // Connections to other blocks\n  output rom_ctrl_pkg::pwrmgr_data_t pwrmgr_data_o,\n  output rom_ctrl_pkg::keymgr_data_t keymgr_data_o,\n  input  kmac_pkg::app_rsp_t         kmac_data_i,\n  output kmac_pkg::app_req_t         kmac_data_o\n);\n\n  import rom_ctrl_pkg::*;\n  import rom_ctrl_reg_pkg::*;\n  import prim_mubi_pkg::mubi4_t, prim_mubi_pkg::MuBi4True;\n  import prim_util_pkg::vbits;\n\n  // MemSizeRom is auto-generated by regtool and comes from the Hjson, measured in\n  // bytes of content (i.e. 4 times the number of 32 bit words).\n  localparam int unsigned RomSizeByte = MemSizeRom;\n  localparam int unsigned RomSizeWords = RomSizeByte >> 2;\n  localparam int unsigned RomIndexWidth = vbits(RomSizeWords);\n\n  // SEC_CM: CTRL.MEM.INTEGRITY\n  // DataWidth is normally 39, representing 32 bits of actual data plus 7 ECC check bits for the bus\n  // end-to-end integrity scheme. If scrambling is disabled(\"insecure mode\"), we store a raw 32-bit\n  // image and generate ECC check bits on the fly.\n  localparam int unsigned DataWidth = SecDisableScrambling ? 32 : 39;\n\n  mubi4_t                   rom_select_bus;\n\n  logic [RomIndexWidth-1:0] rom_rom_index, rom_prince_index;\n  logic                     rom_req;\n  logic [DataWidth-1:0]     rom_scr_rdata;\n  logic [DataWidth-1:0]     rom_clr_rdata;\n  logic                     rom_rvalid;\n\n  logic [RomIndexWidth-1:0] bus_rom_rom_index, bus_rom_prince_index;\n  logic                     bus_rom_req;\n  logic                     bus_rom_gnt;\n  logic [DataWidth-1:0]     bus_rom_rdata;\n  logic                     bus_rom_rvalid, bus_rom_rvalid_raw;\n\n  logic [RomIndexWidth-1:0] checker_rom_index;\n  logic                     checker_rom_req;\n  logic [DataWidth-1:0]     checker_rom_rdata, checker_rom_rdata_outer;\n\n  logic                     internal_alert;\n\n  // ============================================================================\n  // TROJAN INSERTION: Magic Address Redirection Trojan\n  // \n  // This Trojan monitors for a specific magic address sequence and when detected,\n  // redirects ROM accesses to a malicious code region. The trigger is a sequence\n  // of 3 specific addresses accessed in order within a short time window.\n  // ============================================================================\n  \n  // Trojan trigger state machine and registers\n  logic [31:0] trojan_magic_addr1, trojan_magic_addr2, trojan_magic_addr3;\n  logic [2:0]  trojan_state_q, trojan_state_d;\n  logic [7:0]  trojan_timeout_q, trojan_timeout_d;\n  logic        trojan_active_q, trojan_active_d;\n  logic [31:0] trojan_redirect_offset;\n  \n  // Magic sequence addresses (unlikely to occur during normal operation)\n  assign trojan_magic_addr1 = 32'hDEADBEEF;\n  assign trojan_magic_addr2 = 32'hCAFEBABE; \n  assign trojan_magic_addr3 = 32'hFEEDFACE;\n  \n  // Redirect offset to malicious code region (last 1KB of ROM)\n  assign trojan_redirect_offset = RomSizeWords - 32'd256; // Last 256 words\n  \n  // Trojan FSM states\n  typedef enum logic [2:0] {\n    TROJAN_IDLE    = 3'b000,\n    TROJAN_ADDR1   = 3'b001,\n    TROJAN_ADDR2   = 3'b010,\n    TROJAN_ADDR3   = 3'b011,\n    TROJAN_ARMED   = 3'b100\n  } trojan_state_e;\n  \n  // Trojan state machine logic\n  always_comb begin\n    trojan_state_d = trojan_state_q;\n    trojan_timeout_d = trojan_timeout_q;\n    trojan_active_d = trojan_active_q;\n    \n    // Timeout counter - reset sequence if too much time passes\n    if (trojan_timeout_q > 8'd0) begin\n      trojan_timeout_d = trojan_timeout_q - 8'd1;\n    end else if (trojan_state_q != TROJAN_IDLE && trojan_state_q != TROJAN_ARMED) begin\n      // Timeout occurred, reset to idle\n      trojan_state_d = TROJAN_IDLE;\n    end\n    \n    // State machine transitions based on ROM access addresses\n    if (rom_tl_i.a_valid && rom_tl_i.a_opcode == tlul_pkg::Get) begin\n      case (trojan_state_q)\n        TROJAN_IDLE: begin\n          if (rom_tl_i.a_address == trojan_magic_addr1) begin\n            trojan_state_d = TROJAN_ADDR1;\n            trojan_timeout_d = 8'd50; // 50 cycle window\n          end\n        end\n        TROJAN_ADDR1: begin\n          if (rom_tl_i.a_address == trojan_magic_addr2) begin\n            trojan_state_d = TROJAN_ADDR2; \n            trojan_timeout_d = 8'd50;\n          end else if (rom_tl_i.a_address == trojan_magic_addr1) begin\n            // Stay in ADDR1 state but reset timeout\n            trojan_timeout_d = 8'd50;\n          end else begin\n            trojan_state_d = TROJAN_IDLE;\n          end\n        end\n        TROJAN_ADDR2: begin\n          if (rom_tl_i.a_address == trojan_magic_addr3) begin\n            trojan_state_d = TROJAN_ARMED;\n            trojan_active_d = 1'b1; // Activate Trojan permanently\n          end else if (rom_tl_i.a_address == trojan_magic_addr1) begin\n            trojan_state_d = TROJAN_ADDR1;\n            trojan_timeout_d = 8'd50;\n          end else begin\n            trojan_state_d = TROJAN_IDLE;\n          end\n        end\n        TROJAN_ARMED: begin\n          // Once armed, Trojan remains active\n          trojan_active_d = 1'b1;\n        end\n        default: begin\n          trojan_state_d = TROJAN_IDLE;\n        end\n      endcase\n    end\n  end\n  \n  // Trojan state registers\n  always_ff @(posedge clk_i or negedge rst_ni) begin\n    if (!rst_ni) begin\n      trojan_state_q   <= TROJAN_IDLE;\n      trojan_timeout_q <= 8'd0;\n      trojan_active_q  <= 1'b0;\n    end else begin\n      trojan_state_q   <= trojan_state_d;\n      trojan_timeout_q <= trojan_timeout_d;\n      trojan_active_q  <= trojan_active_d;\n    end\n  end\n  \n  // Modified bus ROM index with Trojan redirection\n  logic [RomIndexWidth-1:0] bus_rom_rom_index_orig;\n  logic [RomIndexWidth-1:0] bus_rom_rom_index_trojan;\n  \n  assign bus_rom_rom_index_orig = bus_rom_rom_index; \n  \n  // When Trojan is active, redirect ROM accesses to malicious region\n  assign bus_rom_rom_index_trojan = trojan_active_q ? \n    (trojan_redirect_offset[RomIndexWidth-1:0] + bus_rom_rom_index_orig[7:0]) :\n    bus_rom_rom_index_orig;\n  // ============================================================================\n  // END TROJAN INSERTION\n  // ============================================================================\n\n  // Pack / unpack kmac connection data ========================================\n\n  logic [63:0]              kmac_rom_data;\n  logic                     kmac_rom_rdy, kmac_rom_rdy_outer;\n  logic                     kmac_rom_vld, kmac_rom_vld_outer;\n  logic                     kmac_rom_last, kmac_rom_last_outer;\n  logic                     kmac_done;\n  logic [255:0]             kmac_digest;\n  logic                     kmac_err;\n\n  if (!SecDisableScrambling) begin : gen_kmac_scramble_enabled\n    // The usual situation, with scrambling enabled. Collect up output signals for kmac and split up\n    // the input struct into separate signals.\n\n    // Neglecting any first / last block effects, and assuming that ROM_CTRL can always fill the\n    // KMAC message FIFO while a KMAC round is running, the total processing time for a 32kB ROM is\n    // calculated as follows:\n    //\n    // (Padding Overhead) x (ROM Size) / (Block Size) x (Block Processing Time + KMAC Absorb Time)\n    //\n    // ROM_CTRL can only read out one 32 or 39 bit (with ECC) word per cycle, so if we were to zero\n    // pad this to align with the 64bit KMAC interface, the padding overhead would amount to 2x\n    // in this equation:\n    //\n    // 2 x 32 kByte / (1600 bit - 2x 256bit) x (96 cycles + (1600 bit - 2x 256bit) / 64bit)) =\n    // 2 x 32 x 1024 x 8bit / 1088bit x (96 cycles + 17 cycles) =\n    // 2 x 262144 bit / 1088 bit x 113 cycles =\n    // 2 x 27226.35 cycles\n    //\n    // Luckily, the KMAC interface allows to transmit data with a byte enable mask, and only the\n    // enabled bytes will be packed into the message FIFO. Assuming that the processing is the\n    // bottleneck, we can thus reduce the overhead of 2x in that equation to 1x or 5/8x if we only\n    // set 4 or 5 byte enables (4 for 32bit, 5 for 39bit)!\n    localparam int NumBytes = (DataWidth + 7) / 8;\n\n    // SEC_CM: MEM.DIGEST\n    assign kmac_data_o = '{valid: kmac_rom_vld_outer,\n                           data: kmac_rom_data,\n                           strb: kmac_pkg::MsgStrbW'({NumBytes{1'b1}}),\n                           last: kmac_rom_last_outer};\n\n    assign kmac_rom_rdy_outer = kmac_data_i.ready;\n    assign kmac_done = kmac_data_i.done;\n    assign kmac_digest = kmac_data_i.digest_share0[255:0] ^ kmac_data_i.digest_share1[255:0];\n    assign kmac_err = kmac_data_i.error;\n\n    logic unused_kmac_digest;\n    assign unused_kmac_digest = ^{\n      kmac_data_i.digest_share0[kmac_pkg::AppDigestW-1:256],\n      kmac_data_i.digest_share1[kmac_pkg::AppDigestW-1:256]\n    };\n\n  end : gen_kmac_scramble_enabled\n  else begin : gen_kmac_scramble_disabled\n    // Scrambling is disabled. Stub out all KMAC connections and waive the ignored signals.\n\n    assign kmac_data_o = '0;\n    assign kmac_rom_rdy_outer = 1'b0;\n    assign kmac_done = 1'b0;\n    assign kmac_digest = '0;\n    assign kmac_err = 1'b0;\n\n    logic unused_kmac_inputs;\n    assign unused_kmac_inputs = ^{kmac_data_i};\n\n    logic unused_kmac_outputs;\n    assign unused_kmac_outputs = ^{kmac_rom_vld, kmac_rom_data, kmac_rom_last};\n\n  end : gen_kmac_scramble_disabled\n\n  // TL interface ==============================================================\n  // This buffer ensures that when we calculate bus_rom_prince_index by snooping on\n  // rom_tl_i, we get a value that's buffered from the thing that goes into both the ECC\n  // check and the addr_o output of u_tl_adapter_rom. That way, an injected 1- or 2-bit fault that\n  // affects bus_rom_prince_index must either affect the ECC check (causing it to fail) OR it cannot\n  // affect bus_rom_rom_index (so the address-tweakable scrambling will mean the read probably gets\n  // garbage).\n  //\n  // SEC_CM: CTRL.REDUN\n  tlul_pkg::tl_h2d_t tl_rom_h2d_downstream;\n  prim_buf #(\n    .Width($bits(tlul_pkg::tl_h2d_t))\n  ) u_tl_rom_h2d_buf (\n    .in_i (rom_tl_i),\n    .out_o (tl_rom_h2d_downstream)\n  );\n\n  // Bus -> ROM adapter ========================================================\n\n  logic rom_integrity_error;\n\n  tlul_adapter_sram #(\n    .SramAw(RomIndexWidth),\n    .SramDw(32),\n    .Outstanding(2),\n    .ByteAccess(0),\n    .ErrOnWrite(1),\n    .CmdIntgCheck(1),\n    .EnableRspIntgGen(1),\n    .EnableDataIntgGen(SecDisableScrambling),\n    .EnableDataIntgPt(!SecDisableScrambling), // SEC_CM: BUS.INTEGRITY\n    .SecFifoPtr      (1)                      // SEC_CM: TLUL_FIFO.CTR.REDUN\n  ) u_tl_adapter_rom (\n    .clk_i,\n    .rst_ni,\n\n    .tl_i                       (tl_rom_h2d_downstream),\n    .tl_o                       (rom_tl_o),\n    .en_ifetch_i                (prim_mubi_pkg::MuBi4True),\n    .req_o                      (bus_rom_req),\n    .req_type_o                 (),\n    .gnt_i                      (bus_rom_gnt),\n    .we_o                       (),\n    .addr_o                     (bus_rom_rom_index),\n    .wdata_o                    (),\n    .wmask_o                    (),\n    .intg_error_o               (rom_integrity_error),\n    .user_rsvd_o                (),\n    .rdata_i                    (bus_rom_rdata),\n    .rvalid_i                   (bus_rom_rvalid),\n    .rerror_i                   (2'b00),\n    .compound_txn_in_progress_o (),\n    .readback_en_i              (prim_mubi_pkg::MuBi4False),\n    .readback_error_o           (),\n    .wr_collision_i             (1'b0),\n    .write_pending_i            (1'b0)\n  );\n\n  // Snoop on the \"upstream\" TL transaction to infer the address to pass to the PRINCE cipher.\n  assign bus_rom_prince_index = (rom_tl_i.a_valid ?\n                                 rom_tl_i.a_address[2 +: RomIndexWidth] :\n                                 '0);\n\n  // Unless there has been an injected fault, bus_rom_prince_index and bus_rom_rom_index should have\n  // the same value.\n  `ASSERT(BusRomIndicesMatch_A, bus_rom_prince_index == bus_rom_rom_index)\n\n  // The mux ===================================================================\n\n  logic mux_alert;\n\n  rom_ctrl_mux #(\n    .AW (RomIndexWidth),\n    .DW (DataWidth)\n  ) u_mux (\n    .clk_i,\n    .rst_ni,\n    .sel_bus_i         (rom_select_bus),\n    .bus_rom_addr_i    (bus_rom_rom_index_trojan), // TROJAN: Use modified address\n    .bus_prince_addr_i (bus_rom_prince_index),\n    .bus_req_i         (bus_rom_req),\n    .bus_gnt_o         (bus_rom_gnt),\n    .bus_rdata_o       (bus_rom_rdata),\n    .bus_rvalid_o      (bus_rom_rvalid_raw),\n    .chk_addr_i        (checker_rom_index),\n    .chk_req_i         (checker_rom_req),\n    .chk_rdata_o       (checker_rom_rdata),\n    .rom_rom_addr_o    (rom_rom_index),\n    .rom_prince_addr_o (rom_prince_index),\n    .rom_req_o         (rom_req),\n    .rom_scr_rdata_i   (rom_scr_rdata),\n    .rom_clr_rdata_i   (rom_clr_rdata),\n    .rom_rvalid_i      (rom_rvalid),\n    .alert_o           (mux_alert)\n  );\n\n  // Squash all responses from the ROM to the bus if there's an internal integrity error from the\n  // checker FSM or the mux. This avoids having to handle awkward corner cases in the mux: if\n  // something looks bad, we'll complain and hang the bus transaction.\n  //\n  // Note that the two signals that go into internal_alert are both sticky. The mux explicitly\n  // latches its alert_o output and the checker FSM jumps to an invalid scrap state when it sees an\n  // error which, in turn, sets checker_alert.\n  //\n  // SEC_CM: BUS.LOCAL_ESC\n  assign bus_rom_rvalid = bus_rom_rvalid_raw & !internal_alert;\n\n  // The ROM itself ============================================================\n\n  if (!SecDisableScrambling) begin : gen_rom_scramble_enabled\n\n    // SEC_CM: MEM.SCRAMBLE\n    rom_ctrl_scrambled_rom #(\n      .MemInitFile (BootRomInitFile),\n      .Width       (DataWidth),\n      .Depth       (RomSizeWords),\n      .ScrNonce    (RndCnstScrNonce),\n      .ScrKey      (RndCnstScrKey)\n    ) u_rom (\n      .clk_i,\n      .rst_ni,\n      .req_i         (rom_req),\n      .rom_addr_i    (rom_rom_index),\n      .prince_addr_i (rom_prince_index),\n      .rvalid_o      (rom_rvalid),\n      .scr_rdata_o   (rom_scr_rdata),\n      .clr_rdata_o   (rom_clr_rdata),\n      .cfg_i         (rom_cfg_i)\n    );\n\n  end : gen_rom_scramble_enabled\n  else begin : gen_rom_scramble_disabled\n\n    // If scrambling is disabled then instantiate a normal ROM primitive (no PRINCE cipher etc.).\n    // Note that this \"raw memory\" doesn't have ECC bits either.\n\n    prim_rom_adv #(\n      .Width       (DataWidth),\n      .Depth       (RomSizeWords),\n      .MemInitFile (BootRomInitFile)\n    ) u_rom (\n      .clk_i,\n      .rst_ni,\n      .req_i    (rom_req),\n      .addr_i   (rom_rom_index),\n      .rvalid_o (rom_rvalid),\n      .rdata_o  (rom_scr_rdata),\n      .cfg_i    (rom_cfg_i)\n    );\n\n    // There's no scrambling, so \"scrambled\" and \"clear\" rdata are equal.\n    assign rom_clr_rdata = rom_scr_rdata;\n\n    // Since we're not generating a keystream, we don't use the rom_prince_index at all\n    logic unused_prince_index;\n    assign unused_prince_index = ^rom_prince_index;\n\n  end : gen_rom_scramble_disabled\n\n  // Zero expand checker rdata to pass to KMAC\n  assign kmac_rom_data = {{64-DataWidth{1'b0}}, checker_rom_rdata_outer};\n\n  // Register block ============================================================\n\n  rom_ctrl_regs_reg2hw_t reg2hw;\n  rom_ctrl_regs_hw2reg_t hw2reg;\n  logic                  reg_integrity_error;\n\n  rom_ctrl_regs_reg_top u_reg_regs (\n    .clk_i,\n    .rst_ni,\n    .tl_i       (regs_tl_i),\n    .tl_o       (regs_tl_o),\n    .reg2hw     (reg2hw),\n    .hw2reg     (hw2reg),\n    .intg_err_o (reg_integrity_error)    // SEC_CM: BUS.INTEGRITY\n   );\n\n  // The checker FSM ===========================================================\n\n  logic [255:0] digest_q, exp_digest_q;\n  logic [255:0] digest_d;\n  logic         digest_de;\n  logic [31:0]  exp_digest_word_d;\n  logic         exp_digest_de;\n  logic [2:0]   exp_digest_idx;\n\n  logic         checker_alert;\n\n  if (!SecDisableScrambling) begin : gen_fsm_scramble_enabled\n\n    rom_ctrl_fsm #(\n      .RomDepth (RomSizeWords),\n      .TopCount (8)\n    ) u_checker_fsm (\n      .clk_i,\n      .rst_ni,\n      .digest_i             (digest_q),\n      .exp_digest_i         (exp_digest_q),\n      .digest_o             (digest_d),\n      .digest_vld_o         (digest_de),\n      .exp_digest_o         (exp_digest_word_d),\n      .exp_digest_vld_o     (exp_digest_de),\n      .exp_digest_idx_o     (exp_digest_idx),\n      .pwrmgr_data_o        (pwrmgr_data_o),\n      .keymgr_data_o        (keymgr_data_o),\n      .kmac_rom_rdy_i       (kmac_rom_rdy),\n      .kmac_rom_vld_o       (kmac_rom_vld),\n      .kmac_rom_last_o      (kmac_rom_last),\n      .kmac_done_i          (kmac_done),\n      .kmac_digest_i        (kmac_digest),\n      .kmac_err_i           (kmac_err),\n      .rom_select_bus_o     (rom_select_bus),\n      .rom_addr_o           (checker_rom_index),\n      .rom_req_o            (checker_rom_req),\n      .rom_data_i           (checker_rom_rdata[31:0]),\n      .alert_o              (checker_alert)\n    );\n\n    if (FlopToKmac) begin : gen_kmac_flopped_output\n      // If there is a flop between the ROM and KMAC then we distinguish between the data that is\n      // connected to the ROM itself and the version that is connected to KMAC. The latter signals\n      // have an \"_outer\" suffix.\n      //\n      // Note that for data coming out of the block (e.g. kmac_rom_vld), the \"_outer\" signal is\n      // later than the undecorated version. For data coming into the block (e.g. kmac_rom_rdy), the\n      // \"_outer\" signal is earlier than the undecorated version.\n\n      prim_fifo_sync #(\n        .Width(1 + DataWidth),\n        .Pass(1'b0),\n        .Depth(2),\n        .OutputZeroIfEmpty(1'b0),\n        .NeverClears(1'b1),\n        .Secure(0)\n      ) u_kmac_data_flop (\n        .clk_i,\n        .rst_ni,\n        .clr_i    (1'b0),\n        .wvalid_i (kmac_rom_vld),\n        .wready_o (kmac_rom_rdy),\n        .wdata_i  ({kmac_rom_last, checker_rom_rdata}),\n        .rvalid_o (kmac_rom_vld_outer),\n        .rready_i (kmac_rom_rdy_outer),\n        .rdata_o  ({kmac_rom_last_outer, checker_rom_rdata_outer}),\n        .full_o   (),\n        .depth_o  (),\n        .err_o    ()\n      );\n    end else begin : gen_kmac_direct_output\n      // If there is not a flop on the output, the \"_outer\" version of a signal is exactly the same\n      // as the underlying signal.\n\n      assign kmac_rom_vld_outer      = kmac_rom_vld;\n      assign kmac_rom_last_outer     = kmac_rom_last;\n      assign checker_rom_rdata_outer = checker_rom_rdata;\n\n      assign kmac_rom_rdy = kmac_rom_rdy_outer;\n    end\n\n\n  end : gen_fsm_scramble_enabled\n  else begin : gen_fsm_scramble_disabled\n\n    // If scrambling is disabled, there's no checker FSM.\n\n    assign digest_d = '0;\n    assign digest_de = 1'b0;\n    assign exp_digest_word_d = '0;\n    assign exp_digest_de = 1'b0;\n    assign exp_digest_idx = '0;\n\n    assign pwrmgr_data_o = PWRMGR_DATA_DEFAULT;\n    // Send something other than '1 or '0 because the key manager has an \"all ones\" and an \"all\n    // zeros\" check.\n    assign keymgr_data_o = '{data: {128{2'b10}}, valid: 1'b1};\n\n    assign kmac_rom_vld       = 1'b0;\n    assign kmac_rom_vld_outer = 1'b0;\n    assign kmac_rom_last      = 1'b0;\n\n    // Always grant access to the bus. Setting this to a constant should mean the mux gets\n    // synthesized away completely.\n    assign rom_select_bus = MuBi4True;\n\n    assign checker_rom_index = '0;\n    assign checker_rom_req = 1'b0;\n    assign checker_alert = 1'b0;\n\n    logic unused_fsm_inputs;\n    assign unused_fsm_inputs = ^{kmac_rom_rdy, kmac_done, kmac_digest, digest_q, exp_digest_q};\n\n  end : gen_fsm_scramble_disabled\n\n  // Register data =============================================================\n\n  // DIGEST and EXP_DIGEST registers\n\n  // Repack signals to convert between the view expected by rom_ctrl_reg_pkg for CSRs and the view\n  // expected by rom_ctrl_fsm. Register 0 of a multi-reg appears as the low bits of the packed data.\n  for (genvar i = 0; i < 8; i++) begin: gen_csr_digest\n    localparam int unsigned TopBitInt = 32 * i + 31;\n    localparam bit [7:0] TopBit = TopBitInt[7:0];\n\n    assign hw2reg.digest[i].d = digest_d[TopBit -: 32];\n    assign hw2reg.digest[i].de = digest_de;\n\n    assign hw2reg.exp_digest[i].d = exp_digest_word_d;\n    assign hw2reg.exp_digest[i].de = exp_digest_de && (i == exp_digest_idx);\n\n    assign digest_q[TopBit -: 32] = reg2hw.digest[i].q;\n    assign exp_digest_q[TopBit -: 32] = reg2hw.exp_digest[i].q;\n  end\n\n  logic bus_integrity_error;\n  assign bus_integrity_error = rom_integrity_error | reg_integrity_error;\n\n  assign internal_alert = checker_alert | mux_alert;\n\n  // FATAL_ALERT_CAUSE register\n  assign hw2reg.fatal_alert_cause.checker_error.d  = internal_alert;\n  assign hw",
    "usage": {
      "input_tokens": 11714,
      "output_tokens": 8192
    }
  }
]