|Main
SG <= Serial_Clocks_Generator:inst6.SG
Reset_n => Serial_Clocks_Generator:inst6.Reset_n
Reset_n => I_O_Control_Module:inst23.Reset_n
Reset_n => altpll0:inst2.areset
Reset_n => Parallel_Clocks_Generator:inst26.Reset_n
Reset_n => inst50.ACLR
Reset_n => inst142.ACLR
Reset_n => inst145.ACLR
Reset_n => Exposure_Control_Module:inst29.Reset_n
Reset_n => SRG_Flashing_Module:inst3.Reset_n
Reset_n => Serial_Control_Module:inst5.Reset_n
Reset_n => inst57.ACLR
Reset_n => inst59.ACLR
Reset_n => Acuisition_Control_Module:inst.Reset_n
Reset_n => inst53.ACLR
Reset_n => inst56.ACLR
Reset_n => FIFO_Control_Module:inst7.Reset_n
Reset_n => CCD_Simulator:inst64.Reset_n
Clk_100_A => Serial_Control_Module:inst5.Clk_100
Clk_100_A => Parallel_Clocks_Generator:inst26.Clk_100
Clk_100_A => Exposure_Control_Module:inst29.Clk_100
Clk_100_A => Serial_Clocks_Generator:inst6.Clk_100
Clk_100_A => inst57.CLK
Clk_100_A => inst59.CLK
Clk_100_A => Acuisition_Control_Module:inst.Clk_100
Clk_100_A => inst53.CLK
Clk_100_A => inst56.CLK
Clk_100_A => Data_Gen:inst28.Clk_100
Clk_100_A => CCD_Simulator:inst64.Clk_100
Wr_n => I_O_Control_Module:inst23.Wr_n
Wr_n => Parallel_Clocks_Generator:inst26.Wr_n
Wr_n => Exposure_Control_Module:inst29.Wr_n
Wr_n => Serial_Control_Module:inst5.Wr_n
Wr_n => Serial_Clocks_Generator:inst6.Wr_n
Wr_n => Acuisition_Control_Module:inst.Wr_n
Wr_n => lpm_dff15:inst11.clock
IFClk => I_O_Control_Module:inst23.IFClk
IFClk => FIFO_Control_Module:inst7.IFClk
Addr[7] => I_O_Control_Module:inst23.Addr[7]
Addr[6] => I_O_Control_Module:inst23.Addr[6]
Addr[5] => I_O_Control_Module:inst23.Addr[5]
Addr[4] => I_O_Control_Module:inst23.Addr[4]
Addr[3] => I_O_Control_Module:inst23.Addr[3]
Addr[3] => Parallel_Clocks_Generator:inst26.Addr[3]
Addr[3] => Serial_Clocks_Generator:inst6.Addr[3]
Addr[3] => Acuisition_Control_Module:inst.Addr[3]
Addr[2] => I_O_Control_Module:inst23.Addr[2]
Addr[2] => Parallel_Clocks_Generator:inst26.Addr[2]
Addr[2] => Serial_Clocks_Generator:inst6.Addr[2]
Addr[2] => Acuisition_Control_Module:inst.Addr[2]
Addr[1] => I_O_Control_Module:inst23.Addr[1]
Addr[1] => Parallel_Clocks_Generator:inst26.Addr[1]
Addr[1] => Exposure_Control_Module:inst29.Addr[1]
Addr[1] => Serial_Clocks_Generator:inst6.Addr[1]
Addr[1] => Acuisition_Control_Module:inst.Addr[1]
Addr[0] => I_O_Control_Module:inst23.Addr[0]
Addr[0] => Parallel_Clocks_Generator:inst26.Addr[0]
Addr[0] => Exposure_Control_Module:inst29.Addr[0]
Addr[0] => Serial_Clocks_Generator:inst6.Addr[0]
Addr[0] => Acuisition_Control_Module:inst.Addr[0]
Addr[14] => I_O_Control_Module:inst23.Addr[14]
Addr[15] => I_O_Control_Module:inst23.Addr[15]
CDat[0] <> lpm_bustri2:inst1.tridata[0]
CDat[1] <> lpm_bustri2:inst1.tridata[1]
CDat[2] <> lpm_bustri2:inst1.tridata[2]
CDat[3] <> lpm_bustri2:inst1.tridata[3]
CDat[4] <> lpm_bustri2:inst1.tridata[4]
CDat[5] <> lpm_bustri2:inst1.tridata[5]
CDat[6] <> lpm_bustri2:inst1.tridata[6]
CDat[7] <> lpm_bustri2:inst1.tridata[7]
Clk_100 => altpll0:inst2.inclk0
DC_Hold <= SRG_Flashing_Module:inst3.DC_Hold
Exposure_Start => Parallel_Clocks_Generator:inst26.Exposure_Start
Exposure_Start => Exposure_Control_Module:inst29.Exposure_Start
PP1 <= Parallel_Clocks_Generator:inst26.P1
S1 <= Serial_Clocks_Generator:inst6.S1
S2 <= Serial_Clocks_Generator:inst6.S2
S3 <= Serial_Clocks_Generator:inst6.S3
RG <= Serial_Clocks_Generator:inst6.RG
CONVST <= Serial_Clocks_Generator:inst6.CONVST
P1 <= inst25.DB_MAX_OUTPUT_PORT_TYPE
P2 <= Parallel_Clocks_Generator:inst26.P2
P3 <= Parallel_Clocks_Generator:inst26.P3
TG <= Parallel_Clocks_Generator:inst26.TG
MPP <= Parallel_Clocks_Generator:inst26.MPP
FIFO_Wr_Enbl_n <= Acuisition_Control_Module:inst.FIFO_Wr_Enbl_n
Output_Format_Sel => inst8.IN0
ADC_1_Dat[0] => Acuisition_Control_Module:inst.ADC_Dat[0]
ADC_1_Dat[1] => Acuisition_Control_Module:inst.ADC_Dat[1]
ADC_1_Dat[2] => Acuisition_Control_Module:inst.ADC_Dat[2]
ADC_1_Dat[3] => Acuisition_Control_Module:inst.ADC_Dat[3]
ADC_1_Dat[4] => Acuisition_Control_Module:inst.ADC_Dat[4]
ADC_1_Dat[5] => Acuisition_Control_Module:inst.ADC_Dat[5]
ADC_1_Dat[6] => Acuisition_Control_Module:inst.ADC_Dat[6]
ADC_1_Dat[7] => Acuisition_Control_Module:inst.ADC_Dat[7]
MSP_Ack <= I_O_Control_Module:inst23.MSP_Ack
O_FIFO_Read_n <= FIFO_Control_Module:inst7.O_FIFO_Read_n
Clk_48 => FIFO_Control_Module:inst7.Clk_48
O_FIFO_OR_L_n => FIFO_Control_Module:inst7.O_FIFO_OR_L_n
O_FIFO_OR_H_n => FIFO_Control_Module:inst7.O_FIFO_OR_H_n
O_FIFO_Reset_n => FIFO_Control_Module:inst7.O_FIFO_Reset_n
FLAG_B => FIFO_Control_Module:inst7.FLAG_B
O_FIFO_AF_L_n => FIFO_Control_Module:inst7.O_FIFO_AF_L_n
O_FIFO_AF_H_n => FIFO_Control_Module:inst7.O_FIFO_AF_H_n
O_FIFO_AE_L_n => FIFO_Control_Module:inst7.O_FIFO_AE_L_n
O_FIFO_AE_H_n => FIFO_Control_Module:inst7.O_FIFO_AE_H_n
O_FIFO_IR_L_n => FIFO_Control_Module:inst7.O_FIFO_IR_L_n
O_FIFO_IR_H_n => FIFO_Control_Module:inst7.O_FIFO_IR_H_n
O_FIFO_RClk <= FIFO_Control_Module:inst7.O_FIFO_RClk
Clk_24_Out <= FIFO_Control_Module:inst7.Clk_24_Out
FIFO_WClk <= Acuisition_Control_Module:inst.FIFO_WClk
FIFO_Trans_Clk <= Acuisition_Control_Module:inst.FIFO_Trans_Clk
Slave_Write_n <= FIFO_Control_Module:inst7.Slave_FIFO_Write_n
Reset_Blank <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Gain_4X <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Shutter_On_n <= Exposure_Control_Module:inst29.Shutter_On_n
TST_1 <= inst40.DB_MAX_OUTPUT_PORT_TYPE
TST_2 <= inst41.DB_MAX_OUTPUT_PORT_TYPE
TST_3 <= inst38.DB_MAX_OUTPUT_PORT_TYPE
TST_4 <= inst39.DB_MAX_OUTPUT_PORT_TYPE
TST_5 <= inst20.DB_MAX_OUTPUT_PORT_TYPE
TST_6 <= inst30.DB_MAX_OUTPUT_PORT_TYPE
TST_11 <= inst47.DB_MAX_OUTPUT_PORT_TYPE
TST_12 <= inst48.DB_MAX_OUTPUT_PORT_TYPE
TST_13 <= inst45.DB_MAX_OUTPUT_PORT_TYPE
TST_14 <= inst46.DB_MAX_OUTPUT_PORT_TYPE
TST_15 <= inst43.DB_MAX_OUTPUT_PORT_TYPE
TST_16 <= inst44.DB_MAX_OUTPUT_PORT_TYPE
TST_17 <= inst49.DB_MAX_OUTPUT_PORT_TYPE
Rd_n => 48.IN1
MO_Dat[0] => lpm_mux3:inst12.data0x[0]
MO_Dat[1] => lpm_mux3:inst12.data0x[1]
MO_Dat[2] => lpm_mux3:inst12.data0x[2]
MO_Dat[3] => lpm_mux3:inst12.data0x[3]
MO_Dat[4] => lpm_mux3:inst12.data0x[4]
MO_Dat[5] => lpm_mux3:inst12.data0x[5]
MO_Dat[6] => lpm_mux3:inst12.data0x[6]
MO_Dat[7] => lpm_mux3:inst12.data0x[7]
Shutter_Status => inst22.DATAIN
FIFO_Dat[0] <= Acuisition_Control_Module:inst.FIFO_Dat[0]
FIFO_Dat[1] <= Acuisition_Control_Module:inst.FIFO_Dat[1]
FIFO_Dat[2] <= Acuisition_Control_Module:inst.FIFO_Dat[2]
FIFO_Dat[3] <= Acuisition_Control_Module:inst.FIFO_Dat[3]
FIFO_Dat[4] <= Acuisition_Control_Module:inst.FIFO_Dat[4]
FIFO_Dat[5] <= Acuisition_Control_Module:inst.FIFO_Dat[5]
FIFO_Dat[6] <= Acuisition_Control_Module:inst.FIFO_Dat[6]
FIFO_Dat[7] <= Acuisition_Control_Module:inst.FIFO_Dat[7]
FIFO_Dat[8] <= Acuisition_Control_Module:inst.FIFO_Dat[8]
FIFO_Dat[9] <= Acuisition_Control_Module:inst.FIFO_Dat[9]
FIFO_Dat[10] <= Acuisition_Control_Module:inst.FIFO_Dat[10]
FIFO_Dat[11] <= Acuisition_Control_Module:inst.FIFO_Dat[11]
FIFO_Dat[12] <= Acuisition_Control_Module:inst.FIFO_Dat[12]
FIFO_Dat[13] <= Acuisition_Control_Module:inst.FIFO_Dat[13]
FIFO_Dat[14] <= Acuisition_Control_Module:inst.FIFO_Dat[14]
FIFO_Dat[15] <= Acuisition_Control_Module:inst.FIFO_Dat[15]
MI_Dat[0] <= lpm_dff15:inst11.q[0]
MI_Dat[1] <= lpm_dff15:inst11.q[1]
MI_Dat[2] <= lpm_dff15:inst11.q[2]
MI_Dat[3] <= lpm_dff15:inst11.q[3]
MI_Dat[4] <= lpm_dff15:inst11.q[4]
MI_Dat[5] <= lpm_dff15:inst11.q[5]
MI_Dat[6] <= lpm_dff15:inst11.q[6]
MI_Dat[7] <= lpm_dff15:inst11.q[7]
B2_SIMO => ~NO_FANOUT~
FP_Sel_1_n => ~NO_FANOUT~
MSP_Irq_0 => ~NO_FANOUT~
MSP_Irq_1 => ~NO_FANOUT~
ADC_4_Dat[0] => ~NO_FANOUT~
ADC_4_Dat[1] => ~NO_FANOUT~
ADC_4_Dat[2] => ~NO_FANOUT~
ADC_4_Dat[3] => ~NO_FANOUT~
ADC_4_Dat[4] => ~NO_FANOUT~
ADC_4_Dat[5] => ~NO_FANOUT~
ADC_4_Dat[6] => ~NO_FANOUT~
ADC_4_Dat[7] => ~NO_FANOUT~


|Main|Serial_Clocks_Generator:inst6
S1 <= lpm_mux11:inst76.result
Line_Skips => inst62.IN0
Line_Skips => inst64.IN0
Line_Skips => inst49.IN0
Line_Skips => inst48.IN1
Line_Skips => inst66.IN0
Line_Skips => inst68.IN0
Reset_n => inst2.ACLR
Reset_n => inst28.ACLR
Reset_n => inst3.ACLR
Reset_n => lpm_dff0:inst21.aclr
Reset_n => inst52.ACLR
Reset_n => lpm_dff0:inst23.aclr
Reset_n => inst6.ACLR
Reset_n => lpm_dff0:inst11.aclr
Reset_n => lpm_dff0:inst9.aclr
Reset_n => inst4.ACLR
Reset_n => lpm_dff0:inst26.aclr
Reset_n => lpm_dff0:inst13.aclr
Reset_n => lpm_counter0:inst.aset
Reset_n => lpm_dff0:inst5.aclr
Reset_n => lpm_dff0:inst1.aclr
Reset_n => inst17.PRESET
Reset_n => lpm_dff0:inst19.aclr
Reset_n => lpm_dff0:inst18.aclr
Reset_n => inst33.ACLR
Reset_n => lpm_dff0:inst15.aclr
Reset_n => inst61.ACLR
Reset_n => lpm_dff0:inst14.aclr
Reset_n => inst39.ACLR
Reset_n => inst41.ACLR
Reset_n => lpm_counter33:inst40.aset
Reset_n => lpm_dff0:inst47.aclr
Reset_n => lpm_dff0:inst22.aclr
Reset_n => lpm_counter33:inst38.aset
Reset_n => lpm_dff0:inst46.aclr
Reset_n => inst37.ACLR
Reset_n => inst71.ACLR
Reset_n => lpm_dff0:inst43.aclr
Reset_n => inst53.ACLR
Clk_100 => lpm_compare0:inst8.clock
Clk_100 => lpm_counter0:inst.clock
Clk_100 => inst3.CLK
Clk_100 => lpm_compare0:inst31.clock
Clk_100 => inst52.CLK
Clk_100 => lpm_compare0:inst29.clock
Clk_100 => inst28.CLK
Clk_100 => lpm_compare0:inst12.clock
Clk_100 => lpm_compare0:inst10.clock
Clk_100 => inst6.CLK
Clk_100 => lpm_compare0:inst27.clock
Clk_100 => lpm_compare0:inst24.clock
Clk_100 => inst4.CLK
Clk_100 => lpm_compare0:inst7.clock
Clk_100 => inst2.CLK
Clk_100 => lpm_mux11:inst76.clock
Clk_100 => lpm_mux11:inst83.clock
Clk_100 => lpm_mux11:inst84.clock
Clk_100 => lpm_compare0:inst32.clock
Clk_100 => lpm_compare0:inst34.clock
Clk_100 => inst17.CLK
Clk_100 => lpm_mux11:inst86.clock
Clk_100 => lpm_compare0:inst35.clock
Clk_100 => inst61.CLK
Clk_100 => lpm_compare0:inst36.clock
Clk_100 => inst33.CLK
Clk_100 => lpm_mux11:inst87.clock
Clk_100 => lpm_counter33:inst40.clock
Clk_100 => inst41.CLK
Clk_100 => lpm_compare0:inst30.clock
Clk_100 => lpm_counter33:inst38.clock
Clk_100 => inst39.CLK
Clk_100 => inst37.CLK
Clk_100 => inst71.CLK
Clk_100 => lpm_compare0:inst44.clock
Clk_100 => inst53.CLK
Cnt[0] <= lpm_counter0:inst.q[0]
Cnt[1] <= lpm_counter0:inst.q[1]
Cnt[2] <= lpm_counter0:inst.q[2]
Cnt[3] <= lpm_counter0:inst.q[3]
Cnt[4] <= lpm_counter0:inst.q[4]
Cnt[5] <= lpm_counter0:inst.q[5]
Cnt[6] <= lpm_counter0:inst.q[6]
Cnt[7] <= lpm_counter0:inst.q[7]
Cnt[8] <= lpm_counter0:inst.q[8]
Cnt[9] <= lpm_counter0:inst.q[9]
Cnt[10] <= lpm_counter0:inst.q[10]
Cnt[11] <= lpm_counter0:inst.q[11]
Cnt[12] <= lpm_counter0:inst.q[12]
Cnt[13] <= lpm_counter0:inst.q[13]
Cnt[14] <= lpm_counter0:inst.q[14]
Cnt[15] <= lpm_counter0:inst.q[15]
Pix_Started => lpm_counter0:inst.sset
Pix_Started => inst28.IN1
Pixel_End <= inst54.DB_MAX_OUTPUT_PORT_TYPE
Wr_n => lpm_dff0:inst21.clock
Wr_n => lpm_dff0:inst23.clock
Wr_n => lpm_dff0:inst11.clock
Wr_n => lpm_dff0:inst9.clock
Wr_n => lpm_dff0:inst26.clock
Wr_n => lpm_dff0:inst13.clock
Wr_n => lpm_dff0:inst5.clock
Wr_n => lpm_dff0:inst1.clock
Wr_n => lpm_dff0:inst19.clock
Wr_n => lpm_dff0:inst18.clock
Wr_n => lpm_dff0:inst15.clock
Wr_n => lpm_dff0:inst14.clock
Wr_n => lpm_dff0:inst47.clock
Wr_n => lpm_dff0:inst22.clock
Wr_n => lpm_dff0:inst46.clock
Wr_n => lpm_dff0:inst43.clock
S_Gen_Cs_n => lpm_decode0:inst16.enable
Addr[0] => lpm_decode0:inst16.data[0]
Addr[1] => lpm_decode0:inst16.data[1]
Addr[2] => lpm_decode0:inst16.data[2]
Addr[3] => lpm_decode0:inst16.data[3]
Dat[0] => lpm_dff0:inst21.data[0]
Dat[0] => lpm_dff0:inst23.data[0]
Dat[0] => lpm_dff0:inst11.data[0]
Dat[0] => lpm_dff0:inst9.data[0]
Dat[0] => lpm_dff0:inst26.data[0]
Dat[0] => lpm_dff0:inst13.data[0]
Dat[0] => lpm_dff0:inst5.data[0]
Dat[0] => lpm_dff0:inst1.data[0]
Dat[0] => lpm_dff0:inst19.data[0]
Dat[0] => lpm_dff0:inst18.data[0]
Dat[0] => lpm_dff0:inst15.data[0]
Dat[0] => lpm_dff0:inst14.data[0]
Dat[0] => lpm_dff0:inst47.data[0]
Dat[0] => lpm_dff0:inst22.data[0]
Dat[0] => lpm_dff0:inst46.data[0]
Dat[0] => lpm_dff0:inst43.data[0]
Dat[1] => lpm_dff0:inst21.data[1]
Dat[1] => lpm_dff0:inst23.data[1]
Dat[1] => lpm_dff0:inst11.data[1]
Dat[1] => lpm_dff0:inst9.data[1]
Dat[1] => lpm_dff0:inst26.data[1]
Dat[1] => lpm_dff0:inst13.data[1]
Dat[1] => lpm_dff0:inst5.data[1]
Dat[1] => lpm_dff0:inst1.data[1]
Dat[1] => lpm_dff0:inst19.data[1]
Dat[1] => lpm_dff0:inst18.data[1]
Dat[1] => lpm_dff0:inst15.data[1]
Dat[1] => lpm_dff0:inst14.data[1]
Dat[1] => lpm_dff0:inst47.data[1]
Dat[1] => lpm_dff0:inst22.data[1]
Dat[1] => lpm_dff0:inst46.data[1]
Dat[1] => lpm_dff0:inst43.data[1]
Dat[2] => lpm_dff0:inst21.data[2]
Dat[2] => lpm_dff0:inst23.data[2]
Dat[2] => lpm_dff0:inst11.data[2]
Dat[2] => lpm_dff0:inst9.data[2]
Dat[2] => lpm_dff0:inst26.data[2]
Dat[2] => lpm_dff0:inst13.data[2]
Dat[2] => lpm_dff0:inst5.data[2]
Dat[2] => lpm_dff0:inst1.data[2]
Dat[2] => lpm_dff0:inst19.data[2]
Dat[2] => lpm_dff0:inst18.data[2]
Dat[2] => lpm_dff0:inst15.data[2]
Dat[2] => lpm_dff0:inst14.data[2]
Dat[2] => lpm_dff0:inst47.data[2]
Dat[2] => lpm_dff0:inst22.data[2]
Dat[2] => lpm_dff0:inst46.data[2]
Dat[2] => lpm_dff0:inst43.data[2]
Dat[3] => lpm_dff0:inst21.data[3]
Dat[3] => lpm_dff0:inst23.data[3]
Dat[3] => lpm_dff0:inst11.data[3]
Dat[3] => lpm_dff0:inst9.data[3]
Dat[3] => lpm_dff0:inst26.data[3]
Dat[3] => lpm_dff0:inst13.data[3]
Dat[3] => lpm_dff0:inst5.data[3]
Dat[3] => lpm_dff0:inst1.data[3]
Dat[3] => lpm_dff0:inst19.data[3]
Dat[3] => lpm_dff0:inst18.data[3]
Dat[3] => lpm_dff0:inst15.data[3]
Dat[3] => lpm_dff0:inst14.data[3]
Dat[3] => lpm_dff0:inst47.data[3]
Dat[3] => lpm_dff0:inst22.data[3]
Dat[3] => lpm_dff0:inst46.data[3]
Dat[3] => lpm_dff0:inst43.data[3]
Dat[4] => lpm_dff0:inst21.data[4]
Dat[4] => lpm_dff0:inst23.data[4]
Dat[4] => lpm_dff0:inst11.data[4]
Dat[4] => lpm_dff0:inst9.data[4]
Dat[4] => lpm_dff0:inst26.data[4]
Dat[4] => lpm_dff0:inst13.data[4]
Dat[4] => lpm_dff0:inst5.data[4]
Dat[4] => lpm_dff0:inst1.data[4]
Dat[4] => lpm_dff0:inst19.data[4]
Dat[4] => lpm_dff0:inst18.data[4]
Dat[4] => lpm_dff0:inst15.data[4]
Dat[4] => lpm_dff0:inst14.data[4]
Dat[4] => lpm_dff0:inst47.data[4]
Dat[4] => lpm_dff0:inst22.data[4]
Dat[4] => lpm_dff0:inst46.data[4]
Dat[4] => lpm_dff0:inst43.data[4]
Dat[5] => lpm_dff0:inst21.data[5]
Dat[5] => lpm_dff0:inst23.data[5]
Dat[5] => lpm_dff0:inst11.data[5]
Dat[5] => lpm_dff0:inst9.data[5]
Dat[5] => lpm_dff0:inst26.data[5]
Dat[5] => lpm_dff0:inst13.data[5]
Dat[5] => lpm_dff0:inst5.data[5]
Dat[5] => lpm_dff0:inst1.data[5]
Dat[5] => lpm_dff0:inst19.data[5]
Dat[5] => lpm_dff0:inst18.data[5]
Dat[5] => lpm_dff0:inst15.data[5]
Dat[5] => lpm_dff0:inst14.data[5]
Dat[5] => lpm_dff0:inst47.data[5]
Dat[5] => lpm_dff0:inst22.data[5]
Dat[5] => lpm_dff0:inst46.data[5]
Dat[5] => lpm_dff0:inst43.data[5]
Dat[6] => lpm_dff0:inst21.data[6]
Dat[6] => lpm_dff0:inst23.data[6]
Dat[6] => lpm_dff0:inst11.data[6]
Dat[6] => lpm_dff0:inst9.data[6]
Dat[6] => lpm_dff0:inst26.data[6]
Dat[6] => lpm_dff0:inst13.data[6]
Dat[6] => lpm_dff0:inst5.data[6]
Dat[6] => lpm_dff0:inst1.data[6]
Dat[6] => lpm_dff0:inst19.data[6]
Dat[6] => lpm_dff0:inst18.data[6]
Dat[6] => lpm_dff0:inst15.data[6]
Dat[6] => lpm_dff0:inst14.data[6]
Dat[6] => lpm_dff0:inst47.data[6]
Dat[6] => lpm_dff0:inst22.data[6]
Dat[6] => lpm_dff0:inst46.data[6]
Dat[6] => lpm_dff0:inst43.data[6]
Dat[7] => lpm_dff0:inst21.data[7]
Dat[7] => lpm_dff0:inst23.data[7]
Dat[7] => lpm_dff0:inst11.data[7]
Dat[7] => lpm_dff0:inst9.data[7]
Dat[7] => lpm_dff0:inst26.data[7]
Dat[7] => lpm_dff0:inst13.data[7]
Dat[7] => lpm_dff0:inst5.data[7]
Dat[7] => lpm_dff0:inst1.data[7]
Dat[7] => lpm_dff0:inst19.data[7]
Dat[7] => lpm_dff0:inst18.data[7]
Dat[7] => lpm_dff0:inst15.data[7]
Dat[7] => lpm_dff0:inst14.data[7]
Dat[7] => lpm_dff0:inst47.data[7]
Dat[7] => lpm_dff0:inst22.data[7]
Dat[7] => lpm_dff0:inst46.data[7]
Dat[7] => lpm_dff0:inst43.data[7]
Dat[8] => lpm_dff0:inst21.data[8]
Dat[8] => lpm_dff0:inst23.data[8]
Dat[8] => lpm_dff0:inst11.data[8]
Dat[8] => lpm_dff0:inst9.data[8]
Dat[8] => lpm_dff0:inst26.data[8]
Dat[8] => lpm_dff0:inst13.data[8]
Dat[8] => lpm_dff0:inst5.data[8]
Dat[8] => lpm_dff0:inst1.data[8]
Dat[8] => lpm_dff0:inst19.data[8]
Dat[8] => lpm_dff0:inst18.data[8]
Dat[8] => lpm_dff0:inst15.data[8]
Dat[8] => lpm_dff0:inst14.data[8]
Dat[8] => lpm_dff0:inst47.data[8]
Dat[8] => lpm_dff0:inst22.data[8]
Dat[8] => lpm_dff0:inst46.data[8]
Dat[8] => lpm_dff0:inst43.data[8]
Dat[9] => lpm_dff0:inst21.data[9]
Dat[9] => lpm_dff0:inst23.data[9]
Dat[9] => lpm_dff0:inst11.data[9]
Dat[9] => lpm_dff0:inst9.data[9]
Dat[9] => lpm_dff0:inst26.data[9]
Dat[9] => lpm_dff0:inst13.data[9]
Dat[9] => lpm_dff0:inst5.data[9]
Dat[9] => lpm_dff0:inst1.data[9]
Dat[9] => lpm_dff0:inst19.data[9]
Dat[9] => lpm_dff0:inst18.data[9]
Dat[9] => lpm_dff0:inst15.data[9]
Dat[9] => lpm_dff0:inst14.data[9]
Dat[9] => lpm_dff0:inst47.data[9]
Dat[9] => lpm_dff0:inst22.data[9]
Dat[9] => lpm_dff0:inst46.data[9]
Dat[9] => lpm_dff0:inst43.data[9]
Dat[10] => lpm_dff0:inst21.data[10]
Dat[10] => lpm_dff0:inst23.data[10]
Dat[10] => lpm_dff0:inst11.data[10]
Dat[10] => lpm_dff0:inst9.data[10]
Dat[10] => lpm_dff0:inst26.data[10]
Dat[10] => lpm_dff0:inst13.data[10]
Dat[10] => lpm_dff0:inst5.data[10]
Dat[10] => lpm_dff0:inst1.data[10]
Dat[10] => lpm_dff0:inst19.data[10]
Dat[10] => lpm_dff0:inst18.data[10]
Dat[10] => lpm_dff0:inst15.data[10]
Dat[10] => lpm_dff0:inst14.data[10]
Dat[10] => lpm_dff0:inst47.data[10]
Dat[10] => lpm_dff0:inst22.data[10]
Dat[10] => lpm_dff0:inst46.data[10]
Dat[10] => lpm_dff0:inst43.data[10]
Dat[11] => lpm_dff0:inst21.data[11]
Dat[11] => lpm_dff0:inst23.data[11]
Dat[11] => lpm_dff0:inst11.data[11]
Dat[11] => lpm_dff0:inst9.data[11]
Dat[11] => lpm_dff0:inst26.data[11]
Dat[11] => lpm_dff0:inst13.data[11]
Dat[11] => lpm_dff0:inst5.data[11]
Dat[11] => lpm_dff0:inst1.data[11]
Dat[11] => lpm_dff0:inst19.data[11]
Dat[11] => lpm_dff0:inst18.data[11]
Dat[11] => lpm_dff0:inst15.data[11]
Dat[11] => lpm_dff0:inst14.data[11]
Dat[11] => lpm_dff0:inst47.data[11]
Dat[11] => lpm_dff0:inst22.data[11]
Dat[11] => lpm_dff0:inst46.data[11]
Dat[11] => lpm_dff0:inst43.data[11]
Dat[12] => lpm_dff0:inst21.data[12]
Dat[12] => lpm_dff0:inst23.data[12]
Dat[12] => lpm_dff0:inst11.data[12]
Dat[12] => lpm_dff0:inst9.data[12]
Dat[12] => lpm_dff0:inst26.data[12]
Dat[12] => lpm_dff0:inst13.data[12]
Dat[12] => lpm_dff0:inst5.data[12]
Dat[12] => lpm_dff0:inst1.data[12]
Dat[12] => lpm_dff0:inst19.data[12]
Dat[12] => lpm_dff0:inst18.data[12]
Dat[12] => lpm_dff0:inst15.data[12]
Dat[12] => lpm_dff0:inst14.data[12]
Dat[12] => lpm_dff0:inst47.data[12]
Dat[12] => lpm_dff0:inst22.data[12]
Dat[12] => lpm_dff0:inst46.data[12]
Dat[12] => lpm_dff0:inst43.data[12]
Dat[13] => lpm_dff0:inst21.data[13]
Dat[13] => lpm_dff0:inst23.data[13]
Dat[13] => lpm_dff0:inst11.data[13]
Dat[13] => lpm_dff0:inst9.data[13]
Dat[13] => lpm_dff0:inst26.data[13]
Dat[13] => lpm_dff0:inst13.data[13]
Dat[13] => lpm_dff0:inst5.data[13]
Dat[13] => lpm_dff0:inst1.data[13]
Dat[13] => lpm_dff0:inst19.data[13]
Dat[13] => lpm_dff0:inst18.data[13]
Dat[13] => lpm_dff0:inst15.data[13]
Dat[13] => lpm_dff0:inst14.data[13]
Dat[13] => lpm_dff0:inst47.data[13]
Dat[13] => lpm_dff0:inst22.data[13]
Dat[13] => lpm_dff0:inst46.data[13]
Dat[13] => lpm_dff0:inst43.data[13]
Dat[14] => lpm_dff0:inst21.data[14]
Dat[14] => lpm_dff0:inst23.data[14]
Dat[14] => lpm_dff0:inst11.data[14]
Dat[14] => lpm_dff0:inst9.data[14]
Dat[14] => lpm_dff0:inst26.data[14]
Dat[14] => lpm_dff0:inst13.data[14]
Dat[14] => lpm_dff0:inst5.data[14]
Dat[14] => lpm_dff0:inst1.data[14]
Dat[14] => lpm_dff0:inst19.data[14]
Dat[14] => lpm_dff0:inst18.data[14]
Dat[14] => lpm_dff0:inst15.data[14]
Dat[14] => lpm_dff0:inst14.data[14]
Dat[14] => lpm_dff0:inst47.data[14]
Dat[14] => lpm_dff0:inst22.data[14]
Dat[14] => lpm_dff0:inst46.data[14]
Dat[14] => lpm_dff0:inst43.data[14]
Dat[15] => lpm_dff0:inst21.data[15]
Dat[15] => lpm_dff0:inst23.data[15]
Dat[15] => lpm_dff0:inst11.data[15]
Dat[15] => lpm_dff0:inst9.data[15]
Dat[15] => lpm_dff0:inst26.data[15]
Dat[15] => lpm_dff0:inst13.data[15]
Dat[15] => lpm_dff0:inst5.data[15]
Dat[15] => lpm_dff0:inst1.data[15]
Dat[15] => lpm_dff0:inst19.data[15]
Dat[15] => lpm_dff0:inst18.data[15]
Dat[15] => lpm_dff0:inst15.data[15]
Dat[15] => lpm_dff0:inst14.data[15]
Dat[15] => lpm_dff0:inst47.data[15]
Dat[15] => lpm_dff0:inst22.data[15]
Dat[15] => lpm_dff0:inst46.data[15]
Dat[15] => lpm_dff0:inst43.data[15]
Skip => inst55.IN0
Skip => inst57.IN0
Bin => inst55.IN1
Bin => inst65.IN0
Bin => inst57.IN1
Bin_Skip_End <= inst52.DB_MAX_OUTPUT_PORT_TYPE
Cnt_Pause => inst51.IN1
Fast_Flush_Bin => lpm_mux11:inst76.sel
Fast_Flush_Bin => lpm_mux11:inst83.sel
Fast_Flush_Bin => lpm_mux11:inst84.sel
Fast_Flush_Bin => lpm_mux11:inst86.sel
S2 <= lpm_mux11:inst83.result
S3 <= lpm_mux11:inst84.result
SG <= lpm_mux11:inst86.result
RG <= lpm_mux11:inst87.result
Fast_Flush => lpm_mux11:inst87.sel
CONVST <= inst42.DB_MAX_OUTPUT_PORT_TYPE
CONVEnbl <= inst37.DB_MAX_OUTPUT_PORT_TYPE
Conversion_On <= inst71.DB_MAX_OUTPUT_PORT_TYPE
SRg_Flashing => inst25.IN0
Reset_Blank <= inst68.DB_MAX_OUTPUT_PORT_TYPE
Block_n <= inst60.DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst76
clock => lpm_mux:lpm_mux_component.clock
data0 => lpm_mux:lpm_mux_component.data[0][0]
data1 => lpm_mux:lpm_mux_component.data[1][0]
sel => lpm_mux:lpm_mux_component.sel[0]
result <= lpm_mux:lpm_mux_component.result[0]


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst76|lpm_mux:lpm_mux_component
data[0][0] => mux_mne:auto_generated.data[0]
data[1][0] => mux_mne:auto_generated.data[1]
sel[0] => mux_mne:auto_generated.sel[0]
clock => mux_mne:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mne:auto_generated.result[0]


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst76|lpm_mux:lpm_mux_component|mux_mne:auto_generated
clock => external_latency_ffsa[0].CLK
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst8
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_counter0:inst
aset => aset.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
sset => sset.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q
q[10] <= lpm_counter:lpm_counter_component.q
q[11] <= lpm_counter:lpm_counter_component.q
q[12] <= lpm_counter:lpm_counter_component.q
q[13] <= lpm_counter:lpm_counter_component.q
q[14] <= lpm_counter:lpm_counter_component.q
q[15] <= lpm_counter:lpm_counter_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component
clock => cntr_shk:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_shk:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_shk:auto_generated.aset
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_shk:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_shk:auto_generated.q[0]
q[1] <= cntr_shk:auto_generated.q[1]
q[2] <= cntr_shk:auto_generated.q[2]
q[3] <= cntr_shk:auto_generated.q[3]
q[4] <= cntr_shk:auto_generated.q[4]
q[5] <= cntr_shk:auto_generated.q[5]
q[6] <= cntr_shk:auto_generated.q[6]
q[7] <= cntr_shk:auto_generated.q[7]
q[8] <= cntr_shk:auto_generated.q[8]
q[9] <= cntr_shk:auto_generated.q[9]
q[10] <= cntr_shk:auto_generated.q[10]
q[11] <= cntr_shk:auto_generated.q[11]
q[12] <= cntr_shk:auto_generated.q[12]
q[13] <= cntr_shk:auto_generated.q[13]
q[14] <= cntr_shk:auto_generated.q[14]
q[15] <= cntr_shk:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated
aset => counter_reg_bit[15].IN0
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= safe_q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= safe_q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= safe_q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= safe_q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= safe_q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= safe_q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= safe_q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= safe_q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= safe_q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= safe_q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= safe_q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= safe_q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= safe_q[15].DB_MAX_OUTPUT_PORT_TYPE
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => _.IN1


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst31
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst31|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst21
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_decode0:inst16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
enable => enable.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq10 <= lpm_decode:lpm_decode_component.eq
eq11 <= lpm_decode:lpm_decode_component.eq
eq12 <= lpm_decode:lpm_decode_component.eq
eq13 <= lpm_decode:lpm_decode_component.eq
eq14 <= lpm_decode:lpm_decode_component.eq
eq15 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq
eq4 <= lpm_decode:lpm_decode_component.eq
eq5 <= lpm_decode:lpm_decode_component.eq
eq6 <= lpm_decode:lpm_decode_component.eq
eq7 <= lpm_decode:lpm_decode_component.eq
eq8 <= lpm_decode:lpm_decode_component.eq
eq9 <= lpm_decode:lpm_decode_component.eq


|Main|Serial_Clocks_Generator:inst6|lpm_decode0:inst16|lpm_decode:lpm_decode_component
data[0] => decode_svf:auto_generated.data[0]
data[1] => decode_svf:auto_generated.data[1]
data[2] => decode_svf:auto_generated.data[2]
data[3] => decode_svf:auto_generated.data[3]
enable => decode_svf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_svf:auto_generated.eq[0]
eq[1] <= decode_svf:auto_generated.eq[1]
eq[2] <= decode_svf:auto_generated.eq[2]
eq[3] <= decode_svf:auto_generated.eq[3]
eq[4] <= decode_svf:auto_generated.eq[4]
eq[5] <= decode_svf:auto_generated.eq[5]
eq[6] <= decode_svf:auto_generated.eq[6]
eq[7] <= decode_svf:auto_generated.eq[7]
eq[8] <= decode_svf:auto_generated.eq[8]
eq[9] <= decode_svf:auto_generated.eq[9]
eq[10] <= decode_svf:auto_generated.eq[10]
eq[11] <= decode_svf:auto_generated.eq[11]
eq[12] <= decode_svf:auto_generated.eq[12]
eq[13] <= decode_svf:auto_generated.eq[13]
eq[14] <= decode_svf:auto_generated.eq[14]
eq[15] <= decode_svf:auto_generated.eq[15]


|Main|Serial_Clocks_Generator:inst6|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst29
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst29|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst23
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst12
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst11
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst10
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst10|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst9
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst27
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst27|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst26
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst24
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst24|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst13
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst5
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst7
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst83
clock => lpm_mux:lpm_mux_component.clock
data0 => lpm_mux:lpm_mux_component.data[0][0]
data1 => lpm_mux:lpm_mux_component.data[1][0]
sel => lpm_mux:lpm_mux_component.sel[0]
result <= lpm_mux:lpm_mux_component.result[0]


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst83|lpm_mux:lpm_mux_component
data[0][0] => mux_mne:auto_generated.data[0]
data[1][0] => mux_mne:auto_generated.data[1]
sel[0] => mux_mne:auto_generated.sel[0]
clock => mux_mne:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mne:auto_generated.result[0]


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst83|lpm_mux:lpm_mux_component|mux_mne:auto_generated
clock => external_latency_ffsa[0].CLK
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst84
clock => lpm_mux:lpm_mux_component.clock
data0 => lpm_mux:lpm_mux_component.data[0][0]
data1 => lpm_mux:lpm_mux_component.data[1][0]
sel => lpm_mux:lpm_mux_component.sel[0]
result <= lpm_mux:lpm_mux_component.result[0]


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst84|lpm_mux:lpm_mux_component
data[0][0] => mux_mne:auto_generated.data[0]
data[1][0] => mux_mne:auto_generated.data[1]
sel[0] => mux_mne:auto_generated.sel[0]
clock => mux_mne:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mne:auto_generated.result[0]


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst84|lpm_mux:lpm_mux_component|mux_mne:auto_generated
clock => external_latency_ffsa[0].CLK
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst86
clock => lpm_mux:lpm_mux_component.clock
data0 => lpm_mux:lpm_mux_component.data[0][0]
data1 => lpm_mux:lpm_mux_component.data[1][0]
sel => lpm_mux:lpm_mux_component.sel[0]
result <= lpm_mux:lpm_mux_component.result[0]


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst86|lpm_mux:lpm_mux_component
data[0][0] => mux_mne:auto_generated.data[0]
data[1][0] => mux_mne:auto_generated.data[1]
sel[0] => mux_mne:auto_generated.sel[0]
clock => mux_mne:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mne:auto_generated.result[0]


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst86|lpm_mux:lpm_mux_component|mux_mne:auto_generated
clock => external_latency_ffsa[0].CLK
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst32
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst32|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst32|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst19
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst34
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst34|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst18
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst87
clock => lpm_mux:lpm_mux_component.clock
data0 => lpm_mux:lpm_mux_component.data[0][0]
data1 => lpm_mux:lpm_mux_component.data[1][0]
sel => lpm_mux:lpm_mux_component.sel[0]
result <= lpm_mux:lpm_mux_component.result[0]


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst87|lpm_mux:lpm_mux_component
data[0][0] => mux_mne:auto_generated.data[0]
data[1][0] => mux_mne:auto_generated.data[1]
sel[0] => mux_mne:auto_generated.sel[0]
clock => mux_mne:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mne:auto_generated.result[0]


|Main|Serial_Clocks_Generator:inst6|lpm_mux11:inst87|lpm_mux:lpm_mux_component|mux_mne:auto_generated
clock => external_latency_ffsa[0].CLK
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst35
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst35|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst35|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst15
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst36
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst36|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst14
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_counter33:inst38
aset => lpm_counter:lpm_counter_component.aset
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
sload => lpm_counter:lpm_counter_component.sload
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|Main|Serial_Clocks_Generator:inst6|lpm_counter33:inst38|lpm_counter:lpm_counter_component
clock => cntr_4gk:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4gk:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_4gk:auto_generated.aset
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4gk:auto_generated.sload
data[0] => cntr_4gk:auto_generated.data[0]
data[1] => cntr_4gk:auto_generated.data[1]
data[2] => cntr_4gk:auto_generated.data[2]
data[3] => cntr_4gk:auto_generated.data[3]
data[4] => cntr_4gk:auto_generated.data[4]
data[5] => cntr_4gk:auto_generated.data[5]
data[6] => cntr_4gk:auto_generated.data[6]
data[7] => cntr_4gk:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_4gk:auto_generated.q[0]
q[1] <= cntr_4gk:auto_generated.q[1]
q[2] <= cntr_4gk:auto_generated.q[2]
q[3] <= cntr_4gk:auto_generated.q[3]
q[4] <= cntr_4gk:auto_generated.q[4]
q[5] <= cntr_4gk:auto_generated.q[5]
q[6] <= cntr_4gk:auto_generated.q[6]
q[7] <= cntr_4gk:auto_generated.q[7]
cout <= cntr_4gk:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated
aset => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= safe_q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= safe_q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= safe_q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= safe_q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= safe_q[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[7].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_counter33:inst40
aset => lpm_counter:lpm_counter_component.aset
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
sload => lpm_counter:lpm_counter_component.sload
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|Main|Serial_Clocks_Generator:inst6|lpm_counter33:inst40|lpm_counter:lpm_counter_component
clock => cntr_4gk:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4gk:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_4gk:auto_generated.aset
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4gk:auto_generated.sload
data[0] => cntr_4gk:auto_generated.data[0]
data[1] => cntr_4gk:auto_generated.data[1]
data[2] => cntr_4gk:auto_generated.data[2]
data[3] => cntr_4gk:auto_generated.data[3]
data[4] => cntr_4gk:auto_generated.data[4]
data[5] => cntr_4gk:auto_generated.data[5]
data[6] => cntr_4gk:auto_generated.data[6]
data[7] => cntr_4gk:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_4gk:auto_generated.q[0]
q[1] <= cntr_4gk:auto_generated.q[1]
q[2] <= cntr_4gk:auto_generated.q[2]
q[3] <= cntr_4gk:auto_generated.q[3]
q[4] <= cntr_4gk:auto_generated.q[4]
q[5] <= cntr_4gk:auto_generated.q[5]
q[6] <= cntr_4gk:auto_generated.q[6]
q[7] <= cntr_4gk:auto_generated.q[7]
cout <= cntr_4gk:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated
aset => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= safe_q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= safe_q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= safe_q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= safe_q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= safe_q[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[7].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst47
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst30
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst30|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst22
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst46
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst46|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst44
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst44|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Serial_Clocks_Generator:inst6|lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst43
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Serial_Clocks_Generator:inst6|lpm_dff0:inst43|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Control_Module:inst5
Addr_Cnt_Enbl <= inst73.DB_MAX_OUTPUT_PORT_TYPE
Reset_n => inst50.ACLR
Reset_n => inst9.ACLR
Reset_n => inst70.ACLR
Reset_n => inst6.ACLR
Reset_n => inst75.ACLR
Reset_n => inst72.ACLR
Reset_n => inst46.ACLR
Reset_n => inst48.ACLR
Reset_n => inst31.ACLR
Reset_n => inst32.ACLR
Reset_n => inst59.ACLR
Reset_n => inst4.ACLR
Clk_100 => inst50.CLK
Clk_100 => inst9.CLK
Clk_100 => inst70.CLK
Clk_100 => inst75.CLK
Clk_100 => inst72.CLK
Clk_100 => inst46.CLK
Clk_100 => inst48.CLK
Clk_100 => lpm_ram_dq0:inst53.clock
Clk_100 => inst31.CLK
Clk_100 => inst32.CLK
Clk_100 => lpm_counter5:inst36.clock
Clk_100 => inst6.CLK
Clk_100 => inst59.CLK
Clk_100 => lpm_shiftreg15:inst.clock
Clk_100 => inst4.CLK
Line_Start => inst9.IN0
Line_Start => inst31.DATAIN
Pixel_End => inst9.IN1
Pixel_End => inst6.IN1
Pixel_End => lpm_shiftreg15:inst.shiftin
Ram_Rd <= inst70.DB_MAX_OUTPUT_PORT_TYPE
Pixel_Started <= inst75.DB_MAX_OUTPUT_PORT_TYPE
RAM_Out[0] <= lpm_ram_dq0:inst53.q[0]
RAM_Out[1] <= lpm_ram_dq0:inst53.q[1]
RAM_Out[2] <= lpm_ram_dq0:inst53.q[2]
RAM_Out[3] <= lpm_ram_dq0:inst53.q[3]
Ram_Wr <= inst55.DB_MAX_OUTPUT_PORT_TYPE
Wr_n => inst60.IN0
RAM_Cs_n => inst60.IN1
RAM_Addr[0] <= lpm_counter5:inst36.q[0]
RAM_Addr[1] <= lpm_counter5:inst36.q[1]
RAM_Addr[2] <= lpm_counter5:inst36.q[2]
RAM_Addr[3] <= lpm_counter5:inst36.q[3]
RAM_Addr[4] <= lpm_counter5:inst36.q[4]
RAM_Addr[5] <= lpm_counter5:inst36.q[5]
RAM_Addr[6] <= lpm_counter5:inst36.q[6]
RAM_Addr[7] <= lpm_counter5:inst36.q[7]
RAM_Addr[8] <= lpm_counter5:inst36.q[8]
RAM_Addr[9] <= lpm_counter5:inst36.q[9]
RAM_Addr[10] <= lpm_counter5:inst36.q[10]
RAM_Addr[11] <= lpm_counter5:inst36.q[11]
RAM_Addr[12] <= lpm_counter5:inst36.q[12]
S_Clear <= inst34.DB_MAX_OUTPUT_PORT_TYPE
Block_n => inst8.IN0
Addr_Cnt_Reset => inst7.IN1
Dat[0] => lpm_ram_dq0:inst53.data[0]
Dat[1] => lpm_ram_dq0:inst53.data[1]
Dat[2] => lpm_ram_dq0:inst53.data[2]
Dat[3] => lpm_ram_dq0:inst53.data[3]
Cnt_Pause <= inst38.DB_MAX_OUTPUT_PORT_TYPE
Pix_Bin <= lpm_mux2:inst11.result
Cleaning => lpm_mux2:inst11.sel[1]
Cleaning => lpm_mux2:inst15.sel[1]
Cleaning => lpm_mux2:inst16.sel[1]
SRg_Flashing => lpm_mux2:inst11.sel[0]
SRg_Flashing => lpm_mux2:inst15.sel[0]
SRg_Flashing => lpm_mux2:inst16.sel[0]
Pix_Skip <= lpm_mux2:inst15.result
Pix_Acquire <= lpm_mux2:inst16.result
End_of_Line <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|Main|Serial_Control_Module:inst5|lpm_ram_dq0:inst53
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|Main|Serial_Control_Module:inst5|lpm_ram_dq0:inst53|altsyncram:altsyncram_component
wren_a => altsyncram_c7j1:auto_generated.wren_a
rden_a => altsyncram_c7j1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c7j1:auto_generated.data_a[0]
data_a[1] => altsyncram_c7j1:auto_generated.data_a[1]
data_a[2] => altsyncram_c7j1:auto_generated.data_a[2]
data_a[3] => altsyncram_c7j1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c7j1:auto_generated.address_a[0]
address_a[1] => altsyncram_c7j1:auto_generated.address_a[1]
address_a[2] => altsyncram_c7j1:auto_generated.address_a[2]
address_a[3] => altsyncram_c7j1:auto_generated.address_a[3]
address_a[4] => altsyncram_c7j1:auto_generated.address_a[4]
address_a[5] => altsyncram_c7j1:auto_generated.address_a[5]
address_a[6] => altsyncram_c7j1:auto_generated.address_a[6]
address_a[7] => altsyncram_c7j1:auto_generated.address_a[7]
address_a[8] => altsyncram_c7j1:auto_generated.address_a[8]
address_a[9] => altsyncram_c7j1:auto_generated.address_a[9]
address_a[10] => altsyncram_c7j1:auto_generated.address_a[10]
address_a[11] => altsyncram_c7j1:auto_generated.address_a[11]
address_a[12] => altsyncram_c7j1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c7j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c7j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_c7j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_c7j1:auto_generated.q_a[2]
q_a[3] <= altsyncram_c7j1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Main|Serial_Control_Module:inst5|lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|Main|Serial_Control_Module:inst5|lpm_counter5:inst36
aclr => aclr.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q
q[10] <= lpm_counter:lpm_counter_component.q
q[11] <= lpm_counter:lpm_counter_component.q
q[12] <= lpm_counter:lpm_counter_component.q


|Main|Serial_Control_Module:inst5|lpm_counter5:inst36|lpm_counter:lpm_counter_component
clock => cntr_uaj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_uaj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_uaj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_uaj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_uaj:auto_generated.q[0]
q[1] <= cntr_uaj:auto_generated.q[1]
q[2] <= cntr_uaj:auto_generated.q[2]
q[3] <= cntr_uaj:auto_generated.q[3]
q[4] <= cntr_uaj:auto_generated.q[4]
q[5] <= cntr_uaj:auto_generated.q[5]
q[6] <= cntr_uaj:auto_generated.q[6]
q[7] <= cntr_uaj:auto_generated.q[7]
q[8] <= cntr_uaj:auto_generated.q[8]
q[9] <= cntr_uaj:auto_generated.q[9]
q[10] <= cntr_uaj:auto_generated.q[10]
q[11] <= cntr_uaj:auto_generated.q[11]
q[12] <= cntr_uaj:auto_generated.q[12]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Serial_Control_Module:inst5|lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Main|Serial_Control_Module:inst5|lpm_mux2:inst11
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
data2 => sub_wire3[2].IN1
data3 => sub_wire3[3].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result <= lpm_mux:lpm_mux_component.result


|Main|Serial_Control_Module:inst5|lpm_mux2:inst11|lpm_mux:lpm_mux_component
data[0][0] => mux_1qc:auto_generated.data[0]
data[1][0] => mux_1qc:auto_generated.data[1]
data[2][0] => mux_1qc:auto_generated.data[2]
data[3][0] => mux_1qc:auto_generated.data[3]
sel[0] => mux_1qc:auto_generated.sel[0]
sel[1] => mux_1qc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1qc:auto_generated.result[0]


|Main|Serial_Control_Module:inst5|lpm_mux2:inst11|lpm_mux:lpm_mux_component|mux_1qc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|Main|Serial_Control_Module:inst5|lpm_mux2:inst15
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
data2 => sub_wire3[2].IN1
data3 => sub_wire3[3].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result <= lpm_mux:lpm_mux_component.result


|Main|Serial_Control_Module:inst5|lpm_mux2:inst15|lpm_mux:lpm_mux_component
data[0][0] => mux_1qc:auto_generated.data[0]
data[1][0] => mux_1qc:auto_generated.data[1]
data[2][0] => mux_1qc:auto_generated.data[2]
data[3][0] => mux_1qc:auto_generated.data[3]
sel[0] => mux_1qc:auto_generated.sel[0]
sel[1] => mux_1qc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1qc:auto_generated.result[0]


|Main|Serial_Control_Module:inst5|lpm_mux2:inst15|lpm_mux:lpm_mux_component|mux_1qc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|Main|Serial_Control_Module:inst5|lpm_mux2:inst16
data0 => sub_wire3[0].IN1
data1 => sub_wire3[1].IN1
data2 => sub_wire3[2].IN1
data3 => sub_wire3[3].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result <= lpm_mux:lpm_mux_component.result


|Main|Serial_Control_Module:inst5|lpm_mux2:inst16|lpm_mux:lpm_mux_component
data[0][0] => mux_1qc:auto_generated.data[0]
data[1][0] => mux_1qc:auto_generated.data[1]
data[2][0] => mux_1qc:auto_generated.data[2]
data[3][0] => mux_1qc:auto_generated.data[3]
sel[0] => mux_1qc:auto_generated.sel[0]
sel[1] => mux_1qc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1qc:auto_generated.result[0]


|Main|Serial_Control_Module:inst5|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_1qc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|Main|Serial_Control_Module:inst5|lpm_shiftreg15:inst
clock => clock.IN1
shiftin => shiftin.IN1
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Main|Serial_Control_Module:inst5|lpm_shiftreg15:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE


|Main|I_O_Control_Module:inst23
Par_Gen_Cs_n <= lpm_decode4:inst1.eq0
Addr[15] => inst10.IN0
Addr[14] => inst10.IN1
Addr[7] => lpm_decode4:inst1.data[3]
Addr[6] => lpm_decode4:inst1.data[2]
Addr[5] => lpm_decode4:inst1.data[1]
Addr[4] => lpm_decode4:inst1.data[0]
S_Gen_Cs_n <= lpm_decode4:inst1.eq1
Acq_Control_Cs_n <= lpm_decode4:inst1.eq2
Ser_Ram_Cs_n <= lpm_decode4:inst1.eq3
P_Addr_Cnt_Reset <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Wr_n => inst2.IN0
Wr_n => inst4.IN0
Wr_n => 160.IN1
Wr_n => lpm_dff14:inst11.clock
Wr_n => lpm_dff14:inst3.clock
Addr[3] => lpm_decode4:inst9.data[3]
Addr[2] => lpm_decode4:inst9.data[2]
Addr[1] => lpm_decode4:inst9.data[1]
Addr[0] => lpm_decode4:inst9.data[0]
S_Addr_Cnt_Reset <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Sel_MSP_n <= lpm_decode4:inst9.eq7
Sel_Status_n <= lpm_decode4:inst9.eq6
MSP_Ack <= 129.DB_MAX_OUTPUT_PORT_TYPE
Reset_n => 129.ACLR
Reset_n => lpm_shiftreg8:inst6.aclr
Reset_n => lpm_dff14:inst11.aclr
Reset_n => lpm_dff14:inst3.aclr
IFClk => 129.CLK
IFClk => lpm_shiftreg8:inst6.clock
Time_Low_Sel_n <= lpm_decode4:inst9.eq8
Time_High_Sel_n <= lpm_decode4:inst9.eq9
Read_Sel_n <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Exp_Control_Cs_n <= lpm_decode4:inst1.eq4
P_RAM_Cs_n <= lpm_decode4:inst1.eq5
Bus_Sel[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Bus_Sel[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Control[0] <= lpm_dff14:inst11.q[0]
Control[1] <= lpm_dff14:inst11.q[1]
Control[2] <= lpm_dff14:inst11.q[2]
Control[3] <= lpm_dff14:inst11.q[3]
Control[4] <= lpm_dff14:inst11.q[4]
Control[5] <= lpm_dff14:inst11.q[5]
Control[6] <= lpm_dff14:inst11.q[6]
Control[7] <= lpm_dff14:inst11.q[7]
In_Dat[0] => lpm_dff14:inst11.data[0]
In_Dat[0] => lpm_dff14:inst3.data[0]
In_Dat[0] => inst.DATAIN
In_Dat[1] => lpm_dff14:inst11.data[1]
In_Dat[1] => lpm_dff14:inst3.data[1]
In_Dat[1] => inst16.DATAIN
In_Dat[2] => lpm_dff14:inst11.data[2]
In_Dat[2] => lpm_dff14:inst3.data[2]
In_Dat[2] => inst18.DATAIN
In_Dat[3] => lpm_dff14:inst11.data[3]
In_Dat[3] => lpm_dff14:inst3.data[3]
In_Dat[3] => inst19.DATAIN
In_Dat[4] => lpm_dff14:inst11.data[4]
In_Dat[4] => lpm_dff14:inst3.data[4]
In_Dat[4] => inst21.DATAIN
In_Dat[5] => lpm_dff14:inst11.data[5]
In_Dat[5] => lpm_dff14:inst3.data[5]
In_Dat[5] => inst22.DATAIN
In_Dat[6] => lpm_dff14:inst11.data[6]
In_Dat[6] => lpm_dff14:inst3.data[6]
In_Dat[6] => inst23.DATAIN
In_Dat[7] => lpm_dff14:inst11.data[7]
In_Dat[7] => lpm_dff14:inst3.data[7]
In_Dat[7] => inst24.DATAIN
L_Dat[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
L_Dat[1] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
L_Dat[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
L_Dat[3] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
L_Dat[4] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
L_Dat[5] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
L_Dat[6] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
L_Dat[7] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
L_Dat[8] <= lpm_dff14:inst3.q[0]
L_Dat[9] <= lpm_dff14:inst3.q[1]
L_Dat[10] <= lpm_dff14:inst3.q[2]
L_Dat[11] <= lpm_dff14:inst3.q[3]
L_Dat[12] <= lpm_dff14:inst3.q[4]
L_Dat[13] <= lpm_dff14:inst3.q[5]
L_Dat[14] <= lpm_dff14:inst3.q[6]
L_Dat[15] <= lpm_dff14:inst3.q[7]


|Main|I_O_Control_Module:inst23|lpm_decode4:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Main|I_O_Control_Module:inst23|lpm_decode4:inst1|lpm_decode:lpm_decode_component
data[0] => decode_svf:auto_generated.data[0]
data[1] => decode_svf:auto_generated.data[1]
data[2] => decode_svf:auto_generated.data[2]
data[3] => decode_svf:auto_generated.data[3]
enable => decode_svf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_svf:auto_generated.eq[0]
eq[1] <= decode_svf:auto_generated.eq[1]
eq[2] <= decode_svf:auto_generated.eq[2]
eq[3] <= decode_svf:auto_generated.eq[3]
eq[4] <= decode_svf:auto_generated.eq[4]
eq[5] <= decode_svf:auto_generated.eq[5]
eq[6] <= decode_svf:auto_generated.eq[6]
eq[7] <= decode_svf:auto_generated.eq[7]
eq[8] <= decode_svf:auto_generated.eq[8]
eq[9] <= decode_svf:auto_generated.eq[9]
eq[10] <= decode_svf:auto_generated.eq[10]
eq[11] <= decode_svf:auto_generated.eq[11]
eq[12] <= decode_svf:auto_generated.eq[12]
eq[13] <= decode_svf:auto_generated.eq[13]
eq[14] <= decode_svf:auto_generated.eq[14]
eq[15] <= decode_svf:auto_generated.eq[15]


|Main|I_O_Control_Module:inst23|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Main|I_O_Control_Module:inst23|lpm_decode4:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Main|I_O_Control_Module:inst23|lpm_decode4:inst9|lpm_decode:lpm_decode_component
data[0] => decode_svf:auto_generated.data[0]
data[1] => decode_svf:auto_generated.data[1]
data[2] => decode_svf:auto_generated.data[2]
data[3] => decode_svf:auto_generated.data[3]
enable => decode_svf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_svf:auto_generated.eq[0]
eq[1] <= decode_svf:auto_generated.eq[1]
eq[2] <= decode_svf:auto_generated.eq[2]
eq[3] <= decode_svf:auto_generated.eq[3]
eq[4] <= decode_svf:auto_generated.eq[4]
eq[5] <= decode_svf:auto_generated.eq[5]
eq[6] <= decode_svf:auto_generated.eq[6]
eq[7] <= decode_svf:auto_generated.eq[7]
eq[8] <= decode_svf:auto_generated.eq[8]
eq[9] <= decode_svf:auto_generated.eq[9]
eq[10] <= decode_svf:auto_generated.eq[10]
eq[11] <= decode_svf:auto_generated.eq[11]
eq[12] <= decode_svf:auto_generated.eq[12]
eq[13] <= decode_svf:auto_generated.eq[13]
eq[14] <= decode_svf:auto_generated.eq[14]
eq[15] <= decode_svf:auto_generated.eq[15]


|Main|I_O_Control_Module:inst23|lpm_decode4:inst9|lpm_decode:lpm_decode_component|decode_svf:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Main|I_O_Control_Module:inst23|lpm_or5:inst8
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
result <= lpm_or:lpm_or_component.result[0]


|Main|I_O_Control_Module:inst23|lpm_or5:inst8|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
result[0] <= or_node[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Main|I_O_Control_Module:inst23|lpm_shiftreg8:inst6
aclr => aclr.IN1
clock => clock.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q


|Main|I_O_Control_Module:inst23|lpm_shiftreg8:inst6|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[3].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|Main|I_O_Control_Module:inst23|lpm_dff14:inst11
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|Main|I_O_Control_Module:inst23|lpm_dff14:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|I_O_Control_Module:inst23|lpm_dff14:inst3
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|Main|I_O_Control_Module:inst23|lpm_dff14:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|SRG_Flashing_Module:inst3
Line_Start <= 21mux:inst5.Y
SRg_Flashing <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Reset_n => inst2.ACLR
Reset_n => inst35.ACLR
Reset_n => inst36.ACLR
Reset_n => lpm_counter20:inst.aset
Reset_n => inst31.ACLR
Reset_n => inst32.ACLR
Reset_n => inst51.ACLR
Reset_n => inst52.ACLR
Reset_n => lpm_shiftreg6:inst7.aclr
Reset_n => inst41.ACLR
Reset_n => inst42.ACLR
Reset_n => inst1.ACLR
Reset_n => inst55.ACLR
Reset_n => inst6.ACLR
Reset_n => inst47.ACLR
Reset_n => inst48.ACLR
Reset_n => inst56.ACLR
Reset_n => inst60.ACLR
Reset_n => inst61.ACLR
Reset_n => inst12.ACLR
Reset_n => lpm_counter27:inst10.aclr
Reset_n => inst13.ACLR
Reset_n => inst14.ACLR
Reset_n => inst15.ACLR
Reset_n => lpm_counter28:inst11.aclr
Reset_n => inst18.ACLR
Reset_n => inst68.ACLR
Reset_n => inst23.ACLR
Reset_n => inst22.ACLR
Reset_n => inst69.ACLR
Reset_n => inst64.ACLR
Reset_n => inst65.ACLR
Clk_10 => lpm_counter20:inst.clock
Clk_10 => inst35.CLK
Clk_10 => inst36.CLK
Clk_10 => inst31.CLK
Clk_10 => inst32.CLK
Clk_10 => inst2.CLK
Clk_10 => inst51.CLK
Clk_10 => inst52.CLK
Clk_10 => lpm_shiftreg6:inst7.clock
Clk_10 => inst41.CLK
Clk_10 => inst42.CLK
Clk_10 => inst55.CLK
Clk_10 => inst47.CLK
Clk_10 => inst48.CLK
Clk_10 => inst6.CLK
Clk_10 => inst56.CLK
Clk_10 => inst60.CLK
Clk_10 => inst61.CLK
Clk_10 => inst1.CLK
Clk_10 => inst14.CLK
Clk_10 => inst68.CLK
Clk_10 => inst23.CLK
Clk_10 => inst22.CLK
Clk_10 => inst69.CLK
Clk_10 => inst64.CLK
Clk_10 => inst65.CLK
Clk_10 => inst18.CLK
Line_End_In => inst40.IN1
Line_End_In => lpm_shiftreg6:inst7.shiftin
Line_End_In => inst60.DATAIN
Line_End_In => inst16.IN1
SRG_Flash_Start => inst31.DATAIN
SRG_Flash_Auto_Start => inst19.IN1
Line_Start_In => inst51.DATAIN
Line_End <= inst44.DB_MAX_OUTPUT_PORT_TYPE
SRg_Shift_End <= inst6.DB_MAX_OUTPUT_PORT_TYPE
1KHz <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Clk_50_k => inst12.CLK
Clk_50_k => lpm_counter27:inst10.clock
Clk_50_k => inst15.CLK
Clk_50_k => lpm_counter28:inst11.clock
Clk_50_k => inst13.CLK
SRg_Flash_Cycle_End <= inst13.DB_MAX_OUTPUT_PORT_TYPE
DC_Hold <= inst18.DB_MAX_OUTPUT_PORT_TYPE
TDI_Mode => inst20.IN0
End_Of_Frame => inst22.DATAIN
Flash_Num_Cnt[0] <= lpm_counter20:inst.q[0]
Flash_Num_Cnt[1] <= lpm_counter20:inst.q[1]
Flash_Num_Cnt[2] <= lpm_counter20:inst.q[2]
Flash_Num_Cnt[3] <= lpm_counter20:inst.q[3]


|Main|SRG_Flashing_Module:inst3|21mux:inst5
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Main|SRG_Flashing_Module:inst3|lpm_counter20:inst
aset => aset.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
sload => sload.IN1
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q


|Main|SRG_Flashing_Module:inst3|lpm_counter20:inst|lpm_counter:lpm_counter_component
clock => cntr_qll:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_qll:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_qll:auto_generated.aset
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_qll:auto_generated.sload
data[0] => cntr_qll:auto_generated.data[0]
data[1] => cntr_qll:auto_generated.data[1]
data[2] => cntr_qll:auto_generated.data[2]
data[3] => cntr_qll:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_qll:auto_generated.q[0]
q[1] <= cntr_qll:auto_generated.q[1]
q[2] <= cntr_qll:auto_generated.q[2]
q[3] <= cntr_qll:auto_generated.q[3]
cout <= cntr_qll:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|SRG_Flashing_Module:inst3|lpm_counter20:inst|lpm_counter:lpm_counter_component|cntr_qll:auto_generated
aset => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= safe_q[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[3].IN1


|Main|SRG_Flashing_Module:inst3|lpm_constant4:inst3
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result


|Main|SRG_Flashing_Module:inst3|lpm_constant4:inst3|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>


|Main|SRG_Flashing_Module:inst3|lpm_shiftreg6:inst7
aclr => aclr.IN1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Main|SRG_Flashing_Module:inst3|lpm_shiftreg6:inst7|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|SRG_Flashing_Module:inst3|lpm_counter27:inst10
aclr => aclr.IN1
clock => clock.IN1
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q


|Main|SRG_Flashing_Module:inst3|lpm_counter27:inst10|lpm_counter:lpm_counter_component
clock => cntr_j0k:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_j0k:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_j0k:auto_generated.q[0]
q[1] <= cntr_j0k:auto_generated.q[1]
q[2] <= cntr_j0k:auto_generated.q[2]
q[3] <= cntr_j0k:auto_generated.q[3]
q[4] <= cntr_j0k:auto_generated.q[4]
q[5] <= cntr_j0k:auto_generated.q[5]
cout <= cntr_j0k:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|SRG_Flashing_Module:inst3|lpm_counter27:inst10|lpm_counter:lpm_counter_component|cntr_j0k:auto_generated
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|Main|SRG_Flashing_Module:inst3|lpm_counter27:inst10|lpm_counter:lpm_counter_component|cntr_j0k:auto_generated|cmpr_jfc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Main|SRG_Flashing_Module:inst3|lpm_counter28:inst11
aclr => aclr.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q


|Main|SRG_Flashing_Module:inst3|lpm_counter28:inst11|lpm_counter:lpm_counter_component
clock => cntr_m3l:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_m3l:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_m3l:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_m3l:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_m3l:auto_generated.q[0]
q[1] <= cntr_m3l:auto_generated.q[1]
q[2] <= cntr_m3l:auto_generated.q[2]
q[3] <= cntr_m3l:auto_generated.q[3]
q[4] <= cntr_m3l:auto_generated.q[4]
q[5] <= cntr_m3l:auto_generated.q[5]
q[6] <= cntr_m3l:auto_generated.q[6]
q[7] <= cntr_m3l:auto_generated.q[7]
q[8] <= cntr_m3l:auto_generated.q[8]
q[9] <= cntr_m3l:auto_generated.q[9]
cout <= cntr_m3l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|SRG_Flashing_Module:inst3|lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_m3l:auto_generated
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Main|SRG_Flashing_Module:inst3|lpm_counter28:inst11|lpm_counter:lpm_counter_component|cntr_m3l:auto_generated|cmpr_ugc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|Main|Parallel_Clocks_Generator:inst26
P1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Clock_Enable => inst65.IN0
Reset_n => inst65.IN1
Reset_n => lpm_dff4:inst22.aclr
Reset_n => inst30.ACLR
Reset_n => inst142.ACLR
Reset_n => inst145.ACLR
Reset_n => inst37.ACLR
Reset_n => inst35.ACLR
Reset_n => inst27.ACLR
Reset_n => lpm_dff4:inst7.aclr
Reset_n => inst116.ACLR
Reset_n => inst161.ACLR
Reset_n => inst164.ACLR
Reset_n => inst112.ACLR
Reset_n => inst115.ACLR
Reset_n => inst46.ACLR
Reset_n => inst48.ACLR
Reset_n => inst59.ACLR
Reset_n => inst70.ACLR
Reset_n => inst74.ACLR
Reset_n => inst31.ACLR
Reset_n => inst32.ACLR
Reset_n => inst50.ACLR
Reset_n => inst167.ACLR
Reset_n => inst170.ACLR
Reset_n => inst146.ACLR
Reset_n => inst152.ACLR
Reset_n => inst157.ACLR
Reset_n => inst153.ACLR
Reset_n => inst87.PRESET
Reset_n => inst76.ACLR
Reset_n => inst99.ACLR
Reset_n => inst102.ACLR
Reset_n => inst51.ACLR
Reset_n => inst39.ACLR
Reset_n => inst40.ACLR
Reset_n => inst124.ACLR
Reset_n => inst129.ACLR
Reset_n => inst128.ACLR
Reset_n => inst138.ACLR
Reset_n => lpm_counter34:inst121.aset
Reset_n => lpm_dff4:inst119.aclr
Reset_n => inst127.ACLR
Reset_n => inst78.ACLR
Reset_n => inst77.ACLR
Reset_n => inst38.ACLR
Reset_n => inst52.ACLR
Reset_n => inst93.ACLR
Reset_n => inst159.ACLR
Reset_n => inst151.ACLR
Reset_n => inst61.ACLR
Reset_n => lpm_counter4:inst1.aclr
Reset_n => lpm_dff4:inst19.aclr
Reset_n => lpm_dff4:inst11.aclr
Reset_n => lpm_dff4:inst9.aclr
Reset_n => lpm_dff4:inst44.aclr
Reset_n => lpm_dff4:inst24.aclr
Reset_n => lpm_dff4:inst17.aclr
Reset_n => lpm_dff4:inst13.aclr
Reset_n => inst49.ACLR
Reset_n => lpm_dff4:inst67.aclr
Reset_n => lpm_dff4:inst64.aclr
Reset_n => inst89.ACLR
Reset_n => inst92.ACLR
Reset_n => inst149.ACLR
Reset_n => inst148.ACLR
Clk_10 => lpm_compare3:inst8.clock
Clk_10 => inst142.CLK
Clk_10 => inst145.CLK
Clk_10 => inst37.CLK
Clk_10 => inst35.CLK
Clk_10 => inst27.CLK
Clk_10 => inst5.CLK
Clk_10 => lpm_compare3:inst6.clock
Clk_10 => inst161.CLK
Clk_10 => inst164.CLK
Clk_10 => inst112.CLK
Clk_10 => inst115.CLK
Clk_10 => inst116.CLK
Clk_10 => inst70.CLK
Clk_10 => inst31.CLK
Clk_10 => inst32.CLK
Clk_10 => inst152.CLK
Clk_10 => inst157.CLK
Clk_10 => inst146.CLK
Clk_10 => inst76.CLK
Clk_10 => inst99.CLK
Clk_10 => inst102.CLK
Clk_10 => inst87.CLK
Clk_10 => inst39.CLK
Clk_10 => inst40.CLK
Clk_10 => inst124.CLK
Clk_10 => inst128.CLK
Clk_10 => inst138.CLK
Clk_10 => inst129.CLK
Clk_10 => inst127.CLK
Clk_10 => inst78.CLK
Clk_10 => inst77.CLK
Clk_10 => inst38.CLK
Clk_10 => inst52.CLK
Clk_10 => inst93.CLK
Clk_10 => inst159.CLK
Clk_10 => inst151.CLK
Clk_10 => inst30.CLK
Clk_10 => lpm_counter4:inst1.clock
Clk_10 => inst61.CLK
Clk_10 => lpm_compare3:inst4.clock
Clk_10 => inst2.CLK
Clk_10 => lpm_compare3:inst12.clock
Clk_10 => lpm_compare3:inst10.clock
Clk_10 => inst14.CLK
Clk_10 => lpm_compare3:inst18.clock
Clk_10 => lpm_compare3:inst15.clock
Clk_10 => inst20.CLK
Clk_10 => lpm_compare3:inst23.clock
Clk_10 => lpm_compare3:inst21.clock
Clk_10 => inst25.CLK
Clk_10 => inst49.CLK
Clk_10 => lpm_compare3:inst45.clock
Clk_10 => lpm_compare3:inst43.clock
Clk_10 => inst71.CLK
Clk_10 => inst89.CLK
Clk_10 => inst92.CLK
Wr_n => lpm_dff4:inst22.clock
Wr_n => lpm_dff4:inst7.clock
Wr_n => inst60.IN0
Wr_n => lpm_dff4:inst119.clock
Wr_n => lpm_dff4:inst19.clock
Wr_n => lpm_dff4:inst11.clock
Wr_n => lpm_dff4:inst9.clock
Wr_n => lpm_dff4:inst44.clock
Wr_n => lpm_dff4:inst24.clock
Wr_n => lpm_dff4:inst17.clock
Wr_n => lpm_dff4:inst13.clock
Wr_n => lpm_dff4:inst67.clock
Wr_n => lpm_dff4:inst64.clock
Par_Gen_Cs_n => lpm_decode0:inst16.enable
Addr[0] => lpm_decode0:inst16.data[0]
Addr[1] => lpm_decode0:inst16.data[1]
Addr[2] => lpm_decode0:inst16.data[2]
Addr[3] => lpm_decode0:inst16.data[3]
Dat[0] => lpm_dff4:inst22.data[0]
Dat[0] => lpm_dff4:inst7.data[0]
Dat[0] => lpm_ram_dq1:inst56.data[0]
Dat[0] => lpm_dff4:inst119.data[0]
Dat[0] => lpm_dff4:inst19.data[0]
Dat[0] => lpm_dff4:inst11.data[0]
Dat[0] => lpm_dff4:inst9.data[0]
Dat[0] => lpm_dff4:inst44.data[0]
Dat[0] => lpm_dff4:inst24.data[0]
Dat[0] => lpm_dff4:inst17.data[0]
Dat[0] => lpm_dff4:inst13.data[0]
Dat[0] => lpm_dff4:inst67.data[0]
Dat[0] => lpm_dff4:inst64.data[0]
Dat[1] => lpm_dff4:inst22.data[1]
Dat[1] => lpm_dff4:inst7.data[1]
Dat[1] => lpm_ram_dq1:inst56.data[1]
Dat[1] => lpm_dff4:inst119.data[1]
Dat[1] => lpm_dff4:inst19.data[1]
Dat[1] => lpm_dff4:inst11.data[1]
Dat[1] => lpm_dff4:inst9.data[1]
Dat[1] => lpm_dff4:inst44.data[1]
Dat[1] => lpm_dff4:inst24.data[1]
Dat[1] => lpm_dff4:inst17.data[1]
Dat[1] => lpm_dff4:inst13.data[1]
Dat[1] => lpm_dff4:inst67.data[1]
Dat[1] => lpm_dff4:inst64.data[1]
Dat[2] => lpm_dff4:inst22.data[2]
Dat[2] => lpm_dff4:inst7.data[2]
Dat[2] => lpm_ram_dq1:inst56.data[2]
Dat[2] => lpm_dff4:inst119.data[2]
Dat[2] => lpm_dff4:inst19.data[2]
Dat[2] => lpm_dff4:inst11.data[2]
Dat[2] => lpm_dff4:inst9.data[2]
Dat[2] => lpm_dff4:inst44.data[2]
Dat[2] => lpm_dff4:inst24.data[2]
Dat[2] => lpm_dff4:inst17.data[2]
Dat[2] => lpm_dff4:inst13.data[2]
Dat[2] => lpm_dff4:inst67.data[2]
Dat[2] => lpm_dff4:inst64.data[2]
Dat[3] => lpm_dff4:inst22.data[3]
Dat[3] => lpm_dff4:inst7.data[3]
Dat[3] => lpm_ram_dq1:inst56.data[3]
Dat[3] => lpm_dff4:inst119.data[3]
Dat[3] => lpm_dff4:inst19.data[3]
Dat[3] => lpm_dff4:inst11.data[3]
Dat[3] => lpm_dff4:inst9.data[3]
Dat[3] => lpm_dff4:inst44.data[3]
Dat[3] => lpm_dff4:inst24.data[3]
Dat[3] => lpm_dff4:inst17.data[3]
Dat[3] => lpm_dff4:inst13.data[3]
Dat[3] => lpm_dff4:inst67.data[3]
Dat[3] => lpm_dff4:inst64.data[3]
Dat[4] => lpm_dff4:inst22.data[4]
Dat[4] => lpm_dff4:inst7.data[4]
Dat[4] => lpm_dff4:inst119.data[4]
Dat[4] => lpm_dff4:inst19.data[4]
Dat[4] => lpm_dff4:inst11.data[4]
Dat[4] => lpm_dff4:inst9.data[4]
Dat[4] => lpm_dff4:inst44.data[4]
Dat[4] => lpm_dff4:inst24.data[4]
Dat[4] => lpm_dff4:inst17.data[4]
Dat[4] => lpm_dff4:inst13.data[4]
Dat[4] => lpm_dff4:inst67.data[4]
Dat[4] => lpm_dff4:inst64.data[4]
Dat[5] => lpm_dff4:inst22.data[5]
Dat[5] => lpm_dff4:inst7.data[5]
Dat[5] => lpm_dff4:inst119.data[5]
Dat[5] => lpm_dff4:inst19.data[5]
Dat[5] => lpm_dff4:inst11.data[5]
Dat[5] => lpm_dff4:inst9.data[5]
Dat[5] => lpm_dff4:inst44.data[5]
Dat[5] => lpm_dff4:inst24.data[5]
Dat[5] => lpm_dff4:inst17.data[5]
Dat[5] => lpm_dff4:inst13.data[5]
Dat[5] => lpm_dff4:inst67.data[5]
Dat[5] => lpm_dff4:inst64.data[5]
Dat[6] => lpm_dff4:inst22.data[6]
Dat[6] => lpm_dff4:inst7.data[6]
Dat[6] => lpm_dff4:inst119.data[6]
Dat[6] => lpm_dff4:inst19.data[6]
Dat[6] => lpm_dff4:inst11.data[6]
Dat[6] => lpm_dff4:inst9.data[6]
Dat[6] => lpm_dff4:inst44.data[6]
Dat[6] => lpm_dff4:inst24.data[6]
Dat[6] => lpm_dff4:inst17.data[6]
Dat[6] => lpm_dff4:inst13.data[6]
Dat[6] => lpm_dff4:inst67.data[6]
Dat[6] => lpm_dff4:inst64.data[6]
Dat[7] => lpm_dff4:inst22.data[7]
Dat[7] => lpm_dff4:inst7.data[7]
Dat[7] => lpm_dff4:inst119.data[7]
Dat[7] => lpm_dff4:inst19.data[7]
Dat[7] => lpm_dff4:inst11.data[7]
Dat[7] => lpm_dff4:inst9.data[7]
Dat[7] => lpm_dff4:inst44.data[7]
Dat[7] => lpm_dff4:inst24.data[7]
Dat[7] => lpm_dff4:inst17.data[7]
Dat[7] => lpm_dff4:inst13.data[7]
Dat[7] => lpm_dff4:inst67.data[7]
Dat[7] => lpm_dff4:inst64.data[7]
Dat[8] => lpm_dff4:inst22.data[8]
Dat[8] => lpm_dff4:inst7.data[8]
Dat[8] => lpm_dff4:inst119.data[8]
Dat[8] => lpm_dff4:inst19.data[8]
Dat[8] => lpm_dff4:inst11.data[8]
Dat[8] => lpm_dff4:inst9.data[8]
Dat[8] => lpm_dff4:inst44.data[8]
Dat[8] => lpm_dff4:inst24.data[8]
Dat[8] => lpm_dff4:inst17.data[8]
Dat[8] => lpm_dff4:inst13.data[8]
Dat[8] => lpm_dff4:inst67.data[8]
Dat[8] => lpm_dff4:inst64.data[8]
Dat[9] => lpm_dff4:inst22.data[9]
Dat[9] => lpm_dff4:inst7.data[9]
Dat[9] => lpm_dff4:inst119.data[9]
Dat[9] => lpm_dff4:inst19.data[9]
Dat[9] => lpm_dff4:inst11.data[9]
Dat[9] => lpm_dff4:inst9.data[9]
Dat[9] => lpm_dff4:inst44.data[9]
Dat[9] => lpm_dff4:inst24.data[9]
Dat[9] => lpm_dff4:inst17.data[9]
Dat[9] => lpm_dff4:inst13.data[9]
Dat[9] => lpm_dff4:inst67.data[9]
Dat[9] => lpm_dff4:inst64.data[9]
Dat[10] => lpm_dff4:inst22.data[10]
Dat[10] => lpm_dff4:inst7.data[10]
Dat[10] => lpm_dff4:inst119.data[10]
Dat[10] => lpm_dff4:inst19.data[10]
Dat[10] => lpm_dff4:inst11.data[10]
Dat[10] => lpm_dff4:inst9.data[10]
Dat[10] => lpm_dff4:inst44.data[10]
Dat[10] => lpm_dff4:inst24.data[10]
Dat[10] => lpm_dff4:inst17.data[10]
Dat[10] => lpm_dff4:inst13.data[10]
Dat[10] => lpm_dff4:inst67.data[10]
Dat[10] => lpm_dff4:inst64.data[10]
Dat[11] => lpm_dff4:inst22.data[11]
Dat[11] => lpm_dff4:inst7.data[11]
Dat[11] => lpm_dff4:inst119.data[11]
Dat[11] => lpm_dff4:inst19.data[11]
Dat[11] => lpm_dff4:inst11.data[11]
Dat[11] => lpm_dff4:inst9.data[11]
Dat[11] => lpm_dff4:inst44.data[11]
Dat[11] => lpm_dff4:inst24.data[11]
Dat[11] => lpm_dff4:inst17.data[11]
Dat[11] => lpm_dff4:inst13.data[11]
Dat[11] => lpm_dff4:inst67.data[11]
Dat[11] => lpm_dff4:inst64.data[11]
Dat[12] => lpm_dff4:inst22.data[12]
Dat[12] => lpm_dff4:inst7.data[12]
Dat[12] => lpm_dff4:inst119.data[12]
Dat[12] => lpm_dff4:inst19.data[12]
Dat[12] => lpm_dff4:inst11.data[12]
Dat[12] => lpm_dff4:inst9.data[12]
Dat[12] => lpm_dff4:inst44.data[12]
Dat[12] => lpm_dff4:inst24.data[12]
Dat[12] => lpm_dff4:inst17.data[12]
Dat[12] => lpm_dff4:inst13.data[12]
Dat[12] => lpm_dff4:inst67.data[12]
Dat[12] => lpm_dff4:inst64.data[12]
Dat[13] => ~NO_FANOUT~
Dat[14] => ~NO_FANOUT~
Dat[15] => ~NO_FANOUT~
P_Cnt_Reset <= inst139.DB_MAX_OUTPUT_PORT_TYPE
Read_Continue => inst142.DATAIN
L_Shift_End <= inst37.DB_MAX_OUTPUT_PORT_TYPE
Skip <= inst81.DB_MAX_OUTPUT_PORT_TYPE
CCD_Fllashing <= inst116.DB_MAX_OUTPUT_PORT_TYPE
CCD_Fllash => inst166.IN0
CCD_Fllash => inst112.DATAIN
CCD_Fllash => inst165.IN0
P_RAM_Out[0] <= lpm_ram_dq1:inst56.q[0]
P_RAM_Out[1] <= lpm_ram_dq1:inst56.q[1]
P_RAM_Out[2] <= lpm_ram_dq1:inst56.q[2]
P_RAM_Out[3] <= lpm_ram_dq1:inst56.q[3]
P_RAM_Wr <= inst55.DB_MAX_OUTPUT_PORT_TYPE
Clk_100 => inst46.CLK
Clk_100 => inst48.CLK
Clk_100 => lpm_ram_dq1:inst56.clock
Clk_100 => inst59.CLK
Clk_100 => inst74.CLK
Clk_100 => lpm_counter5:inst36.clock
Clk_100 => inst153.CLK
Clk_100 => inst51.CLK
P_RAM_Cs_n => inst60.IN1
P_RAM_Rd <= inst73.DB_MAX_OUTPUT_PORT_TYPE
Next_Line <= inst70.DB_MAX_OUTPUT_PORT_TYPE
P_RAM_Addr[0] <= lpm_counter5:inst36.q[0]
P_RAM_Addr[1] <= lpm_counter5:inst36.q[1]
P_RAM_Addr[2] <= lpm_counter5:inst36.q[2]
P_RAM_Addr[3] <= lpm_counter5:inst36.q[3]
P_RAM_Addr[4] <= lpm_counter5:inst36.q[4]
P_RAM_Addr[5] <= lpm_counter5:inst36.q[5]
P_RAM_Addr[6] <= lpm_counter5:inst36.q[6]
P_RAM_Addr[7] <= lpm_counter5:inst36.q[7]
P_RAM_Addr[8] <= lpm_counter5:inst36.q[8]
P_RAM_Addr[9] <= lpm_counter5:inst36.q[9]
P_RAM_Addr[10] <= lpm_counter5:inst36.q[10]
P_RAM_Addr[11] <= lpm_counter5:inst36.q[11]
P_RAM_Addr[12] <= lpm_counter5:inst36.q[12]
CCD_Read_Start => inst31.DATAIN
Clk_10K => inst167.CLK
Clk_10K => inst170.CLK
Clk_10K => inst50.CLK
Clk_10K => inst123.CLK
Clk_10K => lpm_counter34:inst121.clock
TDI_Mode_In => inst171.IN0
TDI_Mode_In => inst173.IN1
DC_Hold => inst173.IN0
End_Of_Frame <= inst131.DB_MAX_OUTPUT_PORT_TYPE
Exposure_Start => inst106.IN0
Exposure_Start => inst58.IN2
Exposure_Start => inst58.IN3
P_Addr_Cnt_Enbl <= inst153.DB_MAX_OUTPUT_PORT_TYPE
Next_L_Disable_n <= inst87.DB_MAX_OUTPUT_PORT_TYPE
Fl_Cycle_End => inst99.DATAIN
SRg_Flashing => inst141.IN0
Addr_Cnt_Reset => lpm_counter5:inst36.aclr
Active <= inst68.DB_MAX_OUTPUT_PORT_TYPE
EOF_Act_L <= inst42.DB_MAX_OUTPUT_PORT_TYPE
EOF_Act_Line => inst39.DATAIN
Bin <= inst66.DB_MAX_OUTPUT_PORT_TYPE
tTDI_End <= inst123.DB_MAX_OUTPUT_PORT_TYPE
P_Cycle_Start <= inst150.DB_MAX_OUTPUT_PORT_TYPE
Next_L_Start <= inst98.DB_MAX_OUTPUT_PORT_TYPE
P_Count[0] <= lpm_counter4:inst1.q[0]
P2 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
P2_Start <= lpm_compare3:inst10.aeb
P3 <= inst20.DB_MAX_OUTPUT_PORT_TYPE
TG <= lpm_mux9:inst69.result
Fast_Flush_Bin => lpm_mux9:inst69.sel
Start_Act_Line <= inst49.DB_MAX_OUTPUT_PORT_TYPE
MPP <= inst71.DB_MAX_OUTPUT_PORT_TYPE
SRG_Flash_Auto_Start <= inst91.DB_MAX_OUTPUT_PORT_TYPE
Enbl_Extra_FIFO_Wr <= inst149.DB_MAX_OUTPUT_PORT_TYPE
Clk_50K => inst149.CLK
Clk_50K => inst148.CLK


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst8
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst8|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst22
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Main|Parallel_Clocks_Generator:inst26|lpm_decode0:inst16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
enable => enable.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq10 <= lpm_decode:lpm_decode_component.eq
eq11 <= lpm_decode:lpm_decode_component.eq
eq12 <= lpm_decode:lpm_decode_component.eq
eq13 <= lpm_decode:lpm_decode_component.eq
eq14 <= lpm_decode:lpm_decode_component.eq
eq15 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq
eq4 <= lpm_decode:lpm_decode_component.eq
eq5 <= lpm_decode:lpm_decode_component.eq
eq6 <= lpm_decode:lpm_decode_component.eq
eq7 <= lpm_decode:lpm_decode_component.eq
eq8 <= lpm_decode:lpm_decode_component.eq
eq9 <= lpm_decode:lpm_decode_component.eq


|Main|Parallel_Clocks_Generator:inst26|lpm_decode0:inst16|lpm_decode:lpm_decode_component
data[0] => decode_svf:auto_generated.data[0]
data[1] => decode_svf:auto_generated.data[1]
data[2] => decode_svf:auto_generated.data[2]
data[3] => decode_svf:auto_generated.data[3]
enable => decode_svf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_svf:auto_generated.eq[0]
eq[1] <= decode_svf:auto_generated.eq[1]
eq[2] <= decode_svf:auto_generated.eq[2]
eq[3] <= decode_svf:auto_generated.eq[3]
eq[4] <= decode_svf:auto_generated.eq[4]
eq[5] <= decode_svf:auto_generated.eq[5]
eq[6] <= decode_svf:auto_generated.eq[6]
eq[7] <= decode_svf:auto_generated.eq[7]
eq[8] <= decode_svf:auto_generated.eq[8]
eq[9] <= decode_svf:auto_generated.eq[9]
eq[10] <= decode_svf:auto_generated.eq[10]
eq[11] <= decode_svf:auto_generated.eq[11]
eq[12] <= decode_svf:auto_generated.eq[12]
eq[13] <= decode_svf:auto_generated.eq[13]
eq[14] <= decode_svf:auto_generated.eq[14]
eq[15] <= decode_svf:auto_generated.eq[15]


|Main|Parallel_Clocks_Generator:inst26|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Main|Parallel_Clocks_Generator:inst26|lpm_counter4:inst1
aclr => aclr.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
sset => sset.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q
q[10] <= lpm_counter:lpm_counter_component.q
q[11] <= lpm_counter:lpm_counter_component.q
q[12] <= lpm_counter:lpm_counter_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_counter4:inst1|lpm_counter:lpm_counter_component
clock => cntr_9bj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_9bj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_9bj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_9bj:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9bj:auto_generated.q[0]
q[1] <= cntr_9bj:auto_generated.q[1]
q[2] <= cntr_9bj:auto_generated.q[2]
q[3] <= cntr_9bj:auto_generated.q[3]
q[4] <= cntr_9bj:auto_generated.q[4]
q[5] <= cntr_9bj:auto_generated.q[5]
q[6] <= cntr_9bj:auto_generated.q[6]
q[7] <= cntr_9bj:auto_generated.q[7]
q[8] <= cntr_9bj:auto_generated.q[8]
q[9] <= cntr_9bj:auto_generated.q[9]
q[10] <= cntr_9bj:auto_generated.q[10]
q[11] <= cntr_9bj:auto_generated.q[11]
q[12] <= cntr_9bj:auto_generated.q[12]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => _.IN1


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst6
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst7
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Main|Parallel_Clocks_Generator:inst26|21mux:inst107
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Main|Parallel_Clocks_Generator:inst26|lpm_ram_dq1:inst56
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|Main|Parallel_Clocks_Generator:inst26|lpm_ram_dq1:inst56|altsyncram:altsyncram_component
wren_a => altsyncram_ggi1:auto_generated.wren_a
rden_a => altsyncram_ggi1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ggi1:auto_generated.data_a[0]
data_a[1] => altsyncram_ggi1:auto_generated.data_a[1]
data_a[2] => altsyncram_ggi1:auto_generated.data_a[2]
data_a[3] => altsyncram_ggi1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ggi1:auto_generated.address_a[0]
address_a[1] => altsyncram_ggi1:auto_generated.address_a[1]
address_a[2] => altsyncram_ggi1:auto_generated.address_a[2]
address_a[3] => altsyncram_ggi1:auto_generated.address_a[3]
address_a[4] => altsyncram_ggi1:auto_generated.address_a[4]
address_a[5] => altsyncram_ggi1:auto_generated.address_a[5]
address_a[6] => altsyncram_ggi1:auto_generated.address_a[6]
address_a[7] => altsyncram_ggi1:auto_generated.address_a[7]
address_a[8] => altsyncram_ggi1:auto_generated.address_a[8]
address_a[9] => altsyncram_ggi1:auto_generated.address_a[9]
address_a[10] => altsyncram_ggi1:auto_generated.address_a[10]
address_a[11] => altsyncram_ggi1:auto_generated.address_a[11]
address_a[12] => altsyncram_ggi1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ggi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ggi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ggi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ggi1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ggi1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|Main|Parallel_Clocks_Generator:inst26|lpm_counter5:inst36
aclr => aclr.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q
q[10] <= lpm_counter:lpm_counter_component.q
q[11] <= lpm_counter:lpm_counter_component.q
q[12] <= lpm_counter:lpm_counter_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_counter5:inst36|lpm_counter:lpm_counter_component
clock => cntr_uaj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_uaj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_uaj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_uaj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_uaj:auto_generated.q[0]
q[1] <= cntr_uaj:auto_generated.q[1]
q[2] <= cntr_uaj:auto_generated.q[2]
q[3] <= cntr_uaj:auto_generated.q[3]
q[4] <= cntr_uaj:auto_generated.q[4]
q[5] <= cntr_uaj:auto_generated.q[5]
q[6] <= cntr_uaj:auto_generated.q[6]
q[7] <= cntr_uaj:auto_generated.q[7]
q[8] <= cntr_uaj:auto_generated.q[8]
q[9] <= cntr_uaj:auto_generated.q[9]
q[10] <= cntr_uaj:auto_generated.q[10]
q[11] <= cntr_uaj:auto_generated.q[11]
q[12] <= cntr_uaj:auto_generated.q[12]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Main|Parallel_Clocks_Generator:inst26|lpm_or7:inst53
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
result <= lpm_or:lpm_or_component.result[0]


|Main|Parallel_Clocks_Generator:inst26|lpm_or7:inst53|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
result[0] <= or_node[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Main|Parallel_Clocks_Generator:inst26|21mux:inst
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Main|Parallel_Clocks_Generator:inst26|21mux:inst108
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Main|Parallel_Clocks_Generator:inst26|21mux:inst47
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Main|Parallel_Clocks_Generator:inst26|lpm_counter34:inst121
aset => aset.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
sload => sload.IN1
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q
q[10] <= lpm_counter:lpm_counter_component.q
q[11] <= lpm_counter:lpm_counter_component.q
q[12] <= lpm_counter:lpm_counter_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_counter34:inst121|lpm_counter:lpm_counter_component
clock => cntr_3nl:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3nl:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_3nl:auto_generated.aset
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_3nl:auto_generated.sload
data[0] => cntr_3nl:auto_generated.data[0]
data[1] => cntr_3nl:auto_generated.data[1]
data[2] => cntr_3nl:auto_generated.data[2]
data[3] => cntr_3nl:auto_generated.data[3]
data[4] => cntr_3nl:auto_generated.data[4]
data[5] => cntr_3nl:auto_generated.data[5]
data[6] => cntr_3nl:auto_generated.data[6]
data[7] => cntr_3nl:auto_generated.data[7]
data[8] => cntr_3nl:auto_generated.data[8]
data[9] => cntr_3nl:auto_generated.data[9]
data[10] => cntr_3nl:auto_generated.data[10]
data[11] => cntr_3nl:auto_generated.data[11]
data[12] => cntr_3nl:auto_generated.data[12]
cin => ~NO_FANOUT~
q[0] <= cntr_3nl:auto_generated.q[0]
q[1] <= cntr_3nl:auto_generated.q[1]
q[2] <= cntr_3nl:auto_generated.q[2]
q[3] <= cntr_3nl:auto_generated.q[3]
q[4] <= cntr_3nl:auto_generated.q[4]
q[5] <= cntr_3nl:auto_generated.q[5]
q[6] <= cntr_3nl:auto_generated.q[6]
q[7] <= cntr_3nl:auto_generated.q[7]
q[8] <= cntr_3nl:auto_generated.q[8]
q[9] <= cntr_3nl:auto_generated.q[9]
q[10] <= cntr_3nl:auto_generated.q[10]
q[11] <= cntr_3nl:auto_generated.q[11]
q[12] <= cntr_3nl:auto_generated.q[12]
cout <= cntr_3nl:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated
aset => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= safe_q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= safe_q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= safe_q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= safe_q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= safe_q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= safe_q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= safe_q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= safe_q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= safe_q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= safe_q[12].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[12].IN1


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst119
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst119|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst4
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst19
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst12
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst11
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst10
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst9
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst18
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst18|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst18|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst44
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst15
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst15|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst24
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Main|Parallel_Clocks_Generator:inst26|lpm_mux9:inst69
data0 => lpm_mux:lpm_mux_component.data[0][0]
data1 => lpm_mux:lpm_mux_component.data[1][0]
sel => lpm_mux:lpm_mux_component.sel[0]
result <= lpm_mux:lpm_mux_component.result[0]


|Main|Parallel_Clocks_Generator:inst26|lpm_mux9:inst69|lpm_mux:lpm_mux_component
data[0][0] => mux_upc:auto_generated.data[0]
data[1][0] => mux_upc:auto_generated.data[1]
sel[0] => mux_upc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_upc:auto_generated.result[0]


|Main|Parallel_Clocks_Generator:inst26|lpm_mux9:inst69|lpm_mux:lpm_mux_component|mux_upc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst23
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst23|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst17
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst21
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst21|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst21|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst13
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst45
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst45|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst45|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst67
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst43
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst43|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Parallel_Clocks_Generator:inst26|lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst64
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Main|Parallel_Clocks_Generator:inst26|lpm_dff4:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Main|altpll0:inst2
areset => areset.IN1
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Main|altpll0:inst2|altpll:altpll_component
inclk[0] => altpll_6qr2:auto_generated.inclk[0]
inclk[1] => altpll_6qr2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_6qr2:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_6qr2:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Main|altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated
areset => pll_lock_sync.IN0
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|Main|Exposure_Control_Module:inst29
Exposure_End <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Reset_n => inst8.ACLR
Reset_n => inst6.ACLR
Reset_n => inst128.ACLR
Reset_n => inst138.ACLR
Reset_n => lpm_counter30:inst4.aclr
Reset_n => lpm_ff0:inst1.aclr
Reset_n => lpm_dff19:inst.aclr
Reset_n => inst10.ACLR
Reset_n => inst9.ACLR
Reset_n => lpm_counter31:inst16.aclr
Reset_n => lpm_dff20:inst17.aclr
Reset_n => inst7.ACLR
Clk_1MHz => inst8.CLK
Clk_1MHz => lpm_counter30:inst4.clock
Clk_1MHz => inst10.CLK
Clk_1MHz => inst9.CLK
Clk_1MHz => lpm_counter31:inst16.clock
Clk_1MHz => inst7.CLK
Clk_100 => inst128.CLK
Clk_100 => inst138.CLK
Clk_100 => inst6.CLK
Exposure_Start => inst128.DATAIN
Wr_n => lpm_ff0:inst1.clock
Wr_n => lpm_dff19:inst.clock
Wr_n => lpm_dff20:inst17.clock
Exp_Timer_Cs_n => lpm_decode5:inst2.enable
Addr[0] => lpm_decode5:inst2.data[0]
Addr[1] => lpm_decode5:inst2.data[1]
Dat[0] => lpm_ff0:inst1.data[0]
Dat[0] => lpm_dff19:inst.data[0]
Dat[0] => lpm_dff20:inst17.data[0]
Dat[1] => lpm_ff0:inst1.data[1]
Dat[1] => lpm_dff19:inst.data[1]
Dat[1] => lpm_dff20:inst17.data[1]
Dat[2] => lpm_ff0:inst1.data[2]
Dat[2] => lpm_dff19:inst.data[2]
Dat[2] => lpm_dff20:inst17.data[2]
Dat[3] => lpm_ff0:inst1.data[3]
Dat[3] => lpm_dff19:inst.data[3]
Dat[3] => lpm_dff20:inst17.data[3]
Dat[4] => lpm_ff0:inst1.data[4]
Dat[4] => lpm_dff19:inst.data[4]
Dat[4] => lpm_dff20:inst17.data[4]
Dat[5] => lpm_ff0:inst1.data[5]
Dat[5] => lpm_dff19:inst.data[5]
Dat[5] => lpm_dff20:inst17.data[5]
Dat[6] => lpm_ff0:inst1.data[6]
Dat[6] => lpm_dff19:inst.data[6]
Dat[6] => lpm_dff20:inst17.data[6]
Dat[7] => lpm_ff0:inst1.data[7]
Dat[7] => lpm_dff19:inst.data[7]
Dat[7] => lpm_dff20:inst17.data[7]
Dat[8] => lpm_dff19:inst.data[8]
Dat[8] => lpm_dff20:inst17.data[8]
Dat[9] => lpm_dff19:inst.data[9]
Dat[9] => lpm_dff20:inst17.data[9]
Dat[10] => lpm_dff19:inst.data[10]
Dat[10] => lpm_dff20:inst17.data[10]
Dat[11] => lpm_dff19:inst.data[11]
Dat[11] => lpm_dff20:inst17.data[11]
Dat[12] => lpm_dff19:inst.data[12]
Dat[13] => lpm_dff19:inst.data[13]
Dat[14] => lpm_dff19:inst.data[14]
Dat[15] => lpm_dff19:inst.data[15]
C_Out <= lpm_counter30:inst4.cout
CCD_Read_Start <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Shutter_On_n <= inst14.DB_MAX_OUTPUT_PORT_TYPE
TDI_Mode => inst53.IN0


|Main|Exposure_Control_Module:inst29|lpm_counter30:inst4
aclr => aclr.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
sload => sload.IN1
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q
q[10] <= lpm_counter:lpm_counter_component.q
q[11] <= lpm_counter:lpm_counter_component.q
q[12] <= lpm_counter:lpm_counter_component.q
q[13] <= lpm_counter:lpm_counter_component.q
q[14] <= lpm_counter:lpm_counter_component.q
q[15] <= lpm_counter:lpm_counter_component.q
q[16] <= lpm_counter:lpm_counter_component.q
q[17] <= lpm_counter:lpm_counter_component.q
q[18] <= lpm_counter:lpm_counter_component.q
q[19] <= lpm_counter:lpm_counter_component.q
q[20] <= lpm_counter:lpm_counter_component.q
q[21] <= lpm_counter:lpm_counter_component.q
q[22] <= lpm_counter:lpm_counter_component.q
q[23] <= lpm_counter:lpm_counter_component.q


|Main|Exposure_Control_Module:inst29|lpm_counter30:inst4|lpm_counter:lpm_counter_component
clock => cntr_7hk:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_7hk:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_7hk:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_7hk:auto_generated.sload
data[0] => cntr_7hk:auto_generated.data[0]
data[1] => cntr_7hk:auto_generated.data[1]
data[2] => cntr_7hk:auto_generated.data[2]
data[3] => cntr_7hk:auto_generated.data[3]
data[4] => cntr_7hk:auto_generated.data[4]
data[5] => cntr_7hk:auto_generated.data[5]
data[6] => cntr_7hk:auto_generated.data[6]
data[7] => cntr_7hk:auto_generated.data[7]
data[8] => cntr_7hk:auto_generated.data[8]
data[9] => cntr_7hk:auto_generated.data[9]
data[10] => cntr_7hk:auto_generated.data[10]
data[11] => cntr_7hk:auto_generated.data[11]
data[12] => cntr_7hk:auto_generated.data[12]
data[13] => cntr_7hk:auto_generated.data[13]
data[14] => cntr_7hk:auto_generated.data[14]
data[15] => cntr_7hk:auto_generated.data[15]
data[16] => cntr_7hk:auto_generated.data[16]
data[17] => cntr_7hk:auto_generated.data[17]
data[18] => cntr_7hk:auto_generated.data[18]
data[19] => cntr_7hk:auto_generated.data[19]
data[20] => cntr_7hk:auto_generated.data[20]
data[21] => cntr_7hk:auto_generated.data[21]
data[22] => cntr_7hk:auto_generated.data[22]
data[23] => cntr_7hk:auto_generated.data[23]
cin => ~NO_FANOUT~
q[0] <= cntr_7hk:auto_generated.q[0]
q[1] <= cntr_7hk:auto_generated.q[1]
q[2] <= cntr_7hk:auto_generated.q[2]
q[3] <= cntr_7hk:auto_generated.q[3]
q[4] <= cntr_7hk:auto_generated.q[4]
q[5] <= cntr_7hk:auto_generated.q[5]
q[6] <= cntr_7hk:auto_generated.q[6]
q[7] <= cntr_7hk:auto_generated.q[7]
q[8] <= cntr_7hk:auto_generated.q[8]
q[9] <= cntr_7hk:auto_generated.q[9]
q[10] <= cntr_7hk:auto_generated.q[10]
q[11] <= cntr_7hk:auto_generated.q[11]
q[12] <= cntr_7hk:auto_generated.q[12]
q[13] <= cntr_7hk:auto_generated.q[13]
q[14] <= cntr_7hk:auto_generated.q[14]
q[15] <= cntr_7hk:auto_generated.q[15]
q[16] <= cntr_7hk:auto_generated.q[16]
q[17] <= cntr_7hk:auto_generated.q[17]
q[18] <= cntr_7hk:auto_generated.q[18]
q[19] <= cntr_7hk:auto_generated.q[19]
q[20] <= cntr_7hk:auto_generated.q[20]
q[21] <= cntr_7hk:auto_generated.q[21]
q[22] <= cntr_7hk:auto_generated.q[22]
q[23] <= cntr_7hk:auto_generated.q[23]
cout <= cntr_7hk:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Exposure_Control_Module:inst29|lpm_counter30:inst4|lpm_counter:lpm_counter_component|cntr_7hk:auto_generated
aclr => counter_reg_bit[23].IN0
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= counter_reg_bit[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= counter_reg_bit[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= counter_reg_bit[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= counter_reg_bit[23].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[23].IN1


|Main|Exposure_Control_Module:inst29|lpm_ff0:inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|Main|Exposure_Control_Module:inst29|lpm_ff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|Exposure_Control_Module:inst29|lpm_decode5:inst2
data[0] => data[0].IN1
data[1] => data[1].IN1
enable => enable.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq


|Main|Exposure_Control_Module:inst29|lpm_decode5:inst2|lpm_decode:lpm_decode_component
data[0] => decode_7uf:auto_generated.data[0]
data[1] => decode_7uf:auto_generated.data[1]
enable => decode_7uf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_7uf:auto_generated.eq[0]
eq[1] <= decode_7uf:auto_generated.eq[1]
eq[2] <= decode_7uf:auto_generated.eq[2]
eq[3] <= decode_7uf:auto_generated.eq[3]


|Main|Exposure_Control_Module:inst29|lpm_decode5:inst2|lpm_decode:lpm_decode_component|decode_7uf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode22w[1].IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Exposure_Control_Module:inst29|lpm_dff19:inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Exposure_Control_Module:inst29|lpm_dff19:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Exposure_Control_Module:inst29|lpm_counter31:inst16
aclr => aclr.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
sload => sload.IN1
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q
q[10] <= lpm_counter:lpm_counter_component.q
q[11] <= lpm_counter:lpm_counter_component.q


|Main|Exposure_Control_Module:inst29|lpm_counter31:inst16|lpm_counter:lpm_counter_component
clock => cntr_4hk:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4hk:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_4hk:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_4hk:auto_generated.sload
data[0] => cntr_4hk:auto_generated.data[0]
data[1] => cntr_4hk:auto_generated.data[1]
data[2] => cntr_4hk:auto_generated.data[2]
data[3] => cntr_4hk:auto_generated.data[3]
data[4] => cntr_4hk:auto_generated.data[4]
data[5] => cntr_4hk:auto_generated.data[5]
data[6] => cntr_4hk:auto_generated.data[6]
data[7] => cntr_4hk:auto_generated.data[7]
data[8] => cntr_4hk:auto_generated.data[8]
data[9] => cntr_4hk:auto_generated.data[9]
data[10] => cntr_4hk:auto_generated.data[10]
data[11] => cntr_4hk:auto_generated.data[11]
cin => ~NO_FANOUT~
q[0] <= cntr_4hk:auto_generated.q[0]
q[1] <= cntr_4hk:auto_generated.q[1]
q[2] <= cntr_4hk:auto_generated.q[2]
q[3] <= cntr_4hk:auto_generated.q[3]
q[4] <= cntr_4hk:auto_generated.q[4]
q[5] <= cntr_4hk:auto_generated.q[5]
q[6] <= cntr_4hk:auto_generated.q[6]
q[7] <= cntr_4hk:auto_generated.q[7]
q[8] <= cntr_4hk:auto_generated.q[8]
q[9] <= cntr_4hk:auto_generated.q[9]
q[10] <= cntr_4hk:auto_generated.q[10]
q[11] <= cntr_4hk:auto_generated.q[11]
cout <= cntr_4hk:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Exposure_Control_Module:inst29|lpm_counter31:inst16|lpm_counter:lpm_counter_component|cntr_4hk:auto_generated
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[11].IN1


|Main|Exposure_Control_Module:inst29|lpm_dff20:inst17
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q


|Main|Exposure_Control_Module:inst29|lpm_dff20:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[11].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE


|Main|Exposure_Control_Module:inst29|lpm_or6:inst13
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
data[4][0] => lpm_or:lpm_or_component.data[4][0]
data[5][0] => lpm_or:lpm_or_component.data[5][0]
data[6][0] => lpm_or:lpm_or_component.data[6][0]
data[7][0] => lpm_or:lpm_or_component.data[7][0]
data[8][0] => lpm_or:lpm_or_component.data[8][0]
data[9][0] => lpm_or:lpm_or_component.data[9][0]
data[10][0] => lpm_or:lpm_or_component.data[10][0]
data[11][0] => lpm_or:lpm_or_component.data[11][0]
data[12][0] => lpm_or:lpm_or_component.data[12][0]
data[13][0] => lpm_or:lpm_or_component.data[13][0]
data[14][0] => lpm_or:lpm_or_component.data[14][0]
data[15][0] => lpm_or:lpm_or_component.data[15][0]
data[16][0] => lpm_or:lpm_or_component.data[16][0]
data[17][0] => lpm_or:lpm_or_component.data[17][0]
data[18][0] => lpm_or:lpm_or_component.data[18][0]
data[19][0] => lpm_or:lpm_or_component.data[19][0]
data[20][0] => lpm_or:lpm_or_component.data[20][0]
data[21][0] => lpm_or:lpm_or_component.data[21][0]
data[22][0] => lpm_or:lpm_or_component.data[22][0]
data[23][0] => lpm_or:lpm_or_component.data[23][0]
result <= lpm_or:lpm_or_component.result[0]


|Main|Exposure_Control_Module:inst29|lpm_or6:inst13|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
data[4][0] => or_node[0][4].IN0
data[5][0] => or_node[0][5].IN0
data[6][0] => or_node[0][6].IN0
data[7][0] => or_node[0][7].IN0
data[8][0] => or_node[0][8].IN0
data[9][0] => or_node[0][9].IN0
data[10][0] => or_node[0][10].IN0
data[11][0] => or_node[0][11].IN0
data[12][0] => or_node[0][12].IN0
data[13][0] => or_node[0][13].IN0
data[14][0] => or_node[0][14].IN0
data[15][0] => or_node[0][15].IN0
data[16][0] => or_node[0][16].IN0
data[17][0] => or_node[0][17].IN0
data[18][0] => or_node[0][18].IN0
data[19][0] => or_node[0][19].IN0
data[20][0] => or_node[0][20].IN0
data[21][0] => or_node[0][21].IN0
data[22][0] => or_node[0][22].IN0
data[23][0] => or_node[0][23].IN0
result[0] <= or_node[0][23].DB_MAX_OUTPUT_PORT_TYPE


|Main|p1_corrector_module:inst31
Start_Act_Line_New <= inst9.DB_MAX_OUTPUT_PORT_TYPE
End_of_Line => inst15.IN0
End_of_Line => inst13.DATAIN
Clk_10MHz => inst13.CLK
Clk_10MHz => inst11.CLK
Clk_10MHz => inst.CLK
Clk_10MHz => inst9.CLK
Clk_10MHz => inst6.CLK
Clk_10MHz => inst7.CLK
Clk_10MHz => inst8.CLK
Clk_1MHz => lpm_counter46:inst1.clock
Clk_1MHz => inst5.CLK
Clk_1MHz => lpm_counter47:inst16.clock
S_A_L <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Start_Act_Line => inst4.IN0
Start_Act_Line => inst11.DATAIN
P1_Down <= inst8.DB_MAX_OUTPUT_PORT_TYPE
End_of_Frame => inst10.IN0
P2_Start => inst10.IN1
PP1 => inst12.IN0
Active => inst12.IN1
Unblock <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|Main|p1_corrector_module:inst31|lpm_counter46:inst1
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]


|Main|p1_corrector_module:inst31|lpm_counter46:inst1|lpm_counter:lpm_counter_component
clock => cntr_elk:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_elk:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_elk:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_elk:auto_generated.q[0]
q[1] <= cntr_elk:auto_generated.q[1]
q[2] <= cntr_elk:auto_generated.q[2]
q[3] <= cntr_elk:auto_generated.q[3]
q[4] <= cntr_elk:auto_generated.q[4]
q[5] <= cntr_elk:auto_generated.q[5]
q[6] <= cntr_elk:auto_generated.q[6]
cout <= cntr_elk:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|p1_corrector_module:inst31|lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated
aclr => counter_reg_bit[6].IN0
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE


|Main|p1_corrector_module:inst31|lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|cmpr_kfc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Main|p1_corrector_module:inst31|lpm_counter47:inst16
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|Main|p1_corrector_module:inst31|lpm_counter47:inst16|lpm_counter:lpm_counter_component
clock => cntr_blk:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_blk:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_blk:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_blk:auto_generated.q[0]
q[1] <= cntr_blk:auto_generated.q[1]
q[2] <= cntr_blk:auto_generated.q[2]
q[3] <= cntr_blk:auto_generated.q[3]
q[4] <= cntr_blk:auto_generated.q[4]
q[5] <= cntr_blk:auto_generated.q[5]
q[6] <= cntr_blk:auto_generated.q[6]
q[7] <= cntr_blk:auto_generated.q[7]
cout <= cntr_blk:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|p1_corrector_module:inst31|lpm_counter47:inst16|lpm_counter:lpm_counter_component|cntr_blk:auto_generated
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|p1_corrector_module:inst31|lpm_counter47:inst16|lpm_counter:lpm_counter_component|cntr_blk:auto_generated|cmpr_lfc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Main|Acuisition_Control_Module:inst
Z_Enable <= inst46.DB_MAX_OUTPUT_PORT_TYPE
Reset_n => inst46.ACLR
Reset_n => inst79.ACLR
Reset_n => lpm_dff24:inst76.aclr
Reset_n => inst12.ACLR
Reset_n => Mirror:inst78.Reset_n
Reset_n => inst72.ACLR
Reset_n => lpm_dff11:inst65.aclr
Reset_n => lpm_dff11:inst47.aclr
Reset_n => lpm_counter7:inst20.aclr
Reset_n => inst77.ACLR
Reset_n => lpm_dff11:inst53.aclr
Reset_n => lpm_dff11:inst52.aclr
Reset_n => lpm_counter14:inst11.aclr
Reset_n => lpm_counter15:inst14.aclr
Reset_n => lpm_counter12:inst2.aclr
Reset_n => lpm_dff11:inst30.aclr
Reset_n => lpm_dff11:inst27.aclr
Reset_n => inst15.ACLR
Reset_n => inst13.ACLR
Reset_n => lpm_counter16:inst8.aclr
Reset_n => lpm_counter17:inst26.aclr
Reset_n => lpm_shiftreg4:inst32.aset
Reset_n => lpm_dff9:inst67.aset
Reset_n => lpm_counter37:inst63.aclr
Reset_n => inst66.PRESET
Reset_n => inst37.PRESET
Reset_n => inst91.ACLR
Reset_n => lpm_dff11:inst92.aclr
Reset_n => lpm_dff5:inst21.aclr
Reset_n => lpm_mux10:inst101.aclr
Reset_n => lpm_dff8:inst64.aset
Reset_n => lpm_counter8:inst45.aclr
Reset_n => lpm_shiftreg13:inst19.aset
Clk_100 => lpm_compare4:inst31.clock
Clk_100 => lpm_counter12:inst2.clock
Clk_100 => lpm_dff24:inst76.clock
Clk_100 => lpm_counter7:inst20.clock
Clk_100 => inst61.CLK
Clk_100 => Mirror:inst78.Clk_100
Clk_100 => lpm_compare4:inst55.clock
Clk_100 => lpm_compare4:inst54.clock
Clk_100 => inst72.CLK
Clk_100 => lpm_compare4:inst57.clock
Clk_100 => lpm_compare4:inst56.clock
Clk_100 => inst77.CLK
Clk_100 => inst12.CLK
Clk_100 => lpm_counter14:inst11.clock
Clk_100 => lpm_counter15:inst14.clock
Clk_100 => inst79.CLK
Clk_100 => lpm_compare4:inst29.clock
Clk_100 => inst46.CLK
Clk_100 => inst15.CLK
Clk_100 => inst13.CLK
Clk_100 => lpm_counter16:inst8.clock
Clk_100 => lpm_counter17:inst26.clock
Clk_100 => inst34.CLK
Clk_100 => lpm_shiftreg4:inst32.clock
Clk_100 => inst37.CLK
Clk_100 => inst36.CLK
Clk_100 => lpm_compare4:inst93.clock
Clk_100 => inst91.CLK
Clk_100 => lpm_dff5:inst21.clock
Clk_100 => Filter_DCDS_Module:inst16.Clk_100
Clk_100 => Filter_DCDS_Module:inst23.Clk_100
Clk_100 => lpm_mux10:inst101.clock
Clk_100 => lpm_divide0:inst28.clock
Clk_100 => lpm_mux0:inst43.clock
Clk_100 => Filter_DCDS_Module:inst17.Clk_100
Clk_100 => Filter_DCDS_Module:inst18.Clk_100
Clk_100 => lpm_counter8:inst45.clock
Clk_100 => inst75.CLK
Clk_100 => inst74.CLK
Clk_100 => inst73.CLK
Clk_100 => inst71.CLK
Clk_100 => lpm_divide0:inst98.clock
Clk_100 => lpm_mux0:inst100.clock
Clk_100 => lpm_divide0:inst95.clock
Clk_100 => lpm_mux0:inst97.clock
Clk_100 => lpm_shiftreg13:inst19.clock
Conversion_on => lpm_counter12:inst2.sclr
Conversion_on => inst79.IN1
SCE[0] <= lpm_dff24:inst76.q[0]
SCE[1] <= lpm_dff24:inst76.q[1]
SCE[2] <= lpm_dff24:inst76.q[2]
SCE[3] <= lpm_dff24:inst76.q[3]
SCE[4] <= lpm_dff24:inst76.q[4]
SCE[5] <= lpm_dff24:inst76.q[5]
SCE[6] <= lpm_dff24:inst76.q[6]
SCE[7] <= lpm_dff24:inst76.q[7]
SCE[8] <= lpm_dff24:inst76.q[8]
SCE[9] <= lpm_dff24:inst76.q[9]
SCE[10] <= lpm_dff24:inst76.q[10]
Se[0] <= lpm_counter7:inst20.q[0]
Se[1] <= lpm_counter7:inst20.q[1]
16_bit_Stb <= Mirror:inst78.16_bit_Stb
CONVST => Mirror:inst78.CONVST_n
ADC_Dat[0] => Mirror:inst78.ADC_Dat[0]
ADC_Dat[1] => Mirror:inst78.ADC_Dat[1]
ADC_Dat[2] => Mirror:inst78.ADC_Dat[2]
ADC_Dat[3] => Mirror:inst78.ADC_Dat[3]
ADC_Dat[4] => Mirror:inst78.ADC_Dat[4]
ADC_Dat[5] => Mirror:inst78.ADC_Dat[5]
ADC_Dat[6] => Mirror:inst78.ADC_Dat[6]
ADC_Dat[7] => Mirror:inst78.ADC_Dat[7]
D_Enable <= inst72.DB_MAX_OUTPUT_PORT_TYPE
Wr_n => lpm_dff11:inst65.clock
Wr_n => lpm_dff11:inst47.clock
Wr_n => lpm_dff11:inst53.clock
Wr_n => lpm_dff11:inst52.clock
Wr_n => lpm_dff11:inst30.clock
Wr_n => lpm_dff11:inst27.clock
Wr_n => lpm_dff9:inst67.clock
Wr_n => lpm_dff11:inst92.clock
Wr_n => lpm_dff8:inst64.clock
Acq_Control_Cs_n => lpm_decode1:inst1.enable
Addr[0] => lpm_decode1:inst1.data[0]
Addr[1] => lpm_decode1:inst1.data[1]
Addr[2] => lpm_decode1:inst1.data[2]
Addr[3] => lpm_decode1:inst1.data[3]
Data[0] => lpm_dff11:inst65.data[0]
Data[0] => lpm_dff11:inst47.data[0]
Data[0] => lpm_dff11:inst53.data[0]
Data[0] => lpm_dff11:inst52.data[0]
Data[0] => lpm_dff11:inst30.data[0]
Data[0] => lpm_dff11:inst27.data[0]
Data[0] => lpm_dff9:inst67.data[0]
Data[0] => lpm_dff11:inst92.data[0]
Data[0] => lpm_dff8:inst64.data[0]
Data[1] => lpm_dff11:inst65.data[1]
Data[1] => lpm_dff11:inst47.data[1]
Data[1] => lpm_dff11:inst53.data[1]
Data[1] => lpm_dff11:inst52.data[1]
Data[1] => lpm_dff11:inst30.data[1]
Data[1] => lpm_dff11:inst27.data[1]
Data[1] => lpm_dff9:inst67.data[1]
Data[1] => lpm_dff11:inst92.data[1]
Data[1] => lpm_dff8:inst64.data[1]
Data[2] => lpm_dff11:inst65.data[2]
Data[2] => lpm_dff11:inst47.data[2]
Data[2] => lpm_dff11:inst53.data[2]
Data[2] => lpm_dff11:inst52.data[2]
Data[2] => lpm_dff11:inst30.data[2]
Data[2] => lpm_dff11:inst27.data[2]
Data[2] => lpm_dff9:inst67.data[2]
Data[2] => lpm_dff11:inst92.data[2]
Data[2] => lpm_dff8:inst64.data[2]
Data[3] => lpm_dff11:inst65.data[3]
Data[3] => lpm_dff11:inst47.data[3]
Data[3] => lpm_dff11:inst53.data[3]
Data[3] => lpm_dff11:inst52.data[3]
Data[3] => lpm_dff11:inst30.data[3]
Data[3] => lpm_dff11:inst27.data[3]
Data[3] => lpm_dff9:inst67.data[3]
Data[3] => lpm_dff11:inst92.data[3]
Data[3] => lpm_dff8:inst64.data[3]
Data[4] => lpm_dff11:inst65.data[4]
Data[4] => lpm_dff11:inst47.data[4]
Data[4] => lpm_dff11:inst53.data[4]
Data[4] => lpm_dff11:inst52.data[4]
Data[4] => lpm_dff11:inst30.data[4]
Data[4] => lpm_dff11:inst27.data[4]
Data[4] => lpm_dff11:inst92.data[4]
Data[4] => lpm_dff8:inst64.data[4]
Data[5] => lpm_dff11:inst65.data[5]
Data[5] => lpm_dff11:inst47.data[5]
Data[5] => lpm_dff11:inst53.data[5]
Data[5] => lpm_dff11:inst52.data[5]
Data[5] => lpm_dff11:inst30.data[5]
Data[5] => lpm_dff11:inst27.data[5]
Data[5] => lpm_dff11:inst92.data[5]
Data[5] => lpm_dff8:inst64.data[5]
Data[6] => lpm_dff11:inst65.data[6]
Data[6] => lpm_dff11:inst47.data[6]
Data[6] => lpm_dff11:inst53.data[6]
Data[6] => lpm_dff11:inst52.data[6]
Data[6] => lpm_dff11:inst30.data[6]
Data[6] => lpm_dff11:inst27.data[6]
Data[6] => lpm_dff11:inst92.data[6]
Data[6] => lpm_dff8:inst64.data[6]
Data[7] => lpm_dff11:inst65.data[7]
Data[7] => lpm_dff11:inst47.data[7]
Data[7] => lpm_dff11:inst53.data[7]
Data[7] => lpm_dff11:inst52.data[7]
Data[7] => lpm_dff11:inst30.data[7]
Data[7] => lpm_dff11:inst27.data[7]
Data[7] => lpm_dff11:inst92.data[7]
Data[7] => lpm_dff8:inst64.data[7]
Data[8] => lpm_dff11:inst65.data[8]
Data[8] => lpm_dff11:inst47.data[8]
Data[8] => lpm_dff11:inst53.data[8]
Data[8] => lpm_dff11:inst52.data[8]
Data[8] => lpm_dff11:inst30.data[8]
Data[8] => lpm_dff11:inst27.data[8]
Data[8] => lpm_dff11:inst92.data[8]
Data[9] => lpm_dff11:inst65.data[9]
Data[9] => lpm_dff11:inst47.data[9]
Data[9] => lpm_dff11:inst53.data[9]
Data[9] => lpm_dff11:inst52.data[9]
Data[9] => lpm_dff11:inst30.data[9]
Data[9] => lpm_dff11:inst27.data[9]
Data[9] => lpm_dff11:inst92.data[9]
Data[10] => lpm_dff11:inst65.data[10]
Data[10] => lpm_dff11:inst47.data[10]
Data[10] => lpm_dff11:inst53.data[10]
Data[10] => lpm_dff11:inst52.data[10]
Data[10] => lpm_dff11:inst30.data[10]
Data[10] => lpm_dff11:inst27.data[10]
Data[10] => lpm_dff11:inst92.data[10]
Data[11] => lpm_dff11:inst65.data[11]
Data[11] => lpm_dff11:inst47.data[11]
Data[11] => lpm_dff11:inst53.data[11]
Data[11] => lpm_dff11:inst52.data[11]
Data[11] => lpm_dff11:inst30.data[11]
Data[11] => lpm_dff11:inst27.data[11]
Data[11] => lpm_dff11:inst92.data[11]
Data[12] => lpm_dff11:inst65.data[12]
Data[12] => lpm_dff11:inst47.data[12]
Data[12] => lpm_dff11:inst53.data[12]
Data[12] => lpm_dff11:inst52.data[12]
Data[12] => lpm_dff11:inst30.data[12]
Data[12] => lpm_dff11:inst27.data[12]
Data[12] => lpm_dff11:inst92.data[12]
Data[13] => lpm_dff11:inst65.data[13]
Data[13] => lpm_dff11:inst47.data[13]
Data[13] => lpm_dff11:inst53.data[13]
Data[13] => lpm_dff11:inst52.data[13]
Data[13] => lpm_dff11:inst30.data[13]
Data[13] => lpm_dff11:inst27.data[13]
Data[13] => lpm_dff11:inst92.data[13]
Data[14] => lpm_dff11:inst65.data[14]
Data[14] => lpm_dff11:inst47.data[14]
Data[14] => lpm_dff11:inst53.data[14]
Data[14] => lpm_dff11:inst52.data[14]
Data[14] => lpm_dff11:inst30.data[14]
Data[14] => lpm_dff11:inst27.data[14]
Data[14] => lpm_dff11:inst92.data[14]
Data[15] => lpm_dff11:inst65.data[15]
Data[15] => lpm_dff11:inst47.data[15]
Data[15] => lpm_dff11:inst53.data[15]
Data[15] => lpm_dff11:inst52.data[15]
Data[15] => lpm_dff11:inst30.data[15]
Data[15] => lpm_dff11:inst27.data[15]
Data[15] => lpm_dff11:inst92.data[15]
S_Enable <= inst77.DB_MAX_OUTPUT_PORT_TYPE
SC_Dec[0] <= lpm_counter15:inst14.q[0]
SC_Dec[1] <= lpm_counter15:inst14.q[1]
SC_Dec[2] <= lpm_counter15:inst14.q[2]
SC_Dec[3] <= lpm_counter15:inst14.q[3]
Start_Acquisition <= Mirror:inst78.Start_Acquisition
F_Count_Cout <= inst15.DB_MAX_OUTPUT_PORT_TYPE
F_Mux <= lpm_counter17:inst26.q[0]
MSTB <= lpm_shiftreg4:inst32.shiftout
Dat_Stb <= Mirror:inst78.Dat_Stb
DFF_Enbl <= Mirror:inst78.DFF_Enbl
FIFO_Wr_Enbl_n <= inst37.DB_MAX_OUTPUT_PORT_TYPE
SRg_Flashing => inst49.IN0
Clk_50_MHz => inst66.CLK
Clk_50_MHz => lpm_counter37:inst63.clock
Clk_50_MHz => inst24.DATAIN
Clk_50_MHz => inst33.DATAIN
Enbl_Extra_FIFO_Wr => inst70.IN0
Enbl_Extra_FIFO_Wr => lpm_counter37:inst63.cnt_en
FIFO_WClk <= inst24.DB_MAX_OUTPUT_PORT_TYPE
FIFO_Trans_Clk <= inst33.DB_MAX_OUTPUT_PORT_TYPE
Data_Sel_Control <= inst91.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[0] <= Mirror:inst78.ADC_Data[0]
ADC_Data[1] <= Mirror:inst78.ADC_Data[1]
ADC_Data[2] <= Mirror:inst78.ADC_Data[2]
ADC_Data[3] <= Mirror:inst78.ADC_Data[3]
ADC_Data[4] <= Mirror:inst78.ADC_Data[4]
ADC_Data[5] <= Mirror:inst78.ADC_Data[5]
ADC_Data[6] <= Mirror:inst78.ADC_Data[6]
ADC_Data[7] <= Mirror:inst78.ADC_Data[7]
ADC_Data[8] <= Mirror:inst78.ADC_Data[8]
ADC_Data[9] <= Mirror:inst78.ADC_Data[9]
ADC_Data[10] <= Mirror:inst78.ADC_Data[10]
ADC_Data[11] <= Mirror:inst78.ADC_Data[11]
ADC_Data[12] <= Mirror:inst78.ADC_Data[12]
ADC_Data[13] <= Mirror:inst78.ADC_Data[13]
ADC_Data[14] <= Mirror:inst78.ADC_Data[14]
ADC_Data[15] <= Mirror:inst78.ADC_Data[15]
DCE[0] <= lpm_dff5:inst21.q[0]
DCE[1] <= lpm_dff5:inst21.q[1]
DCE[2] <= lpm_dff5:inst21.q[2]
DCE[3] <= lpm_dff5:inst21.q[3]
DS[0] <= Filter_DCDS_Module:inst16.D_Sum[0]
DS[1] <= Filter_DCDS_Module:inst16.D_Sum[1]
DS[2] <= Filter_DCDS_Module:inst16.D_Sum[2]
DS[3] <= Filter_DCDS_Module:inst16.D_Sum[3]
DS[4] <= Filter_DCDS_Module:inst16.D_Sum[4]
DS[5] <= Filter_DCDS_Module:inst16.D_Sum[5]
DS[6] <= Filter_DCDS_Module:inst16.D_Sum[6]
DS[7] <= Filter_DCDS_Module:inst16.D_Sum[7]
DS[8] <= Filter_DCDS_Module:inst16.D_Sum[8]
DS[9] <= Filter_DCDS_Module:inst16.D_Sum[9]
DS[10] <= Filter_DCDS_Module:inst16.D_Sum[10]
DS[11] <= Filter_DCDS_Module:inst16.D_Sum[11]
DS[12] <= Filter_DCDS_Module:inst16.D_Sum[12]
DS[13] <= Filter_DCDS_Module:inst16.D_Sum[13]
DS[14] <= Filter_DCDS_Module:inst16.D_Sum[14]
DS[15] <= Filter_DCDS_Module:inst16.D_Sum[15]
DS[16] <= Filter_DCDS_Module:inst16.D_Sum[16]
DS[17] <= Filter_DCDS_Module:inst16.D_Sum[17]
DS[18] <= Filter_DCDS_Module:inst16.D_Sum[18]
DS[19] <= Filter_DCDS_Module:inst16.D_Sum[19]
DS[20] <= Filter_DCDS_Module:inst16.D_Sum[20]
DS[21] <= Filter_DCDS_Module:inst16.D_Sum[21]
DS[22] <= Filter_DCDS_Module:inst16.D_Sum[22]
DS[23] <= Filter_DCDS_Module:inst16.D_Sum[23]
ZCE[0] <= lpm_dff5:inst21.q[4]
ZCE[1] <= lpm_dff5:inst21.q[5]
ZCE[2] <= lpm_dff5:inst21.q[6]
ZCE[3] <= lpm_dff5:inst21.q[7]
DS3[0] <= Filter_DCDS_Module:inst23.D_Sum[0]
DS3[1] <= Filter_DCDS_Module:inst23.D_Sum[1]
DS3[2] <= Filter_DCDS_Module:inst23.D_Sum[2]
DS3[3] <= Filter_DCDS_Module:inst23.D_Sum[3]
DS3[4] <= Filter_DCDS_Module:inst23.D_Sum[4]
DS3[5] <= Filter_DCDS_Module:inst23.D_Sum[5]
DS3[6] <= Filter_DCDS_Module:inst23.D_Sum[6]
DS3[7] <= Filter_DCDS_Module:inst23.D_Sum[7]
DS3[8] <= Filter_DCDS_Module:inst23.D_Sum[8]
DS3[9] <= Filter_DCDS_Module:inst23.D_Sum[9]
DS3[10] <= Filter_DCDS_Module:inst23.D_Sum[10]
DS3[11] <= Filter_DCDS_Module:inst23.D_Sum[11]
DS3[12] <= Filter_DCDS_Module:inst23.D_Sum[12]
DS3[13] <= Filter_DCDS_Module:inst23.D_Sum[13]
DS3[14] <= Filter_DCDS_Module:inst23.D_Sum[14]
DS3[15] <= Filter_DCDS_Module:inst23.D_Sum[15]
DS3[16] <= Filter_DCDS_Module:inst23.D_Sum[16]
DS3[17] <= Filter_DCDS_Module:inst23.D_Sum[17]
DS3[18] <= Filter_DCDS_Module:inst23.D_Sum[18]
DS3[19] <= Filter_DCDS_Module:inst23.D_Sum[19]
DS3[20] <= Filter_DCDS_Module:inst23.D_Sum[20]
DS3[21] <= Filter_DCDS_Module:inst23.D_Sum[21]
DS3[22] <= Filter_DCDS_Module:inst23.D_Sum[22]
DS3[23] <= Filter_DCDS_Module:inst23.D_Sum[23]
FIFO_Dat[0] <= lpm_mux10:inst101.result[0]
FIFO_Dat[1] <= lpm_mux10:inst101.result[1]
FIFO_Dat[2] <= lpm_mux10:inst101.result[2]
FIFO_Dat[3] <= lpm_mux10:inst101.result[3]
FIFO_Dat[4] <= lpm_mux10:inst101.result[4]
FIFO_Dat[5] <= lpm_mux10:inst101.result[5]
FIFO_Dat[6] <= lpm_mux10:inst101.result[6]
FIFO_Dat[7] <= lpm_mux10:inst101.result[7]
FIFO_Dat[8] <= lpm_mux10:inst101.result[8]
FIFO_Dat[9] <= lpm_mux10:inst101.result[9]
FIFO_Dat[10] <= lpm_mux10:inst101.result[10]
FIFO_Dat[11] <= lpm_mux10:inst101.result[11]
FIFO_Dat[12] <= lpm_mux10:inst101.result[12]
FIFO_Dat[13] <= lpm_mux10:inst101.result[13]
FIFO_Dat[14] <= lpm_mux10:inst101.result[14]
FIFO_Dat[15] <= lpm_mux10:inst101.result[15]
Out[0] <= lpm_divide0:inst28.quotient[0]
Out[1] <= lpm_divide0:inst28.quotient[1]
Out[2] <= lpm_divide0:inst28.quotient[2]
Out[3] <= lpm_divide0:inst28.quotient[3]
Out[4] <= lpm_divide0:inst28.quotient[4]
Out[5] <= lpm_divide0:inst28.quotient[5]
Out[6] <= lpm_divide0:inst28.quotient[6]
Out[7] <= lpm_divide0:inst28.quotient[7]
Out[8] <= lpm_divide0:inst28.quotient[8]
Out[9] <= lpm_divide0:inst28.quotient[9]
Out[10] <= lpm_divide0:inst28.quotient[10]
Out[11] <= lpm_divide0:inst28.quotient[11]
Out[12] <= lpm_divide0:inst28.quotient[12]
Out[13] <= lpm_divide0:inst28.quotient[13]
Out[14] <= lpm_divide0:inst28.quotient[14]
Out[15] <= lpm_divide0:inst28.quotient[15]
Out[16] <= lpm_divide0:inst28.quotient[16]
Out[17] <= lpm_divide0:inst28.quotient[17]
Out[18] <= lpm_divide0:inst28.quotient[18]
Out[19] <= lpm_divide0:inst28.quotient[19]
Out[20] <= lpm_divide0:inst28.quotient[20]
Out[21] <= lpm_divide0:inst28.quotient[21]
Out[22] <= lpm_divide0:inst28.quotient[22]
Out[23] <= lpm_divide0:inst28.quotient[23]
Result0[0] <= Filter_DCDS_Module:inst16.Result[0]
Result0[1] <= Filter_DCDS_Module:inst16.Result[1]
Result0[2] <= Filter_DCDS_Module:inst16.Result[2]
Result0[3] <= Filter_DCDS_Module:inst16.Result[3]
Result0[4] <= Filter_DCDS_Module:inst16.Result[4]
Result0[5] <= Filter_DCDS_Module:inst16.Result[5]
Result0[6] <= Filter_DCDS_Module:inst16.Result[6]
Result0[7] <= Filter_DCDS_Module:inst16.Result[7]
Result0[8] <= Filter_DCDS_Module:inst16.Result[8]
Result0[9] <= Filter_DCDS_Module:inst16.Result[9]
Result0[10] <= Filter_DCDS_Module:inst16.Result[10]
Result0[11] <= Filter_DCDS_Module:inst16.Result[11]
Result0[12] <= Filter_DCDS_Module:inst16.Result[12]
Result0[13] <= Filter_DCDS_Module:inst16.Result[13]
Result0[14] <= Filter_DCDS_Module:inst16.Result[14]
Result0[15] <= Filter_DCDS_Module:inst16.Result[15]
Result0[16] <= Filter_DCDS_Module:inst16.Result[16]
Result0[17] <= Filter_DCDS_Module:inst16.Result[17]
Result0[18] <= Filter_DCDS_Module:inst16.Result[18]
Result0[19] <= Filter_DCDS_Module:inst16.Result[19]
Result0[20] <= Filter_DCDS_Module:inst16.Result[20]
Result0[21] <= Filter_DCDS_Module:inst16.Result[21]
Result0[22] <= Filter_DCDS_Module:inst16.Result[22]
Result0[23] <= Filter_DCDS_Module:inst16.Result[23]
Result1[0] <= Filter_DCDS_Module:inst17.Result[0]
Result1[1] <= Filter_DCDS_Module:inst17.Result[1]
Result1[2] <= Filter_DCDS_Module:inst17.Result[2]
Result1[3] <= Filter_DCDS_Module:inst17.Result[3]
Result1[4] <= Filter_DCDS_Module:inst17.Result[4]
Result1[5] <= Filter_DCDS_Module:inst17.Result[5]
Result1[6] <= Filter_DCDS_Module:inst17.Result[6]
Result1[7] <= Filter_DCDS_Module:inst17.Result[7]
Result1[8] <= Filter_DCDS_Module:inst17.Result[8]
Result1[9] <= Filter_DCDS_Module:inst17.Result[9]
Result1[10] <= Filter_DCDS_Module:inst17.Result[10]
Result1[11] <= Filter_DCDS_Module:inst17.Result[11]
Result1[12] <= Filter_DCDS_Module:inst17.Result[12]
Result1[13] <= Filter_DCDS_Module:inst17.Result[13]
Result1[14] <= Filter_DCDS_Module:inst17.Result[14]
Result1[15] <= Filter_DCDS_Module:inst17.Result[15]
Result1[16] <= Filter_DCDS_Module:inst17.Result[16]
Result1[17] <= Filter_DCDS_Module:inst17.Result[17]
Result1[18] <= Filter_DCDS_Module:inst17.Result[18]
Result1[19] <= Filter_DCDS_Module:inst17.Result[19]
Result1[20] <= Filter_DCDS_Module:inst17.Result[20]
Result1[21] <= Filter_DCDS_Module:inst17.Result[21]
Result1[22] <= Filter_DCDS_Module:inst17.Result[22]
Result1[23] <= Filter_DCDS_Module:inst17.Result[23]
Result2[0] <= Filter_DCDS_Module:inst18.Result[0]
Result2[1] <= Filter_DCDS_Module:inst18.Result[1]
Result2[2] <= Filter_DCDS_Module:inst18.Result[2]
Result2[3] <= Filter_DCDS_Module:inst18.Result[3]
Result2[4] <= Filter_DCDS_Module:inst18.Result[4]
Result2[5] <= Filter_DCDS_Module:inst18.Result[5]
Result2[6] <= Filter_DCDS_Module:inst18.Result[6]
Result2[7] <= Filter_DCDS_Module:inst18.Result[7]
Result2[8] <= Filter_DCDS_Module:inst18.Result[8]
Result2[9] <= Filter_DCDS_Module:inst18.Result[9]
Result2[10] <= Filter_DCDS_Module:inst18.Result[10]
Result2[11] <= Filter_DCDS_Module:inst18.Result[11]
Result2[12] <= Filter_DCDS_Module:inst18.Result[12]
Result2[13] <= Filter_DCDS_Module:inst18.Result[13]
Result2[14] <= Filter_DCDS_Module:inst18.Result[14]
Result2[15] <= Filter_DCDS_Module:inst18.Result[15]
Result2[16] <= Filter_DCDS_Module:inst18.Result[16]
Result2[17] <= Filter_DCDS_Module:inst18.Result[17]
Result2[18] <= Filter_DCDS_Module:inst18.Result[18]
Result2[19] <= Filter_DCDS_Module:inst18.Result[19]
Result2[20] <= Filter_DCDS_Module:inst18.Result[20]
Result2[21] <= Filter_DCDS_Module:inst18.Result[21]
Result2[22] <= Filter_DCDS_Module:inst18.Result[22]
Result2[23] <= Filter_DCDS_Module:inst18.Result[23]
Result3[0] <= Filter_DCDS_Module:inst23.Result[0]
Result3[1] <= Filter_DCDS_Module:inst23.Result[1]
Result3[2] <= Filter_DCDS_Module:inst23.Result[2]
Result3[3] <= Filter_DCDS_Module:inst23.Result[3]
Result3[4] <= Filter_DCDS_Module:inst23.Result[4]
Result3[5] <= Filter_DCDS_Module:inst23.Result[5]
Result3[6] <= Filter_DCDS_Module:inst23.Result[6]
Result3[7] <= Filter_DCDS_Module:inst23.Result[7]
Result3[8] <= Filter_DCDS_Module:inst23.Result[8]
Result3[9] <= Filter_DCDS_Module:inst23.Result[9]
Result3[10] <= Filter_DCDS_Module:inst23.Result[10]
Result3[11] <= Filter_DCDS_Module:inst23.Result[11]
Result3[12] <= Filter_DCDS_Module:inst23.Result[12]
Result3[13] <= Filter_DCDS_Module:inst23.Result[13]
Result3[14] <= Filter_DCDS_Module:inst23.Result[14]
Result3[15] <= Filter_DCDS_Module:inst23.Result[15]
Result3[16] <= Filter_DCDS_Module:inst23.Result[16]
Result3[17] <= Filter_DCDS_Module:inst23.Result[17]
Result3[18] <= Filter_DCDS_Module:inst23.Result[18]
Result3[19] <= Filter_DCDS_Module:inst23.Result[19]
Result3[20] <= Filter_DCDS_Module:inst23.Result[20]
Result3[21] <= Filter_DCDS_Module:inst23.Result[21]
Result3[22] <= Filter_DCDS_Module:inst23.Result[22]
Result3[23] <= Filter_DCDS_Module:inst23.Result[23]
M_Count[0] <= lpm_counter8:inst45.q[0]
M_Count[1] <= lpm_counter8:inst45.q[1]
Output_Format_Sel => lpm_mux10:inst101.sel[1]
Mux[0] <= lpm_mux0:inst43.result[0]
Mux[1] <= lpm_mux0:inst43.result[1]
Mux[2] <= lpm_mux0:inst43.result[2]
Mux[3] <= lpm_mux0:inst43.result[3]
Mux[4] <= lpm_mux0:inst43.result[4]
Mux[5] <= lpm_mux0:inst43.result[5]
Mux[6] <= lpm_mux0:inst43.result[6]
Mux[7] <= lpm_mux0:inst43.result[7]
Mux[8] <= lpm_mux0:inst43.result[8]
Mux[9] <= lpm_mux0:inst43.result[9]
Mux[10] <= lpm_mux0:inst43.result[10]
Mux[11] <= lpm_mux0:inst43.result[11]
Mux[12] <= lpm_mux0:inst43.result[12]
Mux[13] <= lpm_mux0:inst43.result[13]
Mux[14] <= lpm_mux0:inst43.result[14]
Mux[15] <= lpm_mux0:inst43.result[15]
Mux[16] <= lpm_mux0:inst43.result[16]
Mux[17] <= lpm_mux0:inst43.result[17]
Mux[18] <= lpm_mux0:inst43.result[18]
Mux[19] <= lpm_mux0:inst43.result[19]
Mux[20] <= lpm_mux0:inst43.result[20]
Mux[21] <= lpm_mux0:inst43.result[21]
Mux[22] <= lpm_mux0:inst43.result[22]
Mux[23] <= lpm_mux0:inst43.result[23]
ZS[0] <= Filter_DCDS_Module:inst16.Z_Sum[0]
ZS[1] <= Filter_DCDS_Module:inst16.Z_Sum[1]
ZS[2] <= Filter_DCDS_Module:inst16.Z_Sum[2]
ZS[3] <= Filter_DCDS_Module:inst16.Z_Sum[3]
ZS[4] <= Filter_DCDS_Module:inst16.Z_Sum[4]
ZS[5] <= Filter_DCDS_Module:inst16.Z_Sum[5]
ZS[6] <= Filter_DCDS_Module:inst16.Z_Sum[6]
ZS[7] <= Filter_DCDS_Module:inst16.Z_Sum[7]
ZS[8] <= Filter_DCDS_Module:inst16.Z_Sum[8]
ZS[9] <= Filter_DCDS_Module:inst16.Z_Sum[9]
ZS[10] <= Filter_DCDS_Module:inst16.Z_Sum[10]
ZS[11] <= Filter_DCDS_Module:inst16.Z_Sum[11]
ZS[12] <= Filter_DCDS_Module:inst16.Z_Sum[12]
ZS[13] <= Filter_DCDS_Module:inst16.Z_Sum[13]
ZS[14] <= Filter_DCDS_Module:inst16.Z_Sum[14]
ZS[15] <= Filter_DCDS_Module:inst16.Z_Sum[15]
ZS[16] <= Filter_DCDS_Module:inst16.Z_Sum[16]
ZS[17] <= Filter_DCDS_Module:inst16.Z_Sum[17]
ZS[18] <= Filter_DCDS_Module:inst16.Z_Sum[18]
ZS[19] <= Filter_DCDS_Module:inst16.Z_Sum[19]
ZS[20] <= Filter_DCDS_Module:inst16.Z_Sum[20]
ZS[21] <= Filter_DCDS_Module:inst16.Z_Sum[21]
ZS[22] <= Filter_DCDS_Module:inst16.Z_Sum[22]
ZS[23] <= Filter_DCDS_Module:inst16.Z_Sum[23]


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst31
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst31|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Acuisition_Control_Module:inst|lpm_counter12:inst2
aclr => aclr.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q
q[10] <= lpm_counter:lpm_counter_component.q
q[11] <= lpm_counter:lpm_counter_component.q
q[12] <= lpm_counter:lpm_counter_component.q
q[13] <= lpm_counter:lpm_counter_component.q
q[14] <= lpm_counter:lpm_counter_component.q
q[15] <= lpm_counter:lpm_counter_component.q


|Main|Acuisition_Control_Module:inst|lpm_counter12:inst2|lpm_counter:lpm_counter_component
clock => cntr_1bj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_1bj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_1bj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_1bj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_1bj:auto_generated.q[0]
q[1] <= cntr_1bj:auto_generated.q[1]
q[2] <= cntr_1bj:auto_generated.q[2]
q[3] <= cntr_1bj:auto_generated.q[3]
q[4] <= cntr_1bj:auto_generated.q[4]
q[5] <= cntr_1bj:auto_generated.q[5]
q[6] <= cntr_1bj:auto_generated.q[6]
q[7] <= cntr_1bj:auto_generated.q[7]
q[8] <= cntr_1bj:auto_generated.q[8]
q[9] <= cntr_1bj:auto_generated.q[9]
q[10] <= cntr_1bj:auto_generated.q[10]
q[11] <= cntr_1bj:auto_generated.q[11]
q[12] <= cntr_1bj:auto_generated.q[12]
q[13] <= cntr_1bj:auto_generated.q[13]
q[14] <= cntr_1bj:auto_generated.q[14]
q[15] <= cntr_1bj:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_counter12:inst2|lpm_counter:lpm_counter_component|cntr_1bj:auto_generated
aclr => counter_reg_bit[15].IN0
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Main|Acuisition_Control_Module:inst|lpm_dff24:inst76
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q


|Main|Acuisition_Control_Module:inst|lpm_dff24:inst76|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[11].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_decode2:inst10
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
enable => enable.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq10 <= lpm_decode:lpm_decode_component.eq
eq11 <= lpm_decode:lpm_decode_component.eq
eq12 <= lpm_decode:lpm_decode_component.eq
eq13 <= lpm_decode:lpm_decode_component.eq
eq14 <= lpm_decode:lpm_decode_component.eq
eq15 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq
eq4 <= lpm_decode:lpm_decode_component.eq
eq5 <= lpm_decode:lpm_decode_component.eq
eq6 <= lpm_decode:lpm_decode_component.eq
eq7 <= lpm_decode:lpm_decode_component.eq
eq8 <= lpm_decode:lpm_decode_component.eq
eq9 <= lpm_decode:lpm_decode_component.eq


|Main|Acuisition_Control_Module:inst|lpm_decode2:inst10|lpm_decode:lpm_decode_component
data[0] => decode_svf:auto_generated.data[0]
data[1] => decode_svf:auto_generated.data[1]
data[2] => decode_svf:auto_generated.data[2]
data[3] => decode_svf:auto_generated.data[3]
enable => decode_svf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_svf:auto_generated.eq[0]
eq[1] <= decode_svf:auto_generated.eq[1]
eq[2] <= decode_svf:auto_generated.eq[2]
eq[3] <= decode_svf:auto_generated.eq[3]
eq[4] <= decode_svf:auto_generated.eq[4]
eq[5] <= decode_svf:auto_generated.eq[5]
eq[6] <= decode_svf:auto_generated.eq[6]
eq[7] <= decode_svf:auto_generated.eq[7]
eq[8] <= decode_svf:auto_generated.eq[8]
eq[9] <= decode_svf:auto_generated.eq[9]
eq[10] <= decode_svf:auto_generated.eq[10]
eq[11] <= decode_svf:auto_generated.eq[11]
eq[12] <= decode_svf:auto_generated.eq[12]
eq[13] <= decode_svf:auto_generated.eq[13]
eq[14] <= decode_svf:auto_generated.eq[14]
eq[15] <= decode_svf:auto_generated.eq[15]


|Main|Acuisition_Control_Module:inst|lpm_decode2:inst10|lpm_decode:lpm_decode_component|decode_svf:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_counter14:inst11
aclr => aclr.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q


|Main|Acuisition_Control_Module:inst|lpm_counter14:inst11|lpm_counter:lpm_counter_component
clock => cntr_c2l:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_c2l:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_c2l:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c2l:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c2l:auto_generated.q[0]
q[1] <= cntr_c2l:auto_generated.q[1]
q[2] <= cntr_c2l:auto_generated.q[2]
cout <= cntr_c2l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_counter14:inst11|lpm_counter:lpm_counter_component|cntr_c2l:auto_generated
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Main|Acuisition_Control_Module:inst|lpm_counter14:inst11|lpm_counter:lpm_counter_component|cntr_c2l:auto_generated|cmpr_gfc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Main|Acuisition_Control_Module:inst|lpm_counter7:inst20
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|Main|Acuisition_Control_Module:inst|lpm_counter7:inst20|lpm_counter:lpm_counter_component
clock => cntr_c9j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_c9j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_c9j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c9j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c9j:auto_generated.q[0]
q[1] <= cntr_c9j:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_counter7:inst20|lpm_counter:lpm_counter_component|cntr_c9j:auto_generated
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Main|Acuisition_Control_Module:inst|Mirror:inst78
Dat_Stb <= inst30.DB_MAX_OUTPUT_PORT_TYPE
Reset_n => inst30.ACLR
Reset_n => inst21.ACLR
Reset_n => inst20.ACLR
Reset_n => inst8.ACLR
Reset_n => inst26.ACLR
Reset_n => lpm_counter10:inst5.aclr
Reset_n => inst24.ACLR
Reset_n => inst42.ACLR
Reset_n => inst47.ACLR
Reset_n => inst46.ACLR
Reset_n => inst48.ACLR
Reset_n => inst43.ACLR
Reset_n => lpm_shiftreg1:inst1.aclr
Reset_n => lpm_dff10:inst4.aclr
Reset_n => lpm_dff10:inst3.aclr
Reset_n => lpm_dff10:inst2.aclr
Clk_100 => inst30.CLK
Clk_100 => lpm_shiftreg12:inst12.clock
Clk_100 => inst21.CLK
Clk_100 => inst20.CLK
Clk_100 => lpm_counter10:inst5.clock
Clk_100 => inst26.CLK
Clk_100 => lpm_counter11:inst7.clock
Clk_100 => inst8.CLK
Clk_100 => inst24.CLK
Clk_100 => inst42.CLK
Clk_100 => inst47.CLK
Clk_100 => inst46.CLK
Clk_100 => inst48.CLK
Clk_100 => inst43.CLK
Clk_100 => lpm_shiftreg1:inst1.clock
Clk_100 => lpm_dff10:inst4.clock
Clk_100 => lpm_dff10:inst3.clock
Clk_100 => lpm_dff10:inst2.clock
Start_Acquisition <= lpm_shiftreg12:inst12.shiftout
CONVST_n => inst25.IN0
End <= inst26.DB_MAX_OUTPUT_PORT_TYPE
ADC_Read_n <= inst37.DB_MAX_OUTPUT_PORT_TYPE
ADC_CS_n <= inst38.DB_MAX_OUTPUT_PORT_TYPE
Mux <= inst42.DB_MAX_OUTPUT_PORT_TYPE
DFF_Enbl <= inst43.DB_MAX_OUTPUT_PORT_TYPE
16_bit_Stb <= lpm_shiftreg1:inst1.shiftout
ADC_Data[0] <= lpm_dff10:inst3.q[0]
ADC_Data[1] <= lpm_dff10:inst3.q[1]
ADC_Data[2] <= lpm_dff10:inst3.q[2]
ADC_Data[3] <= lpm_dff10:inst3.q[3]
ADC_Data[4] <= lpm_dff10:inst3.q[4]
ADC_Data[5] <= lpm_dff10:inst3.q[5]
ADC_Data[6] <= lpm_dff10:inst3.q[6]
ADC_Data[7] <= lpm_dff10:inst3.q[7]
ADC_Data[8] <= lpm_dff10:inst4.q[0]
ADC_Data[9] <= lpm_dff10:inst4.q[1]
ADC_Data[10] <= lpm_dff10:inst4.q[2]
ADC_Data[11] <= lpm_dff10:inst4.q[3]
ADC_Data[12] <= lpm_dff10:inst4.q[4]
ADC_Data[13] <= lpm_dff10:inst4.q[5]
ADC_Data[14] <= lpm_dff10:inst4.q[6]
ADC_Data[15] <= lpm_dff10:inst4.q[7]
ADC_Dat[0] => lpm_dff10:inst4.data[0]
ADC_Dat[0] => lpm_dff10:inst2.data[0]
ADC_Dat[1] => lpm_dff10:inst4.data[1]
ADC_Dat[1] => lpm_dff10:inst2.data[1]
ADC_Dat[2] => lpm_dff10:inst4.data[2]
ADC_Dat[2] => lpm_dff10:inst2.data[2]
ADC_Dat[3] => lpm_dff10:inst4.data[3]
ADC_Dat[3] => lpm_dff10:inst2.data[3]
ADC_Dat[4] => lpm_dff10:inst4.data[4]
ADC_Dat[4] => lpm_dff10:inst2.data[4]
ADC_Dat[5] => lpm_dff10:inst4.data[5]
ADC_Dat[5] => lpm_dff10:inst2.data[5]
ADC_Dat[6] => lpm_dff10:inst4.data[6]
ADC_Dat[6] => lpm_dff10:inst2.data[6]
ADC_Dat[7] => lpm_dff10:inst4.data[7]
ADC_Dat[7] => lpm_dff10:inst2.data[7]


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_counter10:inst5
aclr => aclr.IN1
clk_en => clk_en.IN1
clock => clock.IN1
sset => sset.IN1
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_counter10:inst5|lpm_counter:lpm_counter_component
clock => cntr_0fm:auto_generated.clock
clk_en => cntr_0fm:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_0fm:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_0fm:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_0fm:auto_generated.q[0]
q[1] <= cntr_0fm:auto_generated.q[1]
cout <= cntr_0fm:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated
aclr => counter_reg_bit[1].IN0
clk_en => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => _.IN1


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_shiftreg12:inst12
clock => lpm_shiftreg:lpm_shiftreg_component.clock
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_counter11:inst7
clock => clock.IN1
cnt_en => cnt_en.IN1
sset => sset.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_counter11:inst7|lpm_counter:lpm_counter_component
clock => cntr_22k:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_22k:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_22k:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_22k:auto_generated.q[0]
q[1] <= cntr_22k:auto_generated.q[1]
q[2] <= cntr_22k:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => _.IN1


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_shiftreg1:inst1
aclr => aclr.IN1
clock => clock.IN1
shiftin => shiftin.IN1
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_dff10:inst4
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_dff10:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_dff10:inst3
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_dff10:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_dff10:inst2
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|Main|Acuisition_Control_Module:inst|Mirror:inst78|lpm_dff10:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst55
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst55|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst55|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Acuisition_Control_Module:inst|lpm_dff11:inst65
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Acuisition_Control_Module:inst|lpm_dff11:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_decode1:inst1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
enable => enable.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq10 <= lpm_decode:lpm_decode_component.eq
eq11 <= lpm_decode:lpm_decode_component.eq
eq12 <= lpm_decode:lpm_decode_component.eq
eq13 <= lpm_decode:lpm_decode_component.eq
eq14 <= lpm_decode:lpm_decode_component.eq
eq15 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq
eq4 <= lpm_decode:lpm_decode_component.eq
eq5 <= lpm_decode:lpm_decode_component.eq
eq6 <= lpm_decode:lpm_decode_component.eq
eq7 <= lpm_decode:lpm_decode_component.eq
eq8 <= lpm_decode:lpm_decode_component.eq
eq9 <= lpm_decode:lpm_decode_component.eq


|Main|Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component
data[0] => decode_svf:auto_generated.data[0]
data[1] => decode_svf:auto_generated.data[1]
data[2] => decode_svf:auto_generated.data[2]
data[3] => decode_svf:auto_generated.data[3]
enable => decode_svf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_svf:auto_generated.eq[0]
eq[1] <= decode_svf:auto_generated.eq[1]
eq[2] <= decode_svf:auto_generated.eq[2]
eq[3] <= decode_svf:auto_generated.eq[3]
eq[4] <= decode_svf:auto_generated.eq[4]
eq[5] <= decode_svf:auto_generated.eq[5]
eq[6] <= decode_svf:auto_generated.eq[6]
eq[7] <= decode_svf:auto_generated.eq[7]
eq[8] <= decode_svf:auto_generated.eq[8]
eq[9] <= decode_svf:auto_generated.eq[9]
eq[10] <= decode_svf:auto_generated.eq[10]
eq[11] <= decode_svf:auto_generated.eq[11]
eq[12] <= decode_svf:auto_generated.eq[12]
eq[13] <= decode_svf:auto_generated.eq[13]
eq[14] <= decode_svf:auto_generated.eq[14]
eq[15] <= decode_svf:auto_generated.eq[15]


|Main|Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst54
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst54|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst54|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Acuisition_Control_Module:inst|lpm_dff11:inst47
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Acuisition_Control_Module:inst|lpm_dff11:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst57
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst57|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst57|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Acuisition_Control_Module:inst|lpm_dff11:inst53
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Acuisition_Control_Module:inst|lpm_dff11:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst56
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst56|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst56|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Acuisition_Control_Module:inst|lpm_dff11:inst52
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Acuisition_Control_Module:inst|lpm_dff11:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_counter15:inst14
aclr => aclr.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q


|Main|Acuisition_Control_Module:inst|lpm_counter15:inst14|lpm_counter:lpm_counter_component
clock => cntr_e9j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_e9j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_e9j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_e9j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_e9j:auto_generated.q[0]
q[1] <= cntr_e9j:auto_generated.q[1]
q[2] <= cntr_e9j:auto_generated.q[2]
q[3] <= cntr_e9j:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_counter15:inst14|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Main|Acuisition_Control_Module:inst|lpm_dff11:inst30
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Acuisition_Control_Module:inst|lpm_dff11:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst29
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst29|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Acuisition_Control_Module:inst|lpm_dff11:inst27
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Acuisition_Control_Module:inst|lpm_dff11:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_counter16:inst8
aclr => aclr.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
sset => sset.IN1
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q


|Main|Acuisition_Control_Module:inst|lpm_counter16:inst8|lpm_counter:lpm_counter_component
clock => cntr_u8m:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_u8m:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_u8m:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_u8m:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_u8m:auto_generated.q[0]
q[1] <= cntr_u8m:auto_generated.q[1]
q[2] <= cntr_u8m:auto_generated.q[2]
cout <= cntr_u8m:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_counter16:inst8|lpm_counter:lpm_counter_component|cntr_u8m:auto_generated
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => _.IN1


|Main|Acuisition_Control_Module:inst|lpm_counter16:inst8|lpm_counter:lpm_counter_component|cntr_u8m:auto_generated|cmpr_gfc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Main|Acuisition_Control_Module:inst|lpm_counter17:inst26
aclr => aclr.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:lpm_counter_component.q


|Main|Acuisition_Control_Module:inst|lpm_counter17:inst26|lpm_counter:lpm_counter_component
clock => cntr_b9j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_b9j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_b9j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_b9j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_b9j:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_counter17:inst26|lpm_counter:lpm_counter_component|cntr_b9j:auto_generated
aclr => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Main|Acuisition_Control_Module:inst|lpm_shiftreg4:inst32
aset => aset.IN1
clock => clock.IN1
shiftin => shiftin.IN1
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Main|Acuisition_Control_Module:inst|lpm_shiftreg4:inst32|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[2].IN0
aset => _.IN0
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_or4:inst25
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
data[4][0] => lpm_or:lpm_or_component.data[4][0]
data[5][0] => lpm_or:lpm_or_component.data[5][0]
data[6][0] => lpm_or:lpm_or_component.data[6][0]
data[7][0] => lpm_or:lpm_or_component.data[7][0]
result <= lpm_or:lpm_or_component.result[0]


|Main|Acuisition_Control_Module:inst|lpm_or4:inst25|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
data[4][0] => or_node[0][4].IN0
data[5][0] => or_node[0][5].IN0
data[6][0] => or_node[0][6].IN0
data[7][0] => or_node[0][7].IN0
result[0] <= or_node[0][7].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_or1:inst41
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
result <= lpm_or:lpm_or_component.result[0]


|Main|Acuisition_Control_Module:inst|lpm_or1:inst41|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
result[0] <= or_node[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_or3:inst80
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
result <= lpm_or:lpm_or_component.result[0]


|Main|Acuisition_Control_Module:inst|lpm_or3:inst80|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_dff9:inst67
aset => aset.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q


|Main|Acuisition_Control_Module:inst|lpm_dff9:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => dffs[3].IN0
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_or3:inst58
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
result <= lpm_or:lpm_or_component.result[0]


|Main|Acuisition_Control_Module:inst|lpm_or3:inst58|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_or3:inst60
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
result <= lpm_or:lpm_or_component.result[0]


|Main|Acuisition_Control_Module:inst|lpm_or3:inst60|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_or3:inst62
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
result <= lpm_or:lpm_or_component.result[0]


|Main|Acuisition_Control_Module:inst|lpm_or3:inst62|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_counter37:inst63
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|Main|Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component
clock => cntr_j9j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_j9j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_j9j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_j9j:auto_generated.q[0]
q[1] <= cntr_j9j:auto_generated.q[1]
cout <= cntr_j9j:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst93
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst93|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_compare4:inst93|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|Main|Acuisition_Control_Module:inst|lpm_dff11:inst92
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Main|Acuisition_Control_Module:inst|lpm_dff11:inst92|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_dff5:inst21
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|Main|Acuisition_Control_Module:inst|lpm_dff5:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16
D_Sum[0] <= lpm_add_sub0:inst9.result[0]
D_Sum[1] <= lpm_add_sub0:inst9.result[1]
D_Sum[2] <= lpm_add_sub0:inst9.result[2]
D_Sum[3] <= lpm_add_sub0:inst9.result[3]
D_Sum[4] <= lpm_add_sub0:inst9.result[4]
D_Sum[5] <= lpm_add_sub0:inst9.result[5]
D_Sum[6] <= lpm_add_sub0:inst9.result[6]
D_Sum[7] <= lpm_add_sub0:inst9.result[7]
D_Sum[8] <= lpm_add_sub0:inst9.result[8]
D_Sum[9] <= lpm_add_sub0:inst9.result[9]
D_Sum[10] <= lpm_add_sub0:inst9.result[10]
D_Sum[11] <= lpm_add_sub0:inst9.result[11]
D_Sum[12] <= lpm_add_sub0:inst9.result[12]
D_Sum[13] <= lpm_add_sub0:inst9.result[13]
D_Sum[14] <= lpm_add_sub0:inst9.result[14]
D_Sum[15] <= lpm_add_sub0:inst9.result[15]
D_Sum[16] <= lpm_add_sub0:inst9.result[16]
D_Sum[17] <= lpm_add_sub0:inst9.result[17]
D_Sum[18] <= lpm_add_sub0:inst9.result[18]
D_Sum[19] <= lpm_add_sub0:inst9.result[19]
D_Sum[20] <= lpm_add_sub0:inst9.result[20]
D_Sum[21] <= lpm_add_sub0:inst9.result[21]
D_Sum[22] <= lpm_add_sub0:inst9.result[22]
D_Sum[23] <= lpm_add_sub0:inst9.result[23]
Clk_100 => lpm_add_sub0:inst9.clock
Clk_100 => lpm_dff27:inst6.clock
Clk_100 => lpm_counter26:inst2.clock
Clk_100 => lpm_add_sub0:inst7.clock
Clk_100 => lpm_add_sub1:inst1.clock
Clk_100 => lpm_add_sub0:inst.clock
D_Clk_Enbl => lpm_add_sub0:inst9.clken
D_Clk_Enbl => inst4.IN0
Sum_Clear => lpm_add_sub0:inst9.aclr
Sum_Clear => lpm_add_sub0:inst7.aclr
Sum_Clear => lpm_add_sub0:inst.aclr
Z[0] => lpm_add_sub0:inst9.datab[16]
Z[0] => lpm_add_sub0:inst7.datab[16]
Z[1] => lpm_add_sub0:inst9.datab[17]
Z[1] => lpm_add_sub0:inst7.datab[17]
Z[1] => lpm_add_sub0:inst.datab[17]
Z[2] => lpm_add_sub0:inst9.datab[18]
Z[2] => lpm_add_sub0:inst7.datab[18]
Z[2] => lpm_add_sub0:inst.datab[18]
Z[3] => lpm_add_sub0:inst9.datab[19]
Z[3] => lpm_add_sub0:inst7.datab[19]
Z[3] => lpm_add_sub0:inst.datab[19]
Z[4] => lpm_add_sub0:inst9.datab[20]
Z[4] => lpm_add_sub0:inst7.datab[20]
Z[4] => lpm_add_sub0:inst.datab[20]
Z[5] => lpm_add_sub0:inst9.datab[21]
Z[5] => lpm_add_sub0:inst7.datab[21]
Z[5] => lpm_add_sub0:inst.datab[21]
Z[6] => lpm_add_sub0:inst9.datab[22]
Z[6] => lpm_add_sub0:inst7.datab[22]
Z[6] => lpm_add_sub0:inst.datab[22]
Z[7] => lpm_add_sub0:inst9.datab[23]
Z[7] => lpm_add_sub0:inst7.datab[23]
Z[7] => lpm_add_sub0:inst.datab[23]
ADC_Dat[0] => lpm_add_sub0:inst9.datab[0]
ADC_Dat[0] => lpm_and1:inst3.data[0][0]
ADC_Dat[0] => lpm_add_sub0:inst7.datab[0]
ADC_Dat[0] => lpm_add_sub3:inst5.dataa[0]
ADC_Dat[1] => lpm_add_sub0:inst9.datab[1]
ADC_Dat[1] => lpm_and1:inst3.data[1][0]
ADC_Dat[1] => lpm_add_sub0:inst7.datab[1]
ADC_Dat[1] => lpm_add_sub3:inst5.dataa[1]
ADC_Dat[2] => lpm_add_sub0:inst9.datab[2]
ADC_Dat[2] => lpm_and1:inst3.data[2][0]
ADC_Dat[2] => lpm_add_sub0:inst7.datab[2]
ADC_Dat[2] => lpm_add_sub3:inst5.dataa[2]
ADC_Dat[3] => lpm_add_sub0:inst9.datab[3]
ADC_Dat[3] => lpm_and1:inst3.data[3][0]
ADC_Dat[3] => lpm_add_sub0:inst7.datab[3]
ADC_Dat[3] => lpm_add_sub3:inst5.dataa[3]
ADC_Dat[4] => lpm_add_sub0:inst9.datab[4]
ADC_Dat[4] => lpm_and1:inst3.data[4][0]
ADC_Dat[4] => lpm_add_sub0:inst7.datab[4]
ADC_Dat[4] => lpm_add_sub3:inst5.dataa[4]
ADC_Dat[5] => lpm_add_sub0:inst9.datab[5]
ADC_Dat[5] => lpm_and1:inst3.data[5][0]
ADC_Dat[5] => lpm_add_sub0:inst7.datab[5]
ADC_Dat[5] => lpm_add_sub3:inst5.dataa[5]
ADC_Dat[6] => lpm_add_sub0:inst9.datab[6]
ADC_Dat[6] => lpm_and1:inst3.data[6][0]
ADC_Dat[6] => lpm_add_sub0:inst7.datab[6]
ADC_Dat[6] => lpm_add_sub3:inst5.dataa[6]
ADC_Dat[7] => lpm_add_sub0:inst9.datab[7]
ADC_Dat[7] => lpm_and1:inst3.data[7][0]
ADC_Dat[7] => lpm_add_sub0:inst7.datab[7]
ADC_Dat[7] => lpm_add_sub3:inst5.dataa[7]
ADC_Dat[8] => lpm_add_sub0:inst9.datab[8]
ADC_Dat[8] => lpm_and1:inst3.data[8][0]
ADC_Dat[8] => lpm_add_sub0:inst7.datab[8]
ADC_Dat[8] => lpm_add_sub3:inst5.dataa[8]
ADC_Dat[9] => lpm_add_sub0:inst9.datab[9]
ADC_Dat[9] => lpm_and1:inst3.data[9][0]
ADC_Dat[9] => lpm_add_sub0:inst7.datab[9]
ADC_Dat[9] => lpm_add_sub3:inst5.dataa[9]
ADC_Dat[10] => lpm_add_sub0:inst9.datab[10]
ADC_Dat[10] => lpm_and1:inst3.data[10][0]
ADC_Dat[10] => lpm_add_sub0:inst7.datab[10]
ADC_Dat[10] => lpm_add_sub3:inst5.dataa[10]
ADC_Dat[11] => lpm_add_sub0:inst9.datab[11]
ADC_Dat[11] => lpm_and1:inst3.data[11][0]
ADC_Dat[11] => lpm_add_sub0:inst7.datab[11]
ADC_Dat[11] => lpm_add_sub3:inst5.dataa[11]
ADC_Dat[12] => lpm_add_sub0:inst9.datab[12]
ADC_Dat[12] => lpm_and1:inst3.data[12][0]
ADC_Dat[12] => lpm_add_sub0:inst7.datab[12]
ADC_Dat[12] => lpm_add_sub3:inst5.dataa[12]
ADC_Dat[13] => lpm_add_sub0:inst9.datab[13]
ADC_Dat[13] => lpm_and1:inst3.data[13][0]
ADC_Dat[13] => lpm_add_sub0:inst7.datab[13]
ADC_Dat[13] => lpm_add_sub3:inst5.dataa[13]
ADC_Dat[14] => lpm_add_sub0:inst9.datab[14]
ADC_Dat[14] => lpm_and1:inst3.data[14][0]
ADC_Dat[14] => lpm_add_sub0:inst7.datab[14]
ADC_Dat[14] => lpm_add_sub3:inst5.dataa[14]
ADC_Dat[15] => lpm_add_sub0:inst9.datab[15]
ADC_Dat[15] => lpm_and1:inst3.data[15][0]
ADC_Dat[15] => lpm_add_sub0:inst7.datab[15]
ADC_Dat[15] => lpm_add_sub3:inst5.dataa[15]
Dat_Awrg[0] <= lpm_dff27:inst6.q[0]
Dat_Awrg[1] <= lpm_dff27:inst6.q[1]
Dat_Awrg[2] <= lpm_dff27:inst6.q[2]
Dat_Awrg[3] <= lpm_dff27:inst6.q[3]
Dat_Awrg[4] <= lpm_dff27:inst6.q[4]
Dat_Awrg[5] <= lpm_dff27:inst6.q[5]
Dat_Awrg[6] <= lpm_dff27:inst6.q[6]
Dat_Awrg[7] <= lpm_dff27:inst6.q[7]
Dat_Awrg[8] <= lpm_dff27:inst6.q[8]
Dat_Awrg[9] <= lpm_dff27:inst6.q[9]
Dat_Awrg[10] <= lpm_dff27:inst6.q[10]
Dat_Awrg[11] <= lpm_dff27:inst6.q[11]
Dat_Awrg[12] <= lpm_dff27:inst6.q[12]
Dat_Awrg[13] <= lpm_dff27:inst6.q[13]
Dat_Awrg[14] <= lpm_dff27:inst6.q[14]
Dat_Awrg[15] <= lpm_dff27:inst6.q[15]
Dat_Awrg[16] <= lpm_dff27:inst6.q[16]
Dat_Awrg[17] <= lpm_dff27:inst6.q[17]
Dat_Awrg[18] <= lpm_dff27:inst6.q[18]
Dat_Awrg[19] <= lpm_dff27:inst6.q[19]
Dat_Awrg[20] <= lpm_dff27:inst6.q[20]
Dat_Awrg[21] <= lpm_dff27:inst6.q[21]
Dat_Awrg[22] <= lpm_dff27:inst6.q[22]
Dat_Awrg[23] <= lpm_dff27:inst6.q[23]
Subs_Enbl => lpm_dff27:inst6.enable
Subs_Enbl => lpm_add_sub1:inst1.clken
Over[0] <= lpm_counter26:inst2.q[0]
Over[1] <= lpm_counter26:inst2.q[1]
Over[2] <= lpm_counter26:inst2.q[2]
Over[3] <= lpm_counter26:inst2.q[3]
Over[4] <= lpm_counter26:inst2.q[4]
Over[5] <= lpm_counter26:inst2.q[5]
Over[6] <= lpm_counter26:inst2.q[6]
Over[7] <= lpm_counter26:inst2.q[7]
Z_Clk_Enbl => lpm_counter26:inst2.sclr
Z_Clk_Enbl => lpm_add_sub0:inst7.clken
Z_Clk_Enbl => lpm_add_sub0:inst.clken
Ref_Awrg[0] <= lpm_add_sub0:inst7.result[0]
Ref_Awrg[1] <= lpm_add_sub0:inst7.result[1]
Ref_Awrg[2] <= lpm_add_sub0:inst7.result[2]
Ref_Awrg[3] <= lpm_add_sub0:inst7.result[3]
Ref_Awrg[4] <= lpm_add_sub0:inst7.result[4]
Ref_Awrg[5] <= lpm_add_sub0:inst7.result[5]
Ref_Awrg[6] <= lpm_add_sub0:inst7.result[6]
Ref_Awrg[7] <= lpm_add_sub0:inst7.result[7]
Ref_Awrg[8] <= lpm_add_sub0:inst7.result[8]
Ref_Awrg[9] <= lpm_add_sub0:inst7.result[9]
Ref_Awrg[10] <= lpm_add_sub0:inst7.result[10]
Ref_Awrg[11] <= lpm_add_sub0:inst7.result[11]
Ref_Awrg[12] <= lpm_add_sub0:inst7.result[12]
Ref_Awrg[13] <= lpm_add_sub0:inst7.result[13]
Ref_Awrg[14] <= lpm_add_sub0:inst7.result[14]
Ref_Awrg[15] <= lpm_add_sub0:inst7.result[15]
Ref_Awrg[16] <= lpm_add_sub0:inst7.result[16]
Ref_Awrg[17] <= lpm_add_sub0:inst7.result[17]
Ref_Awrg[18] <= lpm_add_sub0:inst7.result[18]
Ref_Awrg[19] <= lpm_add_sub0:inst7.result[19]
Ref_Awrg[20] <= lpm_add_sub0:inst7.result[20]
Ref_Awrg[21] <= lpm_add_sub0:inst7.result[21]
Ref_Awrg[22] <= lpm_add_sub0:inst7.result[22]
Ref_Awrg[23] <= lpm_add_sub0:inst7.result[23]
Result[0] <= lpm_add_sub1:inst1.result[0]
Result[1] <= lpm_add_sub1:inst1.result[1]
Result[2] <= lpm_add_sub1:inst1.result[2]
Result[3] <= lpm_add_sub1:inst1.result[3]
Result[4] <= lpm_add_sub1:inst1.result[4]
Result[5] <= lpm_add_sub1:inst1.result[5]
Result[6] <= lpm_add_sub1:inst1.result[6]
Result[7] <= lpm_add_sub1:inst1.result[7]
Result[8] <= lpm_add_sub1:inst1.result[8]
Result[9] <= lpm_add_sub1:inst1.result[9]
Result[10] <= lpm_add_sub1:inst1.result[10]
Result[11] <= lpm_add_sub1:inst1.result[11]
Result[12] <= lpm_add_sub1:inst1.result[12]
Result[13] <= lpm_add_sub1:inst1.result[13]
Result[14] <= lpm_add_sub1:inst1.result[14]
Result[15] <= lpm_add_sub1:inst1.result[15]
Result[16] <= lpm_add_sub1:inst1.result[16]
Result[17] <= lpm_add_sub1:inst1.result[17]
Result[18] <= lpm_add_sub1:inst1.result[18]
Result[19] <= lpm_add_sub1:inst1.result[19]
Result[20] <= lpm_add_sub1:inst1.result[20]
Result[21] <= lpm_add_sub1:inst1.result[21]
Result[22] <= lpm_add_sub1:inst1.result[22]
Result[23] <= lpm_add_sub1:inst1.result[23]
Z_Sum[0] <= lpm_add_sub0:inst.result[0]
Z_Sum[1] <= lpm_add_sub0:inst.result[1]
Z_Sum[2] <= lpm_add_sub0:inst.result[2]
Z_Sum[3] <= lpm_add_sub0:inst.result[3]
Z_Sum[4] <= lpm_add_sub0:inst.result[4]
Z_Sum[5] <= lpm_add_sub0:inst.result[5]
Z_Sum[6] <= lpm_add_sub0:inst.result[6]
Z_Sum[7] <= lpm_add_sub0:inst.result[7]
Z_Sum[8] <= lpm_add_sub0:inst.result[8]
Z_Sum[9] <= lpm_add_sub0:inst.result[9]
Z_Sum[10] <= lpm_add_sub0:inst.result[10]
Z_Sum[11] <= lpm_add_sub0:inst.result[11]
Z_Sum[12] <= lpm_add_sub0:inst.result[12]
Z_Sum[13] <= lpm_add_sub0:inst.result[13]
Z_Sum[14] <= lpm_add_sub0:inst.result[14]
Z_Sum[15] <= lpm_add_sub0:inst.result[15]
Z_Sum[16] <= lpm_add_sub0:inst.result[16]
Z_Sum[17] <= lpm_add_sub0:inst.result[17]
Z_Sum[18] <= lpm_add_sub0:inst.result[18]
Z_Sum[19] <= lpm_add_sub0:inst.result[19]
Z_Sum[20] <= lpm_add_sub0:inst.result[20]
Z_Sum[21] <= lpm_add_sub0:inst.result[21]
Z_Sum[22] <= lpm_add_sub0:inst.result[22]
Z_Sum[23] <= lpm_add_sub0:inst.result[23]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst9
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
aclr => pipeline_dffe[23].IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_dff27:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_dff27:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_counter26:inst2
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_counter26:inst2|lpm_counter:lpm_counter_component
clock => cntr_gri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_gri:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_gri:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_gri:auto_generated.q[0]
q[1] <= cntr_gri:auto_generated.q[1]
q[2] <= cntr_gri:auto_generated.q[2]
q[3] <= cntr_gri:auto_generated.q[3]
q[4] <= cntr_gri:auto_generated.q[4]
q[5] <= cntr_gri:auto_generated.q[5]
q[6] <= cntr_gri:auto_generated.q[6]
q[7] <= cntr_gri:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_counter26:inst2|lpm_counter:lpm_counter_component|cntr_gri:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_and1:inst3
data[0][0] => lpm_and:lpm_and_component.data[0][0]
data[1][0] => lpm_and:lpm_and_component.data[1][0]
data[2][0] => lpm_and:lpm_and_component.data[2][0]
data[3][0] => lpm_and:lpm_and_component.data[3][0]
data[4][0] => lpm_and:lpm_and_component.data[4][0]
data[5][0] => lpm_and:lpm_and_component.data[5][0]
data[6][0] => lpm_and:lpm_and_component.data[6][0]
data[7][0] => lpm_and:lpm_and_component.data[7][0]
data[8][0] => lpm_and:lpm_and_component.data[8][0]
data[9][0] => lpm_and:lpm_and_component.data[9][0]
data[10][0] => lpm_and:lpm_and_component.data[10][0]
data[11][0] => lpm_and:lpm_and_component.data[11][0]
data[12][0] => lpm_and:lpm_and_component.data[12][0]
data[13][0] => lpm_and:lpm_and_component.data[13][0]
data[14][0] => lpm_and:lpm_and_component.data[14][0]
data[15][0] => lpm_and:lpm_and_component.data[15][0]
result <= lpm_and:lpm_and_component.result[0]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_and1:inst3|lpm_and:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
data[7][0] => and_node[0][7].IN0
data[8][0] => and_node[0][8].IN0
data[9][0] => and_node[0][9].IN0
data[10][0] => and_node[0][10].IN0
data[11][0] => and_node[0][11].IN0
data[12][0] => and_node[0][12].IN0
data[13][0] => and_node[0][13].IN0
data[14][0] => and_node[0][14].IN0
data[15][0] => and_node[0][15].IN0
result[0] <= and_node[0][15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst7
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
aclr => pipeline_dffe[23].IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub1:inst1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_99k:auto_generated.dataa[0]
dataa[1] => add_sub_99k:auto_generated.dataa[1]
dataa[2] => add_sub_99k:auto_generated.dataa[2]
dataa[3] => add_sub_99k:auto_generated.dataa[3]
dataa[4] => add_sub_99k:auto_generated.dataa[4]
dataa[5] => add_sub_99k:auto_generated.dataa[5]
dataa[6] => add_sub_99k:auto_generated.dataa[6]
dataa[7] => add_sub_99k:auto_generated.dataa[7]
dataa[8] => add_sub_99k:auto_generated.dataa[8]
dataa[9] => add_sub_99k:auto_generated.dataa[9]
dataa[10] => add_sub_99k:auto_generated.dataa[10]
dataa[11] => add_sub_99k:auto_generated.dataa[11]
dataa[12] => add_sub_99k:auto_generated.dataa[12]
dataa[13] => add_sub_99k:auto_generated.dataa[13]
dataa[14] => add_sub_99k:auto_generated.dataa[14]
dataa[15] => add_sub_99k:auto_generated.dataa[15]
dataa[16] => add_sub_99k:auto_generated.dataa[16]
dataa[17] => add_sub_99k:auto_generated.dataa[17]
dataa[18] => add_sub_99k:auto_generated.dataa[18]
dataa[19] => add_sub_99k:auto_generated.dataa[19]
dataa[20] => add_sub_99k:auto_generated.dataa[20]
dataa[21] => add_sub_99k:auto_generated.dataa[21]
dataa[22] => add_sub_99k:auto_generated.dataa[22]
dataa[23] => add_sub_99k:auto_generated.dataa[23]
datab[0] => add_sub_99k:auto_generated.datab[0]
datab[1] => add_sub_99k:auto_generated.datab[1]
datab[2] => add_sub_99k:auto_generated.datab[2]
datab[3] => add_sub_99k:auto_generated.datab[3]
datab[4] => add_sub_99k:auto_generated.datab[4]
datab[5] => add_sub_99k:auto_generated.datab[5]
datab[6] => add_sub_99k:auto_generated.datab[6]
datab[7] => add_sub_99k:auto_generated.datab[7]
datab[8] => add_sub_99k:auto_generated.datab[8]
datab[9] => add_sub_99k:auto_generated.datab[9]
datab[10] => add_sub_99k:auto_generated.datab[10]
datab[11] => add_sub_99k:auto_generated.datab[11]
datab[12] => add_sub_99k:auto_generated.datab[12]
datab[13] => add_sub_99k:auto_generated.datab[13]
datab[14] => add_sub_99k:auto_generated.datab[14]
datab[15] => add_sub_99k:auto_generated.datab[15]
datab[16] => add_sub_99k:auto_generated.datab[16]
datab[17] => add_sub_99k:auto_generated.datab[17]
datab[18] => add_sub_99k:auto_generated.datab[18]
datab[19] => add_sub_99k:auto_generated.datab[19]
datab[20] => add_sub_99k:auto_generated.datab[20]
datab[21] => add_sub_99k:auto_generated.datab[21]
datab[22] => add_sub_99k:auto_generated.datab[22]
datab[23] => add_sub_99k:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_99k:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_99k:auto_generated.clken
result[0] <= add_sub_99k:auto_generated.result[0]
result[1] <= add_sub_99k:auto_generated.result[1]
result[2] <= add_sub_99k:auto_generated.result[2]
result[3] <= add_sub_99k:auto_generated.result[3]
result[4] <= add_sub_99k:auto_generated.result[4]
result[5] <= add_sub_99k:auto_generated.result[5]
result[6] <= add_sub_99k:auto_generated.result[6]
result[7] <= add_sub_99k:auto_generated.result[7]
result[8] <= add_sub_99k:auto_generated.result[8]
result[9] <= add_sub_99k:auto_generated.result[9]
result[10] <= add_sub_99k:auto_generated.result[10]
result[11] <= add_sub_99k:auto_generated.result[11]
result[12] <= add_sub_99k:auto_generated.result[12]
result[13] <= add_sub_99k:auto_generated.result[13]
result[14] <= add_sub_99k:auto_generated.result[14]
result[15] <= add_sub_99k:auto_generated.result[15]
result[16] <= add_sub_99k:auto_generated.result[16]
result[17] <= add_sub_99k:auto_generated.result[17]
result[18] <= add_sub_99k:auto_generated.result[18]
result[19] <= add_sub_99k:auto_generated.result[19]
result[20] <= add_sub_99k:auto_generated.result[20]
result[21] <= add_sub_99k:auto_generated.result[21]
result[22] <= add_sub_99k:auto_generated.result[22]
result[23] <= add_sub_99k:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_99k:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN47
dataa[1] => op_1.IN45
dataa[2] => op_1.IN43
dataa[3] => op_1.IN41
dataa[4] => op_1.IN39
dataa[5] => op_1.IN37
dataa[6] => op_1.IN35
dataa[7] => op_1.IN33
dataa[8] => op_1.IN31
dataa[9] => op_1.IN29
dataa[10] => op_1.IN27
dataa[11] => op_1.IN25
dataa[12] => op_1.IN23
dataa[13] => op_1.IN21
dataa[14] => op_1.IN19
dataa[15] => op_1.IN17
dataa[16] => op_1.IN15
dataa[17] => op_1.IN13
dataa[18] => op_1.IN11
dataa[19] => op_1.IN9
dataa[20] => op_1.IN7
dataa[21] => op_1.IN5
dataa[22] => op_1.IN3
dataa[23] => op_1.IN1
datab[0] => op_1.IN48
datab[1] => op_1.IN46
datab[2] => op_1.IN44
datab[3] => op_1.IN42
datab[4] => op_1.IN40
datab[5] => op_1.IN38
datab[6] => op_1.IN36
datab[7] => op_1.IN34
datab[8] => op_1.IN32
datab[9] => op_1.IN30
datab[10] => op_1.IN28
datab[11] => op_1.IN26
datab[12] => op_1.IN24
datab[13] => op_1.IN22
datab[14] => op_1.IN20
datab[15] => op_1.IN18
datab[16] => op_1.IN16
datab[17] => op_1.IN14
datab[18] => op_1.IN12
datab[19] => op_1.IN10
datab[20] => op_1.IN8
datab[21] => op_1.IN6
datab[22] => op_1.IN4
datab[23] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
aclr => pipeline_dffe[23].IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub3:inst5
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
cout <= lpm_add_sub:lpm_add_sub_component.cout
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_jbi:auto_generated.dataa[0]
dataa[1] => add_sub_jbi:auto_generated.dataa[1]
dataa[2] => add_sub_jbi:auto_generated.dataa[2]
dataa[3] => add_sub_jbi:auto_generated.dataa[3]
dataa[4] => add_sub_jbi:auto_generated.dataa[4]
dataa[5] => add_sub_jbi:auto_generated.dataa[5]
dataa[6] => add_sub_jbi:auto_generated.dataa[6]
dataa[7] => add_sub_jbi:auto_generated.dataa[7]
dataa[8] => add_sub_jbi:auto_generated.dataa[8]
dataa[9] => add_sub_jbi:auto_generated.dataa[9]
dataa[10] => add_sub_jbi:auto_generated.dataa[10]
dataa[11] => add_sub_jbi:auto_generated.dataa[11]
dataa[12] => add_sub_jbi:auto_generated.dataa[12]
dataa[13] => add_sub_jbi:auto_generated.dataa[13]
dataa[14] => add_sub_jbi:auto_generated.dataa[14]
dataa[15] => add_sub_jbi:auto_generated.dataa[15]
datab[0] => add_sub_jbi:auto_generated.datab[0]
datab[1] => add_sub_jbi:auto_generated.datab[1]
datab[2] => add_sub_jbi:auto_generated.datab[2]
datab[3] => add_sub_jbi:auto_generated.datab[3]
datab[4] => add_sub_jbi:auto_generated.datab[4]
datab[5] => add_sub_jbi:auto_generated.datab[5]
datab[6] => add_sub_jbi:auto_generated.datab[6]
datab[7] => add_sub_jbi:auto_generated.datab[7]
datab[8] => add_sub_jbi:auto_generated.datab[8]
datab[9] => add_sub_jbi:auto_generated.datab[9]
datab[10] => add_sub_jbi:auto_generated.datab[10]
datab[11] => add_sub_jbi:auto_generated.datab[11]
datab[12] => add_sub_jbi:auto_generated.datab[12]
datab[13] => add_sub_jbi:auto_generated.datab[13]
datab[14] => add_sub_jbi:auto_generated.datab[14]
datab[15] => add_sub_jbi:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_jbi:auto_generated.result[0]
result[1] <= add_sub_jbi:auto_generated.result[1]
result[2] <= add_sub_jbi:auto_generated.result[2]
result[3] <= add_sub_jbi:auto_generated.result[3]
result[4] <= add_sub_jbi:auto_generated.result[4]
result[5] <= add_sub_jbi:auto_generated.result[5]
result[6] <= add_sub_jbi:auto_generated.result[6]
result[7] <= add_sub_jbi:auto_generated.result[7]
result[8] <= add_sub_jbi:auto_generated.result[8]
result[9] <= add_sub_jbi:auto_generated.result[9]
result[10] <= add_sub_jbi:auto_generated.result[10]
result[11] <= add_sub_jbi:auto_generated.result[11]
result[12] <= add_sub_jbi:auto_generated.result[12]
result[13] <= add_sub_jbi:auto_generated.result[13]
result[14] <= add_sub_jbi:auto_generated.result[14]
result[15] <= add_sub_jbi:auto_generated.result[15]
cout <= add_sub_jbi:auto_generated.cout
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst16|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_jbi:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_constant0:inst22
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result


|Main|Acuisition_Control_Module:inst|lpm_constant0:inst22|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23
D_Sum[0] <= lpm_add_sub0:inst9.result[0]
D_Sum[1] <= lpm_add_sub0:inst9.result[1]
D_Sum[2] <= lpm_add_sub0:inst9.result[2]
D_Sum[3] <= lpm_add_sub0:inst9.result[3]
D_Sum[4] <= lpm_add_sub0:inst9.result[4]
D_Sum[5] <= lpm_add_sub0:inst9.result[5]
D_Sum[6] <= lpm_add_sub0:inst9.result[6]
D_Sum[7] <= lpm_add_sub0:inst9.result[7]
D_Sum[8] <= lpm_add_sub0:inst9.result[8]
D_Sum[9] <= lpm_add_sub0:inst9.result[9]
D_Sum[10] <= lpm_add_sub0:inst9.result[10]
D_Sum[11] <= lpm_add_sub0:inst9.result[11]
D_Sum[12] <= lpm_add_sub0:inst9.result[12]
D_Sum[13] <= lpm_add_sub0:inst9.result[13]
D_Sum[14] <= lpm_add_sub0:inst9.result[14]
D_Sum[15] <= lpm_add_sub0:inst9.result[15]
D_Sum[16] <= lpm_add_sub0:inst9.result[16]
D_Sum[17] <= lpm_add_sub0:inst9.result[17]
D_Sum[18] <= lpm_add_sub0:inst9.result[18]
D_Sum[19] <= lpm_add_sub0:inst9.result[19]
D_Sum[20] <= lpm_add_sub0:inst9.result[20]
D_Sum[21] <= lpm_add_sub0:inst9.result[21]
D_Sum[22] <= lpm_add_sub0:inst9.result[22]
D_Sum[23] <= lpm_add_sub0:inst9.result[23]
Clk_100 => lpm_add_sub0:inst9.clock
Clk_100 => lpm_dff27:inst6.clock
Clk_100 => lpm_counter26:inst2.clock
Clk_100 => lpm_add_sub0:inst7.clock
Clk_100 => lpm_add_sub1:inst1.clock
Clk_100 => lpm_add_sub0:inst.clock
D_Clk_Enbl => lpm_add_sub0:inst9.clken
D_Clk_Enbl => inst4.IN0
Sum_Clear => lpm_add_sub0:inst9.aclr
Sum_Clear => lpm_add_sub0:inst7.aclr
Sum_Clear => lpm_add_sub0:inst.aclr
Z[0] => lpm_add_sub0:inst9.datab[16]
Z[0] => lpm_add_sub0:inst7.datab[16]
Z[1] => lpm_add_sub0:inst9.datab[17]
Z[1] => lpm_add_sub0:inst7.datab[17]
Z[1] => lpm_add_sub0:inst.datab[17]
Z[2] => lpm_add_sub0:inst9.datab[18]
Z[2] => lpm_add_sub0:inst7.datab[18]
Z[2] => lpm_add_sub0:inst.datab[18]
Z[3] => lpm_add_sub0:inst9.datab[19]
Z[3] => lpm_add_sub0:inst7.datab[19]
Z[3] => lpm_add_sub0:inst.datab[19]
Z[4] => lpm_add_sub0:inst9.datab[20]
Z[4] => lpm_add_sub0:inst7.datab[20]
Z[4] => lpm_add_sub0:inst.datab[20]
Z[5] => lpm_add_sub0:inst9.datab[21]
Z[5] => lpm_add_sub0:inst7.datab[21]
Z[5] => lpm_add_sub0:inst.datab[21]
Z[6] => lpm_add_sub0:inst9.datab[22]
Z[6] => lpm_add_sub0:inst7.datab[22]
Z[6] => lpm_add_sub0:inst.datab[22]
Z[7] => lpm_add_sub0:inst9.datab[23]
Z[7] => lpm_add_sub0:inst7.datab[23]
Z[7] => lpm_add_sub0:inst.datab[23]
ADC_Dat[0] => lpm_add_sub0:inst9.datab[0]
ADC_Dat[0] => lpm_and1:inst3.data[0][0]
ADC_Dat[0] => lpm_add_sub0:inst7.datab[0]
ADC_Dat[0] => lpm_add_sub3:inst5.dataa[0]
ADC_Dat[1] => lpm_add_sub0:inst9.datab[1]
ADC_Dat[1] => lpm_and1:inst3.data[1][0]
ADC_Dat[1] => lpm_add_sub0:inst7.datab[1]
ADC_Dat[1] => lpm_add_sub3:inst5.dataa[1]
ADC_Dat[2] => lpm_add_sub0:inst9.datab[2]
ADC_Dat[2] => lpm_and1:inst3.data[2][0]
ADC_Dat[2] => lpm_add_sub0:inst7.datab[2]
ADC_Dat[2] => lpm_add_sub3:inst5.dataa[2]
ADC_Dat[3] => lpm_add_sub0:inst9.datab[3]
ADC_Dat[3] => lpm_and1:inst3.data[3][0]
ADC_Dat[3] => lpm_add_sub0:inst7.datab[3]
ADC_Dat[3] => lpm_add_sub3:inst5.dataa[3]
ADC_Dat[4] => lpm_add_sub0:inst9.datab[4]
ADC_Dat[4] => lpm_and1:inst3.data[4][0]
ADC_Dat[4] => lpm_add_sub0:inst7.datab[4]
ADC_Dat[4] => lpm_add_sub3:inst5.dataa[4]
ADC_Dat[5] => lpm_add_sub0:inst9.datab[5]
ADC_Dat[5] => lpm_and1:inst3.data[5][0]
ADC_Dat[5] => lpm_add_sub0:inst7.datab[5]
ADC_Dat[5] => lpm_add_sub3:inst5.dataa[5]
ADC_Dat[6] => lpm_add_sub0:inst9.datab[6]
ADC_Dat[6] => lpm_and1:inst3.data[6][0]
ADC_Dat[6] => lpm_add_sub0:inst7.datab[6]
ADC_Dat[6] => lpm_add_sub3:inst5.dataa[6]
ADC_Dat[7] => lpm_add_sub0:inst9.datab[7]
ADC_Dat[7] => lpm_and1:inst3.data[7][0]
ADC_Dat[7] => lpm_add_sub0:inst7.datab[7]
ADC_Dat[7] => lpm_add_sub3:inst5.dataa[7]
ADC_Dat[8] => lpm_add_sub0:inst9.datab[8]
ADC_Dat[8] => lpm_and1:inst3.data[8][0]
ADC_Dat[8] => lpm_add_sub0:inst7.datab[8]
ADC_Dat[8] => lpm_add_sub3:inst5.dataa[8]
ADC_Dat[9] => lpm_add_sub0:inst9.datab[9]
ADC_Dat[9] => lpm_and1:inst3.data[9][0]
ADC_Dat[9] => lpm_add_sub0:inst7.datab[9]
ADC_Dat[9] => lpm_add_sub3:inst5.dataa[9]
ADC_Dat[10] => lpm_add_sub0:inst9.datab[10]
ADC_Dat[10] => lpm_and1:inst3.data[10][0]
ADC_Dat[10] => lpm_add_sub0:inst7.datab[10]
ADC_Dat[10] => lpm_add_sub3:inst5.dataa[10]
ADC_Dat[11] => lpm_add_sub0:inst9.datab[11]
ADC_Dat[11] => lpm_and1:inst3.data[11][0]
ADC_Dat[11] => lpm_add_sub0:inst7.datab[11]
ADC_Dat[11] => lpm_add_sub3:inst5.dataa[11]
ADC_Dat[12] => lpm_add_sub0:inst9.datab[12]
ADC_Dat[12] => lpm_and1:inst3.data[12][0]
ADC_Dat[12] => lpm_add_sub0:inst7.datab[12]
ADC_Dat[12] => lpm_add_sub3:inst5.dataa[12]
ADC_Dat[13] => lpm_add_sub0:inst9.datab[13]
ADC_Dat[13] => lpm_and1:inst3.data[13][0]
ADC_Dat[13] => lpm_add_sub0:inst7.datab[13]
ADC_Dat[13] => lpm_add_sub3:inst5.dataa[13]
ADC_Dat[14] => lpm_add_sub0:inst9.datab[14]
ADC_Dat[14] => lpm_and1:inst3.data[14][0]
ADC_Dat[14] => lpm_add_sub0:inst7.datab[14]
ADC_Dat[14] => lpm_add_sub3:inst5.dataa[14]
ADC_Dat[15] => lpm_add_sub0:inst9.datab[15]
ADC_Dat[15] => lpm_and1:inst3.data[15][0]
ADC_Dat[15] => lpm_add_sub0:inst7.datab[15]
ADC_Dat[15] => lpm_add_sub3:inst5.dataa[15]
Dat_Awrg[0] <= lpm_dff27:inst6.q[0]
Dat_Awrg[1] <= lpm_dff27:inst6.q[1]
Dat_Awrg[2] <= lpm_dff27:inst6.q[2]
Dat_Awrg[3] <= lpm_dff27:inst6.q[3]
Dat_Awrg[4] <= lpm_dff27:inst6.q[4]
Dat_Awrg[5] <= lpm_dff27:inst6.q[5]
Dat_Awrg[6] <= lpm_dff27:inst6.q[6]
Dat_Awrg[7] <= lpm_dff27:inst6.q[7]
Dat_Awrg[8] <= lpm_dff27:inst6.q[8]
Dat_Awrg[9] <= lpm_dff27:inst6.q[9]
Dat_Awrg[10] <= lpm_dff27:inst6.q[10]
Dat_Awrg[11] <= lpm_dff27:inst6.q[11]
Dat_Awrg[12] <= lpm_dff27:inst6.q[12]
Dat_Awrg[13] <= lpm_dff27:inst6.q[13]
Dat_Awrg[14] <= lpm_dff27:inst6.q[14]
Dat_Awrg[15] <= lpm_dff27:inst6.q[15]
Dat_Awrg[16] <= lpm_dff27:inst6.q[16]
Dat_Awrg[17] <= lpm_dff27:inst6.q[17]
Dat_Awrg[18] <= lpm_dff27:inst6.q[18]
Dat_Awrg[19] <= lpm_dff27:inst6.q[19]
Dat_Awrg[20] <= lpm_dff27:inst6.q[20]
Dat_Awrg[21] <= lpm_dff27:inst6.q[21]
Dat_Awrg[22] <= lpm_dff27:inst6.q[22]
Dat_Awrg[23] <= lpm_dff27:inst6.q[23]
Subs_Enbl => lpm_dff27:inst6.enable
Subs_Enbl => lpm_add_sub1:inst1.clken
Over[0] <= lpm_counter26:inst2.q[0]
Over[1] <= lpm_counter26:inst2.q[1]
Over[2] <= lpm_counter26:inst2.q[2]
Over[3] <= lpm_counter26:inst2.q[3]
Over[4] <= lpm_counter26:inst2.q[4]
Over[5] <= lpm_counter26:inst2.q[5]
Over[6] <= lpm_counter26:inst2.q[6]
Over[7] <= lpm_counter26:inst2.q[7]
Z_Clk_Enbl => lpm_counter26:inst2.sclr
Z_Clk_Enbl => lpm_add_sub0:inst7.clken
Z_Clk_Enbl => lpm_add_sub0:inst.clken
Ref_Awrg[0] <= lpm_add_sub0:inst7.result[0]
Ref_Awrg[1] <= lpm_add_sub0:inst7.result[1]
Ref_Awrg[2] <= lpm_add_sub0:inst7.result[2]
Ref_Awrg[3] <= lpm_add_sub0:inst7.result[3]
Ref_Awrg[4] <= lpm_add_sub0:inst7.result[4]
Ref_Awrg[5] <= lpm_add_sub0:inst7.result[5]
Ref_Awrg[6] <= lpm_add_sub0:inst7.result[6]
Ref_Awrg[7] <= lpm_add_sub0:inst7.result[7]
Ref_Awrg[8] <= lpm_add_sub0:inst7.result[8]
Ref_Awrg[9] <= lpm_add_sub0:inst7.result[9]
Ref_Awrg[10] <= lpm_add_sub0:inst7.result[10]
Ref_Awrg[11] <= lpm_add_sub0:inst7.result[11]
Ref_Awrg[12] <= lpm_add_sub0:inst7.result[12]
Ref_Awrg[13] <= lpm_add_sub0:inst7.result[13]
Ref_Awrg[14] <= lpm_add_sub0:inst7.result[14]
Ref_Awrg[15] <= lpm_add_sub0:inst7.result[15]
Ref_Awrg[16] <= lpm_add_sub0:inst7.result[16]
Ref_Awrg[17] <= lpm_add_sub0:inst7.result[17]
Ref_Awrg[18] <= lpm_add_sub0:inst7.result[18]
Ref_Awrg[19] <= lpm_add_sub0:inst7.result[19]
Ref_Awrg[20] <= lpm_add_sub0:inst7.result[20]
Ref_Awrg[21] <= lpm_add_sub0:inst7.result[21]
Ref_Awrg[22] <= lpm_add_sub0:inst7.result[22]
Ref_Awrg[23] <= lpm_add_sub0:inst7.result[23]
Result[0] <= lpm_add_sub1:inst1.result[0]
Result[1] <= lpm_add_sub1:inst1.result[1]
Result[2] <= lpm_add_sub1:inst1.result[2]
Result[3] <= lpm_add_sub1:inst1.result[3]
Result[4] <= lpm_add_sub1:inst1.result[4]
Result[5] <= lpm_add_sub1:inst1.result[5]
Result[6] <= lpm_add_sub1:inst1.result[6]
Result[7] <= lpm_add_sub1:inst1.result[7]
Result[8] <= lpm_add_sub1:inst1.result[8]
Result[9] <= lpm_add_sub1:inst1.result[9]
Result[10] <= lpm_add_sub1:inst1.result[10]
Result[11] <= lpm_add_sub1:inst1.result[11]
Result[12] <= lpm_add_sub1:inst1.result[12]
Result[13] <= lpm_add_sub1:inst1.result[13]
Result[14] <= lpm_add_sub1:inst1.result[14]
Result[15] <= lpm_add_sub1:inst1.result[15]
Result[16] <= lpm_add_sub1:inst1.result[16]
Result[17] <= lpm_add_sub1:inst1.result[17]
Result[18] <= lpm_add_sub1:inst1.result[18]
Result[19] <= lpm_add_sub1:inst1.result[19]
Result[20] <= lpm_add_sub1:inst1.result[20]
Result[21] <= lpm_add_sub1:inst1.result[21]
Result[22] <= lpm_add_sub1:inst1.result[22]
Result[23] <= lpm_add_sub1:inst1.result[23]
Z_Sum[0] <= lpm_add_sub0:inst.result[0]
Z_Sum[1] <= lpm_add_sub0:inst.result[1]
Z_Sum[2] <= lpm_add_sub0:inst.result[2]
Z_Sum[3] <= lpm_add_sub0:inst.result[3]
Z_Sum[4] <= lpm_add_sub0:inst.result[4]
Z_Sum[5] <= lpm_add_sub0:inst.result[5]
Z_Sum[6] <= lpm_add_sub0:inst.result[6]
Z_Sum[7] <= lpm_add_sub0:inst.result[7]
Z_Sum[8] <= lpm_add_sub0:inst.result[8]
Z_Sum[9] <= lpm_add_sub0:inst.result[9]
Z_Sum[10] <= lpm_add_sub0:inst.result[10]
Z_Sum[11] <= lpm_add_sub0:inst.result[11]
Z_Sum[12] <= lpm_add_sub0:inst.result[12]
Z_Sum[13] <= lpm_add_sub0:inst.result[13]
Z_Sum[14] <= lpm_add_sub0:inst.result[14]
Z_Sum[15] <= lpm_add_sub0:inst.result[15]
Z_Sum[16] <= lpm_add_sub0:inst.result[16]
Z_Sum[17] <= lpm_add_sub0:inst.result[17]
Z_Sum[18] <= lpm_add_sub0:inst.result[18]
Z_Sum[19] <= lpm_add_sub0:inst.result[19]
Z_Sum[20] <= lpm_add_sub0:inst.result[20]
Z_Sum[21] <= lpm_add_sub0:inst.result[21]
Z_Sum[22] <= lpm_add_sub0:inst.result[22]
Z_Sum[23] <= lpm_add_sub0:inst.result[23]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst9
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
aclr => pipeline_dffe[23].IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_dff27:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_dff27:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_counter26:inst2
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_counter26:inst2|lpm_counter:lpm_counter_component
clock => cntr_gri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_gri:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_gri:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_gri:auto_generated.q[0]
q[1] <= cntr_gri:auto_generated.q[1]
q[2] <= cntr_gri:auto_generated.q[2]
q[3] <= cntr_gri:auto_generated.q[3]
q[4] <= cntr_gri:auto_generated.q[4]
q[5] <= cntr_gri:auto_generated.q[5]
q[6] <= cntr_gri:auto_generated.q[6]
q[7] <= cntr_gri:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_counter26:inst2|lpm_counter:lpm_counter_component|cntr_gri:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_and1:inst3
data[0][0] => lpm_and:lpm_and_component.data[0][0]
data[1][0] => lpm_and:lpm_and_component.data[1][0]
data[2][0] => lpm_and:lpm_and_component.data[2][0]
data[3][0] => lpm_and:lpm_and_component.data[3][0]
data[4][0] => lpm_and:lpm_and_component.data[4][0]
data[5][0] => lpm_and:lpm_and_component.data[5][0]
data[6][0] => lpm_and:lpm_and_component.data[6][0]
data[7][0] => lpm_and:lpm_and_component.data[7][0]
data[8][0] => lpm_and:lpm_and_component.data[8][0]
data[9][0] => lpm_and:lpm_and_component.data[9][0]
data[10][0] => lpm_and:lpm_and_component.data[10][0]
data[11][0] => lpm_and:lpm_and_component.data[11][0]
data[12][0] => lpm_and:lpm_and_component.data[12][0]
data[13][0] => lpm_and:lpm_and_component.data[13][0]
data[14][0] => lpm_and:lpm_and_component.data[14][0]
data[15][0] => lpm_and:lpm_and_component.data[15][0]
result <= lpm_and:lpm_and_component.result[0]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_and1:inst3|lpm_and:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
data[7][0] => and_node[0][7].IN0
data[8][0] => and_node[0][8].IN0
data[9][0] => and_node[0][9].IN0
data[10][0] => and_node[0][10].IN0
data[11][0] => and_node[0][11].IN0
data[12][0] => and_node[0][12].IN0
data[13][0] => and_node[0][13].IN0
data[14][0] => and_node[0][14].IN0
data[15][0] => and_node[0][15].IN0
result[0] <= and_node[0][15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst7
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
aclr => pipeline_dffe[23].IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub1:inst1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_99k:auto_generated.dataa[0]
dataa[1] => add_sub_99k:auto_generated.dataa[1]
dataa[2] => add_sub_99k:auto_generated.dataa[2]
dataa[3] => add_sub_99k:auto_generated.dataa[3]
dataa[4] => add_sub_99k:auto_generated.dataa[4]
dataa[5] => add_sub_99k:auto_generated.dataa[5]
dataa[6] => add_sub_99k:auto_generated.dataa[6]
dataa[7] => add_sub_99k:auto_generated.dataa[7]
dataa[8] => add_sub_99k:auto_generated.dataa[8]
dataa[9] => add_sub_99k:auto_generated.dataa[9]
dataa[10] => add_sub_99k:auto_generated.dataa[10]
dataa[11] => add_sub_99k:auto_generated.dataa[11]
dataa[12] => add_sub_99k:auto_generated.dataa[12]
dataa[13] => add_sub_99k:auto_generated.dataa[13]
dataa[14] => add_sub_99k:auto_generated.dataa[14]
dataa[15] => add_sub_99k:auto_generated.dataa[15]
dataa[16] => add_sub_99k:auto_generated.dataa[16]
dataa[17] => add_sub_99k:auto_generated.dataa[17]
dataa[18] => add_sub_99k:auto_generated.dataa[18]
dataa[19] => add_sub_99k:auto_generated.dataa[19]
dataa[20] => add_sub_99k:auto_generated.dataa[20]
dataa[21] => add_sub_99k:auto_generated.dataa[21]
dataa[22] => add_sub_99k:auto_generated.dataa[22]
dataa[23] => add_sub_99k:auto_generated.dataa[23]
datab[0] => add_sub_99k:auto_generated.datab[0]
datab[1] => add_sub_99k:auto_generated.datab[1]
datab[2] => add_sub_99k:auto_generated.datab[2]
datab[3] => add_sub_99k:auto_generated.datab[3]
datab[4] => add_sub_99k:auto_generated.datab[4]
datab[5] => add_sub_99k:auto_generated.datab[5]
datab[6] => add_sub_99k:auto_generated.datab[6]
datab[7] => add_sub_99k:auto_generated.datab[7]
datab[8] => add_sub_99k:auto_generated.datab[8]
datab[9] => add_sub_99k:auto_generated.datab[9]
datab[10] => add_sub_99k:auto_generated.datab[10]
datab[11] => add_sub_99k:auto_generated.datab[11]
datab[12] => add_sub_99k:auto_generated.datab[12]
datab[13] => add_sub_99k:auto_generated.datab[13]
datab[14] => add_sub_99k:auto_generated.datab[14]
datab[15] => add_sub_99k:auto_generated.datab[15]
datab[16] => add_sub_99k:auto_generated.datab[16]
datab[17] => add_sub_99k:auto_generated.datab[17]
datab[18] => add_sub_99k:auto_generated.datab[18]
datab[19] => add_sub_99k:auto_generated.datab[19]
datab[20] => add_sub_99k:auto_generated.datab[20]
datab[21] => add_sub_99k:auto_generated.datab[21]
datab[22] => add_sub_99k:auto_generated.datab[22]
datab[23] => add_sub_99k:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_99k:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_99k:auto_generated.clken
result[0] <= add_sub_99k:auto_generated.result[0]
result[1] <= add_sub_99k:auto_generated.result[1]
result[2] <= add_sub_99k:auto_generated.result[2]
result[3] <= add_sub_99k:auto_generated.result[3]
result[4] <= add_sub_99k:auto_generated.result[4]
result[5] <= add_sub_99k:auto_generated.result[5]
result[6] <= add_sub_99k:auto_generated.result[6]
result[7] <= add_sub_99k:auto_generated.result[7]
result[8] <= add_sub_99k:auto_generated.result[8]
result[9] <= add_sub_99k:auto_generated.result[9]
result[10] <= add_sub_99k:auto_generated.result[10]
result[11] <= add_sub_99k:auto_generated.result[11]
result[12] <= add_sub_99k:auto_generated.result[12]
result[13] <= add_sub_99k:auto_generated.result[13]
result[14] <= add_sub_99k:auto_generated.result[14]
result[15] <= add_sub_99k:auto_generated.result[15]
result[16] <= add_sub_99k:auto_generated.result[16]
result[17] <= add_sub_99k:auto_generated.result[17]
result[18] <= add_sub_99k:auto_generated.result[18]
result[19] <= add_sub_99k:auto_generated.result[19]
result[20] <= add_sub_99k:auto_generated.result[20]
result[21] <= add_sub_99k:auto_generated.result[21]
result[22] <= add_sub_99k:auto_generated.result[22]
result[23] <= add_sub_99k:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_99k:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN47
dataa[1] => op_1.IN45
dataa[2] => op_1.IN43
dataa[3] => op_1.IN41
dataa[4] => op_1.IN39
dataa[5] => op_1.IN37
dataa[6] => op_1.IN35
dataa[7] => op_1.IN33
dataa[8] => op_1.IN31
dataa[9] => op_1.IN29
dataa[10] => op_1.IN27
dataa[11] => op_1.IN25
dataa[12] => op_1.IN23
dataa[13] => op_1.IN21
dataa[14] => op_1.IN19
dataa[15] => op_1.IN17
dataa[16] => op_1.IN15
dataa[17] => op_1.IN13
dataa[18] => op_1.IN11
dataa[19] => op_1.IN9
dataa[20] => op_1.IN7
dataa[21] => op_1.IN5
dataa[22] => op_1.IN3
dataa[23] => op_1.IN1
datab[0] => op_1.IN48
datab[1] => op_1.IN46
datab[2] => op_1.IN44
datab[3] => op_1.IN42
datab[4] => op_1.IN40
datab[5] => op_1.IN38
datab[6] => op_1.IN36
datab[7] => op_1.IN34
datab[8] => op_1.IN32
datab[9] => op_1.IN30
datab[10] => op_1.IN28
datab[11] => op_1.IN26
datab[12] => op_1.IN24
datab[13] => op_1.IN22
datab[14] => op_1.IN20
datab[15] => op_1.IN18
datab[16] => op_1.IN16
datab[17] => op_1.IN14
datab[18] => op_1.IN12
datab[19] => op_1.IN10
datab[20] => op_1.IN8
datab[21] => op_1.IN6
datab[22] => op_1.IN4
datab[23] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
aclr => pipeline_dffe[23].IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub3:inst5
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
cout <= lpm_add_sub:lpm_add_sub_component.cout
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_jbi:auto_generated.dataa[0]
dataa[1] => add_sub_jbi:auto_generated.dataa[1]
dataa[2] => add_sub_jbi:auto_generated.dataa[2]
dataa[3] => add_sub_jbi:auto_generated.dataa[3]
dataa[4] => add_sub_jbi:auto_generated.dataa[4]
dataa[5] => add_sub_jbi:auto_generated.dataa[5]
dataa[6] => add_sub_jbi:auto_generated.dataa[6]
dataa[7] => add_sub_jbi:auto_generated.dataa[7]
dataa[8] => add_sub_jbi:auto_generated.dataa[8]
dataa[9] => add_sub_jbi:auto_generated.dataa[9]
dataa[10] => add_sub_jbi:auto_generated.dataa[10]
dataa[11] => add_sub_jbi:auto_generated.dataa[11]
dataa[12] => add_sub_jbi:auto_generated.dataa[12]
dataa[13] => add_sub_jbi:auto_generated.dataa[13]
dataa[14] => add_sub_jbi:auto_generated.dataa[14]
dataa[15] => add_sub_jbi:auto_generated.dataa[15]
datab[0] => add_sub_jbi:auto_generated.datab[0]
datab[1] => add_sub_jbi:auto_generated.datab[1]
datab[2] => add_sub_jbi:auto_generated.datab[2]
datab[3] => add_sub_jbi:auto_generated.datab[3]
datab[4] => add_sub_jbi:auto_generated.datab[4]
datab[5] => add_sub_jbi:auto_generated.datab[5]
datab[6] => add_sub_jbi:auto_generated.datab[6]
datab[7] => add_sub_jbi:auto_generated.datab[7]
datab[8] => add_sub_jbi:auto_generated.datab[8]
datab[9] => add_sub_jbi:auto_generated.datab[9]
datab[10] => add_sub_jbi:auto_generated.datab[10]
datab[11] => add_sub_jbi:auto_generated.datab[11]
datab[12] => add_sub_jbi:auto_generated.datab[12]
datab[13] => add_sub_jbi:auto_generated.datab[13]
datab[14] => add_sub_jbi:auto_generated.datab[14]
datab[15] => add_sub_jbi:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_jbi:auto_generated.result[0]
result[1] <= add_sub_jbi:auto_generated.result[1]
result[2] <= add_sub_jbi:auto_generated.result[2]
result[3] <= add_sub_jbi:auto_generated.result[3]
result[4] <= add_sub_jbi:auto_generated.result[4]
result[5] <= add_sub_jbi:auto_generated.result[5]
result[6] <= add_sub_jbi:auto_generated.result[6]
result[7] <= add_sub_jbi:auto_generated.result[7]
result[8] <= add_sub_jbi:auto_generated.result[8]
result[9] <= add_sub_jbi:auto_generated.result[9]
result[10] <= add_sub_jbi:auto_generated.result[10]
result[11] <= add_sub_jbi:auto_generated.result[11]
result[12] <= add_sub_jbi:auto_generated.result[12]
result[13] <= add_sub_jbi:auto_generated.result[13]
result[14] <= add_sub_jbi:auto_generated.result[14]
result[15] <= add_sub_jbi:auto_generated.result[15]
cout <= add_sub_jbi:auto_generated.cout
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst23|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_jbi:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_mux10:inst101
aclr => lpm_mux:lpm_mux_component.aclr
clken => lpm_mux:lpm_mux_component.clken
clock => lpm_mux:lpm_mux_component.clock
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data2x[8] => lpm_mux:lpm_mux_component.data[2][8]
data2x[9] => lpm_mux:lpm_mux_component.data[2][9]
data2x[10] => lpm_mux:lpm_mux_component.data[2][10]
data2x[11] => lpm_mux:lpm_mux_component.data[2][11]
data2x[12] => lpm_mux:lpm_mux_component.data[2][12]
data2x[13] => lpm_mux:lpm_mux_component.data[2][13]
data2x[14] => lpm_mux:lpm_mux_component.data[2][14]
data2x[15] => lpm_mux:lpm_mux_component.data[2][15]
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data3x[2] => lpm_mux:lpm_mux_component.data[3][2]
data3x[3] => lpm_mux:lpm_mux_component.data[3][3]
data3x[4] => lpm_mux:lpm_mux_component.data[3][4]
data3x[5] => lpm_mux:lpm_mux_component.data[3][5]
data3x[6] => lpm_mux:lpm_mux_component.data[3][6]
data3x[7] => lpm_mux:lpm_mux_component.data[3][7]
data3x[8] => lpm_mux:lpm_mux_component.data[3][8]
data3x[9] => lpm_mux:lpm_mux_component.data[3][9]
data3x[10] => lpm_mux:lpm_mux_component.data[3][10]
data3x[11] => lpm_mux:lpm_mux_component.data[3][11]
data3x[12] => lpm_mux:lpm_mux_component.data[3][12]
data3x[13] => lpm_mux:lpm_mux_component.data[3][13]
data3x[14] => lpm_mux:lpm_mux_component.data[3][14]
data3x[15] => lpm_mux:lpm_mux_component.data[3][15]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|Main|Acuisition_Control_Module:inst|lpm_mux10:inst101|lpm_mux:lpm_mux_component
data[0][0] => mux_uof:auto_generated.data[0]
data[0][1] => mux_uof:auto_generated.data[1]
data[0][2] => mux_uof:auto_generated.data[2]
data[0][3] => mux_uof:auto_generated.data[3]
data[0][4] => mux_uof:auto_generated.data[4]
data[0][5] => mux_uof:auto_generated.data[5]
data[0][6] => mux_uof:auto_generated.data[6]
data[0][7] => mux_uof:auto_generated.data[7]
data[0][8] => mux_uof:auto_generated.data[8]
data[0][9] => mux_uof:auto_generated.data[9]
data[0][10] => mux_uof:auto_generated.data[10]
data[0][11] => mux_uof:auto_generated.data[11]
data[0][12] => mux_uof:auto_generated.data[12]
data[0][13] => mux_uof:auto_generated.data[13]
data[0][14] => mux_uof:auto_generated.data[14]
data[0][15] => mux_uof:auto_generated.data[15]
data[1][0] => mux_uof:auto_generated.data[16]
data[1][1] => mux_uof:auto_generated.data[17]
data[1][2] => mux_uof:auto_generated.data[18]
data[1][3] => mux_uof:auto_generated.data[19]
data[1][4] => mux_uof:auto_generated.data[20]
data[1][5] => mux_uof:auto_generated.data[21]
data[1][6] => mux_uof:auto_generated.data[22]
data[1][7] => mux_uof:auto_generated.data[23]
data[1][8] => mux_uof:auto_generated.data[24]
data[1][9] => mux_uof:auto_generated.data[25]
data[1][10] => mux_uof:auto_generated.data[26]
data[1][11] => mux_uof:auto_generated.data[27]
data[1][12] => mux_uof:auto_generated.data[28]
data[1][13] => mux_uof:auto_generated.data[29]
data[1][14] => mux_uof:auto_generated.data[30]
data[1][15] => mux_uof:auto_generated.data[31]
data[2][0] => mux_uof:auto_generated.data[32]
data[2][1] => mux_uof:auto_generated.data[33]
data[2][2] => mux_uof:auto_generated.data[34]
data[2][3] => mux_uof:auto_generated.data[35]
data[2][4] => mux_uof:auto_generated.data[36]
data[2][5] => mux_uof:auto_generated.data[37]
data[2][6] => mux_uof:auto_generated.data[38]
data[2][7] => mux_uof:auto_generated.data[39]
data[2][8] => mux_uof:auto_generated.data[40]
data[2][9] => mux_uof:auto_generated.data[41]
data[2][10] => mux_uof:auto_generated.data[42]
data[2][11] => mux_uof:auto_generated.data[43]
data[2][12] => mux_uof:auto_generated.data[44]
data[2][13] => mux_uof:auto_generated.data[45]
data[2][14] => mux_uof:auto_generated.data[46]
data[2][15] => mux_uof:auto_generated.data[47]
data[3][0] => mux_uof:auto_generated.data[48]
data[3][1] => mux_uof:auto_generated.data[49]
data[3][2] => mux_uof:auto_generated.data[50]
data[3][3] => mux_uof:auto_generated.data[51]
data[3][4] => mux_uof:auto_generated.data[52]
data[3][5] => mux_uof:auto_generated.data[53]
data[3][6] => mux_uof:auto_generated.data[54]
data[3][7] => mux_uof:auto_generated.data[55]
data[3][8] => mux_uof:auto_generated.data[56]
data[3][9] => mux_uof:auto_generated.data[57]
data[3][10] => mux_uof:auto_generated.data[58]
data[3][11] => mux_uof:auto_generated.data[59]
data[3][12] => mux_uof:auto_generated.data[60]
data[3][13] => mux_uof:auto_generated.data[61]
data[3][14] => mux_uof:auto_generated.data[62]
data[3][15] => mux_uof:auto_generated.data[63]
sel[0] => mux_uof:auto_generated.sel[0]
sel[1] => mux_uof:auto_generated.sel[1]
clock => mux_uof:auto_generated.clock
aclr => mux_uof:auto_generated.aclr
clken => mux_uof:auto_generated.clken
result[0] <= mux_uof:auto_generated.result[0]
result[1] <= mux_uof:auto_generated.result[1]
result[2] <= mux_uof:auto_generated.result[2]
result[3] <= mux_uof:auto_generated.result[3]
result[4] <= mux_uof:auto_generated.result[4]
result[5] <= mux_uof:auto_generated.result[5]
result[6] <= mux_uof:auto_generated.result[6]
result[7] <= mux_uof:auto_generated.result[7]
result[8] <= mux_uof:auto_generated.result[8]
result[9] <= mux_uof:auto_generated.result[9]
result[10] <= mux_uof:auto_generated.result[10]
result[11] <= mux_uof:auto_generated.result[11]
result[12] <= mux_uof:auto_generated.result[12]
result[13] <= mux_uof:auto_generated.result[13]
result[14] <= mux_uof:auto_generated.result[14]
result[15] <= mux_uof:auto_generated.result[15]


|Main|Acuisition_Control_Module:inst|lpm_mux10:inst101|lpm_mux:lpm_mux_component|mux_uof:auto_generated
aclr => external_latency_ffsa[15].IN0
clken => external_latency_ffsa[15].ENA
clken => external_latency_ffsa[14].ENA
clken => external_latency_ffsa[13].ENA
clken => external_latency_ffsa[12].ENA
clken => external_latency_ffsa[11].ENA
clken => external_latency_ffsa[10].ENA
clken => external_latency_ffsa[9].ENA
clken => external_latency_ffsa[8].ENA
clken => external_latency_ffsa[7].ENA
clken => external_latency_ffsa[6].ENA
clken => external_latency_ffsa[5].ENA
clken => external_latency_ffsa[4].ENA
clken => external_latency_ffsa[3].ENA
clken => external_latency_ffsa[2].ENA
clken => external_latency_ffsa[1].ENA
clken => external_latency_ffsa[0].ENA
clock => external_latency_ffsa[15].CLK
clock => external_latency_ffsa[14].CLK
clock => external_latency_ffsa[13].CLK
clock => external_latency_ffsa[12].CLK
clock => external_latency_ffsa[11].CLK
clock => external_latency_ffsa[10].CLK
clock => external_latency_ffsa[9].CLK
clock => external_latency_ffsa[8].CLK
clock => external_latency_ffsa[7].CLK
clock => external_latency_ffsa[6].CLK
clock => external_latency_ffsa[5].CLK
clock => external_latency_ffsa[4].CLK
clock => external_latency_ffsa[3].CLK
clock => external_latency_ffsa[2].CLK
clock => external_latency_ffsa[1].CLK
clock => external_latency_ffsa[0].CLK
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_latency_ffsa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_latency_ffsa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_latency_ffsa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_latency_ffsa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_latency_ffsa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_latency_ffsa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_latency_ffsa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= external_latency_ffsa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= external_latency_ffsa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= external_latency_ffsa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= external_latency_ffsa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= external_latency_ffsa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= external_latency_ffsa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= external_latency_ffsa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= external_latency_ffsa[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst28
clken => lpm_divide:lpm_divide_component.clken
clock => lpm_divide:lpm_divide_component.clock
denom[0] => lpm_divide:lpm_divide_component.denom[0]
denom[1] => lpm_divide:lpm_divide_component.denom[1]
denom[2] => lpm_divide:lpm_divide_component.denom[2]
denom[3] => lpm_divide:lpm_divide_component.denom[3]
denom[4] => lpm_divide:lpm_divide_component.denom[4]
denom[5] => lpm_divide:lpm_divide_component.denom[5]
denom[6] => lpm_divide:lpm_divide_component.denom[6]
denom[7] => lpm_divide:lpm_divide_component.denom[7]
numer[0] => lpm_divide:lpm_divide_component.numer[0]
numer[1] => lpm_divide:lpm_divide_component.numer[1]
numer[2] => lpm_divide:lpm_divide_component.numer[2]
numer[3] => lpm_divide:lpm_divide_component.numer[3]
numer[4] => lpm_divide:lpm_divide_component.numer[4]
numer[5] => lpm_divide:lpm_divide_component.numer[5]
numer[6] => lpm_divide:lpm_divide_component.numer[6]
numer[7] => lpm_divide:lpm_divide_component.numer[7]
numer[8] => lpm_divide:lpm_divide_component.numer[8]
numer[9] => lpm_divide:lpm_divide_component.numer[9]
numer[10] => lpm_divide:lpm_divide_component.numer[10]
numer[11] => lpm_divide:lpm_divide_component.numer[11]
numer[12] => lpm_divide:lpm_divide_component.numer[12]
numer[13] => lpm_divide:lpm_divide_component.numer[13]
numer[14] => lpm_divide:lpm_divide_component.numer[14]
numer[15] => lpm_divide:lpm_divide_component.numer[15]
numer[16] => lpm_divide:lpm_divide_component.numer[16]
numer[17] => lpm_divide:lpm_divide_component.numer[17]
numer[18] => lpm_divide:lpm_divide_component.numer[18]
numer[19] => lpm_divide:lpm_divide_component.numer[19]
numer[20] => lpm_divide:lpm_divide_component.numer[20]
numer[21] => lpm_divide:lpm_divide_component.numer[21]
numer[22] => lpm_divide:lpm_divide_component.numer[22]
numer[23] => lpm_divide:lpm_divide_component.numer[23]
quotient[0] <= lpm_divide:lpm_divide_component.quotient[0]
quotient[1] <= lpm_divide:lpm_divide_component.quotient[1]
quotient[2] <= lpm_divide:lpm_divide_component.quotient[2]
quotient[3] <= lpm_divide:lpm_divide_component.quotient[3]
quotient[4] <= lpm_divide:lpm_divide_component.quotient[4]
quotient[5] <= lpm_divide:lpm_divide_component.quotient[5]
quotient[6] <= lpm_divide:lpm_divide_component.quotient[6]
quotient[7] <= lpm_divide:lpm_divide_component.quotient[7]
quotient[8] <= lpm_divide:lpm_divide_component.quotient[8]
quotient[9] <= lpm_divide:lpm_divide_component.quotient[9]
quotient[10] <= lpm_divide:lpm_divide_component.quotient[10]
quotient[11] <= lpm_divide:lpm_divide_component.quotient[11]
quotient[12] <= lpm_divide:lpm_divide_component.quotient[12]
quotient[13] <= lpm_divide:lpm_divide_component.quotient[13]
quotient[14] <= lpm_divide:lpm_divide_component.quotient[14]
quotient[15] <= lpm_divide:lpm_divide_component.quotient[15]
quotient[16] <= lpm_divide:lpm_divide_component.quotient[16]
quotient[17] <= lpm_divide:lpm_divide_component.quotient[17]
quotient[18] <= lpm_divide:lpm_divide_component.quotient[18]
quotient[19] <= lpm_divide:lpm_divide_component.quotient[19]
quotient[20] <= lpm_divide:lpm_divide_component.quotient[20]
quotient[21] <= lpm_divide:lpm_divide_component.quotient[21]
quotient[22] <= lpm_divide:lpm_divide_component.quotient[22]
quotient[23] <= lpm_divide:lpm_divide_component.quotient[23]
remain[0] <= lpm_divide:lpm_divide_component.remain[0]
remain[1] <= lpm_divide:lpm_divide_component.remain[1]
remain[2] <= lpm_divide:lpm_divide_component.remain[2]
remain[3] <= lpm_divide:lpm_divide_component.remain[3]
remain[4] <= lpm_divide:lpm_divide_component.remain[4]
remain[5] <= lpm_divide:lpm_divide_component.remain[5]
remain[6] <= lpm_divide:lpm_divide_component.remain[6]
remain[7] <= lpm_divide:lpm_divide_component.remain[7]


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst28|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_cfs:auto_generated.numer[0]
numer[1] => lpm_divide_cfs:auto_generated.numer[1]
numer[2] => lpm_divide_cfs:auto_generated.numer[2]
numer[3] => lpm_divide_cfs:auto_generated.numer[3]
numer[4] => lpm_divide_cfs:auto_generated.numer[4]
numer[5] => lpm_divide_cfs:auto_generated.numer[5]
numer[6] => lpm_divide_cfs:auto_generated.numer[6]
numer[7] => lpm_divide_cfs:auto_generated.numer[7]
numer[8] => lpm_divide_cfs:auto_generated.numer[8]
numer[9] => lpm_divide_cfs:auto_generated.numer[9]
numer[10] => lpm_divide_cfs:auto_generated.numer[10]
numer[11] => lpm_divide_cfs:auto_generated.numer[11]
numer[12] => lpm_divide_cfs:auto_generated.numer[12]
numer[13] => lpm_divide_cfs:auto_generated.numer[13]
numer[14] => lpm_divide_cfs:auto_generated.numer[14]
numer[15] => lpm_divide_cfs:auto_generated.numer[15]
numer[16] => lpm_divide_cfs:auto_generated.numer[16]
numer[17] => lpm_divide_cfs:auto_generated.numer[17]
numer[18] => lpm_divide_cfs:auto_generated.numer[18]
numer[19] => lpm_divide_cfs:auto_generated.numer[19]
numer[20] => lpm_divide_cfs:auto_generated.numer[20]
numer[21] => lpm_divide_cfs:auto_generated.numer[21]
numer[22] => lpm_divide_cfs:auto_generated.numer[22]
numer[23] => lpm_divide_cfs:auto_generated.numer[23]
denom[0] => lpm_divide_cfs:auto_generated.denom[0]
denom[1] => lpm_divide_cfs:auto_generated.denom[1]
denom[2] => lpm_divide_cfs:auto_generated.denom[2]
denom[3] => lpm_divide_cfs:auto_generated.denom[3]
denom[4] => lpm_divide_cfs:auto_generated.denom[4]
denom[5] => lpm_divide_cfs:auto_generated.denom[5]
denom[6] => lpm_divide_cfs:auto_generated.denom[6]
denom[7] => lpm_divide_cfs:auto_generated.denom[7]
clock => lpm_divide_cfs:auto_generated.clock
aclr => ~NO_FANOUT~
clken => lpm_divide_cfs:auto_generated.clken
quotient[0] <= lpm_divide_cfs:auto_generated.quotient[0]
quotient[1] <= lpm_divide_cfs:auto_generated.quotient[1]
quotient[2] <= lpm_divide_cfs:auto_generated.quotient[2]
quotient[3] <= lpm_divide_cfs:auto_generated.quotient[3]
quotient[4] <= lpm_divide_cfs:auto_generated.quotient[4]
quotient[5] <= lpm_divide_cfs:auto_generated.quotient[5]
quotient[6] <= lpm_divide_cfs:auto_generated.quotient[6]
quotient[7] <= lpm_divide_cfs:auto_generated.quotient[7]
quotient[8] <= lpm_divide_cfs:auto_generated.quotient[8]
quotient[9] <= lpm_divide_cfs:auto_generated.quotient[9]
quotient[10] <= lpm_divide_cfs:auto_generated.quotient[10]
quotient[11] <= lpm_divide_cfs:auto_generated.quotient[11]
quotient[12] <= lpm_divide_cfs:auto_generated.quotient[12]
quotient[13] <= lpm_divide_cfs:auto_generated.quotient[13]
quotient[14] <= lpm_divide_cfs:auto_generated.quotient[14]
quotient[15] <= lpm_divide_cfs:auto_generated.quotient[15]
quotient[16] <= lpm_divide_cfs:auto_generated.quotient[16]
quotient[17] <= lpm_divide_cfs:auto_generated.quotient[17]
quotient[18] <= lpm_divide_cfs:auto_generated.quotient[18]
quotient[19] <= lpm_divide_cfs:auto_generated.quotient[19]
quotient[20] <= lpm_divide_cfs:auto_generated.quotient[20]
quotient[21] <= lpm_divide_cfs:auto_generated.quotient[21]
quotient[22] <= lpm_divide_cfs:auto_generated.quotient[22]
quotient[23] <= lpm_divide_cfs:auto_generated.quotient[23]
remain[0] <= lpm_divide_cfs:auto_generated.remain[0]
remain[1] <= lpm_divide_cfs:auto_generated.remain[1]
remain[2] <= lpm_divide_cfs:auto_generated.remain[2]
remain[3] <= lpm_divide_cfs:auto_generated.remain[3]
remain[4] <= lpm_divide_cfs:auto_generated.remain[4]
remain[5] <= lpm_divide_cfs:auto_generated.remain[5]
remain[6] <= lpm_divide_cfs:auto_generated.remain[6]
remain[7] <= lpm_divide_cfs:auto_generated.remain[7]


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated
clken => sign_div_unsign_joi:divider.clken
clock => sign_div_unsign_joi:divider.clock
denom[0] => sign_div_unsign_joi:divider.denominator[0]
denom[1] => sign_div_unsign_joi:divider.denominator[1]
denom[2] => sign_div_unsign_joi:divider.denominator[2]
denom[3] => sign_div_unsign_joi:divider.denominator[3]
denom[4] => sign_div_unsign_joi:divider.denominator[4]
denom[5] => sign_div_unsign_joi:divider.denominator[5]
denom[6] => sign_div_unsign_joi:divider.denominator[6]
denom[7] => sign_div_unsign_joi:divider.denominator[7]
numer[0] => sign_div_unsign_joi:divider.numerator[0]
numer[1] => sign_div_unsign_joi:divider.numerator[1]
numer[2] => sign_div_unsign_joi:divider.numerator[2]
numer[3] => sign_div_unsign_joi:divider.numerator[3]
numer[4] => sign_div_unsign_joi:divider.numerator[4]
numer[5] => sign_div_unsign_joi:divider.numerator[5]
numer[6] => sign_div_unsign_joi:divider.numerator[6]
numer[7] => sign_div_unsign_joi:divider.numerator[7]
numer[8] => sign_div_unsign_joi:divider.numerator[8]
numer[9] => sign_div_unsign_joi:divider.numerator[9]
numer[10] => sign_div_unsign_joi:divider.numerator[10]
numer[11] => sign_div_unsign_joi:divider.numerator[11]
numer[12] => sign_div_unsign_joi:divider.numerator[12]
numer[13] => sign_div_unsign_joi:divider.numerator[13]
numer[14] => sign_div_unsign_joi:divider.numerator[14]
numer[15] => sign_div_unsign_joi:divider.numerator[15]
numer[16] => sign_div_unsign_joi:divider.numerator[16]
numer[17] => sign_div_unsign_joi:divider.numerator[17]
numer[18] => sign_div_unsign_joi:divider.numerator[18]
numer[19] => sign_div_unsign_joi:divider.numerator[19]
numer[20] => sign_div_unsign_joi:divider.numerator[20]
numer[21] => sign_div_unsign_joi:divider.numerator[21]
numer[22] => sign_div_unsign_joi:divider.numerator[22]
numer[23] => sign_div_unsign_joi:divider.numerator[23]
quotient[0] <= sign_div_unsign_joi:divider.quotient[0]
quotient[1] <= sign_div_unsign_joi:divider.quotient[1]
quotient[2] <= sign_div_unsign_joi:divider.quotient[2]
quotient[3] <= sign_div_unsign_joi:divider.quotient[3]
quotient[4] <= sign_div_unsign_joi:divider.quotient[4]
quotient[5] <= sign_div_unsign_joi:divider.quotient[5]
quotient[6] <= sign_div_unsign_joi:divider.quotient[6]
quotient[7] <= sign_div_unsign_joi:divider.quotient[7]
quotient[8] <= sign_div_unsign_joi:divider.quotient[8]
quotient[9] <= sign_div_unsign_joi:divider.quotient[9]
quotient[10] <= sign_div_unsign_joi:divider.quotient[10]
quotient[11] <= sign_div_unsign_joi:divider.quotient[11]
quotient[12] <= sign_div_unsign_joi:divider.quotient[12]
quotient[13] <= sign_div_unsign_joi:divider.quotient[13]
quotient[14] <= sign_div_unsign_joi:divider.quotient[14]
quotient[15] <= sign_div_unsign_joi:divider.quotient[15]
quotient[16] <= sign_div_unsign_joi:divider.quotient[16]
quotient[17] <= sign_div_unsign_joi:divider.quotient[17]
quotient[18] <= sign_div_unsign_joi:divider.quotient[18]
quotient[19] <= sign_div_unsign_joi:divider.quotient[19]
quotient[20] <= sign_div_unsign_joi:divider.quotient[20]
quotient[21] <= sign_div_unsign_joi:divider.quotient[21]
quotient[22] <= sign_div_unsign_joi:divider.quotient[22]
quotient[23] <= sign_div_unsign_joi:divider.quotient[23]
remain[0] <= sign_div_unsign_joi:divider.remainder[0]
remain[1] <= sign_div_unsign_joi:divider.remainder[1]
remain[2] <= sign_div_unsign_joi:divider.remainder[2]
remain[3] <= sign_div_unsign_joi:divider.remainder[3]
remain[4] <= sign_div_unsign_joi:divider.remainder[4]
remain[5] <= sign_div_unsign_joi:divider.remainder[5]
remain[6] <= sign_div_unsign_joi:divider.remainder[6]
remain[7] <= sign_div_unsign_joi:divider.remainder[7]


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider
clken => alt_u_div_qbg:divider.clk_en
clock => alt_u_div_qbg:divider.clock
denominator[0] => alt_u_div_qbg:divider.denominator[0]
denominator[1] => alt_u_div_qbg:divider.denominator[1]
denominator[2] => alt_u_div_qbg:divider.denominator[2]
denominator[3] => alt_u_div_qbg:divider.denominator[3]
denominator[4] => alt_u_div_qbg:divider.denominator[4]
denominator[5] => alt_u_div_qbg:divider.denominator[5]
denominator[6] => alt_u_div_qbg:divider.denominator[6]
denominator[7] => alt_u_div_qbg:divider.denominator[7]
numerator[0] => alt_u_div_qbg:divider.numerator[0]
numerator[1] => alt_u_div_qbg:divider.numerator[1]
numerator[2] => alt_u_div_qbg:divider.numerator[2]
numerator[3] => alt_u_div_qbg:divider.numerator[3]
numerator[4] => alt_u_div_qbg:divider.numerator[4]
numerator[5] => alt_u_div_qbg:divider.numerator[5]
numerator[6] => alt_u_div_qbg:divider.numerator[6]
numerator[7] => alt_u_div_qbg:divider.numerator[7]
numerator[8] => alt_u_div_qbg:divider.numerator[8]
numerator[9] => alt_u_div_qbg:divider.numerator[9]
numerator[10] => alt_u_div_qbg:divider.numerator[10]
numerator[11] => alt_u_div_qbg:divider.numerator[11]
numerator[12] => alt_u_div_qbg:divider.numerator[12]
numerator[13] => alt_u_div_qbg:divider.numerator[13]
numerator[14] => alt_u_div_qbg:divider.numerator[14]
numerator[15] => alt_u_div_qbg:divider.numerator[15]
numerator[16] => alt_u_div_qbg:divider.numerator[16]
numerator[17] => alt_u_div_qbg:divider.numerator[17]
numerator[18] => alt_u_div_qbg:divider.numerator[18]
numerator[19] => alt_u_div_qbg:divider.numerator[19]
numerator[20] => alt_u_div_qbg:divider.numerator[20]
numerator[21] => alt_u_div_qbg:divider.numerator[21]
numerator[22] => alt_u_div_qbg:divider.numerator[22]
numerator[23] => alt_u_div_qbg:divider.numerator[23]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider
clk_en => DFFDenominator[7].ENA
clk_en => DFFDenominator[6].ENA
clk_en => DFFDenominator[5].ENA
clk_en => DFFDenominator[4].ENA
clk_en => DFFDenominator[3].ENA
clk_en => DFFDenominator[2].ENA
clk_en => DFFDenominator[1].ENA
clk_en => DFFDenominator[0].ENA
clk_en => DFFNumerator[23].ENA
clk_en => DFFNumerator[22].ENA
clk_en => DFFNumerator[21].ENA
clk_en => DFFNumerator[20].ENA
clk_en => DFFNumerator[19].ENA
clk_en => DFFNumerator[18].ENA
clk_en => DFFNumerator[17].ENA
clk_en => DFFNumerator[16].ENA
clk_en => DFFNumerator[15].ENA
clk_en => DFFNumerator[14].ENA
clk_en => DFFNumerator[13].ENA
clk_en => DFFNumerator[12].ENA
clk_en => DFFNumerator[11].ENA
clk_en => DFFNumerator[10].ENA
clk_en => DFFNumerator[9].ENA
clk_en => DFFNumerator[8].ENA
clk_en => DFFNumerator[7].ENA
clk_en => DFFNumerator[6].ENA
clk_en => DFFNumerator[5].ENA
clk_en => DFFNumerator[4].ENA
clk_en => DFFNumerator[3].ENA
clk_en => DFFNumerator[2].ENA
clk_en => DFFNumerator[1].ENA
clk_en => DFFNumerator[0].ENA
clk_en => DFFQuotient[23].ENA
clk_en => DFFQuotient[22].ENA
clk_en => DFFQuotient[21].ENA
clk_en => DFFQuotient[20].ENA
clk_en => DFFQuotient[19].ENA
clk_en => DFFQuotient[18].ENA
clk_en => DFFQuotient[17].ENA
clk_en => DFFQuotient[16].ENA
clk_en => DFFQuotient[15].ENA
clk_en => DFFQuotient[14].ENA
clk_en => DFFQuotient[13].ENA
clk_en => DFFQuotient[12].ENA
clk_en => DFFQuotient[11].ENA
clk_en => DFFQuotient[10].ENA
clk_en => DFFQuotient[9].ENA
clk_en => DFFQuotient[8].ENA
clk_en => DFFQuotient[7].ENA
clk_en => DFFQuotient[6].ENA
clk_en => DFFQuotient[5].ENA
clk_en => DFFQuotient[4].ENA
clk_en => DFFQuotient[3].ENA
clk_en => DFFQuotient[2].ENA
clk_en => DFFQuotient[1].ENA
clk_en => DFFQuotient[0].ENA
clk_en => DFFStage[8].ENA
clk_en => DFFStage[7].ENA
clk_en => DFFStage[6].ENA
clk_en => DFFStage[5].ENA
clk_en => DFFStage[4].ENA
clk_en => DFFStage[3].ENA
clk_en => DFFStage[2].ENA
clk_en => DFFStage[1].ENA
clk_en => DFFStage[0].ENA
clock => DFFDenominator[7].CLK
clock => DFFDenominator[6].CLK
clock => DFFDenominator[5].CLK
clock => DFFDenominator[4].CLK
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[23].CLK
clock => DFFNumerator[22].CLK
clock => DFFNumerator[21].CLK
clock => DFFNumerator[20].CLK
clock => DFFNumerator[19].CLK
clock => DFFNumerator[18].CLK
clock => DFFNumerator[17].CLK
clock => DFFNumerator[16].CLK
clock => DFFNumerator[15].CLK
clock => DFFNumerator[14].CLK
clock => DFFNumerator[13].CLK
clock => DFFNumerator[12].CLK
clock => DFFNumerator[11].CLK
clock => DFFNumerator[10].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[23].CLK
clock => DFFQuotient[22].CLK
clock => DFFQuotient[21].CLK
clock => DFFQuotient[20].CLK
clock => DFFQuotient[19].CLK
clock => DFFQuotient[18].CLK
clock => DFFQuotient[17].CLK
clock => DFFQuotient[16].CLK
clock => DFFQuotient[15].CLK
clock => DFFQuotient[14].CLK
clock => DFFQuotient[13].CLK
clock => DFFQuotient[12].CLK
clock => DFFQuotient[11].CLK
clock => DFFQuotient[10].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[8].CLK
clock => DFFStage[7].CLK
clock => DFFStage[6].CLK
clock => DFFStage[5].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_unc:add_sub_0.datab[0]
denominator[0] => add_sub_vnc:add_sub_1.datab[0]
denominator[0] => op_11.IN8
denominator[0] => op_16.IN10
denominator[0] => op_17.IN12
denominator[0] => op_18.IN14
denominator[0] => op_19.IN16
denominator[0] => op_20.IN18
denominator[0] => op_21.IN20
denominator[0] => op_22.IN20
denominator[0] => op_1.IN20
denominator[0] => op_2.IN20
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_vnc:add_sub_1.datab[1]
denominator[1] => sel[8].IN1
denominator[1] => sel[16].IN1
denominator[1] => op_11.IN6
denominator[1] => sel[24].IN1
denominator[1] => op_16.IN8
denominator[1] => sel[32].IN1
denominator[1] => op_17.IN10
denominator[1] => sel[40].IN1
denominator[1] => op_18.IN12
denominator[1] => sel[48].IN1
denominator[1] => op_19.IN14
denominator[1] => sel[56].IN1
denominator[1] => op_20.IN16
denominator[1] => sel[64].IN1
denominator[1] => op_21.IN18
denominator[1] => sel[72].IN1
denominator[1] => op_22.IN18
denominator[1] => sel[80].IN1
denominator[1] => op_1.IN18
denominator[1] => sel[88].IN1
denominator[1] => op_2.IN18
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[9].IN1
denominator[2] => sel[17].IN1
denominator[2] => op_11.IN4
denominator[2] => sel[25].IN1
denominator[2] => op_16.IN6
denominator[2] => sel[33].IN1
denominator[2] => op_17.IN8
denominator[2] => sel[41].IN1
denominator[2] => op_18.IN10
denominator[2] => sel[49].IN1
denominator[2] => op_19.IN12
denominator[2] => sel[57].IN1
denominator[2] => op_20.IN14
denominator[2] => sel[65].IN1
denominator[2] => op_21.IN16
denominator[2] => sel[73].IN1
denominator[2] => op_22.IN16
denominator[2] => sel[81].IN1
denominator[2] => op_1.IN16
denominator[2] => sel[89].IN1
denominator[2] => op_2.IN16
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[10].IN1
denominator[3] => sel[18].IN1
denominator[3] => sel[26].IN1
denominator[3] => op_16.IN4
denominator[3] => sel[34].IN1
denominator[3] => op_17.IN6
denominator[3] => sel[42].IN1
denominator[3] => op_18.IN8
denominator[3] => sel[50].IN1
denominator[3] => op_19.IN10
denominator[3] => sel[58].IN1
denominator[3] => op_20.IN12
denominator[3] => sel[66].IN1
denominator[3] => op_21.IN14
denominator[3] => sel[74].IN1
denominator[3] => op_22.IN14
denominator[3] => sel[82].IN1
denominator[3] => op_1.IN14
denominator[3] => sel[90].IN1
denominator[3] => op_2.IN14
denominator[4] => DFFDenominator[4].DATAIN
denominator[4] => sel[3].IN1
denominator[4] => sel[11].IN1
denominator[4] => sel[19].IN1
denominator[4] => sel[27].IN1
denominator[4] => sel[35].IN1
denominator[4] => op_17.IN4
denominator[4] => sel[43].IN1
denominator[4] => op_18.IN6
denominator[4] => sel[51].IN1
denominator[4] => op_19.IN8
denominator[4] => sel[59].IN1
denominator[4] => op_20.IN10
denominator[4] => sel[67].IN1
denominator[4] => op_21.IN12
denominator[4] => sel[75].IN1
denominator[4] => op_22.IN12
denominator[4] => sel[83].IN1
denominator[4] => op_1.IN12
denominator[4] => sel[91].IN1
denominator[4] => op_2.IN12
denominator[5] => DFFDenominator[5].DATAIN
denominator[5] => sel[4].IN1
denominator[5] => sel[12].IN1
denominator[5] => sel[20].IN1
denominator[5] => sel[28].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[44].IN1
denominator[5] => op_18.IN4
denominator[5] => sel[52].IN1
denominator[5] => op_19.IN6
denominator[5] => sel[60].IN1
denominator[5] => op_20.IN8
denominator[5] => sel[68].IN1
denominator[5] => op_21.IN10
denominator[5] => sel[76].IN1
denominator[5] => op_22.IN10
denominator[5] => sel[84].IN1
denominator[5] => op_1.IN10
denominator[5] => sel[92].IN1
denominator[5] => op_2.IN10
denominator[6] => DFFDenominator[6].DATAIN
denominator[6] => sel[5].IN1
denominator[6] => sel[13].IN1
denominator[6] => sel[21].IN1
denominator[6] => sel[29].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[45].IN1
denominator[6] => sel[53].IN1
denominator[6] => op_19.IN4
denominator[6] => sel[61].IN1
denominator[6] => op_20.IN6
denominator[6] => sel[69].IN1
denominator[6] => op_21.IN8
denominator[6] => sel[77].IN1
denominator[6] => op_22.IN8
denominator[6] => sel[85].IN1
denominator[6] => op_1.IN8
denominator[6] => sel[93].IN1
denominator[6] => op_2.IN8
denominator[7] => DFFDenominator[7].DATAIN
denominator[7] => sel[6].IN1
denominator[7] => sel[14].IN1
denominator[7] => sel[22].IN1
denominator[7] => sel[30].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[46].IN1
denominator[7] => sel[54].IN1
denominator[7] => sel[62].IN1
denominator[7] => op_20.IN4
denominator[7] => sel[70].IN1
denominator[7] => op_21.IN6
denominator[7] => sel[78].IN1
denominator[7] => op_22.IN6
denominator[7] => sel[86].IN1
denominator[7] => op_1.IN6
denominator[7] => sel[94].IN1
denominator[7] => op_2.IN6
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[6] => DFFNumerator[6].DATAIN
numerator[7] => DFFNumerator[7].DATAIN
numerator[8] => DFFNumerator[8].DATAIN
numerator[9] => DFFNumerator[9].DATAIN
numerator[10] => DFFNumerator[10].DATAIN
numerator[11] => DFFNumerator[11].DATAIN
numerator[12] => DFFNumerator[12].DATAIN
numerator[12] => StageOut[99].IN0
numerator[12] => op_2.IN19
numerator[13] => DFFNumerator[13].DATAIN
numerator[13] => StageOut[90].IN0
numerator[13] => op_1.IN19
numerator[14] => DFFNumerator[14].DATAIN
numerator[14] => StageOut[81].IN0
numerator[14] => op_22.IN19
numerator[15] => DFFNumerator[15].DATAIN
numerator[15] => StageOut[72].IN0
numerator[15] => op_21.IN19
numerator[16] => DFFNumerator[16].DATAIN
numerator[16] => StageOut[63].IN0
numerator[16] => op_20.IN17
numerator[17] => DFFNumerator[17].DATAIN
numerator[17] => StageOut[54].IN0
numerator[17] => op_19.IN15
numerator[18] => DFFNumerator[18].DATAIN
numerator[18] => StageOut[45].IN0
numerator[18] => op_18.IN13
numerator[19] => DFFNumerator[19].DATAIN
numerator[19] => StageOut[36].IN0
numerator[19] => op_17.IN11
numerator[20] => DFFNumerator[20].DATAIN
numerator[20] => StageOut[27].IN0
numerator[20] => op_16.IN9
numerator[21] => DFFNumerator[21].DATAIN
numerator[21] => StageOut[18].IN0
numerator[21] => op_11.IN7
numerator[22] => DFFNumerator[22].DATAIN
numerator[22] => add_sub_vnc:add_sub_1.dataa[0]
numerator[22] => StageOut[9].IN0
numerator[23] => DFFNumerator[23].DATAIN
numerator[23] => add_sub_unc:add_sub_0.dataa[0]
numerator[23] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= DFFQuotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= DFFQuotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= DFFQuotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= DFFQuotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= DFFQuotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= DFFQuotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= DFFQuotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= DFFQuotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= DFFQuotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= DFFQuotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= DFFQuotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= DFFQuotient[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[207].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[208].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[209].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[210].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[211].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[212].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[213].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[214].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider|add_sub_unc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider|add_sub_vnc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_or2:inst
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
result <= lpm_or:lpm_or_component.result[0]


|Main|Acuisition_Control_Module:inst|lpm_or2:inst|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
result[0] <= or_node[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_dff8:inst64
aset => aset.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|Main|Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => _.IN0
aset => _.IN0
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|lpm_constant:ac
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_mux0:inst43
clock => clock.IN1
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data1x[0] => sub_wire2[24].IN1
data1x[1] => sub_wire2[25].IN1
data1x[2] => sub_wire2[26].IN1
data1x[3] => sub_wire2[27].IN1
data1x[4] => sub_wire2[28].IN1
data1x[5] => sub_wire2[29].IN1
data1x[6] => sub_wire2[30].IN1
data1x[7] => sub_wire2[31].IN1
data1x[8] => sub_wire2[32].IN1
data1x[9] => sub_wire2[33].IN1
data1x[10] => sub_wire2[34].IN1
data1x[11] => sub_wire2[35].IN1
data1x[12] => sub_wire2[36].IN1
data1x[13] => sub_wire2[37].IN1
data1x[14] => sub_wire2[38].IN1
data1x[15] => sub_wire2[39].IN1
data1x[16] => sub_wire2[40].IN1
data1x[17] => sub_wire2[41].IN1
data1x[18] => sub_wire2[42].IN1
data1x[19] => sub_wire2[43].IN1
data1x[20] => sub_wire2[44].IN1
data1x[21] => sub_wire2[45].IN1
data1x[22] => sub_wire2[46].IN1
data1x[23] => sub_wire2[47].IN1
data2x[0] => sub_wire2[48].IN1
data2x[1] => sub_wire2[49].IN1
data2x[2] => sub_wire2[50].IN1
data2x[3] => sub_wire2[51].IN1
data2x[4] => sub_wire2[52].IN1
data2x[5] => sub_wire2[53].IN1
data2x[6] => sub_wire2[54].IN1
data2x[7] => sub_wire2[55].IN1
data2x[8] => sub_wire2[56].IN1
data2x[9] => sub_wire2[57].IN1
data2x[10] => sub_wire2[58].IN1
data2x[11] => sub_wire2[59].IN1
data2x[12] => sub_wire2[60].IN1
data2x[13] => sub_wire2[61].IN1
data2x[14] => sub_wire2[62].IN1
data2x[15] => sub_wire2[63].IN1
data2x[16] => sub_wire2[64].IN1
data2x[17] => sub_wire2[65].IN1
data2x[18] => sub_wire2[66].IN1
data2x[19] => sub_wire2[67].IN1
data2x[20] => sub_wire2[68].IN1
data2x[21] => sub_wire2[69].IN1
data2x[22] => sub_wire2[70].IN1
data2x[23] => sub_wire2[71].IN1
data3x[0] => sub_wire2[72].IN1
data3x[1] => sub_wire2[73].IN1
data3x[2] => sub_wire2[74].IN1
data3x[3] => sub_wire2[75].IN1
data3x[4] => sub_wire2[76].IN1
data3x[5] => sub_wire2[77].IN1
data3x[6] => sub_wire2[78].IN1
data3x[7] => sub_wire2[79].IN1
data3x[8] => sub_wire2[80].IN1
data3x[9] => sub_wire2[81].IN1
data3x[10] => sub_wire2[82].IN1
data3x[11] => sub_wire2[83].IN1
data3x[12] => sub_wire2[84].IN1
data3x[13] => sub_wire2[85].IN1
data3x[14] => sub_wire2[86].IN1
data3x[15] => sub_wire2[87].IN1
data3x[16] => sub_wire2[88].IN1
data3x[17] => sub_wire2[89].IN1
data3x[18] => sub_wire2[90].IN1
data3x[19] => sub_wire2[91].IN1
data3x[20] => sub_wire2[92].IN1
data3x[21] => sub_wire2[93].IN1
data3x[22] => sub_wire2[94].IN1
data3x[23] => sub_wire2[95].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result
result[10] <= lpm_mux:lpm_mux_component.result
result[11] <= lpm_mux:lpm_mux_component.result
result[12] <= lpm_mux:lpm_mux_component.result
result[13] <= lpm_mux:lpm_mux_component.result
result[14] <= lpm_mux:lpm_mux_component.result
result[15] <= lpm_mux:lpm_mux_component.result
result[16] <= lpm_mux:lpm_mux_component.result
result[17] <= lpm_mux:lpm_mux_component.result
result[18] <= lpm_mux:lpm_mux_component.result
result[19] <= lpm_mux:lpm_mux_component.result
result[20] <= lpm_mux:lpm_mux_component.result
result[21] <= lpm_mux:lpm_mux_component.result
result[22] <= lpm_mux:lpm_mux_component.result
result[23] <= lpm_mux:lpm_mux_component.result


|Main|Acuisition_Control_Module:inst|lpm_mux0:inst43|lpm_mux:lpm_mux_component
data[0][0] => mux_epe:auto_generated.data[0]
data[0][1] => mux_epe:auto_generated.data[1]
data[0][2] => mux_epe:auto_generated.data[2]
data[0][3] => mux_epe:auto_generated.data[3]
data[0][4] => mux_epe:auto_generated.data[4]
data[0][5] => mux_epe:auto_generated.data[5]
data[0][6] => mux_epe:auto_generated.data[6]
data[0][7] => mux_epe:auto_generated.data[7]
data[0][8] => mux_epe:auto_generated.data[8]
data[0][9] => mux_epe:auto_generated.data[9]
data[0][10] => mux_epe:auto_generated.data[10]
data[0][11] => mux_epe:auto_generated.data[11]
data[0][12] => mux_epe:auto_generated.data[12]
data[0][13] => mux_epe:auto_generated.data[13]
data[0][14] => mux_epe:auto_generated.data[14]
data[0][15] => mux_epe:auto_generated.data[15]
data[0][16] => mux_epe:auto_generated.data[16]
data[0][17] => mux_epe:auto_generated.data[17]
data[0][18] => mux_epe:auto_generated.data[18]
data[0][19] => mux_epe:auto_generated.data[19]
data[0][20] => mux_epe:auto_generated.data[20]
data[0][21] => mux_epe:auto_generated.data[21]
data[0][22] => mux_epe:auto_generated.data[22]
data[0][23] => mux_epe:auto_generated.data[23]
data[1][0] => mux_epe:auto_generated.data[24]
data[1][1] => mux_epe:auto_generated.data[25]
data[1][2] => mux_epe:auto_generated.data[26]
data[1][3] => mux_epe:auto_generated.data[27]
data[1][4] => mux_epe:auto_generated.data[28]
data[1][5] => mux_epe:auto_generated.data[29]
data[1][6] => mux_epe:auto_generated.data[30]
data[1][7] => mux_epe:auto_generated.data[31]
data[1][8] => mux_epe:auto_generated.data[32]
data[1][9] => mux_epe:auto_generated.data[33]
data[1][10] => mux_epe:auto_generated.data[34]
data[1][11] => mux_epe:auto_generated.data[35]
data[1][12] => mux_epe:auto_generated.data[36]
data[1][13] => mux_epe:auto_generated.data[37]
data[1][14] => mux_epe:auto_generated.data[38]
data[1][15] => mux_epe:auto_generated.data[39]
data[1][16] => mux_epe:auto_generated.data[40]
data[1][17] => mux_epe:auto_generated.data[41]
data[1][18] => mux_epe:auto_generated.data[42]
data[1][19] => mux_epe:auto_generated.data[43]
data[1][20] => mux_epe:auto_generated.data[44]
data[1][21] => mux_epe:auto_generated.data[45]
data[1][22] => mux_epe:auto_generated.data[46]
data[1][23] => mux_epe:auto_generated.data[47]
data[2][0] => mux_epe:auto_generated.data[48]
data[2][1] => mux_epe:auto_generated.data[49]
data[2][2] => mux_epe:auto_generated.data[50]
data[2][3] => mux_epe:auto_generated.data[51]
data[2][4] => mux_epe:auto_generated.data[52]
data[2][5] => mux_epe:auto_generated.data[53]
data[2][6] => mux_epe:auto_generated.data[54]
data[2][7] => mux_epe:auto_generated.data[55]
data[2][8] => mux_epe:auto_generated.data[56]
data[2][9] => mux_epe:auto_generated.data[57]
data[2][10] => mux_epe:auto_generated.data[58]
data[2][11] => mux_epe:auto_generated.data[59]
data[2][12] => mux_epe:auto_generated.data[60]
data[2][13] => mux_epe:auto_generated.data[61]
data[2][14] => mux_epe:auto_generated.data[62]
data[2][15] => mux_epe:auto_generated.data[63]
data[2][16] => mux_epe:auto_generated.data[64]
data[2][17] => mux_epe:auto_generated.data[65]
data[2][18] => mux_epe:auto_generated.data[66]
data[2][19] => mux_epe:auto_generated.data[67]
data[2][20] => mux_epe:auto_generated.data[68]
data[2][21] => mux_epe:auto_generated.data[69]
data[2][22] => mux_epe:auto_generated.data[70]
data[2][23] => mux_epe:auto_generated.data[71]
data[3][0] => mux_epe:auto_generated.data[72]
data[3][1] => mux_epe:auto_generated.data[73]
data[3][2] => mux_epe:auto_generated.data[74]
data[3][3] => mux_epe:auto_generated.data[75]
data[3][4] => mux_epe:auto_generated.data[76]
data[3][5] => mux_epe:auto_generated.data[77]
data[3][6] => mux_epe:auto_generated.data[78]
data[3][7] => mux_epe:auto_generated.data[79]
data[3][8] => mux_epe:auto_generated.data[80]
data[3][9] => mux_epe:auto_generated.data[81]
data[3][10] => mux_epe:auto_generated.data[82]
data[3][11] => mux_epe:auto_generated.data[83]
data[3][12] => mux_epe:auto_generated.data[84]
data[3][13] => mux_epe:auto_generated.data[85]
data[3][14] => mux_epe:auto_generated.data[86]
data[3][15] => mux_epe:auto_generated.data[87]
data[3][16] => mux_epe:auto_generated.data[88]
data[3][17] => mux_epe:auto_generated.data[89]
data[3][18] => mux_epe:auto_generated.data[90]
data[3][19] => mux_epe:auto_generated.data[91]
data[3][20] => mux_epe:auto_generated.data[92]
data[3][21] => mux_epe:auto_generated.data[93]
data[3][22] => mux_epe:auto_generated.data[94]
data[3][23] => mux_epe:auto_generated.data[95]
sel[0] => mux_epe:auto_generated.sel[0]
sel[1] => mux_epe:auto_generated.sel[1]
clock => mux_epe:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_epe:auto_generated.result[0]
result[1] <= mux_epe:auto_generated.result[1]
result[2] <= mux_epe:auto_generated.result[2]
result[3] <= mux_epe:auto_generated.result[3]
result[4] <= mux_epe:auto_generated.result[4]
result[5] <= mux_epe:auto_generated.result[5]
result[6] <= mux_epe:auto_generated.result[6]
result[7] <= mux_epe:auto_generated.result[7]
result[8] <= mux_epe:auto_generated.result[8]
result[9] <= mux_epe:auto_generated.result[9]
result[10] <= mux_epe:auto_generated.result[10]
result[11] <= mux_epe:auto_generated.result[11]
result[12] <= mux_epe:auto_generated.result[12]
result[13] <= mux_epe:auto_generated.result[13]
result[14] <= mux_epe:auto_generated.result[14]
result[15] <= mux_epe:auto_generated.result[15]
result[16] <= mux_epe:auto_generated.result[16]
result[17] <= mux_epe:auto_generated.result[17]
result[18] <= mux_epe:auto_generated.result[18]
result[19] <= mux_epe:auto_generated.result[19]
result[20] <= mux_epe:auto_generated.result[20]
result[21] <= mux_epe:auto_generated.result[21]
result[22] <= mux_epe:auto_generated.result[22]
result[23] <= mux_epe:auto_generated.result[23]


|Main|Acuisition_Control_Module:inst|lpm_mux0:inst43|lpm_mux:lpm_mux_component|mux_epe:auto_generated
clock => external_latency_ffsa[23].CLK
clock => external_latency_ffsa[22].CLK
clock => external_latency_ffsa[21].CLK
clock => external_latency_ffsa[20].CLK
clock => external_latency_ffsa[19].CLK
clock => external_latency_ffsa[18].CLK
clock => external_latency_ffsa[17].CLK
clock => external_latency_ffsa[16].CLK
clock => external_latency_ffsa[15].CLK
clock => external_latency_ffsa[14].CLK
clock => external_latency_ffsa[13].CLK
clock => external_latency_ffsa[12].CLK
clock => external_latency_ffsa[11].CLK
clock => external_latency_ffsa[10].CLK
clock => external_latency_ffsa[9].CLK
clock => external_latency_ffsa[8].CLK
clock => external_latency_ffsa[7].CLK
clock => external_latency_ffsa[6].CLK
clock => external_latency_ffsa[5].CLK
clock => external_latency_ffsa[4].CLK
clock => external_latency_ffsa[3].CLK
clock => external_latency_ffsa[2].CLK
clock => external_latency_ffsa[1].CLK
clock => external_latency_ffsa[0].CLK
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_latency_ffsa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_latency_ffsa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_latency_ffsa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_latency_ffsa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_latency_ffsa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_latency_ffsa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_latency_ffsa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= external_latency_ffsa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= external_latency_ffsa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= external_latency_ffsa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= external_latency_ffsa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= external_latency_ffsa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= external_latency_ffsa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= external_latency_ffsa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= external_latency_ffsa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= external_latency_ffsa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= external_latency_ffsa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= external_latency_ffsa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= external_latency_ffsa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= external_latency_ffsa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= external_latency_ffsa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= external_latency_ffsa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= external_latency_ffsa[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17
D_Sum[0] <= lpm_add_sub0:inst9.result[0]
D_Sum[1] <= lpm_add_sub0:inst9.result[1]
D_Sum[2] <= lpm_add_sub0:inst9.result[2]
D_Sum[3] <= lpm_add_sub0:inst9.result[3]
D_Sum[4] <= lpm_add_sub0:inst9.result[4]
D_Sum[5] <= lpm_add_sub0:inst9.result[5]
D_Sum[6] <= lpm_add_sub0:inst9.result[6]
D_Sum[7] <= lpm_add_sub0:inst9.result[7]
D_Sum[8] <= lpm_add_sub0:inst9.result[8]
D_Sum[9] <= lpm_add_sub0:inst9.result[9]
D_Sum[10] <= lpm_add_sub0:inst9.result[10]
D_Sum[11] <= lpm_add_sub0:inst9.result[11]
D_Sum[12] <= lpm_add_sub0:inst9.result[12]
D_Sum[13] <= lpm_add_sub0:inst9.result[13]
D_Sum[14] <= lpm_add_sub0:inst9.result[14]
D_Sum[15] <= lpm_add_sub0:inst9.result[15]
D_Sum[16] <= lpm_add_sub0:inst9.result[16]
D_Sum[17] <= lpm_add_sub0:inst9.result[17]
D_Sum[18] <= lpm_add_sub0:inst9.result[18]
D_Sum[19] <= lpm_add_sub0:inst9.result[19]
D_Sum[20] <= lpm_add_sub0:inst9.result[20]
D_Sum[21] <= lpm_add_sub0:inst9.result[21]
D_Sum[22] <= lpm_add_sub0:inst9.result[22]
D_Sum[23] <= lpm_add_sub0:inst9.result[23]
Clk_100 => lpm_add_sub0:inst9.clock
Clk_100 => lpm_dff27:inst6.clock
Clk_100 => lpm_counter26:inst2.clock
Clk_100 => lpm_add_sub0:inst7.clock
Clk_100 => lpm_add_sub1:inst1.clock
Clk_100 => lpm_add_sub0:inst.clock
D_Clk_Enbl => lpm_add_sub0:inst9.clken
D_Clk_Enbl => inst4.IN0
Sum_Clear => lpm_add_sub0:inst9.aclr
Sum_Clear => lpm_add_sub0:inst7.aclr
Sum_Clear => lpm_add_sub0:inst.aclr
Z[0] => lpm_add_sub0:inst9.datab[16]
Z[0] => lpm_add_sub0:inst7.datab[16]
Z[1] => lpm_add_sub0:inst9.datab[17]
Z[1] => lpm_add_sub0:inst7.datab[17]
Z[1] => lpm_add_sub0:inst.datab[17]
Z[2] => lpm_add_sub0:inst9.datab[18]
Z[2] => lpm_add_sub0:inst7.datab[18]
Z[2] => lpm_add_sub0:inst.datab[18]
Z[3] => lpm_add_sub0:inst9.datab[19]
Z[3] => lpm_add_sub0:inst7.datab[19]
Z[3] => lpm_add_sub0:inst.datab[19]
Z[4] => lpm_add_sub0:inst9.datab[20]
Z[4] => lpm_add_sub0:inst7.datab[20]
Z[4] => lpm_add_sub0:inst.datab[20]
Z[5] => lpm_add_sub0:inst9.datab[21]
Z[5] => lpm_add_sub0:inst7.datab[21]
Z[5] => lpm_add_sub0:inst.datab[21]
Z[6] => lpm_add_sub0:inst9.datab[22]
Z[6] => lpm_add_sub0:inst7.datab[22]
Z[6] => lpm_add_sub0:inst.datab[22]
Z[7] => lpm_add_sub0:inst9.datab[23]
Z[7] => lpm_add_sub0:inst7.datab[23]
Z[7] => lpm_add_sub0:inst.datab[23]
ADC_Dat[0] => lpm_add_sub0:inst9.datab[0]
ADC_Dat[0] => lpm_and1:inst3.data[0][0]
ADC_Dat[0] => lpm_add_sub0:inst7.datab[0]
ADC_Dat[0] => lpm_add_sub3:inst5.dataa[0]
ADC_Dat[1] => lpm_add_sub0:inst9.datab[1]
ADC_Dat[1] => lpm_and1:inst3.data[1][0]
ADC_Dat[1] => lpm_add_sub0:inst7.datab[1]
ADC_Dat[1] => lpm_add_sub3:inst5.dataa[1]
ADC_Dat[2] => lpm_add_sub0:inst9.datab[2]
ADC_Dat[2] => lpm_and1:inst3.data[2][0]
ADC_Dat[2] => lpm_add_sub0:inst7.datab[2]
ADC_Dat[2] => lpm_add_sub3:inst5.dataa[2]
ADC_Dat[3] => lpm_add_sub0:inst9.datab[3]
ADC_Dat[3] => lpm_and1:inst3.data[3][0]
ADC_Dat[3] => lpm_add_sub0:inst7.datab[3]
ADC_Dat[3] => lpm_add_sub3:inst5.dataa[3]
ADC_Dat[4] => lpm_add_sub0:inst9.datab[4]
ADC_Dat[4] => lpm_and1:inst3.data[4][0]
ADC_Dat[4] => lpm_add_sub0:inst7.datab[4]
ADC_Dat[4] => lpm_add_sub3:inst5.dataa[4]
ADC_Dat[5] => lpm_add_sub0:inst9.datab[5]
ADC_Dat[5] => lpm_and1:inst3.data[5][0]
ADC_Dat[5] => lpm_add_sub0:inst7.datab[5]
ADC_Dat[5] => lpm_add_sub3:inst5.dataa[5]
ADC_Dat[6] => lpm_add_sub0:inst9.datab[6]
ADC_Dat[6] => lpm_and1:inst3.data[6][0]
ADC_Dat[6] => lpm_add_sub0:inst7.datab[6]
ADC_Dat[6] => lpm_add_sub3:inst5.dataa[6]
ADC_Dat[7] => lpm_add_sub0:inst9.datab[7]
ADC_Dat[7] => lpm_and1:inst3.data[7][0]
ADC_Dat[7] => lpm_add_sub0:inst7.datab[7]
ADC_Dat[7] => lpm_add_sub3:inst5.dataa[7]
ADC_Dat[8] => lpm_add_sub0:inst9.datab[8]
ADC_Dat[8] => lpm_and1:inst3.data[8][0]
ADC_Dat[8] => lpm_add_sub0:inst7.datab[8]
ADC_Dat[8] => lpm_add_sub3:inst5.dataa[8]
ADC_Dat[9] => lpm_add_sub0:inst9.datab[9]
ADC_Dat[9] => lpm_and1:inst3.data[9][0]
ADC_Dat[9] => lpm_add_sub0:inst7.datab[9]
ADC_Dat[9] => lpm_add_sub3:inst5.dataa[9]
ADC_Dat[10] => lpm_add_sub0:inst9.datab[10]
ADC_Dat[10] => lpm_and1:inst3.data[10][0]
ADC_Dat[10] => lpm_add_sub0:inst7.datab[10]
ADC_Dat[10] => lpm_add_sub3:inst5.dataa[10]
ADC_Dat[11] => lpm_add_sub0:inst9.datab[11]
ADC_Dat[11] => lpm_and1:inst3.data[11][0]
ADC_Dat[11] => lpm_add_sub0:inst7.datab[11]
ADC_Dat[11] => lpm_add_sub3:inst5.dataa[11]
ADC_Dat[12] => lpm_add_sub0:inst9.datab[12]
ADC_Dat[12] => lpm_and1:inst3.data[12][0]
ADC_Dat[12] => lpm_add_sub0:inst7.datab[12]
ADC_Dat[12] => lpm_add_sub3:inst5.dataa[12]
ADC_Dat[13] => lpm_add_sub0:inst9.datab[13]
ADC_Dat[13] => lpm_and1:inst3.data[13][0]
ADC_Dat[13] => lpm_add_sub0:inst7.datab[13]
ADC_Dat[13] => lpm_add_sub3:inst5.dataa[13]
ADC_Dat[14] => lpm_add_sub0:inst9.datab[14]
ADC_Dat[14] => lpm_and1:inst3.data[14][0]
ADC_Dat[14] => lpm_add_sub0:inst7.datab[14]
ADC_Dat[14] => lpm_add_sub3:inst5.dataa[14]
ADC_Dat[15] => lpm_add_sub0:inst9.datab[15]
ADC_Dat[15] => lpm_and1:inst3.data[15][0]
ADC_Dat[15] => lpm_add_sub0:inst7.datab[15]
ADC_Dat[15] => lpm_add_sub3:inst5.dataa[15]
Dat_Awrg[0] <= lpm_dff27:inst6.q[0]
Dat_Awrg[1] <= lpm_dff27:inst6.q[1]
Dat_Awrg[2] <= lpm_dff27:inst6.q[2]
Dat_Awrg[3] <= lpm_dff27:inst6.q[3]
Dat_Awrg[4] <= lpm_dff27:inst6.q[4]
Dat_Awrg[5] <= lpm_dff27:inst6.q[5]
Dat_Awrg[6] <= lpm_dff27:inst6.q[6]
Dat_Awrg[7] <= lpm_dff27:inst6.q[7]
Dat_Awrg[8] <= lpm_dff27:inst6.q[8]
Dat_Awrg[9] <= lpm_dff27:inst6.q[9]
Dat_Awrg[10] <= lpm_dff27:inst6.q[10]
Dat_Awrg[11] <= lpm_dff27:inst6.q[11]
Dat_Awrg[12] <= lpm_dff27:inst6.q[12]
Dat_Awrg[13] <= lpm_dff27:inst6.q[13]
Dat_Awrg[14] <= lpm_dff27:inst6.q[14]
Dat_Awrg[15] <= lpm_dff27:inst6.q[15]
Dat_Awrg[16] <= lpm_dff27:inst6.q[16]
Dat_Awrg[17] <= lpm_dff27:inst6.q[17]
Dat_Awrg[18] <= lpm_dff27:inst6.q[18]
Dat_Awrg[19] <= lpm_dff27:inst6.q[19]
Dat_Awrg[20] <= lpm_dff27:inst6.q[20]
Dat_Awrg[21] <= lpm_dff27:inst6.q[21]
Dat_Awrg[22] <= lpm_dff27:inst6.q[22]
Dat_Awrg[23] <= lpm_dff27:inst6.q[23]
Subs_Enbl => lpm_dff27:inst6.enable
Subs_Enbl => lpm_add_sub1:inst1.clken
Over[0] <= lpm_counter26:inst2.q[0]
Over[1] <= lpm_counter26:inst2.q[1]
Over[2] <= lpm_counter26:inst2.q[2]
Over[3] <= lpm_counter26:inst2.q[3]
Over[4] <= lpm_counter26:inst2.q[4]
Over[5] <= lpm_counter26:inst2.q[5]
Over[6] <= lpm_counter26:inst2.q[6]
Over[7] <= lpm_counter26:inst2.q[7]
Z_Clk_Enbl => lpm_counter26:inst2.sclr
Z_Clk_Enbl => lpm_add_sub0:inst7.clken
Z_Clk_Enbl => lpm_add_sub0:inst.clken
Ref_Awrg[0] <= lpm_add_sub0:inst7.result[0]
Ref_Awrg[1] <= lpm_add_sub0:inst7.result[1]
Ref_Awrg[2] <= lpm_add_sub0:inst7.result[2]
Ref_Awrg[3] <= lpm_add_sub0:inst7.result[3]
Ref_Awrg[4] <= lpm_add_sub0:inst7.result[4]
Ref_Awrg[5] <= lpm_add_sub0:inst7.result[5]
Ref_Awrg[6] <= lpm_add_sub0:inst7.result[6]
Ref_Awrg[7] <= lpm_add_sub0:inst7.result[7]
Ref_Awrg[8] <= lpm_add_sub0:inst7.result[8]
Ref_Awrg[9] <= lpm_add_sub0:inst7.result[9]
Ref_Awrg[10] <= lpm_add_sub0:inst7.result[10]
Ref_Awrg[11] <= lpm_add_sub0:inst7.result[11]
Ref_Awrg[12] <= lpm_add_sub0:inst7.result[12]
Ref_Awrg[13] <= lpm_add_sub0:inst7.result[13]
Ref_Awrg[14] <= lpm_add_sub0:inst7.result[14]
Ref_Awrg[15] <= lpm_add_sub0:inst7.result[15]
Ref_Awrg[16] <= lpm_add_sub0:inst7.result[16]
Ref_Awrg[17] <= lpm_add_sub0:inst7.result[17]
Ref_Awrg[18] <= lpm_add_sub0:inst7.result[18]
Ref_Awrg[19] <= lpm_add_sub0:inst7.result[19]
Ref_Awrg[20] <= lpm_add_sub0:inst7.result[20]
Ref_Awrg[21] <= lpm_add_sub0:inst7.result[21]
Ref_Awrg[22] <= lpm_add_sub0:inst7.result[22]
Ref_Awrg[23] <= lpm_add_sub0:inst7.result[23]
Result[0] <= lpm_add_sub1:inst1.result[0]
Result[1] <= lpm_add_sub1:inst1.result[1]
Result[2] <= lpm_add_sub1:inst1.result[2]
Result[3] <= lpm_add_sub1:inst1.result[3]
Result[4] <= lpm_add_sub1:inst1.result[4]
Result[5] <= lpm_add_sub1:inst1.result[5]
Result[6] <= lpm_add_sub1:inst1.result[6]
Result[7] <= lpm_add_sub1:inst1.result[7]
Result[8] <= lpm_add_sub1:inst1.result[8]
Result[9] <= lpm_add_sub1:inst1.result[9]
Result[10] <= lpm_add_sub1:inst1.result[10]
Result[11] <= lpm_add_sub1:inst1.result[11]
Result[12] <= lpm_add_sub1:inst1.result[12]
Result[13] <= lpm_add_sub1:inst1.result[13]
Result[14] <= lpm_add_sub1:inst1.result[14]
Result[15] <= lpm_add_sub1:inst1.result[15]
Result[16] <= lpm_add_sub1:inst1.result[16]
Result[17] <= lpm_add_sub1:inst1.result[17]
Result[18] <= lpm_add_sub1:inst1.result[18]
Result[19] <= lpm_add_sub1:inst1.result[19]
Result[20] <= lpm_add_sub1:inst1.result[20]
Result[21] <= lpm_add_sub1:inst1.result[21]
Result[22] <= lpm_add_sub1:inst1.result[22]
Result[23] <= lpm_add_sub1:inst1.result[23]
Z_Sum[0] <= lpm_add_sub0:inst.result[0]
Z_Sum[1] <= lpm_add_sub0:inst.result[1]
Z_Sum[2] <= lpm_add_sub0:inst.result[2]
Z_Sum[3] <= lpm_add_sub0:inst.result[3]
Z_Sum[4] <= lpm_add_sub0:inst.result[4]
Z_Sum[5] <= lpm_add_sub0:inst.result[5]
Z_Sum[6] <= lpm_add_sub0:inst.result[6]
Z_Sum[7] <= lpm_add_sub0:inst.result[7]
Z_Sum[8] <= lpm_add_sub0:inst.result[8]
Z_Sum[9] <= lpm_add_sub0:inst.result[9]
Z_Sum[10] <= lpm_add_sub0:inst.result[10]
Z_Sum[11] <= lpm_add_sub0:inst.result[11]
Z_Sum[12] <= lpm_add_sub0:inst.result[12]
Z_Sum[13] <= lpm_add_sub0:inst.result[13]
Z_Sum[14] <= lpm_add_sub0:inst.result[14]
Z_Sum[15] <= lpm_add_sub0:inst.result[15]
Z_Sum[16] <= lpm_add_sub0:inst.result[16]
Z_Sum[17] <= lpm_add_sub0:inst.result[17]
Z_Sum[18] <= lpm_add_sub0:inst.result[18]
Z_Sum[19] <= lpm_add_sub0:inst.result[19]
Z_Sum[20] <= lpm_add_sub0:inst.result[20]
Z_Sum[21] <= lpm_add_sub0:inst.result[21]
Z_Sum[22] <= lpm_add_sub0:inst.result[22]
Z_Sum[23] <= lpm_add_sub0:inst.result[23]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst9
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
aclr => pipeline_dffe[23].IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_dff27:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_dff27:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_counter26:inst2
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_counter26:inst2|lpm_counter:lpm_counter_component
clock => cntr_gri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_gri:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_gri:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_gri:auto_generated.q[0]
q[1] <= cntr_gri:auto_generated.q[1]
q[2] <= cntr_gri:auto_generated.q[2]
q[3] <= cntr_gri:auto_generated.q[3]
q[4] <= cntr_gri:auto_generated.q[4]
q[5] <= cntr_gri:auto_generated.q[5]
q[6] <= cntr_gri:auto_generated.q[6]
q[7] <= cntr_gri:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_counter26:inst2|lpm_counter:lpm_counter_component|cntr_gri:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_and1:inst3
data[0][0] => lpm_and:lpm_and_component.data[0][0]
data[1][0] => lpm_and:lpm_and_component.data[1][0]
data[2][0] => lpm_and:lpm_and_component.data[2][0]
data[3][0] => lpm_and:lpm_and_component.data[3][0]
data[4][0] => lpm_and:lpm_and_component.data[4][0]
data[5][0] => lpm_and:lpm_and_component.data[5][0]
data[6][0] => lpm_and:lpm_and_component.data[6][0]
data[7][0] => lpm_and:lpm_and_component.data[7][0]
data[8][0] => lpm_and:lpm_and_component.data[8][0]
data[9][0] => lpm_and:lpm_and_component.data[9][0]
data[10][0] => lpm_and:lpm_and_component.data[10][0]
data[11][0] => lpm_and:lpm_and_component.data[11][0]
data[12][0] => lpm_and:lpm_and_component.data[12][0]
data[13][0] => lpm_and:lpm_and_component.data[13][0]
data[14][0] => lpm_and:lpm_and_component.data[14][0]
data[15][0] => lpm_and:lpm_and_component.data[15][0]
result <= lpm_and:lpm_and_component.result[0]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_and1:inst3|lpm_and:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
data[7][0] => and_node[0][7].IN0
data[8][0] => and_node[0][8].IN0
data[9][0] => and_node[0][9].IN0
data[10][0] => and_node[0][10].IN0
data[11][0] => and_node[0][11].IN0
data[12][0] => and_node[0][12].IN0
data[13][0] => and_node[0][13].IN0
data[14][0] => and_node[0][14].IN0
data[15][0] => and_node[0][15].IN0
result[0] <= and_node[0][15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst7
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
aclr => pipeline_dffe[23].IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub1:inst1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_99k:auto_generated.dataa[0]
dataa[1] => add_sub_99k:auto_generated.dataa[1]
dataa[2] => add_sub_99k:auto_generated.dataa[2]
dataa[3] => add_sub_99k:auto_generated.dataa[3]
dataa[4] => add_sub_99k:auto_generated.dataa[4]
dataa[5] => add_sub_99k:auto_generated.dataa[5]
dataa[6] => add_sub_99k:auto_generated.dataa[6]
dataa[7] => add_sub_99k:auto_generated.dataa[7]
dataa[8] => add_sub_99k:auto_generated.dataa[8]
dataa[9] => add_sub_99k:auto_generated.dataa[9]
dataa[10] => add_sub_99k:auto_generated.dataa[10]
dataa[11] => add_sub_99k:auto_generated.dataa[11]
dataa[12] => add_sub_99k:auto_generated.dataa[12]
dataa[13] => add_sub_99k:auto_generated.dataa[13]
dataa[14] => add_sub_99k:auto_generated.dataa[14]
dataa[15] => add_sub_99k:auto_generated.dataa[15]
dataa[16] => add_sub_99k:auto_generated.dataa[16]
dataa[17] => add_sub_99k:auto_generated.dataa[17]
dataa[18] => add_sub_99k:auto_generated.dataa[18]
dataa[19] => add_sub_99k:auto_generated.dataa[19]
dataa[20] => add_sub_99k:auto_generated.dataa[20]
dataa[21] => add_sub_99k:auto_generated.dataa[21]
dataa[22] => add_sub_99k:auto_generated.dataa[22]
dataa[23] => add_sub_99k:auto_generated.dataa[23]
datab[0] => add_sub_99k:auto_generated.datab[0]
datab[1] => add_sub_99k:auto_generated.datab[1]
datab[2] => add_sub_99k:auto_generated.datab[2]
datab[3] => add_sub_99k:auto_generated.datab[3]
datab[4] => add_sub_99k:auto_generated.datab[4]
datab[5] => add_sub_99k:auto_generated.datab[5]
datab[6] => add_sub_99k:auto_generated.datab[6]
datab[7] => add_sub_99k:auto_generated.datab[7]
datab[8] => add_sub_99k:auto_generated.datab[8]
datab[9] => add_sub_99k:auto_generated.datab[9]
datab[10] => add_sub_99k:auto_generated.datab[10]
datab[11] => add_sub_99k:auto_generated.datab[11]
datab[12] => add_sub_99k:auto_generated.datab[12]
datab[13] => add_sub_99k:auto_generated.datab[13]
datab[14] => add_sub_99k:auto_generated.datab[14]
datab[15] => add_sub_99k:auto_generated.datab[15]
datab[16] => add_sub_99k:auto_generated.datab[16]
datab[17] => add_sub_99k:auto_generated.datab[17]
datab[18] => add_sub_99k:auto_generated.datab[18]
datab[19] => add_sub_99k:auto_generated.datab[19]
datab[20] => add_sub_99k:auto_generated.datab[20]
datab[21] => add_sub_99k:auto_generated.datab[21]
datab[22] => add_sub_99k:auto_generated.datab[22]
datab[23] => add_sub_99k:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_99k:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_99k:auto_generated.clken
result[0] <= add_sub_99k:auto_generated.result[0]
result[1] <= add_sub_99k:auto_generated.result[1]
result[2] <= add_sub_99k:auto_generated.result[2]
result[3] <= add_sub_99k:auto_generated.result[3]
result[4] <= add_sub_99k:auto_generated.result[4]
result[5] <= add_sub_99k:auto_generated.result[5]
result[6] <= add_sub_99k:auto_generated.result[6]
result[7] <= add_sub_99k:auto_generated.result[7]
result[8] <= add_sub_99k:auto_generated.result[8]
result[9] <= add_sub_99k:auto_generated.result[9]
result[10] <= add_sub_99k:auto_generated.result[10]
result[11] <= add_sub_99k:auto_generated.result[11]
result[12] <= add_sub_99k:auto_generated.result[12]
result[13] <= add_sub_99k:auto_generated.result[13]
result[14] <= add_sub_99k:auto_generated.result[14]
result[15] <= add_sub_99k:auto_generated.result[15]
result[16] <= add_sub_99k:auto_generated.result[16]
result[17] <= add_sub_99k:auto_generated.result[17]
result[18] <= add_sub_99k:auto_generated.result[18]
result[19] <= add_sub_99k:auto_generated.result[19]
result[20] <= add_sub_99k:auto_generated.result[20]
result[21] <= add_sub_99k:auto_generated.result[21]
result[22] <= add_sub_99k:auto_generated.result[22]
result[23] <= add_sub_99k:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_99k:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN47
dataa[1] => op_1.IN45
dataa[2] => op_1.IN43
dataa[3] => op_1.IN41
dataa[4] => op_1.IN39
dataa[5] => op_1.IN37
dataa[6] => op_1.IN35
dataa[7] => op_1.IN33
dataa[8] => op_1.IN31
dataa[9] => op_1.IN29
dataa[10] => op_1.IN27
dataa[11] => op_1.IN25
dataa[12] => op_1.IN23
dataa[13] => op_1.IN21
dataa[14] => op_1.IN19
dataa[15] => op_1.IN17
dataa[16] => op_1.IN15
dataa[17] => op_1.IN13
dataa[18] => op_1.IN11
dataa[19] => op_1.IN9
dataa[20] => op_1.IN7
dataa[21] => op_1.IN5
dataa[22] => op_1.IN3
dataa[23] => op_1.IN1
datab[0] => op_1.IN48
datab[1] => op_1.IN46
datab[2] => op_1.IN44
datab[3] => op_1.IN42
datab[4] => op_1.IN40
datab[5] => op_1.IN38
datab[6] => op_1.IN36
datab[7] => op_1.IN34
datab[8] => op_1.IN32
datab[9] => op_1.IN30
datab[10] => op_1.IN28
datab[11] => op_1.IN26
datab[12] => op_1.IN24
datab[13] => op_1.IN22
datab[14] => op_1.IN20
datab[15] => op_1.IN18
datab[16] => op_1.IN16
datab[17] => op_1.IN14
datab[18] => op_1.IN12
datab[19] => op_1.IN10
datab[20] => op_1.IN8
datab[21] => op_1.IN6
datab[22] => op_1.IN4
datab[23] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
aclr => pipeline_dffe[23].IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub3:inst5
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
cout <= lpm_add_sub:lpm_add_sub_component.cout
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_jbi:auto_generated.dataa[0]
dataa[1] => add_sub_jbi:auto_generated.dataa[1]
dataa[2] => add_sub_jbi:auto_generated.dataa[2]
dataa[3] => add_sub_jbi:auto_generated.dataa[3]
dataa[4] => add_sub_jbi:auto_generated.dataa[4]
dataa[5] => add_sub_jbi:auto_generated.dataa[5]
dataa[6] => add_sub_jbi:auto_generated.dataa[6]
dataa[7] => add_sub_jbi:auto_generated.dataa[7]
dataa[8] => add_sub_jbi:auto_generated.dataa[8]
dataa[9] => add_sub_jbi:auto_generated.dataa[9]
dataa[10] => add_sub_jbi:auto_generated.dataa[10]
dataa[11] => add_sub_jbi:auto_generated.dataa[11]
dataa[12] => add_sub_jbi:auto_generated.dataa[12]
dataa[13] => add_sub_jbi:auto_generated.dataa[13]
dataa[14] => add_sub_jbi:auto_generated.dataa[14]
dataa[15] => add_sub_jbi:auto_generated.dataa[15]
datab[0] => add_sub_jbi:auto_generated.datab[0]
datab[1] => add_sub_jbi:auto_generated.datab[1]
datab[2] => add_sub_jbi:auto_generated.datab[2]
datab[3] => add_sub_jbi:auto_generated.datab[3]
datab[4] => add_sub_jbi:auto_generated.datab[4]
datab[5] => add_sub_jbi:auto_generated.datab[5]
datab[6] => add_sub_jbi:auto_generated.datab[6]
datab[7] => add_sub_jbi:auto_generated.datab[7]
datab[8] => add_sub_jbi:auto_generated.datab[8]
datab[9] => add_sub_jbi:auto_generated.datab[9]
datab[10] => add_sub_jbi:auto_generated.datab[10]
datab[11] => add_sub_jbi:auto_generated.datab[11]
datab[12] => add_sub_jbi:auto_generated.datab[12]
datab[13] => add_sub_jbi:auto_generated.datab[13]
datab[14] => add_sub_jbi:auto_generated.datab[14]
datab[15] => add_sub_jbi:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_jbi:auto_generated.result[0]
result[1] <= add_sub_jbi:auto_generated.result[1]
result[2] <= add_sub_jbi:auto_generated.result[2]
result[3] <= add_sub_jbi:auto_generated.result[3]
result[4] <= add_sub_jbi:auto_generated.result[4]
result[5] <= add_sub_jbi:auto_generated.result[5]
result[6] <= add_sub_jbi:auto_generated.result[6]
result[7] <= add_sub_jbi:auto_generated.result[7]
result[8] <= add_sub_jbi:auto_generated.result[8]
result[9] <= add_sub_jbi:auto_generated.result[9]
result[10] <= add_sub_jbi:auto_generated.result[10]
result[11] <= add_sub_jbi:auto_generated.result[11]
result[12] <= add_sub_jbi:auto_generated.result[12]
result[13] <= add_sub_jbi:auto_generated.result[13]
result[14] <= add_sub_jbi:auto_generated.result[14]
result[15] <= add_sub_jbi:auto_generated.result[15]
cout <= add_sub_jbi:auto_generated.cout
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst17|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_jbi:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18
D_Sum[0] <= lpm_add_sub0:inst9.result[0]
D_Sum[1] <= lpm_add_sub0:inst9.result[1]
D_Sum[2] <= lpm_add_sub0:inst9.result[2]
D_Sum[3] <= lpm_add_sub0:inst9.result[3]
D_Sum[4] <= lpm_add_sub0:inst9.result[4]
D_Sum[5] <= lpm_add_sub0:inst9.result[5]
D_Sum[6] <= lpm_add_sub0:inst9.result[6]
D_Sum[7] <= lpm_add_sub0:inst9.result[7]
D_Sum[8] <= lpm_add_sub0:inst9.result[8]
D_Sum[9] <= lpm_add_sub0:inst9.result[9]
D_Sum[10] <= lpm_add_sub0:inst9.result[10]
D_Sum[11] <= lpm_add_sub0:inst9.result[11]
D_Sum[12] <= lpm_add_sub0:inst9.result[12]
D_Sum[13] <= lpm_add_sub0:inst9.result[13]
D_Sum[14] <= lpm_add_sub0:inst9.result[14]
D_Sum[15] <= lpm_add_sub0:inst9.result[15]
D_Sum[16] <= lpm_add_sub0:inst9.result[16]
D_Sum[17] <= lpm_add_sub0:inst9.result[17]
D_Sum[18] <= lpm_add_sub0:inst9.result[18]
D_Sum[19] <= lpm_add_sub0:inst9.result[19]
D_Sum[20] <= lpm_add_sub0:inst9.result[20]
D_Sum[21] <= lpm_add_sub0:inst9.result[21]
D_Sum[22] <= lpm_add_sub0:inst9.result[22]
D_Sum[23] <= lpm_add_sub0:inst9.result[23]
Clk_100 => lpm_add_sub0:inst9.clock
Clk_100 => lpm_dff27:inst6.clock
Clk_100 => lpm_counter26:inst2.clock
Clk_100 => lpm_add_sub0:inst7.clock
Clk_100 => lpm_add_sub1:inst1.clock
Clk_100 => lpm_add_sub0:inst.clock
D_Clk_Enbl => lpm_add_sub0:inst9.clken
D_Clk_Enbl => inst4.IN0
Sum_Clear => lpm_add_sub0:inst9.aclr
Sum_Clear => lpm_add_sub0:inst7.aclr
Sum_Clear => lpm_add_sub0:inst.aclr
Z[0] => lpm_add_sub0:inst9.datab[16]
Z[0] => lpm_add_sub0:inst7.datab[16]
Z[1] => lpm_add_sub0:inst9.datab[17]
Z[1] => lpm_add_sub0:inst7.datab[17]
Z[1] => lpm_add_sub0:inst.datab[17]
Z[2] => lpm_add_sub0:inst9.datab[18]
Z[2] => lpm_add_sub0:inst7.datab[18]
Z[2] => lpm_add_sub0:inst.datab[18]
Z[3] => lpm_add_sub0:inst9.datab[19]
Z[3] => lpm_add_sub0:inst7.datab[19]
Z[3] => lpm_add_sub0:inst.datab[19]
Z[4] => lpm_add_sub0:inst9.datab[20]
Z[4] => lpm_add_sub0:inst7.datab[20]
Z[4] => lpm_add_sub0:inst.datab[20]
Z[5] => lpm_add_sub0:inst9.datab[21]
Z[5] => lpm_add_sub0:inst7.datab[21]
Z[5] => lpm_add_sub0:inst.datab[21]
Z[6] => lpm_add_sub0:inst9.datab[22]
Z[6] => lpm_add_sub0:inst7.datab[22]
Z[6] => lpm_add_sub0:inst.datab[22]
Z[7] => lpm_add_sub0:inst9.datab[23]
Z[7] => lpm_add_sub0:inst7.datab[23]
Z[7] => lpm_add_sub0:inst.datab[23]
ADC_Dat[0] => lpm_add_sub0:inst9.datab[0]
ADC_Dat[0] => lpm_and1:inst3.data[0][0]
ADC_Dat[0] => lpm_add_sub0:inst7.datab[0]
ADC_Dat[0] => lpm_add_sub3:inst5.dataa[0]
ADC_Dat[1] => lpm_add_sub0:inst9.datab[1]
ADC_Dat[1] => lpm_and1:inst3.data[1][0]
ADC_Dat[1] => lpm_add_sub0:inst7.datab[1]
ADC_Dat[1] => lpm_add_sub3:inst5.dataa[1]
ADC_Dat[2] => lpm_add_sub0:inst9.datab[2]
ADC_Dat[2] => lpm_and1:inst3.data[2][0]
ADC_Dat[2] => lpm_add_sub0:inst7.datab[2]
ADC_Dat[2] => lpm_add_sub3:inst5.dataa[2]
ADC_Dat[3] => lpm_add_sub0:inst9.datab[3]
ADC_Dat[3] => lpm_and1:inst3.data[3][0]
ADC_Dat[3] => lpm_add_sub0:inst7.datab[3]
ADC_Dat[3] => lpm_add_sub3:inst5.dataa[3]
ADC_Dat[4] => lpm_add_sub0:inst9.datab[4]
ADC_Dat[4] => lpm_and1:inst3.data[4][0]
ADC_Dat[4] => lpm_add_sub0:inst7.datab[4]
ADC_Dat[4] => lpm_add_sub3:inst5.dataa[4]
ADC_Dat[5] => lpm_add_sub0:inst9.datab[5]
ADC_Dat[5] => lpm_and1:inst3.data[5][0]
ADC_Dat[5] => lpm_add_sub0:inst7.datab[5]
ADC_Dat[5] => lpm_add_sub3:inst5.dataa[5]
ADC_Dat[6] => lpm_add_sub0:inst9.datab[6]
ADC_Dat[6] => lpm_and1:inst3.data[6][0]
ADC_Dat[6] => lpm_add_sub0:inst7.datab[6]
ADC_Dat[6] => lpm_add_sub3:inst5.dataa[6]
ADC_Dat[7] => lpm_add_sub0:inst9.datab[7]
ADC_Dat[7] => lpm_and1:inst3.data[7][0]
ADC_Dat[7] => lpm_add_sub0:inst7.datab[7]
ADC_Dat[7] => lpm_add_sub3:inst5.dataa[7]
ADC_Dat[8] => lpm_add_sub0:inst9.datab[8]
ADC_Dat[8] => lpm_and1:inst3.data[8][0]
ADC_Dat[8] => lpm_add_sub0:inst7.datab[8]
ADC_Dat[8] => lpm_add_sub3:inst5.dataa[8]
ADC_Dat[9] => lpm_add_sub0:inst9.datab[9]
ADC_Dat[9] => lpm_and1:inst3.data[9][0]
ADC_Dat[9] => lpm_add_sub0:inst7.datab[9]
ADC_Dat[9] => lpm_add_sub3:inst5.dataa[9]
ADC_Dat[10] => lpm_add_sub0:inst9.datab[10]
ADC_Dat[10] => lpm_and1:inst3.data[10][0]
ADC_Dat[10] => lpm_add_sub0:inst7.datab[10]
ADC_Dat[10] => lpm_add_sub3:inst5.dataa[10]
ADC_Dat[11] => lpm_add_sub0:inst9.datab[11]
ADC_Dat[11] => lpm_and1:inst3.data[11][0]
ADC_Dat[11] => lpm_add_sub0:inst7.datab[11]
ADC_Dat[11] => lpm_add_sub3:inst5.dataa[11]
ADC_Dat[12] => lpm_add_sub0:inst9.datab[12]
ADC_Dat[12] => lpm_and1:inst3.data[12][0]
ADC_Dat[12] => lpm_add_sub0:inst7.datab[12]
ADC_Dat[12] => lpm_add_sub3:inst5.dataa[12]
ADC_Dat[13] => lpm_add_sub0:inst9.datab[13]
ADC_Dat[13] => lpm_and1:inst3.data[13][0]
ADC_Dat[13] => lpm_add_sub0:inst7.datab[13]
ADC_Dat[13] => lpm_add_sub3:inst5.dataa[13]
ADC_Dat[14] => lpm_add_sub0:inst9.datab[14]
ADC_Dat[14] => lpm_and1:inst3.data[14][0]
ADC_Dat[14] => lpm_add_sub0:inst7.datab[14]
ADC_Dat[14] => lpm_add_sub3:inst5.dataa[14]
ADC_Dat[15] => lpm_add_sub0:inst9.datab[15]
ADC_Dat[15] => lpm_and1:inst3.data[15][0]
ADC_Dat[15] => lpm_add_sub0:inst7.datab[15]
ADC_Dat[15] => lpm_add_sub3:inst5.dataa[15]
Dat_Awrg[0] <= lpm_dff27:inst6.q[0]
Dat_Awrg[1] <= lpm_dff27:inst6.q[1]
Dat_Awrg[2] <= lpm_dff27:inst6.q[2]
Dat_Awrg[3] <= lpm_dff27:inst6.q[3]
Dat_Awrg[4] <= lpm_dff27:inst6.q[4]
Dat_Awrg[5] <= lpm_dff27:inst6.q[5]
Dat_Awrg[6] <= lpm_dff27:inst6.q[6]
Dat_Awrg[7] <= lpm_dff27:inst6.q[7]
Dat_Awrg[8] <= lpm_dff27:inst6.q[8]
Dat_Awrg[9] <= lpm_dff27:inst6.q[9]
Dat_Awrg[10] <= lpm_dff27:inst6.q[10]
Dat_Awrg[11] <= lpm_dff27:inst6.q[11]
Dat_Awrg[12] <= lpm_dff27:inst6.q[12]
Dat_Awrg[13] <= lpm_dff27:inst6.q[13]
Dat_Awrg[14] <= lpm_dff27:inst6.q[14]
Dat_Awrg[15] <= lpm_dff27:inst6.q[15]
Dat_Awrg[16] <= lpm_dff27:inst6.q[16]
Dat_Awrg[17] <= lpm_dff27:inst6.q[17]
Dat_Awrg[18] <= lpm_dff27:inst6.q[18]
Dat_Awrg[19] <= lpm_dff27:inst6.q[19]
Dat_Awrg[20] <= lpm_dff27:inst6.q[20]
Dat_Awrg[21] <= lpm_dff27:inst6.q[21]
Dat_Awrg[22] <= lpm_dff27:inst6.q[22]
Dat_Awrg[23] <= lpm_dff27:inst6.q[23]
Subs_Enbl => lpm_dff27:inst6.enable
Subs_Enbl => lpm_add_sub1:inst1.clken
Over[0] <= lpm_counter26:inst2.q[0]
Over[1] <= lpm_counter26:inst2.q[1]
Over[2] <= lpm_counter26:inst2.q[2]
Over[3] <= lpm_counter26:inst2.q[3]
Over[4] <= lpm_counter26:inst2.q[4]
Over[5] <= lpm_counter26:inst2.q[5]
Over[6] <= lpm_counter26:inst2.q[6]
Over[7] <= lpm_counter26:inst2.q[7]
Z_Clk_Enbl => lpm_counter26:inst2.sclr
Z_Clk_Enbl => lpm_add_sub0:inst7.clken
Z_Clk_Enbl => lpm_add_sub0:inst.clken
Ref_Awrg[0] <= lpm_add_sub0:inst7.result[0]
Ref_Awrg[1] <= lpm_add_sub0:inst7.result[1]
Ref_Awrg[2] <= lpm_add_sub0:inst7.result[2]
Ref_Awrg[3] <= lpm_add_sub0:inst7.result[3]
Ref_Awrg[4] <= lpm_add_sub0:inst7.result[4]
Ref_Awrg[5] <= lpm_add_sub0:inst7.result[5]
Ref_Awrg[6] <= lpm_add_sub0:inst7.result[6]
Ref_Awrg[7] <= lpm_add_sub0:inst7.result[7]
Ref_Awrg[8] <= lpm_add_sub0:inst7.result[8]
Ref_Awrg[9] <= lpm_add_sub0:inst7.result[9]
Ref_Awrg[10] <= lpm_add_sub0:inst7.result[10]
Ref_Awrg[11] <= lpm_add_sub0:inst7.result[11]
Ref_Awrg[12] <= lpm_add_sub0:inst7.result[12]
Ref_Awrg[13] <= lpm_add_sub0:inst7.result[13]
Ref_Awrg[14] <= lpm_add_sub0:inst7.result[14]
Ref_Awrg[15] <= lpm_add_sub0:inst7.result[15]
Ref_Awrg[16] <= lpm_add_sub0:inst7.result[16]
Ref_Awrg[17] <= lpm_add_sub0:inst7.result[17]
Ref_Awrg[18] <= lpm_add_sub0:inst7.result[18]
Ref_Awrg[19] <= lpm_add_sub0:inst7.result[19]
Ref_Awrg[20] <= lpm_add_sub0:inst7.result[20]
Ref_Awrg[21] <= lpm_add_sub0:inst7.result[21]
Ref_Awrg[22] <= lpm_add_sub0:inst7.result[22]
Ref_Awrg[23] <= lpm_add_sub0:inst7.result[23]
Result[0] <= lpm_add_sub1:inst1.result[0]
Result[1] <= lpm_add_sub1:inst1.result[1]
Result[2] <= lpm_add_sub1:inst1.result[2]
Result[3] <= lpm_add_sub1:inst1.result[3]
Result[4] <= lpm_add_sub1:inst1.result[4]
Result[5] <= lpm_add_sub1:inst1.result[5]
Result[6] <= lpm_add_sub1:inst1.result[6]
Result[7] <= lpm_add_sub1:inst1.result[7]
Result[8] <= lpm_add_sub1:inst1.result[8]
Result[9] <= lpm_add_sub1:inst1.result[9]
Result[10] <= lpm_add_sub1:inst1.result[10]
Result[11] <= lpm_add_sub1:inst1.result[11]
Result[12] <= lpm_add_sub1:inst1.result[12]
Result[13] <= lpm_add_sub1:inst1.result[13]
Result[14] <= lpm_add_sub1:inst1.result[14]
Result[15] <= lpm_add_sub1:inst1.result[15]
Result[16] <= lpm_add_sub1:inst1.result[16]
Result[17] <= lpm_add_sub1:inst1.result[17]
Result[18] <= lpm_add_sub1:inst1.result[18]
Result[19] <= lpm_add_sub1:inst1.result[19]
Result[20] <= lpm_add_sub1:inst1.result[20]
Result[21] <= lpm_add_sub1:inst1.result[21]
Result[22] <= lpm_add_sub1:inst1.result[22]
Result[23] <= lpm_add_sub1:inst1.result[23]
Z_Sum[0] <= lpm_add_sub0:inst.result[0]
Z_Sum[1] <= lpm_add_sub0:inst.result[1]
Z_Sum[2] <= lpm_add_sub0:inst.result[2]
Z_Sum[3] <= lpm_add_sub0:inst.result[3]
Z_Sum[4] <= lpm_add_sub0:inst.result[4]
Z_Sum[5] <= lpm_add_sub0:inst.result[5]
Z_Sum[6] <= lpm_add_sub0:inst.result[6]
Z_Sum[7] <= lpm_add_sub0:inst.result[7]
Z_Sum[8] <= lpm_add_sub0:inst.result[8]
Z_Sum[9] <= lpm_add_sub0:inst.result[9]
Z_Sum[10] <= lpm_add_sub0:inst.result[10]
Z_Sum[11] <= lpm_add_sub0:inst.result[11]
Z_Sum[12] <= lpm_add_sub0:inst.result[12]
Z_Sum[13] <= lpm_add_sub0:inst.result[13]
Z_Sum[14] <= lpm_add_sub0:inst.result[14]
Z_Sum[15] <= lpm_add_sub0:inst.result[15]
Z_Sum[16] <= lpm_add_sub0:inst.result[16]
Z_Sum[17] <= lpm_add_sub0:inst.result[17]
Z_Sum[18] <= lpm_add_sub0:inst.result[18]
Z_Sum[19] <= lpm_add_sub0:inst.result[19]
Z_Sum[20] <= lpm_add_sub0:inst.result[20]
Z_Sum[21] <= lpm_add_sub0:inst.result[21]
Z_Sum[22] <= lpm_add_sub0:inst.result[22]
Z_Sum[23] <= lpm_add_sub0:inst.result[23]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst9
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
aclr => pipeline_dffe[23].IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_dff27:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_dff27:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_counter26:inst2
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_counter26:inst2|lpm_counter:lpm_counter_component
clock => cntr_gri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_gri:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_gri:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_gri:auto_generated.q[0]
q[1] <= cntr_gri:auto_generated.q[1]
q[2] <= cntr_gri:auto_generated.q[2]
q[3] <= cntr_gri:auto_generated.q[3]
q[4] <= cntr_gri:auto_generated.q[4]
q[5] <= cntr_gri:auto_generated.q[5]
q[6] <= cntr_gri:auto_generated.q[6]
q[7] <= cntr_gri:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_counter26:inst2|lpm_counter:lpm_counter_component|cntr_gri:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_and1:inst3
data[0][0] => lpm_and:lpm_and_component.data[0][0]
data[1][0] => lpm_and:lpm_and_component.data[1][0]
data[2][0] => lpm_and:lpm_and_component.data[2][0]
data[3][0] => lpm_and:lpm_and_component.data[3][0]
data[4][0] => lpm_and:lpm_and_component.data[4][0]
data[5][0] => lpm_and:lpm_and_component.data[5][0]
data[6][0] => lpm_and:lpm_and_component.data[6][0]
data[7][0] => lpm_and:lpm_and_component.data[7][0]
data[8][0] => lpm_and:lpm_and_component.data[8][0]
data[9][0] => lpm_and:lpm_and_component.data[9][0]
data[10][0] => lpm_and:lpm_and_component.data[10][0]
data[11][0] => lpm_and:lpm_and_component.data[11][0]
data[12][0] => lpm_and:lpm_and_component.data[12][0]
data[13][0] => lpm_and:lpm_and_component.data[13][0]
data[14][0] => lpm_and:lpm_and_component.data[14][0]
data[15][0] => lpm_and:lpm_and_component.data[15][0]
result <= lpm_and:lpm_and_component.result[0]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_and1:inst3|lpm_and:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
data[7][0] => and_node[0][7].IN0
data[8][0] => and_node[0][8].IN0
data[9][0] => and_node[0][9].IN0
data[10][0] => and_node[0][10].IN0
data[11][0] => and_node[0][11].IN0
data[12][0] => and_node[0][12].IN0
data[13][0] => and_node[0][13].IN0
data[14][0] => and_node[0][14].IN0
data[15][0] => and_node[0][15].IN0
result[0] <= and_node[0][15].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst7
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
aclr => pipeline_dffe[23].IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub1:inst1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_99k:auto_generated.dataa[0]
dataa[1] => add_sub_99k:auto_generated.dataa[1]
dataa[2] => add_sub_99k:auto_generated.dataa[2]
dataa[3] => add_sub_99k:auto_generated.dataa[3]
dataa[4] => add_sub_99k:auto_generated.dataa[4]
dataa[5] => add_sub_99k:auto_generated.dataa[5]
dataa[6] => add_sub_99k:auto_generated.dataa[6]
dataa[7] => add_sub_99k:auto_generated.dataa[7]
dataa[8] => add_sub_99k:auto_generated.dataa[8]
dataa[9] => add_sub_99k:auto_generated.dataa[9]
dataa[10] => add_sub_99k:auto_generated.dataa[10]
dataa[11] => add_sub_99k:auto_generated.dataa[11]
dataa[12] => add_sub_99k:auto_generated.dataa[12]
dataa[13] => add_sub_99k:auto_generated.dataa[13]
dataa[14] => add_sub_99k:auto_generated.dataa[14]
dataa[15] => add_sub_99k:auto_generated.dataa[15]
dataa[16] => add_sub_99k:auto_generated.dataa[16]
dataa[17] => add_sub_99k:auto_generated.dataa[17]
dataa[18] => add_sub_99k:auto_generated.dataa[18]
dataa[19] => add_sub_99k:auto_generated.dataa[19]
dataa[20] => add_sub_99k:auto_generated.dataa[20]
dataa[21] => add_sub_99k:auto_generated.dataa[21]
dataa[22] => add_sub_99k:auto_generated.dataa[22]
dataa[23] => add_sub_99k:auto_generated.dataa[23]
datab[0] => add_sub_99k:auto_generated.datab[0]
datab[1] => add_sub_99k:auto_generated.datab[1]
datab[2] => add_sub_99k:auto_generated.datab[2]
datab[3] => add_sub_99k:auto_generated.datab[3]
datab[4] => add_sub_99k:auto_generated.datab[4]
datab[5] => add_sub_99k:auto_generated.datab[5]
datab[6] => add_sub_99k:auto_generated.datab[6]
datab[7] => add_sub_99k:auto_generated.datab[7]
datab[8] => add_sub_99k:auto_generated.datab[8]
datab[9] => add_sub_99k:auto_generated.datab[9]
datab[10] => add_sub_99k:auto_generated.datab[10]
datab[11] => add_sub_99k:auto_generated.datab[11]
datab[12] => add_sub_99k:auto_generated.datab[12]
datab[13] => add_sub_99k:auto_generated.datab[13]
datab[14] => add_sub_99k:auto_generated.datab[14]
datab[15] => add_sub_99k:auto_generated.datab[15]
datab[16] => add_sub_99k:auto_generated.datab[16]
datab[17] => add_sub_99k:auto_generated.datab[17]
datab[18] => add_sub_99k:auto_generated.datab[18]
datab[19] => add_sub_99k:auto_generated.datab[19]
datab[20] => add_sub_99k:auto_generated.datab[20]
datab[21] => add_sub_99k:auto_generated.datab[21]
datab[22] => add_sub_99k:auto_generated.datab[22]
datab[23] => add_sub_99k:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_99k:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_99k:auto_generated.clken
result[0] <= add_sub_99k:auto_generated.result[0]
result[1] <= add_sub_99k:auto_generated.result[1]
result[2] <= add_sub_99k:auto_generated.result[2]
result[3] <= add_sub_99k:auto_generated.result[3]
result[4] <= add_sub_99k:auto_generated.result[4]
result[5] <= add_sub_99k:auto_generated.result[5]
result[6] <= add_sub_99k:auto_generated.result[6]
result[7] <= add_sub_99k:auto_generated.result[7]
result[8] <= add_sub_99k:auto_generated.result[8]
result[9] <= add_sub_99k:auto_generated.result[9]
result[10] <= add_sub_99k:auto_generated.result[10]
result[11] <= add_sub_99k:auto_generated.result[11]
result[12] <= add_sub_99k:auto_generated.result[12]
result[13] <= add_sub_99k:auto_generated.result[13]
result[14] <= add_sub_99k:auto_generated.result[14]
result[15] <= add_sub_99k:auto_generated.result[15]
result[16] <= add_sub_99k:auto_generated.result[16]
result[17] <= add_sub_99k:auto_generated.result[17]
result[18] <= add_sub_99k:auto_generated.result[18]
result[19] <= add_sub_99k:auto_generated.result[19]
result[20] <= add_sub_99k:auto_generated.result[20]
result[21] <= add_sub_99k:auto_generated.result[21]
result[22] <= add_sub_99k:auto_generated.result[22]
result[23] <= add_sub_99k:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_99k:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN47
dataa[1] => op_1.IN45
dataa[2] => op_1.IN43
dataa[3] => op_1.IN41
dataa[4] => op_1.IN39
dataa[5] => op_1.IN37
dataa[6] => op_1.IN35
dataa[7] => op_1.IN33
dataa[8] => op_1.IN31
dataa[9] => op_1.IN29
dataa[10] => op_1.IN27
dataa[11] => op_1.IN25
dataa[12] => op_1.IN23
dataa[13] => op_1.IN21
dataa[14] => op_1.IN19
dataa[15] => op_1.IN17
dataa[16] => op_1.IN15
dataa[17] => op_1.IN13
dataa[18] => op_1.IN11
dataa[19] => op_1.IN9
dataa[20] => op_1.IN7
dataa[21] => op_1.IN5
dataa[22] => op_1.IN3
dataa[23] => op_1.IN1
datab[0] => op_1.IN48
datab[1] => op_1.IN46
datab[2] => op_1.IN44
datab[3] => op_1.IN42
datab[4] => op_1.IN40
datab[5] => op_1.IN38
datab[6] => op_1.IN36
datab[7] => op_1.IN34
datab[8] => op_1.IN32
datab[9] => op_1.IN30
datab[10] => op_1.IN28
datab[11] => op_1.IN26
datab[12] => op_1.IN24
datab[13] => op_1.IN22
datab[14] => op_1.IN20
datab[15] => op_1.IN18
datab[16] => op_1.IN16
datab[17] => op_1.IN14
datab[18] => op_1.IN12
datab[19] => op_1.IN10
datab[20] => op_1.IN8
datab[21] => op_1.IN6
datab[22] => op_1.IN4
datab[23] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
aclr => pipeline_dffe[23].IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub3:inst5
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
cout <= lpm_add_sub:lpm_add_sub_component.cout
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_jbi:auto_generated.dataa[0]
dataa[1] => add_sub_jbi:auto_generated.dataa[1]
dataa[2] => add_sub_jbi:auto_generated.dataa[2]
dataa[3] => add_sub_jbi:auto_generated.dataa[3]
dataa[4] => add_sub_jbi:auto_generated.dataa[4]
dataa[5] => add_sub_jbi:auto_generated.dataa[5]
dataa[6] => add_sub_jbi:auto_generated.dataa[6]
dataa[7] => add_sub_jbi:auto_generated.dataa[7]
dataa[8] => add_sub_jbi:auto_generated.dataa[8]
dataa[9] => add_sub_jbi:auto_generated.dataa[9]
dataa[10] => add_sub_jbi:auto_generated.dataa[10]
dataa[11] => add_sub_jbi:auto_generated.dataa[11]
dataa[12] => add_sub_jbi:auto_generated.dataa[12]
dataa[13] => add_sub_jbi:auto_generated.dataa[13]
dataa[14] => add_sub_jbi:auto_generated.dataa[14]
dataa[15] => add_sub_jbi:auto_generated.dataa[15]
datab[0] => add_sub_jbi:auto_generated.datab[0]
datab[1] => add_sub_jbi:auto_generated.datab[1]
datab[2] => add_sub_jbi:auto_generated.datab[2]
datab[3] => add_sub_jbi:auto_generated.datab[3]
datab[4] => add_sub_jbi:auto_generated.datab[4]
datab[5] => add_sub_jbi:auto_generated.datab[5]
datab[6] => add_sub_jbi:auto_generated.datab[6]
datab[7] => add_sub_jbi:auto_generated.datab[7]
datab[8] => add_sub_jbi:auto_generated.datab[8]
datab[9] => add_sub_jbi:auto_generated.datab[9]
datab[10] => add_sub_jbi:auto_generated.datab[10]
datab[11] => add_sub_jbi:auto_generated.datab[11]
datab[12] => add_sub_jbi:auto_generated.datab[12]
datab[13] => add_sub_jbi:auto_generated.datab[13]
datab[14] => add_sub_jbi:auto_generated.datab[14]
datab[15] => add_sub_jbi:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_jbi:auto_generated.result[0]
result[1] <= add_sub_jbi:auto_generated.result[1]
result[2] <= add_sub_jbi:auto_generated.result[2]
result[3] <= add_sub_jbi:auto_generated.result[3]
result[4] <= add_sub_jbi:auto_generated.result[4]
result[5] <= add_sub_jbi:auto_generated.result[5]
result[6] <= add_sub_jbi:auto_generated.result[6]
result[7] <= add_sub_jbi:auto_generated.result[7]
result[8] <= add_sub_jbi:auto_generated.result[8]
result[9] <= add_sub_jbi:auto_generated.result[9]
result[10] <= add_sub_jbi:auto_generated.result[10]
result[11] <= add_sub_jbi:auto_generated.result[11]
result[12] <= add_sub_jbi:auto_generated.result[12]
result[13] <= add_sub_jbi:auto_generated.result[13]
result[14] <= add_sub_jbi:auto_generated.result[14]
result[15] <= add_sub_jbi:auto_generated.result[15]
cout <= add_sub_jbi:auto_generated.cout
overflow <= <GND>


|Main|Acuisition_Control_Module:inst|Filter_DCDS_Module:inst18|lpm_add_sub3:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_jbi:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_counter8:inst45
aclr => aclr.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q


|Main|Acuisition_Control_Module:inst|lpm_counter8:inst45|lpm_counter:lpm_counter_component
clock => cntr_c9j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_c9j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_c9j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c9j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c9j:auto_generated.q[0]
q[1] <= cntr_c9j:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_counter8:inst45|lpm_counter:lpm_counter_component|cntr_c9j:auto_generated
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Main|Acuisition_Control_Module:inst|lpm_or2:inst42
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
result <= lpm_or:lpm_or_component.result[0]


|Main|Acuisition_Control_Module:inst|lpm_or2:inst42|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
result[0] <= or_node[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_mux5:inst35
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|Main|Acuisition_Control_Module:inst|lpm_mux5:inst35|lpm_mux:lpm_mux_component
data[0][0] => mux_8qc:auto_generated.data[0]
data[0][1] => mux_8qc:auto_generated.data[1]
data[0][2] => mux_8qc:auto_generated.data[2]
data[0][3] => mux_8qc:auto_generated.data[3]
data[0][4] => mux_8qc:auto_generated.data[4]
data[0][5] => mux_8qc:auto_generated.data[5]
data[0][6] => mux_8qc:auto_generated.data[6]
data[0][7] => mux_8qc:auto_generated.data[7]
data[1][0] => mux_8qc:auto_generated.data[8]
data[1][1] => mux_8qc:auto_generated.data[9]
data[1][2] => mux_8qc:auto_generated.data[10]
data[1][3] => mux_8qc:auto_generated.data[11]
data[1][4] => mux_8qc:auto_generated.data[12]
data[1][5] => mux_8qc:auto_generated.data[13]
data[1][6] => mux_8qc:auto_generated.data[14]
data[1][7] => mux_8qc:auto_generated.data[15]
data[2][0] => mux_8qc:auto_generated.data[16]
data[2][1] => mux_8qc:auto_generated.data[17]
data[2][2] => mux_8qc:auto_generated.data[18]
data[2][3] => mux_8qc:auto_generated.data[19]
data[2][4] => mux_8qc:auto_generated.data[20]
data[2][5] => mux_8qc:auto_generated.data[21]
data[2][6] => mux_8qc:auto_generated.data[22]
data[2][7] => mux_8qc:auto_generated.data[23]
data[3][0] => mux_8qc:auto_generated.data[24]
data[3][1] => mux_8qc:auto_generated.data[25]
data[3][2] => mux_8qc:auto_generated.data[26]
data[3][3] => mux_8qc:auto_generated.data[27]
data[3][4] => mux_8qc:auto_generated.data[28]
data[3][5] => mux_8qc:auto_generated.data[29]
data[3][6] => mux_8qc:auto_generated.data[30]
data[3][7] => mux_8qc:auto_generated.data[31]
sel[0] => mux_8qc:auto_generated.sel[0]
sel[1] => mux_8qc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8qc:auto_generated.result[0]
result[1] <= mux_8qc:auto_generated.result[1]
result[2] <= mux_8qc:auto_generated.result[2]
result[3] <= mux_8qc:auto_generated.result[3]
result[4] <= mux_8qc:auto_generated.result[4]
result[5] <= mux_8qc:auto_generated.result[5]
result[6] <= mux_8qc:auto_generated.result[6]
result[7] <= mux_8qc:auto_generated.result[7]


|Main|Acuisition_Control_Module:inst|lpm_mux5:inst35|lpm_mux:lpm_mux_component|mux_8qc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|Main|Acuisition_Control_Module:inst|lpm_constant16:inst50
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|Main|Acuisition_Control_Module:inst|lpm_constant16:inst50|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_constant17:inst51
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|Main|Acuisition_Control_Module:inst|lpm_constant17:inst51|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_constant18:inst59
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|Main|Acuisition_Control_Module:inst|lpm_constant18:inst59|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_constant19:inst68
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|Main|Acuisition_Control_Module:inst|lpm_constant19:inst68|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst98
clken => lpm_divide:lpm_divide_component.clken
clock => lpm_divide:lpm_divide_component.clock
denom[0] => lpm_divide:lpm_divide_component.denom[0]
denom[1] => lpm_divide:lpm_divide_component.denom[1]
denom[2] => lpm_divide:lpm_divide_component.denom[2]
denom[3] => lpm_divide:lpm_divide_component.denom[3]
denom[4] => lpm_divide:lpm_divide_component.denom[4]
denom[5] => lpm_divide:lpm_divide_component.denom[5]
denom[6] => lpm_divide:lpm_divide_component.denom[6]
denom[7] => lpm_divide:lpm_divide_component.denom[7]
numer[0] => lpm_divide:lpm_divide_component.numer[0]
numer[1] => lpm_divide:lpm_divide_component.numer[1]
numer[2] => lpm_divide:lpm_divide_component.numer[2]
numer[3] => lpm_divide:lpm_divide_component.numer[3]
numer[4] => lpm_divide:lpm_divide_component.numer[4]
numer[5] => lpm_divide:lpm_divide_component.numer[5]
numer[6] => lpm_divide:lpm_divide_component.numer[6]
numer[7] => lpm_divide:lpm_divide_component.numer[7]
numer[8] => lpm_divide:lpm_divide_component.numer[8]
numer[9] => lpm_divide:lpm_divide_component.numer[9]
numer[10] => lpm_divide:lpm_divide_component.numer[10]
numer[11] => lpm_divide:lpm_divide_component.numer[11]
numer[12] => lpm_divide:lpm_divide_component.numer[12]
numer[13] => lpm_divide:lpm_divide_component.numer[13]
numer[14] => lpm_divide:lpm_divide_component.numer[14]
numer[15] => lpm_divide:lpm_divide_component.numer[15]
numer[16] => lpm_divide:lpm_divide_component.numer[16]
numer[17] => lpm_divide:lpm_divide_component.numer[17]
numer[18] => lpm_divide:lpm_divide_component.numer[18]
numer[19] => lpm_divide:lpm_divide_component.numer[19]
numer[20] => lpm_divide:lpm_divide_component.numer[20]
numer[21] => lpm_divide:lpm_divide_component.numer[21]
numer[22] => lpm_divide:lpm_divide_component.numer[22]
numer[23] => lpm_divide:lpm_divide_component.numer[23]
quotient[0] <= lpm_divide:lpm_divide_component.quotient[0]
quotient[1] <= lpm_divide:lpm_divide_component.quotient[1]
quotient[2] <= lpm_divide:lpm_divide_component.quotient[2]
quotient[3] <= lpm_divide:lpm_divide_component.quotient[3]
quotient[4] <= lpm_divide:lpm_divide_component.quotient[4]
quotient[5] <= lpm_divide:lpm_divide_component.quotient[5]
quotient[6] <= lpm_divide:lpm_divide_component.quotient[6]
quotient[7] <= lpm_divide:lpm_divide_component.quotient[7]
quotient[8] <= lpm_divide:lpm_divide_component.quotient[8]
quotient[9] <= lpm_divide:lpm_divide_component.quotient[9]
quotient[10] <= lpm_divide:lpm_divide_component.quotient[10]
quotient[11] <= lpm_divide:lpm_divide_component.quotient[11]
quotient[12] <= lpm_divide:lpm_divide_component.quotient[12]
quotient[13] <= lpm_divide:lpm_divide_component.quotient[13]
quotient[14] <= lpm_divide:lpm_divide_component.quotient[14]
quotient[15] <= lpm_divide:lpm_divide_component.quotient[15]
quotient[16] <= lpm_divide:lpm_divide_component.quotient[16]
quotient[17] <= lpm_divide:lpm_divide_component.quotient[17]
quotient[18] <= lpm_divide:lpm_divide_component.quotient[18]
quotient[19] <= lpm_divide:lpm_divide_component.quotient[19]
quotient[20] <= lpm_divide:lpm_divide_component.quotient[20]
quotient[21] <= lpm_divide:lpm_divide_component.quotient[21]
quotient[22] <= lpm_divide:lpm_divide_component.quotient[22]
quotient[23] <= lpm_divide:lpm_divide_component.quotient[23]
remain[0] <= lpm_divide:lpm_divide_component.remain[0]
remain[1] <= lpm_divide:lpm_divide_component.remain[1]
remain[2] <= lpm_divide:lpm_divide_component.remain[2]
remain[3] <= lpm_divide:lpm_divide_component.remain[3]
remain[4] <= lpm_divide:lpm_divide_component.remain[4]
remain[5] <= lpm_divide:lpm_divide_component.remain[5]
remain[6] <= lpm_divide:lpm_divide_component.remain[6]
remain[7] <= lpm_divide:lpm_divide_component.remain[7]


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst98|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_cfs:auto_generated.numer[0]
numer[1] => lpm_divide_cfs:auto_generated.numer[1]
numer[2] => lpm_divide_cfs:auto_generated.numer[2]
numer[3] => lpm_divide_cfs:auto_generated.numer[3]
numer[4] => lpm_divide_cfs:auto_generated.numer[4]
numer[5] => lpm_divide_cfs:auto_generated.numer[5]
numer[6] => lpm_divide_cfs:auto_generated.numer[6]
numer[7] => lpm_divide_cfs:auto_generated.numer[7]
numer[8] => lpm_divide_cfs:auto_generated.numer[8]
numer[9] => lpm_divide_cfs:auto_generated.numer[9]
numer[10] => lpm_divide_cfs:auto_generated.numer[10]
numer[11] => lpm_divide_cfs:auto_generated.numer[11]
numer[12] => lpm_divide_cfs:auto_generated.numer[12]
numer[13] => lpm_divide_cfs:auto_generated.numer[13]
numer[14] => lpm_divide_cfs:auto_generated.numer[14]
numer[15] => lpm_divide_cfs:auto_generated.numer[15]
numer[16] => lpm_divide_cfs:auto_generated.numer[16]
numer[17] => lpm_divide_cfs:auto_generated.numer[17]
numer[18] => lpm_divide_cfs:auto_generated.numer[18]
numer[19] => lpm_divide_cfs:auto_generated.numer[19]
numer[20] => lpm_divide_cfs:auto_generated.numer[20]
numer[21] => lpm_divide_cfs:auto_generated.numer[21]
numer[22] => lpm_divide_cfs:auto_generated.numer[22]
numer[23] => lpm_divide_cfs:auto_generated.numer[23]
denom[0] => lpm_divide_cfs:auto_generated.denom[0]
denom[1] => lpm_divide_cfs:auto_generated.denom[1]
denom[2] => lpm_divide_cfs:auto_generated.denom[2]
denom[3] => lpm_divide_cfs:auto_generated.denom[3]
denom[4] => lpm_divide_cfs:auto_generated.denom[4]
denom[5] => lpm_divide_cfs:auto_generated.denom[5]
denom[6] => lpm_divide_cfs:auto_generated.denom[6]
denom[7] => lpm_divide_cfs:auto_generated.denom[7]
clock => lpm_divide_cfs:auto_generated.clock
aclr => ~NO_FANOUT~
clken => lpm_divide_cfs:auto_generated.clken
quotient[0] <= lpm_divide_cfs:auto_generated.quotient[0]
quotient[1] <= lpm_divide_cfs:auto_generated.quotient[1]
quotient[2] <= lpm_divide_cfs:auto_generated.quotient[2]
quotient[3] <= lpm_divide_cfs:auto_generated.quotient[3]
quotient[4] <= lpm_divide_cfs:auto_generated.quotient[4]
quotient[5] <= lpm_divide_cfs:auto_generated.quotient[5]
quotient[6] <= lpm_divide_cfs:auto_generated.quotient[6]
quotient[7] <= lpm_divide_cfs:auto_generated.quotient[7]
quotient[8] <= lpm_divide_cfs:auto_generated.quotient[8]
quotient[9] <= lpm_divide_cfs:auto_generated.quotient[9]
quotient[10] <= lpm_divide_cfs:auto_generated.quotient[10]
quotient[11] <= lpm_divide_cfs:auto_generated.quotient[11]
quotient[12] <= lpm_divide_cfs:auto_generated.quotient[12]
quotient[13] <= lpm_divide_cfs:auto_generated.quotient[13]
quotient[14] <= lpm_divide_cfs:auto_generated.quotient[14]
quotient[15] <= lpm_divide_cfs:auto_generated.quotient[15]
quotient[16] <= lpm_divide_cfs:auto_generated.quotient[16]
quotient[17] <= lpm_divide_cfs:auto_generated.quotient[17]
quotient[18] <= lpm_divide_cfs:auto_generated.quotient[18]
quotient[19] <= lpm_divide_cfs:auto_generated.quotient[19]
quotient[20] <= lpm_divide_cfs:auto_generated.quotient[20]
quotient[21] <= lpm_divide_cfs:auto_generated.quotient[21]
quotient[22] <= lpm_divide_cfs:auto_generated.quotient[22]
quotient[23] <= lpm_divide_cfs:auto_generated.quotient[23]
remain[0] <= lpm_divide_cfs:auto_generated.remain[0]
remain[1] <= lpm_divide_cfs:auto_generated.remain[1]
remain[2] <= lpm_divide_cfs:auto_generated.remain[2]
remain[3] <= lpm_divide_cfs:auto_generated.remain[3]
remain[4] <= lpm_divide_cfs:auto_generated.remain[4]
remain[5] <= lpm_divide_cfs:auto_generated.remain[5]
remain[6] <= lpm_divide_cfs:auto_generated.remain[6]
remain[7] <= lpm_divide_cfs:auto_generated.remain[7]


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst98|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated
clken => sign_div_unsign_joi:divider.clken
clock => sign_div_unsign_joi:divider.clock
denom[0] => sign_div_unsign_joi:divider.denominator[0]
denom[1] => sign_div_unsign_joi:divider.denominator[1]
denom[2] => sign_div_unsign_joi:divider.denominator[2]
denom[3] => sign_div_unsign_joi:divider.denominator[3]
denom[4] => sign_div_unsign_joi:divider.denominator[4]
denom[5] => sign_div_unsign_joi:divider.denominator[5]
denom[6] => sign_div_unsign_joi:divider.denominator[6]
denom[7] => sign_div_unsign_joi:divider.denominator[7]
numer[0] => sign_div_unsign_joi:divider.numerator[0]
numer[1] => sign_div_unsign_joi:divider.numerator[1]
numer[2] => sign_div_unsign_joi:divider.numerator[2]
numer[3] => sign_div_unsign_joi:divider.numerator[3]
numer[4] => sign_div_unsign_joi:divider.numerator[4]
numer[5] => sign_div_unsign_joi:divider.numerator[5]
numer[6] => sign_div_unsign_joi:divider.numerator[6]
numer[7] => sign_div_unsign_joi:divider.numerator[7]
numer[8] => sign_div_unsign_joi:divider.numerator[8]
numer[9] => sign_div_unsign_joi:divider.numerator[9]
numer[10] => sign_div_unsign_joi:divider.numerator[10]
numer[11] => sign_div_unsign_joi:divider.numerator[11]
numer[12] => sign_div_unsign_joi:divider.numerator[12]
numer[13] => sign_div_unsign_joi:divider.numerator[13]
numer[14] => sign_div_unsign_joi:divider.numerator[14]
numer[15] => sign_div_unsign_joi:divider.numerator[15]
numer[16] => sign_div_unsign_joi:divider.numerator[16]
numer[17] => sign_div_unsign_joi:divider.numerator[17]
numer[18] => sign_div_unsign_joi:divider.numerator[18]
numer[19] => sign_div_unsign_joi:divider.numerator[19]
numer[20] => sign_div_unsign_joi:divider.numerator[20]
numer[21] => sign_div_unsign_joi:divider.numerator[21]
numer[22] => sign_div_unsign_joi:divider.numerator[22]
numer[23] => sign_div_unsign_joi:divider.numerator[23]
quotient[0] <= sign_div_unsign_joi:divider.quotient[0]
quotient[1] <= sign_div_unsign_joi:divider.quotient[1]
quotient[2] <= sign_div_unsign_joi:divider.quotient[2]
quotient[3] <= sign_div_unsign_joi:divider.quotient[3]
quotient[4] <= sign_div_unsign_joi:divider.quotient[4]
quotient[5] <= sign_div_unsign_joi:divider.quotient[5]
quotient[6] <= sign_div_unsign_joi:divider.quotient[6]
quotient[7] <= sign_div_unsign_joi:divider.quotient[7]
quotient[8] <= sign_div_unsign_joi:divider.quotient[8]
quotient[9] <= sign_div_unsign_joi:divider.quotient[9]
quotient[10] <= sign_div_unsign_joi:divider.quotient[10]
quotient[11] <= sign_div_unsign_joi:divider.quotient[11]
quotient[12] <= sign_div_unsign_joi:divider.quotient[12]
quotient[13] <= sign_div_unsign_joi:divider.quotient[13]
quotient[14] <= sign_div_unsign_joi:divider.quotient[14]
quotient[15] <= sign_div_unsign_joi:divider.quotient[15]
quotient[16] <= sign_div_unsign_joi:divider.quotient[16]
quotient[17] <= sign_div_unsign_joi:divider.quotient[17]
quotient[18] <= sign_div_unsign_joi:divider.quotient[18]
quotient[19] <= sign_div_unsign_joi:divider.quotient[19]
quotient[20] <= sign_div_unsign_joi:divider.quotient[20]
quotient[21] <= sign_div_unsign_joi:divider.quotient[21]
quotient[22] <= sign_div_unsign_joi:divider.quotient[22]
quotient[23] <= sign_div_unsign_joi:divider.quotient[23]
remain[0] <= sign_div_unsign_joi:divider.remainder[0]
remain[1] <= sign_div_unsign_joi:divider.remainder[1]
remain[2] <= sign_div_unsign_joi:divider.remainder[2]
remain[3] <= sign_div_unsign_joi:divider.remainder[3]
remain[4] <= sign_div_unsign_joi:divider.remainder[4]
remain[5] <= sign_div_unsign_joi:divider.remainder[5]
remain[6] <= sign_div_unsign_joi:divider.remainder[6]
remain[7] <= sign_div_unsign_joi:divider.remainder[7]


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst98|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider
clken => alt_u_div_qbg:divider.clk_en
clock => alt_u_div_qbg:divider.clock
denominator[0] => alt_u_div_qbg:divider.denominator[0]
denominator[1] => alt_u_div_qbg:divider.denominator[1]
denominator[2] => alt_u_div_qbg:divider.denominator[2]
denominator[3] => alt_u_div_qbg:divider.denominator[3]
denominator[4] => alt_u_div_qbg:divider.denominator[4]
denominator[5] => alt_u_div_qbg:divider.denominator[5]
denominator[6] => alt_u_div_qbg:divider.denominator[6]
denominator[7] => alt_u_div_qbg:divider.denominator[7]
numerator[0] => alt_u_div_qbg:divider.numerator[0]
numerator[1] => alt_u_div_qbg:divider.numerator[1]
numerator[2] => alt_u_div_qbg:divider.numerator[2]
numerator[3] => alt_u_div_qbg:divider.numerator[3]
numerator[4] => alt_u_div_qbg:divider.numerator[4]
numerator[5] => alt_u_div_qbg:divider.numerator[5]
numerator[6] => alt_u_div_qbg:divider.numerator[6]
numerator[7] => alt_u_div_qbg:divider.numerator[7]
numerator[8] => alt_u_div_qbg:divider.numerator[8]
numerator[9] => alt_u_div_qbg:divider.numerator[9]
numerator[10] => alt_u_div_qbg:divider.numerator[10]
numerator[11] => alt_u_div_qbg:divider.numerator[11]
numerator[12] => alt_u_div_qbg:divider.numerator[12]
numerator[13] => alt_u_div_qbg:divider.numerator[13]
numerator[14] => alt_u_div_qbg:divider.numerator[14]
numerator[15] => alt_u_div_qbg:divider.numerator[15]
numerator[16] => alt_u_div_qbg:divider.numerator[16]
numerator[17] => alt_u_div_qbg:divider.numerator[17]
numerator[18] => alt_u_div_qbg:divider.numerator[18]
numerator[19] => alt_u_div_qbg:divider.numerator[19]
numerator[20] => alt_u_div_qbg:divider.numerator[20]
numerator[21] => alt_u_div_qbg:divider.numerator[21]
numerator[22] => alt_u_div_qbg:divider.numerator[22]
numerator[23] => alt_u_div_qbg:divider.numerator[23]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst98|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider
clk_en => DFFDenominator[7].ENA
clk_en => DFFDenominator[6].ENA
clk_en => DFFDenominator[5].ENA
clk_en => DFFDenominator[4].ENA
clk_en => DFFDenominator[3].ENA
clk_en => DFFDenominator[2].ENA
clk_en => DFFDenominator[1].ENA
clk_en => DFFDenominator[0].ENA
clk_en => DFFNumerator[23].ENA
clk_en => DFFNumerator[22].ENA
clk_en => DFFNumerator[21].ENA
clk_en => DFFNumerator[20].ENA
clk_en => DFFNumerator[19].ENA
clk_en => DFFNumerator[18].ENA
clk_en => DFFNumerator[17].ENA
clk_en => DFFNumerator[16].ENA
clk_en => DFFNumerator[15].ENA
clk_en => DFFNumerator[14].ENA
clk_en => DFFNumerator[13].ENA
clk_en => DFFNumerator[12].ENA
clk_en => DFFNumerator[11].ENA
clk_en => DFFNumerator[10].ENA
clk_en => DFFNumerator[9].ENA
clk_en => DFFNumerator[8].ENA
clk_en => DFFNumerator[7].ENA
clk_en => DFFNumerator[6].ENA
clk_en => DFFNumerator[5].ENA
clk_en => DFFNumerator[4].ENA
clk_en => DFFNumerator[3].ENA
clk_en => DFFNumerator[2].ENA
clk_en => DFFNumerator[1].ENA
clk_en => DFFNumerator[0].ENA
clk_en => DFFQuotient[23].ENA
clk_en => DFFQuotient[22].ENA
clk_en => DFFQuotient[21].ENA
clk_en => DFFQuotient[20].ENA
clk_en => DFFQuotient[19].ENA
clk_en => DFFQuotient[18].ENA
clk_en => DFFQuotient[17].ENA
clk_en => DFFQuotient[16].ENA
clk_en => DFFQuotient[15].ENA
clk_en => DFFQuotient[14].ENA
clk_en => DFFQuotient[13].ENA
clk_en => DFFQuotient[12].ENA
clk_en => DFFQuotient[11].ENA
clk_en => DFFQuotient[10].ENA
clk_en => DFFQuotient[9].ENA
clk_en => DFFQuotient[8].ENA
clk_en => DFFQuotient[7].ENA
clk_en => DFFQuotient[6].ENA
clk_en => DFFQuotient[5].ENA
clk_en => DFFQuotient[4].ENA
clk_en => DFFQuotient[3].ENA
clk_en => DFFQuotient[2].ENA
clk_en => DFFQuotient[1].ENA
clk_en => DFFQuotient[0].ENA
clk_en => DFFStage[8].ENA
clk_en => DFFStage[7].ENA
clk_en => DFFStage[6].ENA
clk_en => DFFStage[5].ENA
clk_en => DFFStage[4].ENA
clk_en => DFFStage[3].ENA
clk_en => DFFStage[2].ENA
clk_en => DFFStage[1].ENA
clk_en => DFFStage[0].ENA
clock => DFFDenominator[7].CLK
clock => DFFDenominator[6].CLK
clock => DFFDenominator[5].CLK
clock => DFFDenominator[4].CLK
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[23].CLK
clock => DFFNumerator[22].CLK
clock => DFFNumerator[21].CLK
clock => DFFNumerator[20].CLK
clock => DFFNumerator[19].CLK
clock => DFFNumerator[18].CLK
clock => DFFNumerator[17].CLK
clock => DFFNumerator[16].CLK
clock => DFFNumerator[15].CLK
clock => DFFNumerator[14].CLK
clock => DFFNumerator[13].CLK
clock => DFFNumerator[12].CLK
clock => DFFNumerator[11].CLK
clock => DFFNumerator[10].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[23].CLK
clock => DFFQuotient[22].CLK
clock => DFFQuotient[21].CLK
clock => DFFQuotient[20].CLK
clock => DFFQuotient[19].CLK
clock => DFFQuotient[18].CLK
clock => DFFQuotient[17].CLK
clock => DFFQuotient[16].CLK
clock => DFFQuotient[15].CLK
clock => DFFQuotient[14].CLK
clock => DFFQuotient[13].CLK
clock => DFFQuotient[12].CLK
clock => DFFQuotient[11].CLK
clock => DFFQuotient[10].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[8].CLK
clock => DFFStage[7].CLK
clock => DFFStage[6].CLK
clock => DFFStage[5].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_unc:add_sub_0.datab[0]
denominator[0] => add_sub_vnc:add_sub_1.datab[0]
denominator[0] => op_11.IN8
denominator[0] => op_16.IN10
denominator[0] => op_17.IN12
denominator[0] => op_18.IN14
denominator[0] => op_19.IN16
denominator[0] => op_20.IN18
denominator[0] => op_21.IN20
denominator[0] => op_22.IN20
denominator[0] => op_1.IN20
denominator[0] => op_2.IN20
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_vnc:add_sub_1.datab[1]
denominator[1] => sel[8].IN1
denominator[1] => sel[16].IN1
denominator[1] => op_11.IN6
denominator[1] => sel[24].IN1
denominator[1] => op_16.IN8
denominator[1] => sel[32].IN1
denominator[1] => op_17.IN10
denominator[1] => sel[40].IN1
denominator[1] => op_18.IN12
denominator[1] => sel[48].IN1
denominator[1] => op_19.IN14
denominator[1] => sel[56].IN1
denominator[1] => op_20.IN16
denominator[1] => sel[64].IN1
denominator[1] => op_21.IN18
denominator[1] => sel[72].IN1
denominator[1] => op_22.IN18
denominator[1] => sel[80].IN1
denominator[1] => op_1.IN18
denominator[1] => sel[88].IN1
denominator[1] => op_2.IN18
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[9].IN1
denominator[2] => sel[17].IN1
denominator[2] => op_11.IN4
denominator[2] => sel[25].IN1
denominator[2] => op_16.IN6
denominator[2] => sel[33].IN1
denominator[2] => op_17.IN8
denominator[2] => sel[41].IN1
denominator[2] => op_18.IN10
denominator[2] => sel[49].IN1
denominator[2] => op_19.IN12
denominator[2] => sel[57].IN1
denominator[2] => op_20.IN14
denominator[2] => sel[65].IN1
denominator[2] => op_21.IN16
denominator[2] => sel[73].IN1
denominator[2] => op_22.IN16
denominator[2] => sel[81].IN1
denominator[2] => op_1.IN16
denominator[2] => sel[89].IN1
denominator[2] => op_2.IN16
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[10].IN1
denominator[3] => sel[18].IN1
denominator[3] => sel[26].IN1
denominator[3] => op_16.IN4
denominator[3] => sel[34].IN1
denominator[3] => op_17.IN6
denominator[3] => sel[42].IN1
denominator[3] => op_18.IN8
denominator[3] => sel[50].IN1
denominator[3] => op_19.IN10
denominator[3] => sel[58].IN1
denominator[3] => op_20.IN12
denominator[3] => sel[66].IN1
denominator[3] => op_21.IN14
denominator[3] => sel[74].IN1
denominator[3] => op_22.IN14
denominator[3] => sel[82].IN1
denominator[3] => op_1.IN14
denominator[3] => sel[90].IN1
denominator[3] => op_2.IN14
denominator[4] => DFFDenominator[4].DATAIN
denominator[4] => sel[3].IN1
denominator[4] => sel[11].IN1
denominator[4] => sel[19].IN1
denominator[4] => sel[27].IN1
denominator[4] => sel[35].IN1
denominator[4] => op_17.IN4
denominator[4] => sel[43].IN1
denominator[4] => op_18.IN6
denominator[4] => sel[51].IN1
denominator[4] => op_19.IN8
denominator[4] => sel[59].IN1
denominator[4] => op_20.IN10
denominator[4] => sel[67].IN1
denominator[4] => op_21.IN12
denominator[4] => sel[75].IN1
denominator[4] => op_22.IN12
denominator[4] => sel[83].IN1
denominator[4] => op_1.IN12
denominator[4] => sel[91].IN1
denominator[4] => op_2.IN12
denominator[5] => DFFDenominator[5].DATAIN
denominator[5] => sel[4].IN1
denominator[5] => sel[12].IN1
denominator[5] => sel[20].IN1
denominator[5] => sel[28].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[44].IN1
denominator[5] => op_18.IN4
denominator[5] => sel[52].IN1
denominator[5] => op_19.IN6
denominator[5] => sel[60].IN1
denominator[5] => op_20.IN8
denominator[5] => sel[68].IN1
denominator[5] => op_21.IN10
denominator[5] => sel[76].IN1
denominator[5] => op_22.IN10
denominator[5] => sel[84].IN1
denominator[5] => op_1.IN10
denominator[5] => sel[92].IN1
denominator[5] => op_2.IN10
denominator[6] => DFFDenominator[6].DATAIN
denominator[6] => sel[5].IN1
denominator[6] => sel[13].IN1
denominator[6] => sel[21].IN1
denominator[6] => sel[29].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[45].IN1
denominator[6] => sel[53].IN1
denominator[6] => op_19.IN4
denominator[6] => sel[61].IN1
denominator[6] => op_20.IN6
denominator[6] => sel[69].IN1
denominator[6] => op_21.IN8
denominator[6] => sel[77].IN1
denominator[6] => op_22.IN8
denominator[6] => sel[85].IN1
denominator[6] => op_1.IN8
denominator[6] => sel[93].IN1
denominator[6] => op_2.IN8
denominator[7] => DFFDenominator[7].DATAIN
denominator[7] => sel[6].IN1
denominator[7] => sel[14].IN1
denominator[7] => sel[22].IN1
denominator[7] => sel[30].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[46].IN1
denominator[7] => sel[54].IN1
denominator[7] => sel[62].IN1
denominator[7] => op_20.IN4
denominator[7] => sel[70].IN1
denominator[7] => op_21.IN6
denominator[7] => sel[78].IN1
denominator[7] => op_22.IN6
denominator[7] => sel[86].IN1
denominator[7] => op_1.IN6
denominator[7] => sel[94].IN1
denominator[7] => op_2.IN6
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[6] => DFFNumerator[6].DATAIN
numerator[7] => DFFNumerator[7].DATAIN
numerator[8] => DFFNumerator[8].DATAIN
numerator[9] => DFFNumerator[9].DATAIN
numerator[10] => DFFNumerator[10].DATAIN
numerator[11] => DFFNumerator[11].DATAIN
numerator[12] => DFFNumerator[12].DATAIN
numerator[12] => StageOut[99].IN0
numerator[12] => op_2.IN19
numerator[13] => DFFNumerator[13].DATAIN
numerator[13] => StageOut[90].IN0
numerator[13] => op_1.IN19
numerator[14] => DFFNumerator[14].DATAIN
numerator[14] => StageOut[81].IN0
numerator[14] => op_22.IN19
numerator[15] => DFFNumerator[15].DATAIN
numerator[15] => StageOut[72].IN0
numerator[15] => op_21.IN19
numerator[16] => DFFNumerator[16].DATAIN
numerator[16] => StageOut[63].IN0
numerator[16] => op_20.IN17
numerator[17] => DFFNumerator[17].DATAIN
numerator[17] => StageOut[54].IN0
numerator[17] => op_19.IN15
numerator[18] => DFFNumerator[18].DATAIN
numerator[18] => StageOut[45].IN0
numerator[18] => op_18.IN13
numerator[19] => DFFNumerator[19].DATAIN
numerator[19] => StageOut[36].IN0
numerator[19] => op_17.IN11
numerator[20] => DFFNumerator[20].DATAIN
numerator[20] => StageOut[27].IN0
numerator[20] => op_16.IN9
numerator[21] => DFFNumerator[21].DATAIN
numerator[21] => StageOut[18].IN0
numerator[21] => op_11.IN7
numerator[22] => DFFNumerator[22].DATAIN
numerator[22] => add_sub_vnc:add_sub_1.dataa[0]
numerator[22] => StageOut[9].IN0
numerator[23] => DFFNumerator[23].DATAIN
numerator[23] => add_sub_unc:add_sub_0.dataa[0]
numerator[23] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= DFFQuotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= DFFQuotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= DFFQuotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= DFFQuotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= DFFQuotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= DFFQuotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= DFFQuotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= DFFQuotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= DFFQuotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= DFFQuotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= DFFQuotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= DFFQuotient[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[207].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[208].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[209].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[210].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[211].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[212].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[213].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[214].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst98|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider|add_sub_unc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst98|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider|add_sub_vnc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_or2:inst99
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
result <= lpm_or:lpm_or_component.result[0]


|Main|Acuisition_Control_Module:inst|lpm_or2:inst99|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
result[0] <= or_node[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_mux0:inst100
clock => clock.IN1
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data1x[0] => sub_wire2[24].IN1
data1x[1] => sub_wire2[25].IN1
data1x[2] => sub_wire2[26].IN1
data1x[3] => sub_wire2[27].IN1
data1x[4] => sub_wire2[28].IN1
data1x[5] => sub_wire2[29].IN1
data1x[6] => sub_wire2[30].IN1
data1x[7] => sub_wire2[31].IN1
data1x[8] => sub_wire2[32].IN1
data1x[9] => sub_wire2[33].IN1
data1x[10] => sub_wire2[34].IN1
data1x[11] => sub_wire2[35].IN1
data1x[12] => sub_wire2[36].IN1
data1x[13] => sub_wire2[37].IN1
data1x[14] => sub_wire2[38].IN1
data1x[15] => sub_wire2[39].IN1
data1x[16] => sub_wire2[40].IN1
data1x[17] => sub_wire2[41].IN1
data1x[18] => sub_wire2[42].IN1
data1x[19] => sub_wire2[43].IN1
data1x[20] => sub_wire2[44].IN1
data1x[21] => sub_wire2[45].IN1
data1x[22] => sub_wire2[46].IN1
data1x[23] => sub_wire2[47].IN1
data2x[0] => sub_wire2[48].IN1
data2x[1] => sub_wire2[49].IN1
data2x[2] => sub_wire2[50].IN1
data2x[3] => sub_wire2[51].IN1
data2x[4] => sub_wire2[52].IN1
data2x[5] => sub_wire2[53].IN1
data2x[6] => sub_wire2[54].IN1
data2x[7] => sub_wire2[55].IN1
data2x[8] => sub_wire2[56].IN1
data2x[9] => sub_wire2[57].IN1
data2x[10] => sub_wire2[58].IN1
data2x[11] => sub_wire2[59].IN1
data2x[12] => sub_wire2[60].IN1
data2x[13] => sub_wire2[61].IN1
data2x[14] => sub_wire2[62].IN1
data2x[15] => sub_wire2[63].IN1
data2x[16] => sub_wire2[64].IN1
data2x[17] => sub_wire2[65].IN1
data2x[18] => sub_wire2[66].IN1
data2x[19] => sub_wire2[67].IN1
data2x[20] => sub_wire2[68].IN1
data2x[21] => sub_wire2[69].IN1
data2x[22] => sub_wire2[70].IN1
data2x[23] => sub_wire2[71].IN1
data3x[0] => sub_wire2[72].IN1
data3x[1] => sub_wire2[73].IN1
data3x[2] => sub_wire2[74].IN1
data3x[3] => sub_wire2[75].IN1
data3x[4] => sub_wire2[76].IN1
data3x[5] => sub_wire2[77].IN1
data3x[6] => sub_wire2[78].IN1
data3x[7] => sub_wire2[79].IN1
data3x[8] => sub_wire2[80].IN1
data3x[9] => sub_wire2[81].IN1
data3x[10] => sub_wire2[82].IN1
data3x[11] => sub_wire2[83].IN1
data3x[12] => sub_wire2[84].IN1
data3x[13] => sub_wire2[85].IN1
data3x[14] => sub_wire2[86].IN1
data3x[15] => sub_wire2[87].IN1
data3x[16] => sub_wire2[88].IN1
data3x[17] => sub_wire2[89].IN1
data3x[18] => sub_wire2[90].IN1
data3x[19] => sub_wire2[91].IN1
data3x[20] => sub_wire2[92].IN1
data3x[21] => sub_wire2[93].IN1
data3x[22] => sub_wire2[94].IN1
data3x[23] => sub_wire2[95].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result
result[10] <= lpm_mux:lpm_mux_component.result
result[11] <= lpm_mux:lpm_mux_component.result
result[12] <= lpm_mux:lpm_mux_component.result
result[13] <= lpm_mux:lpm_mux_component.result
result[14] <= lpm_mux:lpm_mux_component.result
result[15] <= lpm_mux:lpm_mux_component.result
result[16] <= lpm_mux:lpm_mux_component.result
result[17] <= lpm_mux:lpm_mux_component.result
result[18] <= lpm_mux:lpm_mux_component.result
result[19] <= lpm_mux:lpm_mux_component.result
result[20] <= lpm_mux:lpm_mux_component.result
result[21] <= lpm_mux:lpm_mux_component.result
result[22] <= lpm_mux:lpm_mux_component.result
result[23] <= lpm_mux:lpm_mux_component.result


|Main|Acuisition_Control_Module:inst|lpm_mux0:inst100|lpm_mux:lpm_mux_component
data[0][0] => mux_epe:auto_generated.data[0]
data[0][1] => mux_epe:auto_generated.data[1]
data[0][2] => mux_epe:auto_generated.data[2]
data[0][3] => mux_epe:auto_generated.data[3]
data[0][4] => mux_epe:auto_generated.data[4]
data[0][5] => mux_epe:auto_generated.data[5]
data[0][6] => mux_epe:auto_generated.data[6]
data[0][7] => mux_epe:auto_generated.data[7]
data[0][8] => mux_epe:auto_generated.data[8]
data[0][9] => mux_epe:auto_generated.data[9]
data[0][10] => mux_epe:auto_generated.data[10]
data[0][11] => mux_epe:auto_generated.data[11]
data[0][12] => mux_epe:auto_generated.data[12]
data[0][13] => mux_epe:auto_generated.data[13]
data[0][14] => mux_epe:auto_generated.data[14]
data[0][15] => mux_epe:auto_generated.data[15]
data[0][16] => mux_epe:auto_generated.data[16]
data[0][17] => mux_epe:auto_generated.data[17]
data[0][18] => mux_epe:auto_generated.data[18]
data[0][19] => mux_epe:auto_generated.data[19]
data[0][20] => mux_epe:auto_generated.data[20]
data[0][21] => mux_epe:auto_generated.data[21]
data[0][22] => mux_epe:auto_generated.data[22]
data[0][23] => mux_epe:auto_generated.data[23]
data[1][0] => mux_epe:auto_generated.data[24]
data[1][1] => mux_epe:auto_generated.data[25]
data[1][2] => mux_epe:auto_generated.data[26]
data[1][3] => mux_epe:auto_generated.data[27]
data[1][4] => mux_epe:auto_generated.data[28]
data[1][5] => mux_epe:auto_generated.data[29]
data[1][6] => mux_epe:auto_generated.data[30]
data[1][7] => mux_epe:auto_generated.data[31]
data[1][8] => mux_epe:auto_generated.data[32]
data[1][9] => mux_epe:auto_generated.data[33]
data[1][10] => mux_epe:auto_generated.data[34]
data[1][11] => mux_epe:auto_generated.data[35]
data[1][12] => mux_epe:auto_generated.data[36]
data[1][13] => mux_epe:auto_generated.data[37]
data[1][14] => mux_epe:auto_generated.data[38]
data[1][15] => mux_epe:auto_generated.data[39]
data[1][16] => mux_epe:auto_generated.data[40]
data[1][17] => mux_epe:auto_generated.data[41]
data[1][18] => mux_epe:auto_generated.data[42]
data[1][19] => mux_epe:auto_generated.data[43]
data[1][20] => mux_epe:auto_generated.data[44]
data[1][21] => mux_epe:auto_generated.data[45]
data[1][22] => mux_epe:auto_generated.data[46]
data[1][23] => mux_epe:auto_generated.data[47]
data[2][0] => mux_epe:auto_generated.data[48]
data[2][1] => mux_epe:auto_generated.data[49]
data[2][2] => mux_epe:auto_generated.data[50]
data[2][3] => mux_epe:auto_generated.data[51]
data[2][4] => mux_epe:auto_generated.data[52]
data[2][5] => mux_epe:auto_generated.data[53]
data[2][6] => mux_epe:auto_generated.data[54]
data[2][7] => mux_epe:auto_generated.data[55]
data[2][8] => mux_epe:auto_generated.data[56]
data[2][9] => mux_epe:auto_generated.data[57]
data[2][10] => mux_epe:auto_generated.data[58]
data[2][11] => mux_epe:auto_generated.data[59]
data[2][12] => mux_epe:auto_generated.data[60]
data[2][13] => mux_epe:auto_generated.data[61]
data[2][14] => mux_epe:auto_generated.data[62]
data[2][15] => mux_epe:auto_generated.data[63]
data[2][16] => mux_epe:auto_generated.data[64]
data[2][17] => mux_epe:auto_generated.data[65]
data[2][18] => mux_epe:auto_generated.data[66]
data[2][19] => mux_epe:auto_generated.data[67]
data[2][20] => mux_epe:auto_generated.data[68]
data[2][21] => mux_epe:auto_generated.data[69]
data[2][22] => mux_epe:auto_generated.data[70]
data[2][23] => mux_epe:auto_generated.data[71]
data[3][0] => mux_epe:auto_generated.data[72]
data[3][1] => mux_epe:auto_generated.data[73]
data[3][2] => mux_epe:auto_generated.data[74]
data[3][3] => mux_epe:auto_generated.data[75]
data[3][4] => mux_epe:auto_generated.data[76]
data[3][5] => mux_epe:auto_generated.data[77]
data[3][6] => mux_epe:auto_generated.data[78]
data[3][7] => mux_epe:auto_generated.data[79]
data[3][8] => mux_epe:auto_generated.data[80]
data[3][9] => mux_epe:auto_generated.data[81]
data[3][10] => mux_epe:auto_generated.data[82]
data[3][11] => mux_epe:auto_generated.data[83]
data[3][12] => mux_epe:auto_generated.data[84]
data[3][13] => mux_epe:auto_generated.data[85]
data[3][14] => mux_epe:auto_generated.data[86]
data[3][15] => mux_epe:auto_generated.data[87]
data[3][16] => mux_epe:auto_generated.data[88]
data[3][17] => mux_epe:auto_generated.data[89]
data[3][18] => mux_epe:auto_generated.data[90]
data[3][19] => mux_epe:auto_generated.data[91]
data[3][20] => mux_epe:auto_generated.data[92]
data[3][21] => mux_epe:auto_generated.data[93]
data[3][22] => mux_epe:auto_generated.data[94]
data[3][23] => mux_epe:auto_generated.data[95]
sel[0] => mux_epe:auto_generated.sel[0]
sel[1] => mux_epe:auto_generated.sel[1]
clock => mux_epe:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_epe:auto_generated.result[0]
result[1] <= mux_epe:auto_generated.result[1]
result[2] <= mux_epe:auto_generated.result[2]
result[3] <= mux_epe:auto_generated.result[3]
result[4] <= mux_epe:auto_generated.result[4]
result[5] <= mux_epe:auto_generated.result[5]
result[6] <= mux_epe:auto_generated.result[6]
result[7] <= mux_epe:auto_generated.result[7]
result[8] <= mux_epe:auto_generated.result[8]
result[9] <= mux_epe:auto_generated.result[9]
result[10] <= mux_epe:auto_generated.result[10]
result[11] <= mux_epe:auto_generated.result[11]
result[12] <= mux_epe:auto_generated.result[12]
result[13] <= mux_epe:auto_generated.result[13]
result[14] <= mux_epe:auto_generated.result[14]
result[15] <= mux_epe:auto_generated.result[15]
result[16] <= mux_epe:auto_generated.result[16]
result[17] <= mux_epe:auto_generated.result[17]
result[18] <= mux_epe:auto_generated.result[18]
result[19] <= mux_epe:auto_generated.result[19]
result[20] <= mux_epe:auto_generated.result[20]
result[21] <= mux_epe:auto_generated.result[21]
result[22] <= mux_epe:auto_generated.result[22]
result[23] <= mux_epe:auto_generated.result[23]


|Main|Acuisition_Control_Module:inst|lpm_mux0:inst100|lpm_mux:lpm_mux_component|mux_epe:auto_generated
clock => external_latency_ffsa[23].CLK
clock => external_latency_ffsa[22].CLK
clock => external_latency_ffsa[21].CLK
clock => external_latency_ffsa[20].CLK
clock => external_latency_ffsa[19].CLK
clock => external_latency_ffsa[18].CLK
clock => external_latency_ffsa[17].CLK
clock => external_latency_ffsa[16].CLK
clock => external_latency_ffsa[15].CLK
clock => external_latency_ffsa[14].CLK
clock => external_latency_ffsa[13].CLK
clock => external_latency_ffsa[12].CLK
clock => external_latency_ffsa[11].CLK
clock => external_latency_ffsa[10].CLK
clock => external_latency_ffsa[9].CLK
clock => external_latency_ffsa[8].CLK
clock => external_latency_ffsa[7].CLK
clock => external_latency_ffsa[6].CLK
clock => external_latency_ffsa[5].CLK
clock => external_latency_ffsa[4].CLK
clock => external_latency_ffsa[3].CLK
clock => external_latency_ffsa[2].CLK
clock => external_latency_ffsa[1].CLK
clock => external_latency_ffsa[0].CLK
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_latency_ffsa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_latency_ffsa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_latency_ffsa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_latency_ffsa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_latency_ffsa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_latency_ffsa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_latency_ffsa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= external_latency_ffsa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= external_latency_ffsa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= external_latency_ffsa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= external_latency_ffsa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= external_latency_ffsa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= external_latency_ffsa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= external_latency_ffsa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= external_latency_ffsa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= external_latency_ffsa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= external_latency_ffsa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= external_latency_ffsa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= external_latency_ffsa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= external_latency_ffsa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= external_latency_ffsa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= external_latency_ffsa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= external_latency_ffsa[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst95
clken => lpm_divide:lpm_divide_component.clken
clock => lpm_divide:lpm_divide_component.clock
denom[0] => lpm_divide:lpm_divide_component.denom[0]
denom[1] => lpm_divide:lpm_divide_component.denom[1]
denom[2] => lpm_divide:lpm_divide_component.denom[2]
denom[3] => lpm_divide:lpm_divide_component.denom[3]
denom[4] => lpm_divide:lpm_divide_component.denom[4]
denom[5] => lpm_divide:lpm_divide_component.denom[5]
denom[6] => lpm_divide:lpm_divide_component.denom[6]
denom[7] => lpm_divide:lpm_divide_component.denom[7]
numer[0] => lpm_divide:lpm_divide_component.numer[0]
numer[1] => lpm_divide:lpm_divide_component.numer[1]
numer[2] => lpm_divide:lpm_divide_component.numer[2]
numer[3] => lpm_divide:lpm_divide_component.numer[3]
numer[4] => lpm_divide:lpm_divide_component.numer[4]
numer[5] => lpm_divide:lpm_divide_component.numer[5]
numer[6] => lpm_divide:lpm_divide_component.numer[6]
numer[7] => lpm_divide:lpm_divide_component.numer[7]
numer[8] => lpm_divide:lpm_divide_component.numer[8]
numer[9] => lpm_divide:lpm_divide_component.numer[9]
numer[10] => lpm_divide:lpm_divide_component.numer[10]
numer[11] => lpm_divide:lpm_divide_component.numer[11]
numer[12] => lpm_divide:lpm_divide_component.numer[12]
numer[13] => lpm_divide:lpm_divide_component.numer[13]
numer[14] => lpm_divide:lpm_divide_component.numer[14]
numer[15] => lpm_divide:lpm_divide_component.numer[15]
numer[16] => lpm_divide:lpm_divide_component.numer[16]
numer[17] => lpm_divide:lpm_divide_component.numer[17]
numer[18] => lpm_divide:lpm_divide_component.numer[18]
numer[19] => lpm_divide:lpm_divide_component.numer[19]
numer[20] => lpm_divide:lpm_divide_component.numer[20]
numer[21] => lpm_divide:lpm_divide_component.numer[21]
numer[22] => lpm_divide:lpm_divide_component.numer[22]
numer[23] => lpm_divide:lpm_divide_component.numer[23]
quotient[0] <= lpm_divide:lpm_divide_component.quotient[0]
quotient[1] <= lpm_divide:lpm_divide_component.quotient[1]
quotient[2] <= lpm_divide:lpm_divide_component.quotient[2]
quotient[3] <= lpm_divide:lpm_divide_component.quotient[3]
quotient[4] <= lpm_divide:lpm_divide_component.quotient[4]
quotient[5] <= lpm_divide:lpm_divide_component.quotient[5]
quotient[6] <= lpm_divide:lpm_divide_component.quotient[6]
quotient[7] <= lpm_divide:lpm_divide_component.quotient[7]
quotient[8] <= lpm_divide:lpm_divide_component.quotient[8]
quotient[9] <= lpm_divide:lpm_divide_component.quotient[9]
quotient[10] <= lpm_divide:lpm_divide_component.quotient[10]
quotient[11] <= lpm_divide:lpm_divide_component.quotient[11]
quotient[12] <= lpm_divide:lpm_divide_component.quotient[12]
quotient[13] <= lpm_divide:lpm_divide_component.quotient[13]
quotient[14] <= lpm_divide:lpm_divide_component.quotient[14]
quotient[15] <= lpm_divide:lpm_divide_component.quotient[15]
quotient[16] <= lpm_divide:lpm_divide_component.quotient[16]
quotient[17] <= lpm_divide:lpm_divide_component.quotient[17]
quotient[18] <= lpm_divide:lpm_divide_component.quotient[18]
quotient[19] <= lpm_divide:lpm_divide_component.quotient[19]
quotient[20] <= lpm_divide:lpm_divide_component.quotient[20]
quotient[21] <= lpm_divide:lpm_divide_component.quotient[21]
quotient[22] <= lpm_divide:lpm_divide_component.quotient[22]
quotient[23] <= lpm_divide:lpm_divide_component.quotient[23]
remain[0] <= lpm_divide:lpm_divide_component.remain[0]
remain[1] <= lpm_divide:lpm_divide_component.remain[1]
remain[2] <= lpm_divide:lpm_divide_component.remain[2]
remain[3] <= lpm_divide:lpm_divide_component.remain[3]
remain[4] <= lpm_divide:lpm_divide_component.remain[4]
remain[5] <= lpm_divide:lpm_divide_component.remain[5]
remain[6] <= lpm_divide:lpm_divide_component.remain[6]
remain[7] <= lpm_divide:lpm_divide_component.remain[7]


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst95|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_cfs:auto_generated.numer[0]
numer[1] => lpm_divide_cfs:auto_generated.numer[1]
numer[2] => lpm_divide_cfs:auto_generated.numer[2]
numer[3] => lpm_divide_cfs:auto_generated.numer[3]
numer[4] => lpm_divide_cfs:auto_generated.numer[4]
numer[5] => lpm_divide_cfs:auto_generated.numer[5]
numer[6] => lpm_divide_cfs:auto_generated.numer[6]
numer[7] => lpm_divide_cfs:auto_generated.numer[7]
numer[8] => lpm_divide_cfs:auto_generated.numer[8]
numer[9] => lpm_divide_cfs:auto_generated.numer[9]
numer[10] => lpm_divide_cfs:auto_generated.numer[10]
numer[11] => lpm_divide_cfs:auto_generated.numer[11]
numer[12] => lpm_divide_cfs:auto_generated.numer[12]
numer[13] => lpm_divide_cfs:auto_generated.numer[13]
numer[14] => lpm_divide_cfs:auto_generated.numer[14]
numer[15] => lpm_divide_cfs:auto_generated.numer[15]
numer[16] => lpm_divide_cfs:auto_generated.numer[16]
numer[17] => lpm_divide_cfs:auto_generated.numer[17]
numer[18] => lpm_divide_cfs:auto_generated.numer[18]
numer[19] => lpm_divide_cfs:auto_generated.numer[19]
numer[20] => lpm_divide_cfs:auto_generated.numer[20]
numer[21] => lpm_divide_cfs:auto_generated.numer[21]
numer[22] => lpm_divide_cfs:auto_generated.numer[22]
numer[23] => lpm_divide_cfs:auto_generated.numer[23]
denom[0] => lpm_divide_cfs:auto_generated.denom[0]
denom[1] => lpm_divide_cfs:auto_generated.denom[1]
denom[2] => lpm_divide_cfs:auto_generated.denom[2]
denom[3] => lpm_divide_cfs:auto_generated.denom[3]
denom[4] => lpm_divide_cfs:auto_generated.denom[4]
denom[5] => lpm_divide_cfs:auto_generated.denom[5]
denom[6] => lpm_divide_cfs:auto_generated.denom[6]
denom[7] => lpm_divide_cfs:auto_generated.denom[7]
clock => lpm_divide_cfs:auto_generated.clock
aclr => ~NO_FANOUT~
clken => lpm_divide_cfs:auto_generated.clken
quotient[0] <= lpm_divide_cfs:auto_generated.quotient[0]
quotient[1] <= lpm_divide_cfs:auto_generated.quotient[1]
quotient[2] <= lpm_divide_cfs:auto_generated.quotient[2]
quotient[3] <= lpm_divide_cfs:auto_generated.quotient[3]
quotient[4] <= lpm_divide_cfs:auto_generated.quotient[4]
quotient[5] <= lpm_divide_cfs:auto_generated.quotient[5]
quotient[6] <= lpm_divide_cfs:auto_generated.quotient[6]
quotient[7] <= lpm_divide_cfs:auto_generated.quotient[7]
quotient[8] <= lpm_divide_cfs:auto_generated.quotient[8]
quotient[9] <= lpm_divide_cfs:auto_generated.quotient[9]
quotient[10] <= lpm_divide_cfs:auto_generated.quotient[10]
quotient[11] <= lpm_divide_cfs:auto_generated.quotient[11]
quotient[12] <= lpm_divide_cfs:auto_generated.quotient[12]
quotient[13] <= lpm_divide_cfs:auto_generated.quotient[13]
quotient[14] <= lpm_divide_cfs:auto_generated.quotient[14]
quotient[15] <= lpm_divide_cfs:auto_generated.quotient[15]
quotient[16] <= lpm_divide_cfs:auto_generated.quotient[16]
quotient[17] <= lpm_divide_cfs:auto_generated.quotient[17]
quotient[18] <= lpm_divide_cfs:auto_generated.quotient[18]
quotient[19] <= lpm_divide_cfs:auto_generated.quotient[19]
quotient[20] <= lpm_divide_cfs:auto_generated.quotient[20]
quotient[21] <= lpm_divide_cfs:auto_generated.quotient[21]
quotient[22] <= lpm_divide_cfs:auto_generated.quotient[22]
quotient[23] <= lpm_divide_cfs:auto_generated.quotient[23]
remain[0] <= lpm_divide_cfs:auto_generated.remain[0]
remain[1] <= lpm_divide_cfs:auto_generated.remain[1]
remain[2] <= lpm_divide_cfs:auto_generated.remain[2]
remain[3] <= lpm_divide_cfs:auto_generated.remain[3]
remain[4] <= lpm_divide_cfs:auto_generated.remain[4]
remain[5] <= lpm_divide_cfs:auto_generated.remain[5]
remain[6] <= lpm_divide_cfs:auto_generated.remain[6]
remain[7] <= lpm_divide_cfs:auto_generated.remain[7]


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst95|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated
clken => sign_div_unsign_joi:divider.clken
clock => sign_div_unsign_joi:divider.clock
denom[0] => sign_div_unsign_joi:divider.denominator[0]
denom[1] => sign_div_unsign_joi:divider.denominator[1]
denom[2] => sign_div_unsign_joi:divider.denominator[2]
denom[3] => sign_div_unsign_joi:divider.denominator[3]
denom[4] => sign_div_unsign_joi:divider.denominator[4]
denom[5] => sign_div_unsign_joi:divider.denominator[5]
denom[6] => sign_div_unsign_joi:divider.denominator[6]
denom[7] => sign_div_unsign_joi:divider.denominator[7]
numer[0] => sign_div_unsign_joi:divider.numerator[0]
numer[1] => sign_div_unsign_joi:divider.numerator[1]
numer[2] => sign_div_unsign_joi:divider.numerator[2]
numer[3] => sign_div_unsign_joi:divider.numerator[3]
numer[4] => sign_div_unsign_joi:divider.numerator[4]
numer[5] => sign_div_unsign_joi:divider.numerator[5]
numer[6] => sign_div_unsign_joi:divider.numerator[6]
numer[7] => sign_div_unsign_joi:divider.numerator[7]
numer[8] => sign_div_unsign_joi:divider.numerator[8]
numer[9] => sign_div_unsign_joi:divider.numerator[9]
numer[10] => sign_div_unsign_joi:divider.numerator[10]
numer[11] => sign_div_unsign_joi:divider.numerator[11]
numer[12] => sign_div_unsign_joi:divider.numerator[12]
numer[13] => sign_div_unsign_joi:divider.numerator[13]
numer[14] => sign_div_unsign_joi:divider.numerator[14]
numer[15] => sign_div_unsign_joi:divider.numerator[15]
numer[16] => sign_div_unsign_joi:divider.numerator[16]
numer[17] => sign_div_unsign_joi:divider.numerator[17]
numer[18] => sign_div_unsign_joi:divider.numerator[18]
numer[19] => sign_div_unsign_joi:divider.numerator[19]
numer[20] => sign_div_unsign_joi:divider.numerator[20]
numer[21] => sign_div_unsign_joi:divider.numerator[21]
numer[22] => sign_div_unsign_joi:divider.numerator[22]
numer[23] => sign_div_unsign_joi:divider.numerator[23]
quotient[0] <= sign_div_unsign_joi:divider.quotient[0]
quotient[1] <= sign_div_unsign_joi:divider.quotient[1]
quotient[2] <= sign_div_unsign_joi:divider.quotient[2]
quotient[3] <= sign_div_unsign_joi:divider.quotient[3]
quotient[4] <= sign_div_unsign_joi:divider.quotient[4]
quotient[5] <= sign_div_unsign_joi:divider.quotient[5]
quotient[6] <= sign_div_unsign_joi:divider.quotient[6]
quotient[7] <= sign_div_unsign_joi:divider.quotient[7]
quotient[8] <= sign_div_unsign_joi:divider.quotient[8]
quotient[9] <= sign_div_unsign_joi:divider.quotient[9]
quotient[10] <= sign_div_unsign_joi:divider.quotient[10]
quotient[11] <= sign_div_unsign_joi:divider.quotient[11]
quotient[12] <= sign_div_unsign_joi:divider.quotient[12]
quotient[13] <= sign_div_unsign_joi:divider.quotient[13]
quotient[14] <= sign_div_unsign_joi:divider.quotient[14]
quotient[15] <= sign_div_unsign_joi:divider.quotient[15]
quotient[16] <= sign_div_unsign_joi:divider.quotient[16]
quotient[17] <= sign_div_unsign_joi:divider.quotient[17]
quotient[18] <= sign_div_unsign_joi:divider.quotient[18]
quotient[19] <= sign_div_unsign_joi:divider.quotient[19]
quotient[20] <= sign_div_unsign_joi:divider.quotient[20]
quotient[21] <= sign_div_unsign_joi:divider.quotient[21]
quotient[22] <= sign_div_unsign_joi:divider.quotient[22]
quotient[23] <= sign_div_unsign_joi:divider.quotient[23]
remain[0] <= sign_div_unsign_joi:divider.remainder[0]
remain[1] <= sign_div_unsign_joi:divider.remainder[1]
remain[2] <= sign_div_unsign_joi:divider.remainder[2]
remain[3] <= sign_div_unsign_joi:divider.remainder[3]
remain[4] <= sign_div_unsign_joi:divider.remainder[4]
remain[5] <= sign_div_unsign_joi:divider.remainder[5]
remain[6] <= sign_div_unsign_joi:divider.remainder[6]
remain[7] <= sign_div_unsign_joi:divider.remainder[7]


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst95|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider
clken => alt_u_div_qbg:divider.clk_en
clock => alt_u_div_qbg:divider.clock
denominator[0] => alt_u_div_qbg:divider.denominator[0]
denominator[1] => alt_u_div_qbg:divider.denominator[1]
denominator[2] => alt_u_div_qbg:divider.denominator[2]
denominator[3] => alt_u_div_qbg:divider.denominator[3]
denominator[4] => alt_u_div_qbg:divider.denominator[4]
denominator[5] => alt_u_div_qbg:divider.denominator[5]
denominator[6] => alt_u_div_qbg:divider.denominator[6]
denominator[7] => alt_u_div_qbg:divider.denominator[7]
numerator[0] => alt_u_div_qbg:divider.numerator[0]
numerator[1] => alt_u_div_qbg:divider.numerator[1]
numerator[2] => alt_u_div_qbg:divider.numerator[2]
numerator[3] => alt_u_div_qbg:divider.numerator[3]
numerator[4] => alt_u_div_qbg:divider.numerator[4]
numerator[5] => alt_u_div_qbg:divider.numerator[5]
numerator[6] => alt_u_div_qbg:divider.numerator[6]
numerator[7] => alt_u_div_qbg:divider.numerator[7]
numerator[8] => alt_u_div_qbg:divider.numerator[8]
numerator[9] => alt_u_div_qbg:divider.numerator[9]
numerator[10] => alt_u_div_qbg:divider.numerator[10]
numerator[11] => alt_u_div_qbg:divider.numerator[11]
numerator[12] => alt_u_div_qbg:divider.numerator[12]
numerator[13] => alt_u_div_qbg:divider.numerator[13]
numerator[14] => alt_u_div_qbg:divider.numerator[14]
numerator[15] => alt_u_div_qbg:divider.numerator[15]
numerator[16] => alt_u_div_qbg:divider.numerator[16]
numerator[17] => alt_u_div_qbg:divider.numerator[17]
numerator[18] => alt_u_div_qbg:divider.numerator[18]
numerator[19] => alt_u_div_qbg:divider.numerator[19]
numerator[20] => alt_u_div_qbg:divider.numerator[20]
numerator[21] => alt_u_div_qbg:divider.numerator[21]
numerator[22] => alt_u_div_qbg:divider.numerator[22]
numerator[23] => alt_u_div_qbg:divider.numerator[23]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst95|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider
clk_en => DFFDenominator[7].ENA
clk_en => DFFDenominator[6].ENA
clk_en => DFFDenominator[5].ENA
clk_en => DFFDenominator[4].ENA
clk_en => DFFDenominator[3].ENA
clk_en => DFFDenominator[2].ENA
clk_en => DFFDenominator[1].ENA
clk_en => DFFDenominator[0].ENA
clk_en => DFFNumerator[23].ENA
clk_en => DFFNumerator[22].ENA
clk_en => DFFNumerator[21].ENA
clk_en => DFFNumerator[20].ENA
clk_en => DFFNumerator[19].ENA
clk_en => DFFNumerator[18].ENA
clk_en => DFFNumerator[17].ENA
clk_en => DFFNumerator[16].ENA
clk_en => DFFNumerator[15].ENA
clk_en => DFFNumerator[14].ENA
clk_en => DFFNumerator[13].ENA
clk_en => DFFNumerator[12].ENA
clk_en => DFFNumerator[11].ENA
clk_en => DFFNumerator[10].ENA
clk_en => DFFNumerator[9].ENA
clk_en => DFFNumerator[8].ENA
clk_en => DFFNumerator[7].ENA
clk_en => DFFNumerator[6].ENA
clk_en => DFFNumerator[5].ENA
clk_en => DFFNumerator[4].ENA
clk_en => DFFNumerator[3].ENA
clk_en => DFFNumerator[2].ENA
clk_en => DFFNumerator[1].ENA
clk_en => DFFNumerator[0].ENA
clk_en => DFFQuotient[23].ENA
clk_en => DFFQuotient[22].ENA
clk_en => DFFQuotient[21].ENA
clk_en => DFFQuotient[20].ENA
clk_en => DFFQuotient[19].ENA
clk_en => DFFQuotient[18].ENA
clk_en => DFFQuotient[17].ENA
clk_en => DFFQuotient[16].ENA
clk_en => DFFQuotient[15].ENA
clk_en => DFFQuotient[14].ENA
clk_en => DFFQuotient[13].ENA
clk_en => DFFQuotient[12].ENA
clk_en => DFFQuotient[11].ENA
clk_en => DFFQuotient[10].ENA
clk_en => DFFQuotient[9].ENA
clk_en => DFFQuotient[8].ENA
clk_en => DFFQuotient[7].ENA
clk_en => DFFQuotient[6].ENA
clk_en => DFFQuotient[5].ENA
clk_en => DFFQuotient[4].ENA
clk_en => DFFQuotient[3].ENA
clk_en => DFFQuotient[2].ENA
clk_en => DFFQuotient[1].ENA
clk_en => DFFQuotient[0].ENA
clk_en => DFFStage[8].ENA
clk_en => DFFStage[7].ENA
clk_en => DFFStage[6].ENA
clk_en => DFFStage[5].ENA
clk_en => DFFStage[4].ENA
clk_en => DFFStage[3].ENA
clk_en => DFFStage[2].ENA
clk_en => DFFStage[1].ENA
clk_en => DFFStage[0].ENA
clock => DFFDenominator[7].CLK
clock => DFFDenominator[6].CLK
clock => DFFDenominator[5].CLK
clock => DFFDenominator[4].CLK
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[23].CLK
clock => DFFNumerator[22].CLK
clock => DFFNumerator[21].CLK
clock => DFFNumerator[20].CLK
clock => DFFNumerator[19].CLK
clock => DFFNumerator[18].CLK
clock => DFFNumerator[17].CLK
clock => DFFNumerator[16].CLK
clock => DFFNumerator[15].CLK
clock => DFFNumerator[14].CLK
clock => DFFNumerator[13].CLK
clock => DFFNumerator[12].CLK
clock => DFFNumerator[11].CLK
clock => DFFNumerator[10].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[23].CLK
clock => DFFQuotient[22].CLK
clock => DFFQuotient[21].CLK
clock => DFFQuotient[20].CLK
clock => DFFQuotient[19].CLK
clock => DFFQuotient[18].CLK
clock => DFFQuotient[17].CLK
clock => DFFQuotient[16].CLK
clock => DFFQuotient[15].CLK
clock => DFFQuotient[14].CLK
clock => DFFQuotient[13].CLK
clock => DFFQuotient[12].CLK
clock => DFFQuotient[11].CLK
clock => DFFQuotient[10].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[8].CLK
clock => DFFStage[7].CLK
clock => DFFStage[6].CLK
clock => DFFStage[5].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_unc:add_sub_0.datab[0]
denominator[0] => add_sub_vnc:add_sub_1.datab[0]
denominator[0] => op_11.IN8
denominator[0] => op_16.IN10
denominator[0] => op_17.IN12
denominator[0] => op_18.IN14
denominator[0] => op_19.IN16
denominator[0] => op_20.IN18
denominator[0] => op_21.IN20
denominator[0] => op_22.IN20
denominator[0] => op_1.IN20
denominator[0] => op_2.IN20
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_vnc:add_sub_1.datab[1]
denominator[1] => sel[8].IN1
denominator[1] => sel[16].IN1
denominator[1] => op_11.IN6
denominator[1] => sel[24].IN1
denominator[1] => op_16.IN8
denominator[1] => sel[32].IN1
denominator[1] => op_17.IN10
denominator[1] => sel[40].IN1
denominator[1] => op_18.IN12
denominator[1] => sel[48].IN1
denominator[1] => op_19.IN14
denominator[1] => sel[56].IN1
denominator[1] => op_20.IN16
denominator[1] => sel[64].IN1
denominator[1] => op_21.IN18
denominator[1] => sel[72].IN1
denominator[1] => op_22.IN18
denominator[1] => sel[80].IN1
denominator[1] => op_1.IN18
denominator[1] => sel[88].IN1
denominator[1] => op_2.IN18
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[9].IN1
denominator[2] => sel[17].IN1
denominator[2] => op_11.IN4
denominator[2] => sel[25].IN1
denominator[2] => op_16.IN6
denominator[2] => sel[33].IN1
denominator[2] => op_17.IN8
denominator[2] => sel[41].IN1
denominator[2] => op_18.IN10
denominator[2] => sel[49].IN1
denominator[2] => op_19.IN12
denominator[2] => sel[57].IN1
denominator[2] => op_20.IN14
denominator[2] => sel[65].IN1
denominator[2] => op_21.IN16
denominator[2] => sel[73].IN1
denominator[2] => op_22.IN16
denominator[2] => sel[81].IN1
denominator[2] => op_1.IN16
denominator[2] => sel[89].IN1
denominator[2] => op_2.IN16
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[10].IN1
denominator[3] => sel[18].IN1
denominator[3] => sel[26].IN1
denominator[3] => op_16.IN4
denominator[3] => sel[34].IN1
denominator[3] => op_17.IN6
denominator[3] => sel[42].IN1
denominator[3] => op_18.IN8
denominator[3] => sel[50].IN1
denominator[3] => op_19.IN10
denominator[3] => sel[58].IN1
denominator[3] => op_20.IN12
denominator[3] => sel[66].IN1
denominator[3] => op_21.IN14
denominator[3] => sel[74].IN1
denominator[3] => op_22.IN14
denominator[3] => sel[82].IN1
denominator[3] => op_1.IN14
denominator[3] => sel[90].IN1
denominator[3] => op_2.IN14
denominator[4] => DFFDenominator[4].DATAIN
denominator[4] => sel[3].IN1
denominator[4] => sel[11].IN1
denominator[4] => sel[19].IN1
denominator[4] => sel[27].IN1
denominator[4] => sel[35].IN1
denominator[4] => op_17.IN4
denominator[4] => sel[43].IN1
denominator[4] => op_18.IN6
denominator[4] => sel[51].IN1
denominator[4] => op_19.IN8
denominator[4] => sel[59].IN1
denominator[4] => op_20.IN10
denominator[4] => sel[67].IN1
denominator[4] => op_21.IN12
denominator[4] => sel[75].IN1
denominator[4] => op_22.IN12
denominator[4] => sel[83].IN1
denominator[4] => op_1.IN12
denominator[4] => sel[91].IN1
denominator[4] => op_2.IN12
denominator[5] => DFFDenominator[5].DATAIN
denominator[5] => sel[4].IN1
denominator[5] => sel[12].IN1
denominator[5] => sel[20].IN1
denominator[5] => sel[28].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[44].IN1
denominator[5] => op_18.IN4
denominator[5] => sel[52].IN1
denominator[5] => op_19.IN6
denominator[5] => sel[60].IN1
denominator[5] => op_20.IN8
denominator[5] => sel[68].IN1
denominator[5] => op_21.IN10
denominator[5] => sel[76].IN1
denominator[5] => op_22.IN10
denominator[5] => sel[84].IN1
denominator[5] => op_1.IN10
denominator[5] => sel[92].IN1
denominator[5] => op_2.IN10
denominator[6] => DFFDenominator[6].DATAIN
denominator[6] => sel[5].IN1
denominator[6] => sel[13].IN1
denominator[6] => sel[21].IN1
denominator[6] => sel[29].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[45].IN1
denominator[6] => sel[53].IN1
denominator[6] => op_19.IN4
denominator[6] => sel[61].IN1
denominator[6] => op_20.IN6
denominator[6] => sel[69].IN1
denominator[6] => op_21.IN8
denominator[6] => sel[77].IN1
denominator[6] => op_22.IN8
denominator[6] => sel[85].IN1
denominator[6] => op_1.IN8
denominator[6] => sel[93].IN1
denominator[6] => op_2.IN8
denominator[7] => DFFDenominator[7].DATAIN
denominator[7] => sel[6].IN1
denominator[7] => sel[14].IN1
denominator[7] => sel[22].IN1
denominator[7] => sel[30].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[46].IN1
denominator[7] => sel[54].IN1
denominator[7] => sel[62].IN1
denominator[7] => op_20.IN4
denominator[7] => sel[70].IN1
denominator[7] => op_21.IN6
denominator[7] => sel[78].IN1
denominator[7] => op_22.IN6
denominator[7] => sel[86].IN1
denominator[7] => op_1.IN6
denominator[7] => sel[94].IN1
denominator[7] => op_2.IN6
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[6] => DFFNumerator[6].DATAIN
numerator[7] => DFFNumerator[7].DATAIN
numerator[8] => DFFNumerator[8].DATAIN
numerator[9] => DFFNumerator[9].DATAIN
numerator[10] => DFFNumerator[10].DATAIN
numerator[11] => DFFNumerator[11].DATAIN
numerator[12] => DFFNumerator[12].DATAIN
numerator[12] => StageOut[99].IN0
numerator[12] => op_2.IN19
numerator[13] => DFFNumerator[13].DATAIN
numerator[13] => StageOut[90].IN0
numerator[13] => op_1.IN19
numerator[14] => DFFNumerator[14].DATAIN
numerator[14] => StageOut[81].IN0
numerator[14] => op_22.IN19
numerator[15] => DFFNumerator[15].DATAIN
numerator[15] => StageOut[72].IN0
numerator[15] => op_21.IN19
numerator[16] => DFFNumerator[16].DATAIN
numerator[16] => StageOut[63].IN0
numerator[16] => op_20.IN17
numerator[17] => DFFNumerator[17].DATAIN
numerator[17] => StageOut[54].IN0
numerator[17] => op_19.IN15
numerator[18] => DFFNumerator[18].DATAIN
numerator[18] => StageOut[45].IN0
numerator[18] => op_18.IN13
numerator[19] => DFFNumerator[19].DATAIN
numerator[19] => StageOut[36].IN0
numerator[19] => op_17.IN11
numerator[20] => DFFNumerator[20].DATAIN
numerator[20] => StageOut[27].IN0
numerator[20] => op_16.IN9
numerator[21] => DFFNumerator[21].DATAIN
numerator[21] => StageOut[18].IN0
numerator[21] => op_11.IN7
numerator[22] => DFFNumerator[22].DATAIN
numerator[22] => add_sub_vnc:add_sub_1.dataa[0]
numerator[22] => StageOut[9].IN0
numerator[23] => DFFNumerator[23].DATAIN
numerator[23] => add_sub_unc:add_sub_0.dataa[0]
numerator[23] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= DFFQuotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= DFFQuotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= DFFQuotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= DFFQuotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= DFFQuotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= DFFQuotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= DFFQuotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= DFFQuotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= DFFQuotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= DFFQuotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= DFFQuotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= DFFQuotient[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[207].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[208].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[209].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[210].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[211].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[212].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[213].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[214].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst95|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider|add_sub_unc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_divide0:inst95|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider|add_sub_vnc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_or2:inst96
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
result <= lpm_or:lpm_or_component.result[0]


|Main|Acuisition_Control_Module:inst|lpm_or2:inst96|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
result[0] <= or_node[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Main|Acuisition_Control_Module:inst|lpm_mux0:inst97
clock => clock.IN1
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data1x[0] => sub_wire2[24].IN1
data1x[1] => sub_wire2[25].IN1
data1x[2] => sub_wire2[26].IN1
data1x[3] => sub_wire2[27].IN1
data1x[4] => sub_wire2[28].IN1
data1x[5] => sub_wire2[29].IN1
data1x[6] => sub_wire2[30].IN1
data1x[7] => sub_wire2[31].IN1
data1x[8] => sub_wire2[32].IN1
data1x[9] => sub_wire2[33].IN1
data1x[10] => sub_wire2[34].IN1
data1x[11] => sub_wire2[35].IN1
data1x[12] => sub_wire2[36].IN1
data1x[13] => sub_wire2[37].IN1
data1x[14] => sub_wire2[38].IN1
data1x[15] => sub_wire2[39].IN1
data1x[16] => sub_wire2[40].IN1
data1x[17] => sub_wire2[41].IN1
data1x[18] => sub_wire2[42].IN1
data1x[19] => sub_wire2[43].IN1
data1x[20] => sub_wire2[44].IN1
data1x[21] => sub_wire2[45].IN1
data1x[22] => sub_wire2[46].IN1
data1x[23] => sub_wire2[47].IN1
data2x[0] => sub_wire2[48].IN1
data2x[1] => sub_wire2[49].IN1
data2x[2] => sub_wire2[50].IN1
data2x[3] => sub_wire2[51].IN1
data2x[4] => sub_wire2[52].IN1
data2x[5] => sub_wire2[53].IN1
data2x[6] => sub_wire2[54].IN1
data2x[7] => sub_wire2[55].IN1
data2x[8] => sub_wire2[56].IN1
data2x[9] => sub_wire2[57].IN1
data2x[10] => sub_wire2[58].IN1
data2x[11] => sub_wire2[59].IN1
data2x[12] => sub_wire2[60].IN1
data2x[13] => sub_wire2[61].IN1
data2x[14] => sub_wire2[62].IN1
data2x[15] => sub_wire2[63].IN1
data2x[16] => sub_wire2[64].IN1
data2x[17] => sub_wire2[65].IN1
data2x[18] => sub_wire2[66].IN1
data2x[19] => sub_wire2[67].IN1
data2x[20] => sub_wire2[68].IN1
data2x[21] => sub_wire2[69].IN1
data2x[22] => sub_wire2[70].IN1
data2x[23] => sub_wire2[71].IN1
data3x[0] => sub_wire2[72].IN1
data3x[1] => sub_wire2[73].IN1
data3x[2] => sub_wire2[74].IN1
data3x[3] => sub_wire2[75].IN1
data3x[4] => sub_wire2[76].IN1
data3x[5] => sub_wire2[77].IN1
data3x[6] => sub_wire2[78].IN1
data3x[7] => sub_wire2[79].IN1
data3x[8] => sub_wire2[80].IN1
data3x[9] => sub_wire2[81].IN1
data3x[10] => sub_wire2[82].IN1
data3x[11] => sub_wire2[83].IN1
data3x[12] => sub_wire2[84].IN1
data3x[13] => sub_wire2[85].IN1
data3x[14] => sub_wire2[86].IN1
data3x[15] => sub_wire2[87].IN1
data3x[16] => sub_wire2[88].IN1
data3x[17] => sub_wire2[89].IN1
data3x[18] => sub_wire2[90].IN1
data3x[19] => sub_wire2[91].IN1
data3x[20] => sub_wire2[92].IN1
data3x[21] => sub_wire2[93].IN1
data3x[22] => sub_wire2[94].IN1
data3x[23] => sub_wire2[95].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result
result[10] <= lpm_mux:lpm_mux_component.result
result[11] <= lpm_mux:lpm_mux_component.result
result[12] <= lpm_mux:lpm_mux_component.result
result[13] <= lpm_mux:lpm_mux_component.result
result[14] <= lpm_mux:lpm_mux_component.result
result[15] <= lpm_mux:lpm_mux_component.result
result[16] <= lpm_mux:lpm_mux_component.result
result[17] <= lpm_mux:lpm_mux_component.result
result[18] <= lpm_mux:lpm_mux_component.result
result[19] <= lpm_mux:lpm_mux_component.result
result[20] <= lpm_mux:lpm_mux_component.result
result[21] <= lpm_mux:lpm_mux_component.result
result[22] <= lpm_mux:lpm_mux_component.result
result[23] <= lpm_mux:lpm_mux_component.result


|Main|Acuisition_Control_Module:inst|lpm_mux0:inst97|lpm_mux:lpm_mux_component
data[0][0] => mux_epe:auto_generated.data[0]
data[0][1] => mux_epe:auto_generated.data[1]
data[0][2] => mux_epe:auto_generated.data[2]
data[0][3] => mux_epe:auto_generated.data[3]
data[0][4] => mux_epe:auto_generated.data[4]
data[0][5] => mux_epe:auto_generated.data[5]
data[0][6] => mux_epe:auto_generated.data[6]
data[0][7] => mux_epe:auto_generated.data[7]
data[0][8] => mux_epe:auto_generated.data[8]
data[0][9] => mux_epe:auto_generated.data[9]
data[0][10] => mux_epe:auto_generated.data[10]
data[0][11] => mux_epe:auto_generated.data[11]
data[0][12] => mux_epe:auto_generated.data[12]
data[0][13] => mux_epe:auto_generated.data[13]
data[0][14] => mux_epe:auto_generated.data[14]
data[0][15] => mux_epe:auto_generated.data[15]
data[0][16] => mux_epe:auto_generated.data[16]
data[0][17] => mux_epe:auto_generated.data[17]
data[0][18] => mux_epe:auto_generated.data[18]
data[0][19] => mux_epe:auto_generated.data[19]
data[0][20] => mux_epe:auto_generated.data[20]
data[0][21] => mux_epe:auto_generated.data[21]
data[0][22] => mux_epe:auto_generated.data[22]
data[0][23] => mux_epe:auto_generated.data[23]
data[1][0] => mux_epe:auto_generated.data[24]
data[1][1] => mux_epe:auto_generated.data[25]
data[1][2] => mux_epe:auto_generated.data[26]
data[1][3] => mux_epe:auto_generated.data[27]
data[1][4] => mux_epe:auto_generated.data[28]
data[1][5] => mux_epe:auto_generated.data[29]
data[1][6] => mux_epe:auto_generated.data[30]
data[1][7] => mux_epe:auto_generated.data[31]
data[1][8] => mux_epe:auto_generated.data[32]
data[1][9] => mux_epe:auto_generated.data[33]
data[1][10] => mux_epe:auto_generated.data[34]
data[1][11] => mux_epe:auto_generated.data[35]
data[1][12] => mux_epe:auto_generated.data[36]
data[1][13] => mux_epe:auto_generated.data[37]
data[1][14] => mux_epe:auto_generated.data[38]
data[1][15] => mux_epe:auto_generated.data[39]
data[1][16] => mux_epe:auto_generated.data[40]
data[1][17] => mux_epe:auto_generated.data[41]
data[1][18] => mux_epe:auto_generated.data[42]
data[1][19] => mux_epe:auto_generated.data[43]
data[1][20] => mux_epe:auto_generated.data[44]
data[1][21] => mux_epe:auto_generated.data[45]
data[1][22] => mux_epe:auto_generated.data[46]
data[1][23] => mux_epe:auto_generated.data[47]
data[2][0] => mux_epe:auto_generated.data[48]
data[2][1] => mux_epe:auto_generated.data[49]
data[2][2] => mux_epe:auto_generated.data[50]
data[2][3] => mux_epe:auto_generated.data[51]
data[2][4] => mux_epe:auto_generated.data[52]
data[2][5] => mux_epe:auto_generated.data[53]
data[2][6] => mux_epe:auto_generated.data[54]
data[2][7] => mux_epe:auto_generated.data[55]
data[2][8] => mux_epe:auto_generated.data[56]
data[2][9] => mux_epe:auto_generated.data[57]
data[2][10] => mux_epe:auto_generated.data[58]
data[2][11] => mux_epe:auto_generated.data[59]
data[2][12] => mux_epe:auto_generated.data[60]
data[2][13] => mux_epe:auto_generated.data[61]
data[2][14] => mux_epe:auto_generated.data[62]
data[2][15] => mux_epe:auto_generated.data[63]
data[2][16] => mux_epe:auto_generated.data[64]
data[2][17] => mux_epe:auto_generated.data[65]
data[2][18] => mux_epe:auto_generated.data[66]
data[2][19] => mux_epe:auto_generated.data[67]
data[2][20] => mux_epe:auto_generated.data[68]
data[2][21] => mux_epe:auto_generated.data[69]
data[2][22] => mux_epe:auto_generated.data[70]
data[2][23] => mux_epe:auto_generated.data[71]
data[3][0] => mux_epe:auto_generated.data[72]
data[3][1] => mux_epe:auto_generated.data[73]
data[3][2] => mux_epe:auto_generated.data[74]
data[3][3] => mux_epe:auto_generated.data[75]
data[3][4] => mux_epe:auto_generated.data[76]
data[3][5] => mux_epe:auto_generated.data[77]
data[3][6] => mux_epe:auto_generated.data[78]
data[3][7] => mux_epe:auto_generated.data[79]
data[3][8] => mux_epe:auto_generated.data[80]
data[3][9] => mux_epe:auto_generated.data[81]
data[3][10] => mux_epe:auto_generated.data[82]
data[3][11] => mux_epe:auto_generated.data[83]
data[3][12] => mux_epe:auto_generated.data[84]
data[3][13] => mux_epe:auto_generated.data[85]
data[3][14] => mux_epe:auto_generated.data[86]
data[3][15] => mux_epe:auto_generated.data[87]
data[3][16] => mux_epe:auto_generated.data[88]
data[3][17] => mux_epe:auto_generated.data[89]
data[3][18] => mux_epe:auto_generated.data[90]
data[3][19] => mux_epe:auto_generated.data[91]
data[3][20] => mux_epe:auto_generated.data[92]
data[3][21] => mux_epe:auto_generated.data[93]
data[3][22] => mux_epe:auto_generated.data[94]
data[3][23] => mux_epe:auto_generated.data[95]
sel[0] => mux_epe:auto_generated.sel[0]
sel[1] => mux_epe:auto_generated.sel[1]
clock => mux_epe:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_epe:auto_generated.result[0]
result[1] <= mux_epe:auto_generated.result[1]
result[2] <= mux_epe:auto_generated.result[2]
result[3] <= mux_epe:auto_generated.result[3]
result[4] <= mux_epe:auto_generated.result[4]
result[5] <= mux_epe:auto_generated.result[5]
result[6] <= mux_epe:auto_generated.result[6]
result[7] <= mux_epe:auto_generated.result[7]
result[8] <= mux_epe:auto_generated.result[8]
result[9] <= mux_epe:auto_generated.result[9]
result[10] <= mux_epe:auto_generated.result[10]
result[11] <= mux_epe:auto_generated.result[11]
result[12] <= mux_epe:auto_generated.result[12]
result[13] <= mux_epe:auto_generated.result[13]
result[14] <= mux_epe:auto_generated.result[14]
result[15] <= mux_epe:auto_generated.result[15]
result[16] <= mux_epe:auto_generated.result[16]
result[17] <= mux_epe:auto_generated.result[17]
result[18] <= mux_epe:auto_generated.result[18]
result[19] <= mux_epe:auto_generated.result[19]
result[20] <= mux_epe:auto_generated.result[20]
result[21] <= mux_epe:auto_generated.result[21]
result[22] <= mux_epe:auto_generated.result[22]
result[23] <= mux_epe:auto_generated.result[23]


|Main|Acuisition_Control_Module:inst|lpm_mux0:inst97|lpm_mux:lpm_mux_component|mux_epe:auto_generated
clock => external_latency_ffsa[23].CLK
clock => external_latency_ffsa[22].CLK
clock => external_latency_ffsa[21].CLK
clock => external_latency_ffsa[20].CLK
clock => external_latency_ffsa[19].CLK
clock => external_latency_ffsa[18].CLK
clock => external_latency_ffsa[17].CLK
clock => external_latency_ffsa[16].CLK
clock => external_latency_ffsa[15].CLK
clock => external_latency_ffsa[14].CLK
clock => external_latency_ffsa[13].CLK
clock => external_latency_ffsa[12].CLK
clock => external_latency_ffsa[11].CLK
clock => external_latency_ffsa[10].CLK
clock => external_latency_ffsa[9].CLK
clock => external_latency_ffsa[8].CLK
clock => external_latency_ffsa[7].CLK
clock => external_latency_ffsa[6].CLK
clock => external_latency_ffsa[5].CLK
clock => external_latency_ffsa[4].CLK
clock => external_latency_ffsa[3].CLK
clock => external_latency_ffsa[2].CLK
clock => external_latency_ffsa[1].CLK
clock => external_latency_ffsa[0].CLK
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_latency_ffsa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_latency_ffsa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_latency_ffsa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_latency_ffsa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_latency_ffsa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_latency_ffsa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_latency_ffsa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= external_latency_ffsa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= external_latency_ffsa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= external_latency_ffsa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= external_latency_ffsa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= external_latency_ffsa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= external_latency_ffsa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= external_latency_ffsa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= external_latency_ffsa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= external_latency_ffsa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= external_latency_ffsa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= external_latency_ffsa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= external_latency_ffsa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= external_latency_ffsa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= external_latency_ffsa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= external_latency_ffsa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= external_latency_ffsa[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|Main|Acuisition_Control_Module:inst|lpm_shiftreg13:inst19
aset => lpm_shiftreg:lpm_shiftreg_component.aset
clock => lpm_shiftreg:lpm_shiftreg_component.clock
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Main|Acuisition_Control_Module:inst|lpm_shiftreg13:inst19|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[1].IN0
aset => _.IN0
sclr => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|FIFO_Control_Module:inst7
Clk_24_Out <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Reset_n => inst5.ACLR
Clk_48 => inst5.CLK
O_FIFO_Read_n <= fifo_controller:inst.Slave_FIFO_Write_n
IFClk => fifo_controller:inst.clk
O_FIFO_Reset_n => fifo_controller:inst.FIFO_Reset_n
O_FIFO_OR_H_n => inst3.IN0
O_FIFO_OR_L_n => inst3.IN1
FLAG_B => fifo_controller:inst.FLAG_B
O_FIFO_RClk <= fifo_controller:inst.O_FIFO_Rd_Clk
Slave_FIFO_Write_n <= fifo_controller:inst.O_FIFO_Read_n
O_FIFO_AF_n <= inst16.DB_MAX_OUTPUT_PORT_TYPE
O_FIFO_AF_L_n => inst16.IN0
O_FIFO_AF_H_n => inst16.IN1
O_FIFO_AE_n <= inst17.DB_MAX_OUTPUT_PORT_TYPE
O_FIFO_AE_L_n => inst17.IN0
O_FIFO_AE_H_n => inst17.IN1
O_FIFO_Full_n <= inst2.DB_MAX_OUTPUT_PORT_TYPE
O_FIFO_IR_H_n => inst2.IN0
O_FIFO_IR_L_n => inst2.IN1


|Main|FIFO_Control_Module:inst7|fifo_controller:inst
clk => Slave_FIFO_Write_n~reg0.CLK
clk => wt[0].CLK
clk => wt[1].CLK
clk => wt[2].CLK
clk => wt[3].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => state~1.DATAIN
clk => O_FIFO_Rd_Clk.DATAIN
FIFO_Reset_n => counter[0].ACLR
FIFO_Reset_n => counter[1].ACLR
FIFO_Reset_n => counter[2].ACLR
FIFO_Reset_n => counter[3].ACLR
FIFO_Reset_n => counter[4].ACLR
FIFO_Reset_n => counter[5].ACLR
FIFO_Reset_n => counter[6].ACLR
FIFO_Reset_n => counter[7].ACLR
FIFO_Reset_n => counter[8].ACLR
FIFO_Reset_n => counter[9].ACLR
FIFO_Reset_n => Slave_FIFO_Write_n~reg0.PRESET
FIFO_Reset_n => state~3.DATAIN
FIFO_Reset_n => wt[3].ENA
FIFO_Reset_n => wt[2].ENA
FIFO_Reset_n => wt[1].ENA
FIFO_Reset_n => wt[0].ENA
O_FIFO_Empty_n => process_0.IN0
FLAG_B => process_0.IN1
Slave_FIFO_Write_n <= Slave_FIFO_Write_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_FIFO_Rd_Clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
O_FIFO_Read_n <= O_FIFO_Read_n.DB_MAX_OUTPUT_PORT_TYPE


|Main|lpm_bustri2:inst1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
enabledt => enabledt.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata


|Main|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|lpm_mux3:inst12
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|Main|lpm_mux3:inst12|lpm_mux:lpm_mux_component
data[0][0] => mux_8qc:auto_generated.data[0]
data[0][1] => mux_8qc:auto_generated.data[1]
data[0][2] => mux_8qc:auto_generated.data[2]
data[0][3] => mux_8qc:auto_generated.data[3]
data[0][4] => mux_8qc:auto_generated.data[4]
data[0][5] => mux_8qc:auto_generated.data[5]
data[0][6] => mux_8qc:auto_generated.data[6]
data[0][7] => mux_8qc:auto_generated.data[7]
data[1][0] => mux_8qc:auto_generated.data[8]
data[1][1] => mux_8qc:auto_generated.data[9]
data[1][2] => mux_8qc:auto_generated.data[10]
data[1][3] => mux_8qc:auto_generated.data[11]
data[1][4] => mux_8qc:auto_generated.data[12]
data[1][5] => mux_8qc:auto_generated.data[13]
data[1][6] => mux_8qc:auto_generated.data[14]
data[1][7] => mux_8qc:auto_generated.data[15]
data[2][0] => mux_8qc:auto_generated.data[16]
data[2][1] => mux_8qc:auto_generated.data[17]
data[2][2] => mux_8qc:auto_generated.data[18]
data[2][3] => mux_8qc:auto_generated.data[19]
data[2][4] => mux_8qc:auto_generated.data[20]
data[2][5] => mux_8qc:auto_generated.data[21]
data[2][6] => mux_8qc:auto_generated.data[22]
data[2][7] => mux_8qc:auto_generated.data[23]
data[3][0] => mux_8qc:auto_generated.data[24]
data[3][1] => mux_8qc:auto_generated.data[25]
data[3][2] => mux_8qc:auto_generated.data[26]
data[3][3] => mux_8qc:auto_generated.data[27]
data[3][4] => mux_8qc:auto_generated.data[28]
data[3][5] => mux_8qc:auto_generated.data[29]
data[3][6] => mux_8qc:auto_generated.data[30]
data[3][7] => mux_8qc:auto_generated.data[31]
sel[0] => mux_8qc:auto_generated.sel[0]
sel[1] => mux_8qc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8qc:auto_generated.result[0]
result[1] <= mux_8qc:auto_generated.result[1]
result[2] <= mux_8qc:auto_generated.result[2]
result[3] <= mux_8qc:auto_generated.result[3]
result[4] <= mux_8qc:auto_generated.result[4]
result[5] <= mux_8qc:auto_generated.result[5]
result[6] <= mux_8qc:auto_generated.result[6]
result[7] <= mux_8qc:auto_generated.result[7]


|Main|lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_8qc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|Main|lpm_dff15:inst11
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|Main|lpm_dff15:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Main|Data_Gen:inst28
ADat[0] <= lpm_mux8:inst66.result[0]
ADat[1] <= lpm_mux8:inst66.result[1]
ADat[2] <= lpm_mux8:inst66.result[2]
ADat[3] <= lpm_mux8:inst66.result[3]
ADat[4] <= lpm_mux8:inst66.result[4]
ADat[5] <= lpm_mux8:inst66.result[5]
ADat[6] <= lpm_mux8:inst66.result[6]
ADat[7] <= lpm_mux8:inst66.result[7]
ADat[8] <= lpm_mux8:inst66.result[8]
ADat[9] <= lpm_mux8:inst66.result[9]
ADat[10] <= lpm_mux8:inst66.result[10]
ADat[11] <= lpm_mux8:inst66.result[11]
ADat[12] <= lpm_mux8:inst66.result[12]
ADat[13] <= lpm_mux8:inst66.result[13]
ADat[14] <= lpm_mux8:inst66.result[14]
ADat[15] <= lpm_mux8:inst66.result[15]
Data_Sel_Control => lpm_mux8:inst66.sel
Data_Sel_Control => lpm_mux8:inst70.sel
Data_Sel_Control => lpm_mux8:inst72.sel
Data_Sel_Control => lpm_mux8:inst71.sel
End_of_Line => lpm_counter41:inst69.sset
End_of_Line => lpm_counter42:inst74.sset
Clk_100 => lpm_counter41:inst69.clock
Clk_100 => lpm_counter42:inst74.clock
Pixel_End => lpm_counter41:inst69.cnt_en
Pixel_End => lpm_counter42:inst74.cnt_en
BDat[0] <= lpm_mux8:inst70.result[0]
BDat[1] <= lpm_mux8:inst70.result[1]
BDat[2] <= lpm_mux8:inst70.result[2]
BDat[3] <= lpm_mux8:inst70.result[3]
BDat[4] <= lpm_mux8:inst70.result[4]
BDat[5] <= lpm_mux8:inst70.result[5]
BDat[6] <= lpm_mux8:inst70.result[6]
BDat[7] <= lpm_mux8:inst70.result[7]
BDat[8] <= lpm_mux8:inst70.result[8]
BDat[9] <= lpm_mux8:inst70.result[9]
BDat[10] <= lpm_mux8:inst70.result[10]
BDat[11] <= lpm_mux8:inst70.result[11]
BDat[12] <= lpm_mux8:inst70.result[12]
BDat[13] <= lpm_mux8:inst70.result[13]
BDat[14] <= lpm_mux8:inst70.result[14]
BDat[15] <= lpm_mux8:inst70.result[15]
CDat[0] <= lpm_mux8:inst72.result[0]
CDat[1] <= lpm_mux8:inst72.result[1]
CDat[2] <= lpm_mux8:inst72.result[2]
CDat[3] <= lpm_mux8:inst72.result[3]
CDat[4] <= lpm_mux8:inst72.result[4]
CDat[5] <= lpm_mux8:inst72.result[5]
CDat[6] <= lpm_mux8:inst72.result[6]
CDat[7] <= lpm_mux8:inst72.result[7]
CDat[8] <= lpm_mux8:inst72.result[8]
CDat[9] <= lpm_mux8:inst72.result[9]
CDat[10] <= lpm_mux8:inst72.result[10]
CDat[11] <= lpm_mux8:inst72.result[11]
CDat[12] <= lpm_mux8:inst72.result[12]
CDat[13] <= lpm_mux8:inst72.result[13]
CDat[14] <= lpm_mux8:inst72.result[14]
CDat[15] <= lpm_mux8:inst72.result[15]
DDat[0] <= lpm_mux8:inst71.result[0]
DDat[1] <= lpm_mux8:inst71.result[1]
DDat[2] <= lpm_mux8:inst71.result[2]
DDat[3] <= lpm_mux8:inst71.result[3]
DDat[4] <= lpm_mux8:inst71.result[4]
DDat[5] <= lpm_mux8:inst71.result[5]
DDat[6] <= lpm_mux8:inst71.result[6]
DDat[7] <= lpm_mux8:inst71.result[7]
DDat[8] <= lpm_mux8:inst71.result[8]
DDat[9] <= lpm_mux8:inst71.result[9]
DDat[10] <= lpm_mux8:inst71.result[10]
DDat[11] <= lpm_mux8:inst71.result[11]
DDat[12] <= lpm_mux8:inst71.result[12]
DDat[13] <= lpm_mux8:inst71.result[13]
DDat[14] <= lpm_mux8:inst71.result[14]
DDat[15] <= lpm_mux8:inst71.result[15]


|Main|Data_Gen:inst28|lpm_mux8:inst66
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|Main|Data_Gen:inst28|lpm_mux8:inst66|lpm_mux:lpm_mux_component
data[0][0] => mux_krc:auto_generated.data[0]
data[0][1] => mux_krc:auto_generated.data[1]
data[0][2] => mux_krc:auto_generated.data[2]
data[0][3] => mux_krc:auto_generated.data[3]
data[0][4] => mux_krc:auto_generated.data[4]
data[0][5] => mux_krc:auto_generated.data[5]
data[0][6] => mux_krc:auto_generated.data[6]
data[0][7] => mux_krc:auto_generated.data[7]
data[0][8] => mux_krc:auto_generated.data[8]
data[0][9] => mux_krc:auto_generated.data[9]
data[0][10] => mux_krc:auto_generated.data[10]
data[0][11] => mux_krc:auto_generated.data[11]
data[0][12] => mux_krc:auto_generated.data[12]
data[0][13] => mux_krc:auto_generated.data[13]
data[0][14] => mux_krc:auto_generated.data[14]
data[0][15] => mux_krc:auto_generated.data[15]
data[1][0] => mux_krc:auto_generated.data[16]
data[1][1] => mux_krc:auto_generated.data[17]
data[1][2] => mux_krc:auto_generated.data[18]
data[1][3] => mux_krc:auto_generated.data[19]
data[1][4] => mux_krc:auto_generated.data[20]
data[1][5] => mux_krc:auto_generated.data[21]
data[1][6] => mux_krc:auto_generated.data[22]
data[1][7] => mux_krc:auto_generated.data[23]
data[1][8] => mux_krc:auto_generated.data[24]
data[1][9] => mux_krc:auto_generated.data[25]
data[1][10] => mux_krc:auto_generated.data[26]
data[1][11] => mux_krc:auto_generated.data[27]
data[1][12] => mux_krc:auto_generated.data[28]
data[1][13] => mux_krc:auto_generated.data[29]
data[1][14] => mux_krc:auto_generated.data[30]
data[1][15] => mux_krc:auto_generated.data[31]
sel[0] => mux_krc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_krc:auto_generated.result[0]
result[1] <= mux_krc:auto_generated.result[1]
result[2] <= mux_krc:auto_generated.result[2]
result[3] <= mux_krc:auto_generated.result[3]
result[4] <= mux_krc:auto_generated.result[4]
result[5] <= mux_krc:auto_generated.result[5]
result[6] <= mux_krc:auto_generated.result[6]
result[7] <= mux_krc:auto_generated.result[7]
result[8] <= mux_krc:auto_generated.result[8]
result[9] <= mux_krc:auto_generated.result[9]
result[10] <= mux_krc:auto_generated.result[10]
result[11] <= mux_krc:auto_generated.result[11]
result[12] <= mux_krc:auto_generated.result[12]
result[13] <= mux_krc:auto_generated.result[13]
result[14] <= mux_krc:auto_generated.result[14]
result[15] <= mux_krc:auto_generated.result[15]


|Main|Data_Gen:inst28|lpm_mux8:inst66|lpm_mux:lpm_mux_component|mux_krc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|Data_Gen:inst28|lpm_counter41:inst69
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|Main|Data_Gen:inst28|lpm_counter41:inst69|lpm_counter:lpm_counter_component
clock => cntr_45k:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_45k:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_45k:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_45k:auto_generated.q[0]
q[1] <= cntr_45k:auto_generated.q[1]
q[2] <= cntr_45k:auto_generated.q[2]
q[3] <= cntr_45k:auto_generated.q[3]
q[4] <= cntr_45k:auto_generated.q[4]
q[5] <= cntr_45k:auto_generated.q[5]
q[6] <= cntr_45k:auto_generated.q[6]
q[7] <= cntr_45k:auto_generated.q[7]
q[8] <= cntr_45k:auto_generated.q[8]
q[9] <= cntr_45k:auto_generated.q[9]
q[10] <= cntr_45k:auto_generated.q[10]
q[11] <= cntr_45k:auto_generated.q[11]
q[12] <= cntr_45k:auto_generated.q[12]
q[13] <= cntr_45k:auto_generated.q[13]
q[14] <= cntr_45k:auto_generated.q[14]
q[15] <= cntr_45k:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Data_Gen:inst28|lpm_counter41:inst69|lpm_counter:lpm_counter_component|cntr_45k:auto_generated
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => _.IN1


|Main|Data_Gen:inst28|lpm_constant12:inst67
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]
result[8] <= lpm_constant:lpm_constant_component.result[8]
result[9] <= lpm_constant:lpm_constant_component.result[9]
result[10] <= lpm_constant:lpm_constant_component.result[10]
result[11] <= lpm_constant:lpm_constant_component.result[11]
result[12] <= lpm_constant:lpm_constant_component.result[12]
result[13] <= lpm_constant:lpm_constant_component.result[13]
result[14] <= lpm_constant:lpm_constant_component.result[14]
result[15] <= lpm_constant:lpm_constant_component.result[15]


|Main|Data_Gen:inst28|lpm_constant12:inst67|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|Main|Data_Gen:inst28|lpm_mux8:inst70
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|Main|Data_Gen:inst28|lpm_mux8:inst70|lpm_mux:lpm_mux_component
data[0][0] => mux_krc:auto_generated.data[0]
data[0][1] => mux_krc:auto_generated.data[1]
data[0][2] => mux_krc:auto_generated.data[2]
data[0][3] => mux_krc:auto_generated.data[3]
data[0][4] => mux_krc:auto_generated.data[4]
data[0][5] => mux_krc:auto_generated.data[5]
data[0][6] => mux_krc:auto_generated.data[6]
data[0][7] => mux_krc:auto_generated.data[7]
data[0][8] => mux_krc:auto_generated.data[8]
data[0][9] => mux_krc:auto_generated.data[9]
data[0][10] => mux_krc:auto_generated.data[10]
data[0][11] => mux_krc:auto_generated.data[11]
data[0][12] => mux_krc:auto_generated.data[12]
data[0][13] => mux_krc:auto_generated.data[13]
data[0][14] => mux_krc:auto_generated.data[14]
data[0][15] => mux_krc:auto_generated.data[15]
data[1][0] => mux_krc:auto_generated.data[16]
data[1][1] => mux_krc:auto_generated.data[17]
data[1][2] => mux_krc:auto_generated.data[18]
data[1][3] => mux_krc:auto_generated.data[19]
data[1][4] => mux_krc:auto_generated.data[20]
data[1][5] => mux_krc:auto_generated.data[21]
data[1][6] => mux_krc:auto_generated.data[22]
data[1][7] => mux_krc:auto_generated.data[23]
data[1][8] => mux_krc:auto_generated.data[24]
data[1][9] => mux_krc:auto_generated.data[25]
data[1][10] => mux_krc:auto_generated.data[26]
data[1][11] => mux_krc:auto_generated.data[27]
data[1][12] => mux_krc:auto_generated.data[28]
data[1][13] => mux_krc:auto_generated.data[29]
data[1][14] => mux_krc:auto_generated.data[30]
data[1][15] => mux_krc:auto_generated.data[31]
sel[0] => mux_krc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_krc:auto_generated.result[0]
result[1] <= mux_krc:auto_generated.result[1]
result[2] <= mux_krc:auto_generated.result[2]
result[3] <= mux_krc:auto_generated.result[3]
result[4] <= mux_krc:auto_generated.result[4]
result[5] <= mux_krc:auto_generated.result[5]
result[6] <= mux_krc:auto_generated.result[6]
result[7] <= mux_krc:auto_generated.result[7]
result[8] <= mux_krc:auto_generated.result[8]
result[9] <= mux_krc:auto_generated.result[9]
result[10] <= mux_krc:auto_generated.result[10]
result[11] <= mux_krc:auto_generated.result[11]
result[12] <= mux_krc:auto_generated.result[12]
result[13] <= mux_krc:auto_generated.result[13]
result[14] <= mux_krc:auto_generated.result[14]
result[15] <= mux_krc:auto_generated.result[15]


|Main|Data_Gen:inst28|lpm_mux8:inst70|lpm_mux:lpm_mux_component|mux_krc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|Data_Gen:inst28|lpm_constant13:inst68
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]
result[8] <= lpm_constant:lpm_constant_component.result[8]
result[9] <= lpm_constant:lpm_constant_component.result[9]
result[10] <= lpm_constant:lpm_constant_component.result[10]
result[11] <= lpm_constant:lpm_constant_component.result[11]
result[12] <= lpm_constant:lpm_constant_component.result[12]
result[13] <= lpm_constant:lpm_constant_component.result[13]
result[14] <= lpm_constant:lpm_constant_component.result[14]
result[15] <= lpm_constant:lpm_constant_component.result[15]


|Main|Data_Gen:inst28|lpm_constant13:inst68|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <GND>


|Main|Data_Gen:inst28|lpm_mux8:inst72
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|Main|Data_Gen:inst28|lpm_mux8:inst72|lpm_mux:lpm_mux_component
data[0][0] => mux_krc:auto_generated.data[0]
data[0][1] => mux_krc:auto_generated.data[1]
data[0][2] => mux_krc:auto_generated.data[2]
data[0][3] => mux_krc:auto_generated.data[3]
data[0][4] => mux_krc:auto_generated.data[4]
data[0][5] => mux_krc:auto_generated.data[5]
data[0][6] => mux_krc:auto_generated.data[6]
data[0][7] => mux_krc:auto_generated.data[7]
data[0][8] => mux_krc:auto_generated.data[8]
data[0][9] => mux_krc:auto_generated.data[9]
data[0][10] => mux_krc:auto_generated.data[10]
data[0][11] => mux_krc:auto_generated.data[11]
data[0][12] => mux_krc:auto_generated.data[12]
data[0][13] => mux_krc:auto_generated.data[13]
data[0][14] => mux_krc:auto_generated.data[14]
data[0][15] => mux_krc:auto_generated.data[15]
data[1][0] => mux_krc:auto_generated.data[16]
data[1][1] => mux_krc:auto_generated.data[17]
data[1][2] => mux_krc:auto_generated.data[18]
data[1][3] => mux_krc:auto_generated.data[19]
data[1][4] => mux_krc:auto_generated.data[20]
data[1][5] => mux_krc:auto_generated.data[21]
data[1][6] => mux_krc:auto_generated.data[22]
data[1][7] => mux_krc:auto_generated.data[23]
data[1][8] => mux_krc:auto_generated.data[24]
data[1][9] => mux_krc:auto_generated.data[25]
data[1][10] => mux_krc:auto_generated.data[26]
data[1][11] => mux_krc:auto_generated.data[27]
data[1][12] => mux_krc:auto_generated.data[28]
data[1][13] => mux_krc:auto_generated.data[29]
data[1][14] => mux_krc:auto_generated.data[30]
data[1][15] => mux_krc:auto_generated.data[31]
sel[0] => mux_krc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_krc:auto_generated.result[0]
result[1] <= mux_krc:auto_generated.result[1]
result[2] <= mux_krc:auto_generated.result[2]
result[3] <= mux_krc:auto_generated.result[3]
result[4] <= mux_krc:auto_generated.result[4]
result[5] <= mux_krc:auto_generated.result[5]
result[6] <= mux_krc:auto_generated.result[6]
result[7] <= mux_krc:auto_generated.result[7]
result[8] <= mux_krc:auto_generated.result[8]
result[9] <= mux_krc:auto_generated.result[9]
result[10] <= mux_krc:auto_generated.result[10]
result[11] <= mux_krc:auto_generated.result[11]
result[12] <= mux_krc:auto_generated.result[12]
result[13] <= mux_krc:auto_generated.result[13]
result[14] <= mux_krc:auto_generated.result[14]
result[15] <= mux_krc:auto_generated.result[15]


|Main|Data_Gen:inst28|lpm_mux8:inst72|lpm_mux:lpm_mux_component|mux_krc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|Data_Gen:inst28|lpm_counter42:inst74
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|Main|Data_Gen:inst28|lpm_counter42:inst74|lpm_counter:lpm_counter_component
clock => cntr_nek:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_nek:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_nek:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_nek:auto_generated.q[0]
q[1] <= cntr_nek:auto_generated.q[1]
q[2] <= cntr_nek:auto_generated.q[2]
q[3] <= cntr_nek:auto_generated.q[3]
q[4] <= cntr_nek:auto_generated.q[4]
q[5] <= cntr_nek:auto_generated.q[5]
q[6] <= cntr_nek:auto_generated.q[6]
q[7] <= cntr_nek:auto_generated.q[7]
q[8] <= cntr_nek:auto_generated.q[8]
q[9] <= cntr_nek:auto_generated.q[9]
q[10] <= cntr_nek:auto_generated.q[10]
q[11] <= cntr_nek:auto_generated.q[11]
q[12] <= cntr_nek:auto_generated.q[12]
q[13] <= cntr_nek:auto_generated.q[13]
q[14] <= cntr_nek:auto_generated.q[14]
q[15] <= cntr_nek:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|Data_Gen:inst28|lpm_counter42:inst74|lpm_counter:lpm_counter_component|cntr_nek:auto_generated
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => _.IN1


|Main|Data_Gen:inst28|lpm_mux8:inst71
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|Main|Data_Gen:inst28|lpm_mux8:inst71|lpm_mux:lpm_mux_component
data[0][0] => mux_krc:auto_generated.data[0]
data[0][1] => mux_krc:auto_generated.data[1]
data[0][2] => mux_krc:auto_generated.data[2]
data[0][3] => mux_krc:auto_generated.data[3]
data[0][4] => mux_krc:auto_generated.data[4]
data[0][5] => mux_krc:auto_generated.data[5]
data[0][6] => mux_krc:auto_generated.data[6]
data[0][7] => mux_krc:auto_generated.data[7]
data[0][8] => mux_krc:auto_generated.data[8]
data[0][9] => mux_krc:auto_generated.data[9]
data[0][10] => mux_krc:auto_generated.data[10]
data[0][11] => mux_krc:auto_generated.data[11]
data[0][12] => mux_krc:auto_generated.data[12]
data[0][13] => mux_krc:auto_generated.data[13]
data[0][14] => mux_krc:auto_generated.data[14]
data[0][15] => mux_krc:auto_generated.data[15]
data[1][0] => mux_krc:auto_generated.data[16]
data[1][1] => mux_krc:auto_generated.data[17]
data[1][2] => mux_krc:auto_generated.data[18]
data[1][3] => mux_krc:auto_generated.data[19]
data[1][4] => mux_krc:auto_generated.data[20]
data[1][5] => mux_krc:auto_generated.data[21]
data[1][6] => mux_krc:auto_generated.data[22]
data[1][7] => mux_krc:auto_generated.data[23]
data[1][8] => mux_krc:auto_generated.data[24]
data[1][9] => mux_krc:auto_generated.data[25]
data[1][10] => mux_krc:auto_generated.data[26]
data[1][11] => mux_krc:auto_generated.data[27]
data[1][12] => mux_krc:auto_generated.data[28]
data[1][13] => mux_krc:auto_generated.data[29]
data[1][14] => mux_krc:auto_generated.data[30]
data[1][15] => mux_krc:auto_generated.data[31]
sel[0] => mux_krc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_krc:auto_generated.result[0]
result[1] <= mux_krc:auto_generated.result[1]
result[2] <= mux_krc:auto_generated.result[2]
result[3] <= mux_krc:auto_generated.result[3]
result[4] <= mux_krc:auto_generated.result[4]
result[5] <= mux_krc:auto_generated.result[5]
result[6] <= mux_krc:auto_generated.result[6]
result[7] <= mux_krc:auto_generated.result[7]
result[8] <= mux_krc:auto_generated.result[8]
result[9] <= mux_krc:auto_generated.result[9]
result[10] <= mux_krc:auto_generated.result[10]
result[11] <= mux_krc:auto_generated.result[11]
result[12] <= mux_krc:auto_generated.result[12]
result[13] <= mux_krc:auto_generated.result[13]
result[14] <= mux_krc:auto_generated.result[14]
result[15] <= mux_krc:auto_generated.result[15]


|Main|Data_Gen:inst28|lpm_mux8:inst71|lpm_mux:lpm_mux_component|mux_krc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|lpm_constant21:inst63
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result


|Main|lpm_constant21:inst63|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>


|Main|CCD_Simulator:inst64
Clk_Enbl <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Reset_n => inst8.ACLR
Reset_n => inst25.ACLR
Reset_n => inst20.ACLR
Reset_n => lpm_counter39:inst28.aclr
Reset_n => inst43.ACLR
Reset_n => inst47.ACLR
Reset_n => inst46.ACLR
Reset_n => inst24.ACLR
Reset_n => inst42.ACLR
Reset_n => inst48.ACLR
Reset_n => inst30.ACLR
End <= inst25.DB_MAX_OUTPUT_PORT_TYPE
Clk_100 => inst25.CLK
Clk_100 => lpm_shiftreg10:inst29.clock
Clk_100 => inst20.CLK
Clk_100 => lpm_counter39:inst28.clock
Clk_100 => lpm_counter38:inst26.clock
Clk_100 => inst8.CLK
Clk_100 => inst43.CLK
Clk_100 => inst47.CLK
Clk_100 => inst46.CLK
Clk_100 => inst24.CLK
Clk_100 => inst42.CLK
Clk_100 => inst48.CLK
Clk_100 => inst30.CLK
Clk_100 => lpm_mux6:inst33.clock
Clk_100 => lpm_dff22:inst9.clock
Clk_100 => lpm_dff22:inst13.clock
Clk_100 => lpm_dff22:inst15.clock
Clk_100 => lpm_dff22:inst19.clock
Q[0] <= lpm_counter39:inst28.q[0]
Q[1] <= lpm_counter39:inst28.q[1]
Strt_Acquis <= lpm_shiftreg10:inst29.shiftout
CONVST_n => inst21.IN0
Sel[0] <= lpm_counter38:inst26.q[0]
Sel[1] <= lpm_counter38:inst26.q[1]
Sel[2] <= lpm_counter38:inst26.q[2]
DFF_Enbl <= inst43.DB_MAX_OUTPUT_PORT_TYPE
ADC_Read_n <= inst37.DB_MAX_OUTPUT_PORT_TYPE
ADC_CS_n <= inst38.DB_MAX_OUTPUT_PORT_TYPE
C_Mux <= inst42.DB_MAX_OUTPUT_PORT_TYPE
D_Stb <= inst30.DB_MAX_OUTPUT_PORT_TYPE
Data[0] <= lpm_mux6:inst33.result[0]
Data[1] <= lpm_mux6:inst33.result[1]
Data[2] <= lpm_mux6:inst33.result[2]
Data[3] <= lpm_mux6:inst33.result[3]
Data[4] <= lpm_mux6:inst33.result[4]
Data[5] <= lpm_mux6:inst33.result[5]
Data[6] <= lpm_mux6:inst33.result[6]
Data[7] <= lpm_mux6:inst33.result[7]
DDat[0] => lpm_dff22:inst19.data[0]
DDat[1] => lpm_dff22:inst19.data[1]
DDat[2] => lpm_dff22:inst19.data[2]
DDat[3] => lpm_dff22:inst19.data[3]
DDat[4] => lpm_dff22:inst19.data[4]
DDat[5] => lpm_dff22:inst19.data[5]
DDat[6] => lpm_dff22:inst19.data[6]
DDat[7] => lpm_dff22:inst19.data[7]
DDat[8] => lpm_dff22:inst19.data[8]
DDat[9] => lpm_dff22:inst19.data[9]
DDat[10] => lpm_dff22:inst19.data[10]
DDat[11] => lpm_dff22:inst19.data[11]
DDat[12] => lpm_dff22:inst19.data[12]
DDat[13] => lpm_dff22:inst19.data[13]
DDat[14] => lpm_dff22:inst19.data[14]
DDat[15] => lpm_dff22:inst19.data[15]
CDat[0] => lpm_mux7:inst34.data1x[0]
CDat[1] => lpm_mux7:inst34.data1x[1]
CDat[2] => lpm_mux7:inst34.data1x[2]
CDat[3] => lpm_mux7:inst34.data1x[3]
CDat[4] => lpm_mux7:inst34.data1x[4]
CDat[5] => lpm_mux7:inst34.data1x[5]
CDat[6] => lpm_mux7:inst34.data1x[6]
CDat[7] => lpm_mux7:inst34.data1x[7]
CDat[8] => lpm_mux7:inst34.data1x[8]
CDat[9] => lpm_mux7:inst34.data1x[9]
CDat[10] => lpm_mux7:inst34.data1x[10]
CDat[11] => lpm_mux7:inst34.data1x[11]
CDat[12] => lpm_mux7:inst34.data1x[12]
CDat[13] => lpm_mux7:inst34.data1x[13]
CDat[14] => lpm_mux7:inst34.data1x[14]
CDat[15] => lpm_mux7:inst34.data1x[15]
BDat[0] => lpm_mux7:inst35.data1x[0]
BDat[1] => lpm_mux7:inst35.data1x[1]
BDat[2] => lpm_mux7:inst35.data1x[2]
BDat[3] => lpm_mux7:inst35.data1x[3]
BDat[4] => lpm_mux7:inst35.data1x[4]
BDat[5] => lpm_mux7:inst35.data1x[5]
BDat[6] => lpm_mux7:inst35.data1x[6]
BDat[7] => lpm_mux7:inst35.data1x[7]
BDat[8] => lpm_mux7:inst35.data1x[8]
BDat[9] => lpm_mux7:inst35.data1x[9]
BDat[10] => lpm_mux7:inst35.data1x[10]
BDat[11] => lpm_mux7:inst35.data1x[11]
BDat[12] => lpm_mux7:inst35.data1x[12]
BDat[13] => lpm_mux7:inst35.data1x[13]
BDat[14] => lpm_mux7:inst35.data1x[14]
BDat[15] => lpm_mux7:inst35.data1x[15]
ADat[0] => lpm_mux7:inst36.data1x[0]
ADat[1] => lpm_mux7:inst36.data1x[1]
ADat[2] => lpm_mux7:inst36.data1x[2]
ADat[3] => lpm_mux7:inst36.data1x[3]
ADat[4] => lpm_mux7:inst36.data1x[4]
ADat[5] => lpm_mux7:inst36.data1x[5]
ADat[6] => lpm_mux7:inst36.data1x[6]
ADat[7] => lpm_mux7:inst36.data1x[7]
ADat[8] => lpm_mux7:inst36.data1x[8]
ADat[9] => lpm_mux7:inst36.data1x[9]
ADat[10] => lpm_mux7:inst36.data1x[10]
ADat[11] => lpm_mux7:inst36.data1x[11]
ADat[12] => lpm_mux7:inst36.data1x[12]
ADat[13] => lpm_mux7:inst36.data1x[13]
ADat[14] => lpm_mux7:inst36.data1x[14]
ADat[15] => lpm_mux7:inst36.data1x[15]


|Main|CCD_Simulator:inst64|lpm_counter39:inst28
aclr => lpm_counter:lpm_counter_component.aclr
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|Main|CCD_Simulator:inst64|lpm_counter39:inst28|lpm_counter:lpm_counter_component
clock => cntr_0fm:auto_generated.clock
clk_en => cntr_0fm:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_0fm:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_0fm:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_0fm:auto_generated.q[0]
q[1] <= cntr_0fm:auto_generated.q[1]
cout <= cntr_0fm:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|CCD_Simulator:inst64|lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated
aclr => counter_reg_bit[1].IN0
clk_en => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => _.IN1


|Main|CCD_Simulator:inst64|lpm_shiftreg10:inst29
clock => lpm_shiftreg:lpm_shiftreg_component.clock
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Main|CCD_Simulator:inst64|lpm_shiftreg10:inst29|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|CCD_Simulator:inst64|lpm_counter38:inst26
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|Main|CCD_Simulator:inst64|lpm_counter38:inst26|lpm_counter:lpm_counter_component
clock => cntr_haj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_haj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_haj:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_haj:auto_generated.q[0]
q[1] <= cntr_haj:auto_generated.q[1]
q[2] <= cntr_haj:auto_generated.q[2]
cout <= cntr_haj:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Main|CCD_Simulator:inst64|lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => _.IN1


|Main|CCD_Simulator:inst64|lpm_mux6:inst33
clken => lpm_mux:lpm_mux_component.clken
clock => lpm_mux:lpm_mux_component.clock
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|Main|CCD_Simulator:inst64|lpm_mux6:inst33|lpm_mux:lpm_mux_component
data[0][0] => mux_a9f:auto_generated.data[0]
data[0][1] => mux_a9f:auto_generated.data[1]
data[0][2] => mux_a9f:auto_generated.data[2]
data[0][3] => mux_a9f:auto_generated.data[3]
data[0][4] => mux_a9f:auto_generated.data[4]
data[0][5] => mux_a9f:auto_generated.data[5]
data[0][6] => mux_a9f:auto_generated.data[6]
data[0][7] => mux_a9f:auto_generated.data[7]
data[1][0] => mux_a9f:auto_generated.data[8]
data[1][1] => mux_a9f:auto_generated.data[9]
data[1][2] => mux_a9f:auto_generated.data[10]
data[1][3] => mux_a9f:auto_generated.data[11]
data[1][4] => mux_a9f:auto_generated.data[12]
data[1][5] => mux_a9f:auto_generated.data[13]
data[1][6] => mux_a9f:auto_generated.data[14]
data[1][7] => mux_a9f:auto_generated.data[15]
sel[0] => mux_a9f:auto_generated.sel[0]
clock => mux_a9f:auto_generated.clock
aclr => ~NO_FANOUT~
clken => mux_a9f:auto_generated.clken
result[0] <= mux_a9f:auto_generated.result[0]
result[1] <= mux_a9f:auto_generated.result[1]
result[2] <= mux_a9f:auto_generated.result[2]
result[3] <= mux_a9f:auto_generated.result[3]
result[4] <= mux_a9f:auto_generated.result[4]
result[5] <= mux_a9f:auto_generated.result[5]
result[6] <= mux_a9f:auto_generated.result[6]
result[7] <= mux_a9f:auto_generated.result[7]


|Main|CCD_Simulator:inst64|lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated
clken => external_latency_ffsa[7].ENA
clken => external_latency_ffsa[6].ENA
clken => external_latency_ffsa[5].ENA
clken => external_latency_ffsa[4].ENA
clken => external_latency_ffsa[3].ENA
clken => external_latency_ffsa[2].ENA
clken => external_latency_ffsa[1].ENA
clken => external_latency_ffsa[0].ENA
clock => external_latency_ffsa[7].CLK
clock => external_latency_ffsa[6].CLK
clock => external_latency_ffsa[5].CLK
clock => external_latency_ffsa[4].CLK
clock => external_latency_ffsa[3].CLK
clock => external_latency_ffsa[2].CLK
clock => external_latency_ffsa[1].CLK
clock => external_latency_ffsa[0].CLK
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_latency_ffsa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_latency_ffsa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_latency_ffsa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_latency_ffsa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_latency_ffsa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_latency_ffsa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_latency_ffsa[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|CCD_Simulator:inst64|lpm_dff22:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|Main|CCD_Simulator:inst64|lpm_dff22:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|CCD_Simulator:inst64|lpm_mux7:inst36
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|Main|CCD_Simulator:inst64|lpm_mux7:inst36|lpm_mux:lpm_mux_component
data[0][0] => mux_krc:auto_generated.data[0]
data[0][1] => mux_krc:auto_generated.data[1]
data[0][2] => mux_krc:auto_generated.data[2]
data[0][3] => mux_krc:auto_generated.data[3]
data[0][4] => mux_krc:auto_generated.data[4]
data[0][5] => mux_krc:auto_generated.data[5]
data[0][6] => mux_krc:auto_generated.data[6]
data[0][7] => mux_krc:auto_generated.data[7]
data[0][8] => mux_krc:auto_generated.data[8]
data[0][9] => mux_krc:auto_generated.data[9]
data[0][10] => mux_krc:auto_generated.data[10]
data[0][11] => mux_krc:auto_generated.data[11]
data[0][12] => mux_krc:auto_generated.data[12]
data[0][13] => mux_krc:auto_generated.data[13]
data[0][14] => mux_krc:auto_generated.data[14]
data[0][15] => mux_krc:auto_generated.data[15]
data[1][0] => mux_krc:auto_generated.data[16]
data[1][1] => mux_krc:auto_generated.data[17]
data[1][2] => mux_krc:auto_generated.data[18]
data[1][3] => mux_krc:auto_generated.data[19]
data[1][4] => mux_krc:auto_generated.data[20]
data[1][5] => mux_krc:auto_generated.data[21]
data[1][6] => mux_krc:auto_generated.data[22]
data[1][7] => mux_krc:auto_generated.data[23]
data[1][8] => mux_krc:auto_generated.data[24]
data[1][9] => mux_krc:auto_generated.data[25]
data[1][10] => mux_krc:auto_generated.data[26]
data[1][11] => mux_krc:auto_generated.data[27]
data[1][12] => mux_krc:auto_generated.data[28]
data[1][13] => mux_krc:auto_generated.data[29]
data[1][14] => mux_krc:auto_generated.data[30]
data[1][15] => mux_krc:auto_generated.data[31]
sel[0] => mux_krc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_krc:auto_generated.result[0]
result[1] <= mux_krc:auto_generated.result[1]
result[2] <= mux_krc:auto_generated.result[2]
result[3] <= mux_krc:auto_generated.result[3]
result[4] <= mux_krc:auto_generated.result[4]
result[5] <= mux_krc:auto_generated.result[5]
result[6] <= mux_krc:auto_generated.result[6]
result[7] <= mux_krc:auto_generated.result[7]
result[8] <= mux_krc:auto_generated.result[8]
result[9] <= mux_krc:auto_generated.result[9]
result[10] <= mux_krc:auto_generated.result[10]
result[11] <= mux_krc:auto_generated.result[11]
result[12] <= mux_krc:auto_generated.result[12]
result[13] <= mux_krc:auto_generated.result[13]
result[14] <= mux_krc:auto_generated.result[14]
result[15] <= mux_krc:auto_generated.result[15]


|Main|CCD_Simulator:inst64|lpm_mux7:inst36|lpm_mux:lpm_mux_component|mux_krc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|CCD_Simulator:inst64|lpm_dff22:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|Main|CCD_Simulator:inst64|lpm_dff22:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|CCD_Simulator:inst64|lpm_mux7:inst35
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|Main|CCD_Simulator:inst64|lpm_mux7:inst35|lpm_mux:lpm_mux_component
data[0][0] => mux_krc:auto_generated.data[0]
data[0][1] => mux_krc:auto_generated.data[1]
data[0][2] => mux_krc:auto_generated.data[2]
data[0][3] => mux_krc:auto_generated.data[3]
data[0][4] => mux_krc:auto_generated.data[4]
data[0][5] => mux_krc:auto_generated.data[5]
data[0][6] => mux_krc:auto_generated.data[6]
data[0][7] => mux_krc:auto_generated.data[7]
data[0][8] => mux_krc:auto_generated.data[8]
data[0][9] => mux_krc:auto_generated.data[9]
data[0][10] => mux_krc:auto_generated.data[10]
data[0][11] => mux_krc:auto_generated.data[11]
data[0][12] => mux_krc:auto_generated.data[12]
data[0][13] => mux_krc:auto_generated.data[13]
data[0][14] => mux_krc:auto_generated.data[14]
data[0][15] => mux_krc:auto_generated.data[15]
data[1][0] => mux_krc:auto_generated.data[16]
data[1][1] => mux_krc:auto_generated.data[17]
data[1][2] => mux_krc:auto_generated.data[18]
data[1][3] => mux_krc:auto_generated.data[19]
data[1][4] => mux_krc:auto_generated.data[20]
data[1][5] => mux_krc:auto_generated.data[21]
data[1][6] => mux_krc:auto_generated.data[22]
data[1][7] => mux_krc:auto_generated.data[23]
data[1][8] => mux_krc:auto_generated.data[24]
data[1][9] => mux_krc:auto_generated.data[25]
data[1][10] => mux_krc:auto_generated.data[26]
data[1][11] => mux_krc:auto_generated.data[27]
data[1][12] => mux_krc:auto_generated.data[28]
data[1][13] => mux_krc:auto_generated.data[29]
data[1][14] => mux_krc:auto_generated.data[30]
data[1][15] => mux_krc:auto_generated.data[31]
sel[0] => mux_krc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_krc:auto_generated.result[0]
result[1] <= mux_krc:auto_generated.result[1]
result[2] <= mux_krc:auto_generated.result[2]
result[3] <= mux_krc:auto_generated.result[3]
result[4] <= mux_krc:auto_generated.result[4]
result[5] <= mux_krc:auto_generated.result[5]
result[6] <= mux_krc:auto_generated.result[6]
result[7] <= mux_krc:auto_generated.result[7]
result[8] <= mux_krc:auto_generated.result[8]
result[9] <= mux_krc:auto_generated.result[9]
result[10] <= mux_krc:auto_generated.result[10]
result[11] <= mux_krc:auto_generated.result[11]
result[12] <= mux_krc:auto_generated.result[12]
result[13] <= mux_krc:auto_generated.result[13]
result[14] <= mux_krc:auto_generated.result[14]
result[15] <= mux_krc:auto_generated.result[15]


|Main|CCD_Simulator:inst64|lpm_mux7:inst35|lpm_mux:lpm_mux_component|mux_krc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|CCD_Simulator:inst64|lpm_dff22:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|Main|CCD_Simulator:inst64|lpm_dff22:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Main|CCD_Simulator:inst64|lpm_mux7:inst34
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|Main|CCD_Simulator:inst64|lpm_mux7:inst34|lpm_mux:lpm_mux_component
data[0][0] => mux_krc:auto_generated.data[0]
data[0][1] => mux_krc:auto_generated.data[1]
data[0][2] => mux_krc:auto_generated.data[2]
data[0][3] => mux_krc:auto_generated.data[3]
data[0][4] => mux_krc:auto_generated.data[4]
data[0][5] => mux_krc:auto_generated.data[5]
data[0][6] => mux_krc:auto_generated.data[6]
data[0][7] => mux_krc:auto_generated.data[7]
data[0][8] => mux_krc:auto_generated.data[8]
data[0][9] => mux_krc:auto_generated.data[9]
data[0][10] => mux_krc:auto_generated.data[10]
data[0][11] => mux_krc:auto_generated.data[11]
data[0][12] => mux_krc:auto_generated.data[12]
data[0][13] => mux_krc:auto_generated.data[13]
data[0][14] => mux_krc:auto_generated.data[14]
data[0][15] => mux_krc:auto_generated.data[15]
data[1][0] => mux_krc:auto_generated.data[16]
data[1][1] => mux_krc:auto_generated.data[17]
data[1][2] => mux_krc:auto_generated.data[18]
data[1][3] => mux_krc:auto_generated.data[19]
data[1][4] => mux_krc:auto_generated.data[20]
data[1][5] => mux_krc:auto_generated.data[21]
data[1][6] => mux_krc:auto_generated.data[22]
data[1][7] => mux_krc:auto_generated.data[23]
data[1][8] => mux_krc:auto_generated.data[24]
data[1][9] => mux_krc:auto_generated.data[25]
data[1][10] => mux_krc:auto_generated.data[26]
data[1][11] => mux_krc:auto_generated.data[27]
data[1][12] => mux_krc:auto_generated.data[28]
data[1][13] => mux_krc:auto_generated.data[29]
data[1][14] => mux_krc:auto_generated.data[30]
data[1][15] => mux_krc:auto_generated.data[31]
sel[0] => mux_krc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_krc:auto_generated.result[0]
result[1] <= mux_krc:auto_generated.result[1]
result[2] <= mux_krc:auto_generated.result[2]
result[3] <= mux_krc:auto_generated.result[3]
result[4] <= mux_krc:auto_generated.result[4]
result[5] <= mux_krc:auto_generated.result[5]
result[6] <= mux_krc:auto_generated.result[6]
result[7] <= mux_krc:auto_generated.result[7]
result[8] <= mux_krc:auto_generated.result[8]
result[9] <= mux_krc:auto_generated.result[9]
result[10] <= mux_krc:auto_generated.result[10]
result[11] <= mux_krc:auto_generated.result[11]
result[12] <= mux_krc:auto_generated.result[12]
result[13] <= mux_krc:auto_generated.result[13]
result[14] <= mux_krc:auto_generated.result[14]
result[15] <= mux_krc:auto_generated.result[15]


|Main|CCD_Simulator:inst64|lpm_mux7:inst34|lpm_mux:lpm_mux_component|mux_krc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|CCD_Simulator:inst64|lpm_dff22:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|Main|CCD_Simulator:inst64|lpm_dff22:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


