WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2501921 heartbeat IPC: 3.997 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5002066 heartbeat IPC: 4 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6252211 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 55 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6252211 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 12267852 heartbeat IPC: 1.376 cumulative IPC: 0.8312 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 24469045 heartbeat IPC: 0.8196 cumulative IPC: 0.8234 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 36274746 heartbeat IPC: 0.847 cumulative IPC: 0.8327 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 48335329 heartbeat IPC: 0.8291 cumulative IPC: 0.8317 (Simulation time: 00 hr 04 min 00 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 60471852 heartbeat IPC: 0.824 cumulative IPC: 0.83 (Simulation time: 00 hr 04 min 54 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 73113932 heartbeat IPC: 0.791 cumulative IPC: 0.8226 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 85333016 heartbeat IPC: 0.8184 cumulative IPC: 0.8219 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 100000004 cycles: 97768718 heartbeat IPC: 0.8041 cumulative IPC: 0.8195 (Simulation time: 00 hr 07 min 36 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv171.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000004 cycles: 110422659 heartbeat IPC: 0.7903 cumulative IPC: 0.816 (Simulation time: 00 hr 08 min 31 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 123638934 heartbeat IPC: 0.7566 cumulative IPC: 0.8093 (Simulation time: 00 hr 09 min 28 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 123302822 cumulative IPC: 0.811 (Simulation time: 00 hr 09 min 54 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 123302822 cumulative IPC: 0.811 (Simulation time: 00 hr 09 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv171.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.811 instructions: 100000001 cycles: 123302822
CPU 0 Branch Prediction Accuracy: 85.57% MPKI: 25.78 Average ROB Occupancy at Mispredict: 19.69
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.44
BRANCH_INDIRECT: 14.4
BRANCH_CONDITIONAL: 9.05
BRANCH_DIRECT_CALL: 0.816
BRANCH_INDIRECT_CALL: 0.488
BRANCH_RETURN: 0.581

L1D TOTAL        ACCESS:   27032400 HIT:   24834717 MISS:    2197683
L1D LOAD         ACCESS:   16693034 HIT:   15152578 MISS:    1540456
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10110852 HIT:    9666342 MISS:     444510
L1D TRANSLATION  ACCESS:     228514 HIT:      15797 MISS:     212717
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 25.91 cycles
L1I TOTAL        ACCESS:   10609175 HIT:    6953443 MISS:    3655732
L1I LOAD         ACCESS:   10609175 HIT:    6953443 MISS:    3655732
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 13 cycles
L2C TOTAL        ACCESS:    4754711 HIT:    3263937 MISS:    1490774
L2C LOAD         ACCESS:    3851290 HIT:    2659569 MISS:    1191721
L2C RFO          ACCESS:     186482 HIT:     124548 MISS:      61934
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     505647 HIT:     426404 MISS:      79243
L2C TRANSLATION  ACCESS:     211292 HIT:      53416 MISS:     157876
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 44.33 cycles
LLC TOTAL        ACCESS:    1603808 HIT:    1341052 MISS:     262756
LLC LOAD         ACCESS:    1191719 HIT:    1021859 MISS:     169860
LLC RFO          ACCESS:      61934 HIT:      37711 MISS:      24223
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     192279 HIT:     163904 MISS:      28375
LLC TRANSLATION  ACCESS:     157876 HIT:     117578 MISS:      40298
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 143.1 cycles
cpu0_DTLB TOTAL        ACCESS:   21778341 HIT:   20213855 MISS:    1564486
cpu0_DTLB LOAD         ACCESS:   21778341 HIT:   20213855 MISS:    1564486
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.32 cycles
cpu0_ITLB TOTAL        ACCESS:    9405938 HIT:    8613215 MISS:     792723
cpu0_ITLB LOAD         ACCESS:    9405938 HIT:    8613215 MISS:     792723
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 7.564 cycles
cpu0_STLB TOTAL        ACCESS:    1606995 HIT:    1433495 MISS:     173500
cpu0_STLB LOAD         ACCESS:    1606995 HIT:    1433495 MISS:     173500
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 92.16 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      52547
  ROW_BUFFER_MISS:     181828
 AVG DBUS CONGESTED CYCLE: 3.914
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      23941
  FULL:      87775
