OS_Byte CMOS 10
#Parent OS_Bytecmos
Bit(s)	Meaning
#Line
0-3	Reserved (was Mode in RO2)
4	Interlace active
5-7	Vertical adjust (signed)
