
*** Running vivado
    with args -log Main_unit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_unit.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Main_unit.tcl -notrace
Command: synth_design -top Main_unit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12808 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 358.477 ; gain = 99.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main_unit' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Main_unit.vhd:17]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Counters/Slow_Clk.vhd:4' bound to instance 'Clock_0' of component 'Slow_Clk' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Main_unit.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Counters/Slow_Clk.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Counters/Slow_Clk.vhd:11]
INFO: [Synth 8-3491] module 'Nano_processor' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:5' bound to instance 'Nano_processor_0' of component 'Nano_processor' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Main_unit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Nano_processor' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:15]
INFO: [Synth 8-3491] module 'Adder_3' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/Adder_3.vhd:4' bound to instance 'Adder_3_Bit' of component 'Adder_3' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Adder_3' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/Adder_3.vhd:11]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/RCA_4.vhd:4' bound to instance 'RCA_0' of component 'RCA_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/Adder_3.vhd:29]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/RCA_4.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/FA.vhd:32' bound to instance 'FA_0' of component 'FA' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/RCA_4.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/FA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/HA.vhd:32' bound to instance 'HA_0' of component 'HA' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/FA.vhd:51]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/HA.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'HA' (2#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/HA.vhd:40]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/HA.vhd:32' bound to instance 'HA_1' of component 'HA' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/FA.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'FA' (3#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/FA.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/FA.vhd:32' bound to instance 'FA_1' of component 'FA' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/RCA_4.vhd:36]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/FA.vhd:32' bound to instance 'FA_2' of component 'FA' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/RCA_4.vhd:45]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/FA.vhd:32' bound to instance 'FA_3' of component 'FA' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/RCA_4.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (4#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/RCA_4.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Adder_3' (5#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/Adder_3.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_way_3_bit' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_2_way_3_bit.vhd:4' bound to instance 'Jump_selector' of component 'Mux_2_way_3_bit' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:150]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_bit' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_2_way_3_bit.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_2_way_3_bit.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_bit' (6#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_2_way_3_bit.vhd:13]
INFO: [Synth 8-3491] module 'Mux_2_way_4_bit' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_2_way_4_bit.vhd:4' bound to instance 'Load_selector' of component 'Mux_2_way_4_bit' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_4_bit' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_2_way_4_bit.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_2_way_4_bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_4_bit' (7#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_2_way_4_bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_counter' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Program_counter.vhd:5' bound to instance 'PC' of component 'Program_counter' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Program_counter' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Program_counter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Program_counter' (8#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Program_counter.vhd:14]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/ROM.vhd:6' bound to instance 'Program_ROM' of component 'ROM' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:175]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ROM' (9#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_decoder' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Instruction_decoder.vhd:4' bound to instance 'ID' of component 'Instruction_decoder' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:181]
INFO: [Synth 8-638] synthesizing module 'Instruction_decoder' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Instruction_decoder.vhd:24]
WARNING: [Synth 8-614] signal 'Instruction' is read in the process but is not in the sensitivity list [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Instruction_decoder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Instruction_decoder' (10#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Instruction_decoder.vhd:24]
INFO: [Synth 8-3491] module 'Register_bank' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_bank.vhd:5' bound to instance 'Reg_bank' of component 'Register_bank' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Register_bank' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_bank.vhd:22]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Decoder_3_to_8.vhd:4' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_bank.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Decoder_3_to_8.vhd:11]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Decoder_3_to_8.vhd:26]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Decoder_2_to_4.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (11#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Decoder_2_to_4.vhd:11]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Decoder_3_to_8.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (12#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Decoder_3_to_8.vhd:11]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_4.vhd:5' bound to instance 'Reg1' of component 'Register_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_bank.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Register_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_4.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Register_4' (13#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_4.vhd:14]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_4.vhd:5' bound to instance 'Reg2' of component 'Register_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_bank.vhd:60]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_4.vhd:5' bound to instance 'Reg3' of component 'Register_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_bank.vhd:68]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_4.vhd:5' bound to instance 'Reg4' of component 'Register_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_bank.vhd:76]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_4.vhd:5' bound to instance 'Reg5' of component 'Register_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_bank.vhd:84]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_4.vhd:5' bound to instance 'Reg6' of component 'Register_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_bank.vhd:92]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_4.vhd:5' bound to instance 'Reg7' of component 'Register_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_bank.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Register_bank' (14#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/RegisterBank/Register_bank.vhd:22]
WARNING: [Synth 8-5640] Port 'carry_flag' is missing in component declaration [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:93]
WARNING: [Synth 8-5640] Port 'sign_flag' is missing in component declaration [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:93]
INFO: [Synth 8-3491] module 'Add_Substract_4' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/Add_Substract_4.vhd:32' bound to instance 'Add_Substract_4_0' of component 'Add_Substract_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:211]
INFO: [Synth 8-638] synthesizing module 'Add_Substract_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/Add_Substract_4.vhd:46]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/RCA_4.vhd:4' bound to instance 'RCA_0' of component 'RCA_4' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/Add_Substract_4.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Add_Substract_4' (15#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Adders/Add_Substract_4.vhd:46]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_8_way_4_bit.vhd:4' bound to instance 'Reg_A_selector' of component 'Mux_8_way_4_bit' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:220]
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_4_bit' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_8_way_4_bit.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_8_way_4_bit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_4_bit' (16#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_8_way_4_bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Multiplexers/Mux_8_way_4_bit.vhd:4' bound to instance 'Reg_B_selector' of component 'Mux_8_way_4_bit' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:234]
WARNING: [Synth 8-3848] Net Overflow in module/entity Nano_processor does not have driver. [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:10]
WARNING: [Synth 8-3848] Net LoadProgRom in module/entity Nano_processor does not have driver. [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'Nano_processor' (17#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Nano_processor.vhd:15]
INFO: [Synth 8-3491] module 'LUT_16_7_Seg' declared at 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/LUT_16_7_Seg.vhd:5' bound to instance 'LUT' of component 'LUT_16_7_Seg' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Main_unit.vhd:63]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7_Seg' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/LUT_16_7_Seg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7_Seg' (18#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/LUT_16_7_Seg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Main_unit' (19#1) [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Main_unit.vhd:17]
WARNING: [Synth 8-3917] design Main_unit has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Main_unit has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Main_unit has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Main_unit has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Instruction_decoder has unconnected port Instruction[5]
WARNING: [Synth 8-3331] design Instruction_decoder has unconnected port Instruction[4]
WARNING: [Synth 8-3331] design Nano_processor has unconnected port Overflow
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 413.605 ; gain = 154.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 413.605 ; gain = 154.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 413.605 ; gain = 154.938
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Seven_Segment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Reg_en_reg' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Instruction_decoder.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'Load_sel_reg' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Instruction_decoder.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'Imd_val_reg' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Instruction_decoder.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'Reg_select_A_reg' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Instruction_decoder.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'Reg_select_B_reg' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Instruction_decoder.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'Add_sub_sel_reg' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Instruction_decoder.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_address_reg' [C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.srcs/sources_1/new/Instruction_decoder.vhd:78]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 413.605 ; gain = 154.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_way_3_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Mux_2_way_4_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Program_counter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Instruction_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 6     
Module Register_4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Add_Substract_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module LUT_16_7_Seg 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clock_0/Clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Main_unit has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Main_unit has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Main_unit has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Main_unit has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Main_unit has unconnected port Overflow
INFO: [Synth 8-3886] merging instance 'Nano_processor_0/ID/Jump_address_reg[0]' (LD) to 'Nano_processor_0/ID/Jump_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'Nano_processor_0/ID/Imd_val_reg[0]' (LD) to 'Nano_processor_0/ID/Imd_val_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 553.543 ; gain = 294.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 553.543 ; gain = 294.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Reg_en_reg[1]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Reg_en_reg[0]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Imd_val_reg[3]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Imd_val_reg[2]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Reg_select_A_reg[1]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Reg_select_A_reg[0]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Reg_select_B_reg[1]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Reg_select_B_reg[0]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Jump_address_reg[2]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Jump_address_reg[1]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/PC/Q_reg[2]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/PC/Q_reg[1]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/PC/Q_reg[0]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg1/Q_reg[3]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg1/Q_reg[2]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg1/Q_reg[1]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg1/Q_reg[0]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg2/Q_reg[3]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg2/Q_reg[2]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg2/Q_reg[1]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg2/Q_reg[0]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg3/Q_reg[3]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg3/Q_reg[2]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg3/Q_reg[1]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg3/Q_reg[0]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg5/Q_reg[3]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg5/Q_reg[2]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg5/Q_reg[1]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg5/Q_reg[0]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg6/Q_reg[3]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg6/Q_reg[2]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg6/Q_reg[1]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg6/Q_reg[0]) is unused and will be removed from module Main_unit.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Nano_processor_0/ID/Imd_val_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Nano_processor_0/ID/Load_sel_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Nano_processor_0/ID/Reg_en_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nano_processor_0/Reg_bank/Reg7/Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nano_processor_0/Reg_bank/Reg7/Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nano_processor_0/Reg_bank/Reg7/Q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nano_processor_0/Reg_bank/Reg7/Q_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Nano_processor_0/ID/Reg_select_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Nano_processor_0/ID/Reg_select_A_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Reg_en_reg[2]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Load_sel_reg) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Imd_val_reg[1]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Reg_select_A_reg[2]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/ID/Reg_select_B_reg[2]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[0]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[31]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[30]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[29]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[28]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[27]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[26]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[25]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[24]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[23]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[22]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[21]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[20]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[19]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[18]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[17]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[16]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[15]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[14]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[13]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[12]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[11]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[10]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[9]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[8]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[7]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[6]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[5]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[4]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[3]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[2]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/count_reg[1]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/Clk_status_reg) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Clock_0/Clk_out_reg) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg7/Q_reg[3]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg7/Q_reg[2]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg7/Q_reg[1]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg7/Q_reg[0]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg4/Q_reg[3]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg4/Q_reg[2]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg4/Q_reg[1]) is unused and will be removed from module Main_unit.
WARNING: [Synth 8-3332] Sequential element (Nano_processor_0/Reg_bank/Reg4/Q_reg[0]) is unused and will be removed from module Main_unit.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 553.543 ; gain = 294.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 553.543 ; gain = 294.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 553.543 ; gain = 294.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 553.543 ; gain = 294.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 553.543 ; gain = 294.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 553.543 ; gain = 294.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 553.543 ; gain = 294.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |    16|
|2     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    17|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 553.543 ; gain = 294.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 553.543 ; gain = 294.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 553.543 ; gain = 294.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 650.215 ; gain = 404.691
INFO: [Common 17-1381] The checkpoint 'C:/Users/Eutech/Documents/FinalNanoProcessor/FinalNanoProcessor.runs/synth_1/Main_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_unit_utilization_synth.rpt -pb Main_unit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 650.215 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 18:32:19 2023...
