// Seed: 410661453
module module_0 (
    input  tri   id_0,
    input  tri0  id_1,
    input  wand  id_2,
    output tri   id_3,
    input  tri1  id_4,
    output uwire id_5,
    output tri0  id_6,
    input  tri   id_7,
    input  uwire id_8,
    input  wor   id_9,
    input  tri0  id_10,
    input  tri   id_11,
    input  tri0  id_12,
    output tri0  id_13,
    input  uwire id_14,
    input  tri   id_15,
    output wire  id_16,
    output uwire id_17,
    output uwire id_18
);
endmodule
module module_1 #(
    parameter id_0 = 32'd56
) (
    input uwire _id_0,
    output tri1 id_1,
    input wor id_2,
    input wor id_3,
    output wire id_4,
    input tri id_5,
    output supply1 id_6,
    input supply0 id_7,
    input uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    output wor id_11,
    input wire id_12,
    input tri0 id_13
);
  parameter id_15 = (-1);
  module_0 modCall_1 (
      id_8,
      id_13,
      id_13,
      id_4,
      id_5,
      id_1,
      id_6,
      id_5,
      id_12,
      id_2,
      id_13,
      id_3,
      id_9,
      id_6,
      id_12,
      id_13,
      id_6,
      id_1,
      id_4
  );
  assign modCall_1.id_6 = 0;
  logic [-1  && "" &&  id_0 : 1] id_16;
  ;
endmodule
