library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mainAdderModule is
	port(
			A : in std_logic_vector(3 downto 0);
			B : in std_logic_vector(3 downto 0);
			K : in std_logic;
			T : out std_logic_vector(6 downto 0);
			U : out std_logic_vector(6 downto 0
			);