<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegAllocFast.cpp source code [llvm/llvm/lib/CodeGen/RegAllocFast.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/RegAllocFast.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='RegAllocFast.cpp.html'>RegAllocFast.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RegAllocFast.cpp - A fast register allocator for debug code --------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file This register allocator allocates registers to a basic block at a</i></td></tr>
<tr><th id="10">10</th><td><i>/// time, attempting to keep values in registers and reusing registers as</i></td></tr>
<tr><th id="11">11</th><td><i>/// appropriate.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/IndexedMap.h.html">"llvm/ADT/IndexedMap.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/SparseSet.h.html">"llvm/ADT/SparseSet.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/RegAllocRegistry.h.html">"llvm/CodeGen/RegAllocRegistry.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/IR/Metadata.h.html">"llvm/IR/Metadata.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../../include/c++/7/tuple.html">&lt;tuple&gt;</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "regalloc"</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumStores = {&quot;regalloc&quot;, &quot;NumStores&quot;, &quot;Number of stores added&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumStores" title='NumStores' data-ref="NumStores">NumStores</dfn>, <q>"Number of stores added"</q>);</td></tr>
<tr><th id="55">55</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLoads = {&quot;regalloc&quot;, &quot;NumLoads&quot;, &quot;Number of loads added&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLoads" title='NumLoads' data-ref="NumLoads">NumLoads</dfn> , <q>"Number of loads added"</q>);</td></tr>
<tr><th id="56">56</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCoalesced = {&quot;regalloc&quot;, &quot;NumCoalesced&quot;, &quot;Number of copies coalesced&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCoalesced" title='NumCoalesced' data-ref="NumCoalesced">NumCoalesced</dfn>, <q>"Number of copies coalesced"</q>);</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/RegAllocRegistry.h.html#llvm::RegisterRegAlloc" title='llvm::RegisterRegAlloc' data-ref="llvm::RegisterRegAlloc">RegisterRegAlloc</a></td></tr>
<tr><th id="59">59</th><td>  <dfn class="tu decl def" id="fastRegAlloc" title='fastRegAlloc' data-type='llvm::RegisterRegAlloc' data-ref="fastRegAlloc">fastRegAlloc</dfn><a class="ref" href="../../include/llvm/CodeGen/RegAllocRegistry.h.html#_ZN4llvm16RegisterRegAllocC1EPKcS2_PFPNS_12FunctionPassEvE" title='llvm::RegisterRegAlloc::RegisterRegAlloc' data-ref="_ZN4llvm16RegisterRegAllocC1EPKcS2_PFPNS_12FunctionPassEvE">(</a><q>"fast"</q>, <q>"fast register allocator"</q>, <a class="ref" href="#_ZN4llvm27createFastRegisterAllocatorEv" title='llvm::createFastRegisterAllocator' data-ref="_ZN4llvm27createFastRegisterAllocatorEv">createFastRegisterAllocator</a>);</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>namespace</b> {</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="64">64</th><td>  <b>public</b>:</td></tr>
<tr><th id="65">65</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::ID" title='(anonymous namespace)::RegAllocFast::ID' data-type='char' data-ref="(anonymousnamespace)::RegAllocFast::ID">ID</dfn>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFastC1Ev" title='(anonymous namespace)::RegAllocFast::RegAllocFast' data-type='void (anonymous namespace)::RegAllocFast::RegAllocFast()' data-ref="_ZN12_GLOBAL__N_112RegAllocFastC1Ev">RegAllocFast</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::RegAllocFast::ID" title='(anonymous namespace)::RegAllocFast::ID' data-use='a' data-ref="(anonymousnamespace)::RegAllocFast::ID">ID</a>), <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg">StackSlotForVirtReg</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapC1ERKT_" title='llvm::IndexedMap::IndexedMap&lt;T, ToIndexT&gt;' data-ref="_ZN4llvm10IndexedMapC1ERKT_">(</a>-<var>1</var>) {}</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <b>private</b>:</td></tr>
<tr><th id="70">70</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::MFI" title='(anonymous namespace)::RegAllocFast::MFI' data-type='llvm::MachineFrameInfo *' data-ref="(anonymousnamespace)::RegAllocFast::MFI">MFI</dfn>;</td></tr>
<tr><th id="71">71</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</dfn>;</td></tr>
<tr><th id="72">72</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</dfn>;</td></tr>
<tr><th id="73">73</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::TII" title='(anonymous namespace)::RegAllocFast::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::RegAllocFast::TII">TII</dfn>;</td></tr>
<tr><th id="74">74</th><td>    <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::RegClassInfo" title='(anonymous namespace)::RegAllocFast::RegClassInfo' data-type='llvm::RegisterClassInfo' data-ref="(anonymousnamespace)::RegAllocFast::RegClassInfo">RegClassInfo</dfn>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::MBB">/// Basic block currently being allocated.</i></td></tr>
<tr><th id="77">77</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::RegAllocFast::MBB">MBB</dfn>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg">/// Maps virtual regs to the frame index where these values are spilled.</i></td></tr>
<tr><th id="80">80</th><td>    <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<em>int</em>, <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-type='IndexedMap&lt;int, llvm::VirtReg2IndexFunctor&gt;' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg">StackSlotForVirtReg</dfn>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveReg">/// Everything we know about a live virtual register.</i></td></tr>
<tr><th id="83">83</th><td>    <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</dfn> {</td></tr>
<tr><th id="84">84</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse">LastUse</dfn> = <b>nullptr</b>; <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse">///&lt; Last instr to use reg.</i></td></tr>
<tr><th id="85">85</th><td>      <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-type='unsigned int' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg">VirtReg</dfn>;                <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg">///&lt; Virtual register number.</i></td></tr>
<tr><th id="86">86</th><td>      <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-type='MCPhysReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</dfn> = <var>0</var>;           <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">///&lt; Currently held here.</i></td></tr>
<tr><th id="87">87</th><td>      <em>unsigned</em> <em>short</em> <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::LiveReg::LastOpNum" title='(anonymous namespace)::RegAllocFast::LiveReg::LastOpNum' data-type='unsigned short' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastOpNum">LastOpNum</dfn> = <var>0</var>;    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveReg::LastOpNum">///&lt; OpNum on LastUse.</i></td></tr>
<tr><th id="88">88</th><td>      <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::LiveReg::Dirty" title='(anonymous namespace)::RegAllocFast::LiveReg::Dirty' data-type='bool' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Dirty">Dirty</dfn> = <b>false</b>;              <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveReg::Dirty">///&lt; Register needs spill.</i></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>      <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1Ej" title='(anonymous namespace)::RegAllocFast::LiveReg::LiveReg' data-type='void (anonymous namespace)::RegAllocFast::LiveReg::LiveReg(unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1Ej">LiveReg</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1VirtReg" title='VirtReg' data-type='unsigned int' data-ref="1VirtReg">VirtReg</dfn>) : <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg">VirtReg</a>(<a class="local col1 ref" href="#1VirtReg" title='VirtReg' data-ref="1VirtReg">VirtReg</a>) {}</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>      <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegAllocFast7LiveReg17getSparseSetIndexEv" title='(anonymous namespace)::RegAllocFast::LiveReg::getSparseSetIndex' data-type='unsigned int (anonymous namespace)::RegAllocFast::LiveReg::getSparseSetIndex() const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast7LiveReg17getSparseSetIndexEv">getSparseSetIndex</dfn>() <em>const</em> {</td></tr>
<tr><th id="93">93</th><td>        <b>return</b> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg">VirtReg</a>);</td></tr>
<tr><th id="94">94</th><td>      }</td></tr>
<tr><th id="95">95</th><td>    };</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap">LiveRegMap</dfn> = <a class="type" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet" title='llvm::SparseSet' data-ref="llvm::SparseSet">SparseSet</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a>&gt;;</td></tr>
<tr><th id="98">98</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">/// This map contains entries for each virtual register that is currently</i></td></tr>
<tr><th id="99">99</th><td><i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">    /// available in a physical register.</i></td></tr>
<tr><th id="100">100</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap">LiveRegMap</a> <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-type='LiveRegMap' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</dfn>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>2</var>&gt;&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::LiveDbgValueMap" title='(anonymous namespace)::RegAllocFast::LiveDbgValueMap' data-type='DenseMap&lt;unsigned int, SmallVector&lt;llvm::MachineInstr *, 2&gt; &gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveDbgValueMap">LiveDbgValueMap</dfn>;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks">/// Has a bit set for every virtual register for which it was determined</i></td></tr>
<tr><th id="105">105</th><td><i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks">    /// that it is alive across blocks.</i></td></tr>
<tr><th id="106">106</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks">MayLiveAcrossBlocks</dfn>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::RegState">/// State of a physical register.</i></td></tr>
<tr><th id="109">109</th><td>    <b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::RegAllocFast::RegState" title='(anonymous namespace)::RegAllocFast::RegState' data-ref="(anonymousnamespace)::RegAllocFast::RegState">RegState</dfn> {</td></tr>
<tr><th id="110">110</th><td>      <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::RegState::regDisabled">/// A disabled register is not available for allocation, but an alias may</i></td></tr>
<tr><th id="111">111</th><td><i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::RegState::regDisabled">      /// be in use. A register can only be moved out of the disabled state if</i></td></tr>
<tr><th id="112">112</th><td><i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::RegState::regDisabled">      /// all aliases are disabled.</i></td></tr>
<tr><th id="113">113</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::RegAllocFast::RegState::regDisabled" title='(anonymous namespace)::RegAllocFast::RegState::regDisabled' data-type='0' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regDisabled">regDisabled</dfn>,</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>      <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::RegState::regFree">/// A free register is not currently in use and can be allocated</i></td></tr>
<tr><th id="116">116</th><td><i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::RegState::regFree">      /// immediately without checking aliases.</i></td></tr>
<tr><th id="117">117</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-type='1' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</dfn>,</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>      <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::RegState::regReserved">/// A reserved register has been assigned explicitly (e.g., setting up a</i></td></tr>
<tr><th id="120">120</th><td><i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::RegState::regReserved">      /// call parameter), and it remains reserved until it is used.</i></td></tr>
<tr><th id="121">121</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::RegAllocFast::RegState::regReserved" title='(anonymous namespace)::RegAllocFast::RegState::regReserved' data-type='2' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regReserved">regReserved</dfn></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>      <i class="doc">/// A register state may also be a virtual register number, indication</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">      /// that the physical register is currently allocated to a virtual</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">      /// register. In that case, LiveVirtRegs contains the inverse mapping.</i></td></tr>
<tr><th id="126">126</th><td>    };</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::PhysRegState">/// Maps each physical register to a RegState enum or a virtual register.</i></td></tr>
<tr><th id="129">129</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-type='std::vector&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</dfn>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>16</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::VirtDead" title='(anonymous namespace)::RegAllocFast::VirtDead' data-type='SmallVector&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RegAllocFast::VirtDead">VirtDead</dfn>;</td></tr>
<tr><th id="132">132</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>32</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::Coalesced" title='(anonymous namespace)::RegAllocFast::Coalesced' data-type='SmallVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="(anonymousnamespace)::RegAllocFast::Coalesced">Coalesced</dfn>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::RegAllocFast::RegUnitSet" title='(anonymous namespace)::RegAllocFast::RegUnitSet' data-type='SparseSet&lt;uint16_t, identity&lt;uint16_t&gt; &gt;' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitSet">RegUnitSet</dfn> = <a class="type" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet" title='llvm::SparseSet' data-ref="llvm::SparseSet">SparseSet</a>&lt;<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>, <a class="type" href="../../include/llvm/ADT/STLExtras.h.html#llvm::identity" title='llvm::identity' data-ref="llvm::identity">identity</a>&lt;<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>&gt;&gt;;</td></tr>
<tr><th id="135">135</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::UsedInInstr">/// Set of register units that are used in the current instruction, and so</i></td></tr>
<tr><th id="136">136</th><td><i class="doc" data-doc="(anonymousnamespace)::RegAllocFast::UsedInInstr">    /// cannot be allocated.</i></td></tr>
<tr><th id="137">137</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::RegUnitSet" title='(anonymous namespace)::RegAllocFast::RegUnitSet' data-type='SparseSet&lt;uint16_t, identity&lt;uint16_t&gt; &gt;' data-ref="(anonymousnamespace)::RegAllocFast::RegUnitSet">RegUnitSet</a> <dfn class="tu decl" id="(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-type='RegUnitSet' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr">UsedInInstr</dfn>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-type='void (anonymous namespace)::RegAllocFast::setPhysRegState(MCPhysReg PhysReg, unsigned int NewState)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="2PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="2PhysReg">PhysReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="3NewState" title='NewState' data-type='unsigned int' data-ref="3NewState">NewState</dfn>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">/// Mark a physreg as used in this instruction.</i></td></tr>
<tr><th id="142">142</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markRegUsedInInstr' data-type='void (anonymous namespace)::RegAllocFast::markRegUsedInInstr(MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">markRegUsedInInstr</dfn>(<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="4PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="4PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="143">143</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col5 decl" id="5Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="5Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col4 ref" href="#4PhysReg" title='PhysReg' data-ref="4PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>); <a class="local col5 ref" href="#5Units" title='Units' data-ref="5Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#5Units" title='Units' data-ref="5Units">Units</a>)</td></tr>
<tr><th id="144">144</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr">UsedInInstr</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet6insertERKT_" title='llvm::SparseSet::insert' data-ref="_ZN4llvm9SparseSet6insertERKT_">insert</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#5Units" title='Units' data-ref="5Units">Units</a>);</td></tr>
<tr><th id="145">145</th><td>    }</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>    <i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEt">/// Check if a physreg or any of its aliases are used in this instruction.</i></td></tr>
<tr><th id="148">148</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::isRegUsedInInstr' data-type='bool (anonymous namespace)::RegAllocFast::isRegUsedInInstr(MCPhysReg PhysReg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEt">isRegUsedInInstr</dfn>(<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col6 decl" id="6PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="6PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="149">149</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col7 decl" id="7Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="7Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col6 ref" href="#6PhysReg" title='PhysReg' data-ref="6PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>); <a class="local col7 ref" href="#7Units" title='Units' data-ref="7Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#7Units" title='Units' data-ref="7Units">Units</a>)</td></tr>
<tr><th id="150">150</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr">UsedInInstr</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE" title='llvm::SparseSet::count' data-ref="_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE">count</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#7Units" title='Units' data-ref="7Units">Units</a>))</td></tr>
<tr><th id="151">151</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="152">152</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="153">153</th><td>    }</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>    <b>enum</b> : <em>unsigned</em> {</td></tr>
<tr><th id="156">156</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::RegAllocFast::spillClean" title='(anonymous namespace)::RegAllocFast::spillClean' data-type='50' data-ref="(anonymousnamespace)::RegAllocFast::spillClean">spillClean</dfn> = <var>50</var>,</td></tr>
<tr><th id="157">157</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::RegAllocFast::spillDirty" title='(anonymous namespace)::RegAllocFast::spillDirty' data-type='100' data-ref="(anonymousnamespace)::RegAllocFast::spillDirty">spillDirty</dfn> = <var>100</var>,</td></tr>
<tr><th id="158">158</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::RegAllocFast::spillPrefBonus" title='(anonymous namespace)::RegAllocFast::spillPrefBonus' data-type='20' data-ref="(anonymousnamespace)::RegAllocFast::spillPrefBonus">spillPrefBonus</dfn> = <var>20</var>,</td></tr>
<tr><th id="159">159</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::RegAllocFast::spillImpossible" title='(anonymous namespace)::RegAllocFast::spillImpossible' data-type='4294967295' data-ref="(anonymousnamespace)::RegAllocFast::spillImpossible">spillImpossible</dfn> = ~<var>0u</var></td></tr>
<tr><th id="160">160</th><td>    };</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <b>public</b>:</td></tr>
<tr><th id="163">163</th><td>    <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_112RegAllocFast11getPassNameEv" title='(anonymous namespace)::RegAllocFast::getPassName' data-type='llvm::StringRef (anonymous namespace)::RegAllocFast::getPassName() const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Fast Register Allocator"</q>; }</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_112RegAllocFast16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::RegAllocFast::getAnalysisUsage' data-type='void (anonymous namespace)::RegAllocFast::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col8 decl" id="8AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="8AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="166">166</th><td>      <a class="local col8 ref" href="#8AU" title='AU' data-ref="8AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="167">167</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col8 ref" href="#8AU" title='AU' data-ref="8AU">AU</a></span>);</td></tr>
<tr><th id="168">168</th><td>    }</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_112RegAllocFast21getRequiredPropertiesEv" title='(anonymous namespace)::RegAllocFast::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::RegAllocFast::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="171">171</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="172">172</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoPHIs" title='llvm::MachineFunctionProperties::Property::NoPHIs' data-ref="llvm::MachineFunctionProperties::Property::NoPHIs">NoPHIs</a>);</td></tr>
<tr><th id="173">173</th><td>    }</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_112RegAllocFast16getSetPropertiesEv" title='(anonymous namespace)::RegAllocFast::getSetProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::RegAllocFast::getSetProperties() const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast16getSetPropertiesEv">getSetProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="176">176</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="177">177</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="178">178</th><td>    }</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <b>private</b>:</td></tr>
<tr><th id="181">181</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::RegAllocFast::runOnMachineFunction' data-type='bool (anonymous namespace)::RegAllocFast::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="9MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="9MF">MF</dfn>) override;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::RegAllocFast::allocateBasicBlock' data-type='void (anonymous namespace)::RegAllocFast::allocateBasicBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE">allocateBasicBlock</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="10MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="10MBB">MBB</dfn>);</td></tr>
<tr><th id="184">184</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::allocateInstruction' data-type='void (anonymous namespace)::RegAllocFast::allocateInstruction(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE">allocateInstruction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn>);</td></tr>
<tr><th id="185">185</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::handleDebugValue' data-type='void (anonymous namespace)::RegAllocFast::handleDebugValue(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE">handleDebugValue</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="12MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="12MI">MI</dfn>);</td></tr>
<tr><th id="186">186</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast21handleThroughOperandsERN4llvm12MachineInstrERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RegAllocFast::handleThroughOperands' data-type='void (anonymous namespace)::RegAllocFast::handleThroughOperands(llvm::MachineInstr &amp; MI, SmallVectorImpl&lt;unsigned int&gt; &amp; VirtDead)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast21handleThroughOperandsERN4llvm12MachineInstrERNS1_15SmallVectorImplIjEE">handleThroughOperands</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="13MI">MI</dfn>,</td></tr>
<tr><th id="187">187</th><td>                               <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="14VirtDead" title='VirtDead' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="14VirtDead">VirtDead</dfn>);</td></tr>
<tr><th id="188">188</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_112RegAllocFast19isLastUseOfLocalRegERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegAllocFast::isLastUseOfLocalReg' data-type='bool (anonymous namespace)::RegAllocFast::isLastUseOfLocalReg(const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast19isLastUseOfLocalRegERKN4llvm14MachineOperandE">isLastUseOfLocalReg</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="15MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="15MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast11addKillFlagERKNS0_7LiveRegE" title='(anonymous namespace)::RegAllocFast::addKillFlag' data-type='void (anonymous namespace)::RegAllocFast::addKillFlag(const (anonymous namespace)::RegAllocFast::LiveReg &amp; LRI)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11addKillFlagERKNS0_7LiveRegE">addKillFlag</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<dfn class="local col6 decl" id="16LRI" title='LRI' data-type='const (anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="16LRI">LRI</dfn>);</td></tr>
<tr><th id="191">191</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegERNS0_7LiveRegE" title='(anonymous namespace)::RegAllocFast::killVirtReg' data-type='void (anonymous namespace)::RegAllocFast::killVirtReg((anonymous namespace)::RegAllocFast::LiveReg &amp; LR)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegERNS0_7LiveRegE">killVirtReg</a>(<a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<dfn class="local col7 decl" id="17LR" title='LR' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="17LR">LR</dfn>);</td></tr>
<tr><th id="192">192</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegEj" title='(anonymous namespace)::RegAllocFast::killVirtReg' data-type='void (anonymous namespace)::RegAllocFast::killVirtReg(unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegEj">killVirtReg</a>(<em>unsigned</em> <dfn class="local col8 decl" id="18VirtReg" title='VirtReg' data-type='unsigned int' data-ref="18VirtReg">VirtReg</dfn>);</td></tr>
<tr><th id="193">193</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS0_7LiveRegE" title='(anonymous namespace)::RegAllocFast::spillVirtReg' data-type='void (anonymous namespace)::RegAllocFast::spillVirtReg(MachineBasicBlock::iterator MI, (anonymous namespace)::RegAllocFast::LiveReg &amp; LR)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS0_7LiveRegE">spillVirtReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="19MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="19MI">MI</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<dfn class="local col0 decl" id="20LR" title='LR' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="20LR">LR</dfn>);</td></tr>
<tr><th id="194">194</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::RegAllocFast::spillVirtReg' data-type='void (anonymous namespace)::RegAllocFast::spillVirtReg(MachineBasicBlock::iterator MI, unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">spillVirtReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="21MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="21MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="22VirtReg" title='VirtReg' data-type='unsigned int' data-ref="22VirtReg">VirtReg</dfn>);</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm14MachineOperandE" title='(anonymous namespace)::RegAllocFast::usePhysReg' data-type='void (anonymous namespace)::RegAllocFast::usePhysReg(llvm::MachineOperand &amp; MO)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm14MachineOperandE">usePhysReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="23MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="23MO">MO</dfn>);</td></tr>
<tr><th id="197">197</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE" title='(anonymous namespace)::RegAllocFast::definePhysReg' data-type='void (anonymous namespace)::RegAllocFast::definePhysReg(MachineBasicBlock::iterator MI, MCPhysReg PhysReg, (anonymous namespace)::RegAllocFast::RegState NewState)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE">definePhysReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="24MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="24MI">MI</dfn>, <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="25PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="25PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="198">198</th><td>                       <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::RegState" title='(anonymous namespace)::RegAllocFast::RegState' data-ref="(anonymousnamespace)::RegAllocFast::RegState">RegState</a> <dfn class="local col6 decl" id="26NewState" title='NewState' data-type='(anonymous namespace)::RegAllocFast::RegState' data-ref="26NewState">NewState</dfn>);</td></tr>
<tr><th id="199">199</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt" title='(anonymous namespace)::RegAllocFast::calcSpillCost' data-type='unsigned int (anonymous namespace)::RegAllocFast::calcSpillCost(MCPhysReg PhysReg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">calcSpillCost</a>(<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="27PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="27PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="200">200</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt" title='(anonymous namespace)::RegAllocFast::assignVirtToPhysReg' data-type='void (anonymous namespace)::RegAllocFast::assignVirtToPhysReg((anonymous namespace)::RegAllocFast::LiveReg &amp; , MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt">assignVirtToPhysReg</a>(<a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;, <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="28PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="28PhysReg">PhysReg</dfn>);</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator">iterator</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-type='LiveRegMap::iterator (anonymous namespace)::RegAllocFast::findLiveVirtReg(unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj">findLiveVirtReg</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="29VirtReg" title='VirtReg' data-type='unsigned int' data-ref="29VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="203">203</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet4findERKNT0_13argument_typeE" title='llvm::SparseSet::find' data-use='c' data-ref="_ZN4llvm9SparseSet4findERKNT0_13argument_typeE">find</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col9 ref" href="#29VirtReg" title='VirtReg' data-ref="29VirtReg">VirtReg</a>));</td></tr>
<tr><th id="204">204</th><td>    }</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::const_iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::const_iterator' data-type='typename DenseT::const_iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::const_iterator">const_iterator</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-type='LiveRegMap::const_iterator (anonymous namespace)::RegAllocFast::findLiveVirtReg(unsigned int VirtReg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj">findLiveVirtReg</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="30VirtReg" title='VirtReg' data-type='unsigned int' data-ref="30VirtReg">VirtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="207">207</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet4findERKNT0_13argument_typeE" title='llvm::SparseSet::find' data-use='c' data-ref="_ZNK4llvm9SparseSet4findERKNT0_13argument_typeE">find</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col0 ref" href="#30VirtReg" title='VirtReg' data-ref="30VirtReg">VirtReg</a>));</td></tr>
<tr><th id="208">208</th><td>    }</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegEj" title='(anonymous namespace)::RegAllocFast::allocVirtReg' data-type='void (anonymous namespace)::RegAllocFast::allocVirtReg(llvm::MachineInstr &amp; MI, (anonymous namespace)::RegAllocFast::LiveReg &amp; LR, unsigned int Hint)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegEj">allocVirtReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="31MI">MI</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<dfn class="local col2 decl" id="32LR" title='LR' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="32LR">LR</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="33Hint" title='Hint' data-type='unsigned int' data-ref="33Hint">Hint</dfn>);</td></tr>
<tr><th id="211">211</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE" title='(anonymous namespace)::RegAllocFast::allocVirtRegUndef' data-type='void (anonymous namespace)::RegAllocFast::allocVirtRegUndef(llvm::MachineOperand &amp; MO)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE">allocVirtRegUndef</a>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="34MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="34MO">MO</dfn>);</td></tr>
<tr><th id="212">212</th><td>    <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjjj" title='(anonymous namespace)::RegAllocFast::defineVirtReg' data-type='MCPhysReg (anonymous namespace)::RegAllocFast::defineVirtReg(llvm::MachineInstr &amp; MI, unsigned int OpNum, unsigned int VirtReg, unsigned int Hint)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjjj">defineVirtReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="35MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="36OpNum" title='OpNum' data-type='unsigned int' data-ref="36OpNum">OpNum</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="37VirtReg" title='VirtReg' data-type='unsigned int' data-ref="37VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="213">213</th><td>                            <em>unsigned</em> <dfn class="local col8 decl" id="38Hint" title='Hint' data-type='unsigned int' data-ref="38Hint">Hint</dfn>);</td></tr>
<tr><th id="214">214</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast13reloadVirtRegERN4llvm12MachineInstrEjjj" title='(anonymous namespace)::RegAllocFast::reloadVirtReg' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp; (anonymous namespace)::RegAllocFast::reloadVirtReg(llvm::MachineInstr &amp; MI, unsigned int OpNum, unsigned int VirtReg, unsigned int Hint)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13reloadVirtRegERN4llvm12MachineInstrEjjj">reloadVirtReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="39MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="40OpNum" title='OpNum' data-type='unsigned int' data-ref="40OpNum">OpNum</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41VirtReg" title='VirtReg' data-type='unsigned int' data-ref="41VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="215">215</th><td>                           <em>unsigned</em> <dfn class="local col2 decl" id="42Hint" title='Hint' data-type='unsigned int' data-ref="42Hint">Hint</dfn>);</td></tr>
<tr><th id="216">216</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast8spillAllEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb" title='(anonymous namespace)::RegAllocFast::spillAll' data-type='void (anonymous namespace)::RegAllocFast::spillAll(MachineBasicBlock::iterator MI, bool OnlyLiveOut)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast8spillAllEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">spillAll</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="43MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="43MI">MI</dfn>, <em>bool</em> <dfn class="local col4 decl" id="44OnlyLiveOut" title='OnlyLiveOut' data-type='bool' data-ref="44OnlyLiveOut">OnlyLiveOut</dfn>);</td></tr>
<tr><th id="217">217</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" title='(anonymous namespace)::RegAllocFast::setPhysReg' data-type='bool (anonymous namespace)::RegAllocFast::setPhysReg(llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; MO, MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">setPhysReg</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="45MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="45MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="46MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="46MO">MO</dfn>, <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="47PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="47PhysReg">PhysReg</dfn>);</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEj" title='(anonymous namespace)::RegAllocFast::traceCopies' data-type='unsigned int (anonymous namespace)::RegAllocFast::traceCopies(unsigned int VirtReg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEj">traceCopies</a>(<em>unsigned</em> <dfn class="local col8 decl" id="48VirtReg" title='VirtReg' data-type='unsigned int' data-ref="48VirtReg">VirtReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="220">220</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEj" title='(anonymous namespace)::RegAllocFast::traceCopyChain' data-type='unsigned int (anonymous namespace)::RegAllocFast::traceCopyChain(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEj">traceCopyChain</a>(<em>unsigned</em> <dfn class="local col9 decl" id="49Reg" title='Reg' data-type='unsigned int' data-ref="49Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>    <em>int</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEj" title='(anonymous namespace)::RegAllocFast::getStackSpaceFor' data-type='int (anonymous namespace)::RegAllocFast::getStackSpaceFor(unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEj">getStackSpaceFor</a>(<em>unsigned</em> <dfn class="local col0 decl" id="50VirtReg" title='VirtReg' data-type='unsigned int' data-ref="50VirtReg">VirtReg</dfn>);</td></tr>
<tr><th id="223">223</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjtb" title='(anonymous namespace)::RegAllocFast::spill' data-type='void (anonymous namespace)::RegAllocFast::spill(MachineBasicBlock::iterator Before, unsigned int VirtReg, MCPhysReg AssignedReg, bool Kill)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjtb">spill</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="51Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="51Before">Before</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="52VirtReg" title='VirtReg' data-type='unsigned int' data-ref="52VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="224">224</th><td>               <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col3 decl" id="53AssignedReg" title='AssignedReg' data-type='MCPhysReg' data-ref="53AssignedReg">AssignedReg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="54Kill" title='Kill' data-type='bool' data-ref="54Kill">Kill</dfn>);</td></tr>
<tr><th id="225">225</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjt" title='(anonymous namespace)::RegAllocFast::reload' data-type='void (anonymous namespace)::RegAllocFast::reload(MachineBasicBlock::iterator Before, unsigned int VirtReg, MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjt">reload</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="55Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="55Before">Before</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="56VirtReg" title='VirtReg' data-type='unsigned int' data-ref="56VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="226">226</th><td>                <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="57PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="57PhysReg">PhysReg</dfn>);</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEj" title='(anonymous namespace)::RegAllocFast::mayLiveOut' data-type='bool (anonymous namespace)::RegAllocFast::mayLiveOut(unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEj">mayLiveOut</a>(<em>unsigned</em> <dfn class="local col8 decl" id="58VirtReg" title='VirtReg' data-type='unsigned int' data-ref="58VirtReg">VirtReg</dfn>);</td></tr>
<tr><th id="229">229</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEj" title='(anonymous namespace)::RegAllocFast::mayLiveIn' data-type='bool (anonymous namespace)::RegAllocFast::mayLiveIn(unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEj">mayLiveIn</a>(<em>unsigned</em> <dfn class="local col9 decl" id="59VirtReg" title='VirtReg' data-type='unsigned int' data-ref="59VirtReg">VirtReg</dfn>);</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112RegAllocFast9dumpStateEv" title='(anonymous namespace)::RegAllocFast::dumpState' data-type='void (anonymous namespace)::RegAllocFast::dumpState()' data-ref="_ZN12_GLOBAL__N_112RegAllocFast9dumpStateEv">dumpState</a>();</td></tr>
<tr><th id="232">232</th><td>  };</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="(anonymousnamespace)::RegAllocFast::ID" title='(anonymous namespace)::RegAllocFast::ID' data-type='char' data-ref="(anonymousnamespace)::RegAllocFast::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#33" title="static void *initializeRegAllocFastPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Fast Register Allocator&quot;, &quot;regallocfast&quot;, &amp;RegAllocFast::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;RegAllocFast&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeRegAllocFastPassFlag; void llvm::initializeRegAllocFastPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeRegAllocFastPassFlag, initializeRegAllocFastPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"regallocfast"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Fast Register Allocator"</q>, <b>false</b>,</td></tr>
<tr><th id="239">239</th><td>                <b>false</b>)</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-type='void (anonymous namespace)::RegAllocFast::setPhysRegState(MCPhysReg PhysReg, unsigned int NewState)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</dfn>(<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="60PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="60PhysReg">PhysReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="61NewState" title='NewState' data-type='unsigned int' data-ref="61NewState">NewState</dfn>) {</td></tr>
<tr><th id="242">242</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#60PhysReg" title='PhysReg' data-ref="60PhysReg">PhysReg</a>]</a> = <a class="local col1 ref" href="#61NewState" title='NewState' data-ref="61NewState">NewState</a>;</td></tr>
<tr><th id="243">243</th><td>}</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEj">/// This allocates space for the specified virtual register to be held on the</i></td></tr>
<tr><th id="246">246</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEj">/// stack.</i></td></tr>
<tr><th id="247">247</th><td><em>int</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEj" title='(anonymous namespace)::RegAllocFast::getStackSpaceFor' data-type='int (anonymous namespace)::RegAllocFast::getStackSpaceFor(unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEj">getStackSpaceFor</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="62VirtReg" title='VirtReg' data-type='unsigned int' data-ref="62VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="248">248</th><td>  <i>// Find the location Reg would belong...</i></td></tr>
<tr><th id="249">249</th><td>  <em>int</em> <dfn class="local col3 decl" id="63SS" title='SS' data-type='int' data-ref="63SS">SS</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg">StackSlotForVirtReg</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col2 ref" href="#62VirtReg" title='VirtReg' data-ref="62VirtReg">VirtReg</a>]</a>;</td></tr>
<tr><th id="250">250</th><td>  <i>// Already has space allocated?</i></td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (<a class="local col3 ref" href="#63SS" title='SS' data-ref="63SS">SS</a> != -<var>1</var>)</td></tr>
<tr><th id="252">252</th><td>    <b>return</b> <a class="local col3 ref" href="#63SS" title='SS' data-ref="63SS">SS</a>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i>// Allocate a new stack object for this spill location...</i></td></tr>
<tr><th id="255">255</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col4 decl" id="64RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="64RC">RC</dfn> = *<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#62VirtReg" title='VirtReg' data-ref="62VirtReg">VirtReg</a>);</td></tr>
<tr><th id="256">256</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="65Size" title='Size' data-type='unsigned int' data-ref="65Size">Size</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(<a class="local col4 ref" href="#64RC" title='RC' data-ref="64RC">RC</a>);</td></tr>
<tr><th id="257">257</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="66Align" title='Align' data-type='unsigned int' data-ref="66Align">Align</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillAlignment' data-ref="_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE">getSpillAlignment</a>(<a class="local col4 ref" href="#64RC" title='RC' data-ref="64RC">RC</a>);</td></tr>
<tr><th id="258">258</th><td>  <em>int</em> <dfn class="local col7 decl" id="67FrameIdx" title='FrameIdx' data-type='int' data-ref="67FrameIdx">FrameIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MFI" title='(anonymous namespace)::RegAllocFast::MFI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MFI">MFI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmj" title='llvm::MachineFrameInfo::CreateSpillStackObject' data-ref="_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmj">CreateSpillStackObject</a>(<a class="local col5 ref" href="#65Size" title='Size' data-ref="65Size">Size</a>, <a class="local col6 ref" href="#66Align" title='Align' data-ref="66Align">Align</a>);</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <i>// Assign the slot.</i></td></tr>
<tr><th id="261">261</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg">StackSlotForVirtReg</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col2 ref" href="#62VirtReg" title='VirtReg' data-ref="62VirtReg">VirtReg</a>]</a> = <a class="local col7 ref" href="#67FrameIdx" title='FrameIdx' data-ref="67FrameIdx">FrameIdx</a>;</td></tr>
<tr><th id="262">262</th><td>  <b>return</b> <a class="local col7 ref" href="#67FrameIdx" title='FrameIdx' data-ref="67FrameIdx">FrameIdx</a>;</td></tr>
<tr><th id="263">263</th><td>}</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEj">/// Returns false if<span class="command"> \p</span> <span class="arg">VirtReg</span> is known to not live out of the current block.</i></td></tr>
<tr><th id="266">266</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEj" title='(anonymous namespace)::RegAllocFast::mayLiveOut' data-type='bool (anonymous namespace)::RegAllocFast::mayLiveOut(unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEj">mayLiveOut</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="68VirtReg" title='VirtReg' data-type='unsigned int' data-ref="68VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="267">267</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col8 ref" href="#68VirtReg" title='VirtReg' data-ref="68VirtReg">VirtReg</a>))) {</td></tr>
<tr><th id="268">268</th><td>    <i>// Cannot be live-out if there are no successors.</i></td></tr>
<tr><th id="269">269</th><td>    <b>return</b> !<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>();</td></tr>
<tr><th id="270">270</th><td>  }</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i>// If this block loops back to itself, it would be necessary to check whether</i></td></tr>
<tr><th id="273">273</th><td><i>  // the use comes after the def.</i></td></tr>
<tr><th id="274">274</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB">MBB</a>)) {</td></tr>
<tr><th id="275">275</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col8 ref" href="#68VirtReg" title='VirtReg' data-ref="68VirtReg">VirtReg</a>));</td></tr>
<tr><th id="276">276</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i>// See if the first \p Limit uses of the register are all in the current</i></td></tr>
<tr><th id="280">280</th><td><i>  // block.</i></td></tr>
<tr><th id="281">281</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="69Limit" title='Limit' data-type='const unsigned int' data-ref="69Limit">Limit</dfn> = <var>8</var>;</td></tr>
<tr><th id="282">282</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="70C" title='C' data-type='unsigned int' data-ref="70C">C</dfn> = <var>0</var>;</td></tr>
<tr><th id="283">283</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="71UseInst" title='UseInst' data-type='const llvm::MachineInstr &amp;' data-ref="71UseInst">UseInst</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22reg_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::reg_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22reg_nodbg_instructionsEj">reg_nodbg_instructions</a>(<a class="local col8 ref" href="#68VirtReg" title='VirtReg' data-ref="68VirtReg">VirtReg</a>)) {</td></tr>
<tr><th id="284">284</th><td>    <b>if</b> (<a class="local col1 ref" href="#71UseInst" title='UseInst' data-ref="71UseInst">UseInst</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB">MBB</a> || ++<a class="local col0 ref" href="#70C" title='C' data-ref="70C">C</a> &gt;= <a class="local col9 ref" href="#69Limit" title='Limit' data-ref="69Limit">Limit</a>) {</td></tr>
<tr><th id="285">285</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col8 ref" href="#68VirtReg" title='VirtReg' data-ref="68VirtReg">VirtReg</a>));</td></tr>
<tr><th id="286">286</th><td>      <i>// Cannot be live-out if there are no successors.</i></td></tr>
<tr><th id="287">287</th><td>      <b>return</b> !<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>();</td></tr>
<tr><th id="288">288</th><td>    }</td></tr>
<tr><th id="289">289</th><td>  }</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="292">292</th><td>}</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEj">/// Returns false if<span class="command"> \p</span> <span class="arg">VirtReg</span> is known to not be live into the current block.</i></td></tr>
<tr><th id="295">295</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEj" title='(anonymous namespace)::RegAllocFast::mayLiveIn' data-type='bool (anonymous namespace)::RegAllocFast::mayLiveIn(unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEj">mayLiveIn</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="72VirtReg" title='VirtReg' data-type='unsigned int' data-ref="72VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="296">296</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col2 ref" href="#72VirtReg" title='VirtReg' data-ref="72VirtReg">VirtReg</a>)))</td></tr>
<tr><th id="297">297</th><td>    <b>return</b> !<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_emptyEv" title='llvm::MachineBasicBlock::pred_empty' data-ref="_ZNK4llvm17MachineBasicBlock10pred_emptyEv">pred_empty</a>();</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <i>// See if the first \p Limit def of the register are all in the current block.</i></td></tr>
<tr><th id="300">300</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="73Limit" title='Limit' data-type='const unsigned int' data-ref="73Limit">Limit</dfn> = <var>8</var>;</td></tr>
<tr><th id="301">301</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74C" title='C' data-type='unsigned int' data-ref="74C">C</dfn> = <var>0</var>;</td></tr>
<tr><th id="302">302</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="75DefInst" title='DefInst' data-type='const llvm::MachineInstr &amp;' data-ref="75DefInst">DefInst</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsEj" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsEj">def_instructions</a>(<a class="local col2 ref" href="#72VirtReg" title='VirtReg' data-ref="72VirtReg">VirtReg</a>)) {</td></tr>
<tr><th id="303">303</th><td>    <b>if</b> (<a class="local col5 ref" href="#75DefInst" title='DefInst' data-ref="75DefInst">DefInst</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB">MBB</a> || ++<a class="local col4 ref" href="#74C" title='C' data-ref="74C">C</a> &gt;= <a class="local col3 ref" href="#73Limit" title='Limit' data-ref="73Limit">Limit</a>) {</td></tr>
<tr><th id="304">304</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col2 ref" href="#72VirtReg" title='VirtReg' data-ref="72VirtReg">VirtReg</a>));</td></tr>
<tr><th id="305">305</th><td>      <b>return</b> !<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_emptyEv" title='llvm::MachineBasicBlock::pred_empty' data-ref="_ZNK4llvm17MachineBasicBlock10pred_emptyEv">pred_empty</a>();</td></tr>
<tr><th id="306">306</th><td>    }</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="310">310</th><td>}</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjtb">/// Insert spill instruction for<span class="command"> \p</span> <span class="arg">AssignedReg</span> before<span class="command"> \p</span> <span class="arg">Before.</span> Update</i></td></tr>
<tr><th id="313">313</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjtb">/// DBG_VALUEs with<span class="command"> \p</span> <span class="arg">VirtReg</span> operands with the stack slot.</i></td></tr>
<tr><th id="314">314</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjtb" title='(anonymous namespace)::RegAllocFast::spill' data-type='void (anonymous namespace)::RegAllocFast::spill(MachineBasicBlock::iterator Before, unsigned int VirtReg, MCPhysReg AssignedReg, bool Kill)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjtb">spill</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="76Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="76Before">Before</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="77VirtReg" title='VirtReg' data-type='unsigned int' data-ref="77VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="315">315</th><td>                         <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="78AssignedReg" title='AssignedReg' data-type='MCPhysReg' data-ref="78AssignedReg">AssignedReg</dfn>, <em>bool</em> <dfn class="local col9 decl" id="79Kill" title='Kill' data-type='bool' data-ref="79Kill">Kill</dfn>) {</td></tr>
<tr><th id="316">316</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Spilling &quot; &lt;&lt; printReg(VirtReg, TRI) &lt;&lt; &quot; in &quot; &lt;&lt; printReg(AssignedReg, TRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Spilling "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#77VirtReg" title='VirtReg' data-ref="77VirtReg">VirtReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>)</td></tr>
<tr><th id="317">317</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" in "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#78AssignedReg" title='AssignedReg' data-ref="78AssignedReg">AssignedReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>));</td></tr>
<tr><th id="318">318</th><td>  <em>int</em> <dfn class="local col0 decl" id="80FI" title='FI' data-type='int' data-ref="80FI">FI</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEj" title='(anonymous namespace)::RegAllocFast::getStackSpaceFor' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEj">getStackSpaceFor</a>(<a class="local col7 ref" href="#77VirtReg" title='VirtReg' data-ref="77VirtReg">VirtReg</a>);</td></tr>
<tr><th id="319">319</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot; to stack slot #&quot; &lt;&lt; FI &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to stack slot #"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col0 ref" href="#80FI" title='FI' data-ref="80FI">FI</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col1 decl" id="81RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="81RC">RC</dfn> = *<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#77VirtReg" title='VirtReg' data-ref="77VirtReg">VirtReg</a>);</td></tr>
<tr><th id="322">322</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TII" title='(anonymous namespace)::RegAllocFast::TII' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegist740367" title='llvm::TargetInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegist740367">storeRegToStackSlot</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB">MBB</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#76Before" title='Before' data-ref="76Before">Before</a>, <a class="local col8 ref" href="#78AssignedReg" title='AssignedReg' data-ref="78AssignedReg">AssignedReg</a>, <a class="local col9 ref" href="#79Kill" title='Kill' data-ref="79Kill">Kill</a>, <a class="local col0 ref" href="#80FI" title='FI' data-ref="80FI">FI</a>, &amp;<a class="local col1 ref" href="#81RC" title='RC' data-ref="81RC">RC</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>);</td></tr>
<tr><th id="323">323</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#54" title='NumStores' data-ref="NumStores">NumStores</a>;</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <i>// If this register is used by DBG_VALUE then insert new DBG_VALUE to</i></td></tr>
<tr><th id="326">326</th><td><i>  // identify spilled location as the place to find corresponding variable's</i></td></tr>
<tr><th id="327">327</th><td><i>  // value.</i></td></tr>
<tr><th id="328">328</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col2 decl" id="82LRIDbgValues" title='LRIDbgValues' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="82LRIDbgValues">LRIDbgValues</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveDbgValueMap" title='(anonymous namespace)::RegAllocFast::LiveDbgValueMap' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveDbgValueMap">LiveDbgValueMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col7 ref" href="#77VirtReg" title='VirtReg' data-ref="77VirtReg">VirtReg</a>]</a>;</td></tr>
<tr><th id="329">329</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="83DBG" title='DBG' data-type='llvm::MachineInstr *' data-ref="83DBG">DBG</dfn> : <a class="local col2 ref" href="#82LRIDbgValues" title='LRIDbgValues' data-ref="82LRIDbgValues">LRIDbgValues</a>) {</td></tr>
<tr><th id="330">330</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="84NewDV" title='NewDV' data-type='llvm::MachineInstr *' data-ref="84NewDV">NewDV</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm21buildDbgValueForSpillERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS3_i" title='llvm::buildDbgValueForSpill' data-ref="_ZN4llvm21buildDbgValueForSpillERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS3_i">buildDbgValueForSpill</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB">MBB</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#76Before" title='Before' data-ref="76Before">Before</a>, *<a class="local col3 ref" href="#83DBG" title='DBG' data-ref="83DBG">DBG</a>, <a class="local col0 ref" href="#80FI" title='FI' data-ref="80FI">FI</a>);</td></tr>
<tr><th id="331">331</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewDV-&gt;getParent() == MBB &amp;&amp; &quot;dangling parent pointer&quot;) ? void (0) : __assert_fail (&quot;NewDV-&gt;getParent() == MBB &amp;&amp; \&quot;dangling parent pointer\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 331, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#84NewDV" title='NewDV' data-ref="84NewDV">NewDV</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB">MBB</a> &amp;&amp; <q>"dangling parent pointer"</q>);</td></tr>
<tr><th id="332">332</th><td>    (<em>void</em>)<a class="local col4 ref" href="#84NewDV" title='NewDV' data-ref="84NewDV">NewDV</a>;</td></tr>
<tr><th id="333">333</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Inserting debug info due to spill:\n&quot; &lt;&lt; *NewDV; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Inserting debug info due to spill:\n"</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col4 ref" href="#84NewDV" title='NewDV' data-ref="84NewDV">NewDV</a>);</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td>  <i>// Now this register is spilled there is should not be any DBG_VALUE</i></td></tr>
<tr><th id="336">336</th><td><i>  // pointing to this register because they are all pointing to spilled value</i></td></tr>
<tr><th id="337">337</th><td><i>  // now.</i></td></tr>
<tr><th id="338">338</th><td>  <a class="local col2 ref" href="#82LRIDbgValues" title='LRIDbgValues' data-ref="82LRIDbgValues">LRIDbgValues</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="339">339</th><td>}</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjt">/// Insert reload instruction for<span class="command"> \p</span> <span class="arg">PhysReg</span> before<span class="command"> \p</span> <span class="arg">Before.</span></i></td></tr>
<tr><th id="342">342</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjt" title='(anonymous namespace)::RegAllocFast::reload' data-type='void (anonymous namespace)::RegAllocFast::reload(MachineBasicBlock::iterator Before, unsigned int VirtReg, MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjt">reload</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="85Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="85Before">Before</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="86VirtReg" title='VirtReg' data-type='unsigned int' data-ref="86VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="343">343</th><td>                          <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="87PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="87PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="344">344</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Reloading &quot; &lt;&lt; printReg(VirtReg, TRI) &lt;&lt; &quot; into &quot; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Reloading "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col6 ref" href="#86VirtReg" title='VirtReg' data-ref="86VirtReg">VirtReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" into "</q></td></tr>
<tr><th id="345">345</th><td>                    <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#87PhysReg" title='PhysReg' data-ref="87PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="346">346</th><td>  <em>int</em> <dfn class="local col8 decl" id="88FI" title='FI' data-type='int' data-ref="88FI">FI</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEj" title='(anonymous namespace)::RegAllocFast::getStackSpaceFor' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast16getStackSpaceForEj">getStackSpaceFor</a>(<a class="local col6 ref" href="#86VirtReg" title='VirtReg' data-ref="86VirtReg">VirtReg</a>);</td></tr>
<tr><th id="347">347</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col9 decl" id="89RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="89RC">RC</dfn> = *<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#86VirtReg" title='VirtReg' data-ref="86VirtReg">VirtReg</a>);</td></tr>
<tr><th id="348">348</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TII" title='(anonymous namespace)::RegAllocFast::TII' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegist12604998" title='llvm::TargetInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegist12604998">loadRegFromStackSlot</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MBB">MBB</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#85Before" title='Before' data-ref="85Before">Before</a>, <a class="local col7 ref" href="#87PhysReg" title='PhysReg' data-ref="87PhysReg">PhysReg</a>, <a class="local col8 ref" href="#88FI" title='FI' data-ref="88FI">FI</a>, &amp;<a class="local col9 ref" href="#89RC" title='RC' data-ref="89RC">RC</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>);</td></tr>
<tr><th id="349">349</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#55" title='NumLoads' data-ref="NumLoads">NumLoads</a>;</td></tr>
<tr><th id="350">350</th><td>}</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast19isLastUseOfLocalRegERKN4llvm14MachineOperandE">/// Return true if MO is the only remaining reference to its virtual register,</i></td></tr>
<tr><th id="353">353</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast19isLastUseOfLocalRegERKN4llvm14MachineOperandE">/// and it is guaranteed to be a block-local register.</i></td></tr>
<tr><th id="354">354</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegAllocFast19isLastUseOfLocalRegERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegAllocFast::isLastUseOfLocalReg' data-type='bool (anonymous namespace)::RegAllocFast::isLastUseOfLocalReg(const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast19isLastUseOfLocalRegERKN4llvm14MachineOperandE">isLastUseOfLocalReg</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="90MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="90MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="355">355</th><td>  <i>// If the register has ever been spilled or reloaded, we conservatively assume</i></td></tr>
<tr><th id="356">356</th><td><i>  // it is a global register used in multiple blocks.</i></td></tr>
<tr><th id="357">357</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg">StackSlotForVirtReg</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col0 ref" href="#90MO" title='MO' data-ref="90MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()]</a> != -<var>1</var>)</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <i>// Check that the use/def chain has exactly one operand - MO.</i></td></tr>
<tr><th id="361">361</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::reg_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_nodbg_iterator' data-type='defusechain_iterator&lt;true, true, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_nodbg_iterator">reg_nodbg_iterator</a> <dfn class="local col1 decl" id="91I" title='I' data-type='MachineRegisterInfo::reg_nodbg_iterator' data-ref="91I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15reg_nodbg_beginEj" title='llvm::MachineRegisterInfo::reg_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_beginEj">reg_nodbg_begin</a>(<a class="local col0 ref" href="#90MO" title='MO' data-ref="90MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="362">362</th><td>  <b>if</b> (&amp;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col1 ref" href="#91I" title='I' data-ref="91I">I</a> != &amp;<a class="local col0 ref" href="#90MO" title='MO' data-ref="90MO">MO</a>)</td></tr>
<tr><th id="363">363</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="364">364</th><td>  <b>return</b> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col1 ref" href="#91I" title='I' data-ref="91I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13reg_nodbg_endEv" title='llvm::MachineRegisterInfo::reg_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13reg_nodbg_endEv">reg_nodbg_end</a>();</td></tr>
<tr><th id="365">365</th><td>}</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast11addKillFlagERKNS0_7LiveRegE">/// Set kill flags on last use of a virtual register.</i></td></tr>
<tr><th id="368">368</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast11addKillFlagERKNS0_7LiveRegE" title='(anonymous namespace)::RegAllocFast::addKillFlag' data-type='void (anonymous namespace)::RegAllocFast::addKillFlag(const (anonymous namespace)::RegAllocFast::LiveReg &amp; LR)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11addKillFlagERKNS0_7LiveRegE">addKillFlag</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<dfn class="local col2 decl" id="92LR" title='LR' data-type='const (anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="92LR">LR</dfn>) {</td></tr>
<tr><th id="369">369</th><td>  <b>if</b> (!<a class="local col2 ref" href="#92LR" title='LR' data-ref="92LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse">LastUse</a>) <b>return</b>;</td></tr>
<tr><th id="370">370</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="93MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="93MO">MO</dfn> = <a class="local col2 ref" href="#92LR" title='LR' data-ref="92LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse">LastUse</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92LR" title='LR' data-ref="92LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastOpNum" title='(anonymous namespace)::RegAllocFast::LiveReg::LastOpNum' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastOpNum">LastOpNum</a>);</td></tr>
<tr><th id="371">371</th><td>  <b>if</b> (<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; !<a class="local col2 ref" href="#92LR" title='LR' data-ref="92LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse">LastUse</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj" title='llvm::MachineInstr::isRegTiedToDefOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj">isRegTiedToDefOperand</a>(<a class="local col2 ref" href="#92LR" title='LR' data-ref="92LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastOpNum" title='(anonymous namespace)::RegAllocFast::LiveReg::LastOpNum' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastOpNum">LastOpNum</a>)) {</td></tr>
<tr><th id="372">372</th><td>    <b>if</b> (<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col2 ref" href="#92LR" title='LR' data-ref="92LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>)</td></tr>
<tr><th id="373">373</th><td>      <a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>();</td></tr>
<tr><th id="374">374</th><td>    <i>// else, don't do anything we are problably redefining a</i></td></tr>
<tr><th id="375">375</th><td><i>    // subreg of this register and given we don't track which</i></td></tr>
<tr><th id="376">376</th><td><i>    // lanes are actually dead, we cannot insert a kill flag here.</i></td></tr>
<tr><th id="377">377</th><td><i>    // Otherwise we may end up in a situation like this:</i></td></tr>
<tr><th id="378">378</th><td><i>    // ... = (MO) physreg:sub1, implicit killed physreg</i></td></tr>
<tr><th id="379">379</th><td><i>    // ... &lt;== Here we would allow later pass to reuse physreg:sub1</i></td></tr>
<tr><th id="380">380</th><td><i>    //         which is potentially wrong.</i></td></tr>
<tr><th id="381">381</th><td><i>    // LR:sub0 = ...</i></td></tr>
<tr><th id="382">382</th><td><i>    // ... = LR.sub1 &lt;== This is going to use physreg:sub1</i></td></tr>
<tr><th id="383">383</th><td>  }</td></tr>
<tr><th id="384">384</th><td>}</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegERNS0_7LiveRegE">/// Mark virtreg as no longer available.</i></td></tr>
<tr><th id="387">387</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegERNS0_7LiveRegE" title='(anonymous namespace)::RegAllocFast::killVirtReg' data-type='void (anonymous namespace)::RegAllocFast::killVirtReg((anonymous namespace)::RegAllocFast::LiveReg &amp; LR)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegERNS0_7LiveRegE">killVirtReg</dfn>(<a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<dfn class="local col4 decl" id="94LR" title='LR' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="94LR">LR</dfn>) {</td></tr>
<tr><th id="388">388</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast11addKillFlagERKNS0_7LiveRegE" title='(anonymous namespace)::RegAllocFast::addKillFlag' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11addKillFlagERKNS0_7LiveRegE">addKillFlag</a>(<a class="local col4 ref" href="#94LR" title='LR' data-ref="94LR">LR</a>);</td></tr>
<tr><th id="389">389</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PhysRegState[LR.PhysReg] == LR.VirtReg &amp;&amp; &quot;Broken RegState mapping&quot;) ? void (0) : __assert_fail (&quot;PhysRegState[LR.PhysReg] == LR.VirtReg &amp;&amp; \&quot;Broken RegState mapping\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 390, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a>[<a class="local col4 ref" href="#94LR" title='LR' data-ref="94LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>] == <a class="local col4 ref" href="#94LR" title='LR' data-ref="94LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg">VirtReg</a> &amp;&amp;</td></tr>
<tr><th id="390">390</th><td>         <q>"Broken RegState mapping"</q>);</td></tr>
<tr><th id="391">391</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col4 ref" href="#94LR" title='LR' data-ref="94LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>);</td></tr>
<tr><th id="392">392</th><td>  <a class="local col4 ref" href="#94LR" title='LR' data-ref="94LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a> = <var>0</var>;</td></tr>
<tr><th id="393">393</th><td>}</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegEj">/// Mark virtreg as no longer available.</i></td></tr>
<tr><th id="396">396</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegEj" title='(anonymous namespace)::RegAllocFast::killVirtReg' data-type='void (anonymous namespace)::RegAllocFast::killVirtReg(unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegEj">killVirtReg</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="95VirtReg" title='VirtReg' data-type='unsigned int' data-ref="95VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="397">397</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(VirtReg) &amp;&amp; &quot;killVirtReg needs a virtual register&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(VirtReg) &amp;&amp; \&quot;killVirtReg needs a virtual register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 398, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#95VirtReg" title='VirtReg' data-ref="95VirtReg">VirtReg</a>) &amp;&amp;</td></tr>
<tr><th id="398">398</th><td>         <q>"killVirtReg needs a virtual register"</q>);</td></tr>
<tr><th id="399">399</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator">iterator</a> <dfn class="local col6 decl" id="96LRI" title='LRI' data-type='LiveRegMap::iterator' data-ref="96LRI">LRI</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj">findLiveVirtReg</a>(<a class="local col5 ref" href="#95VirtReg" title='VirtReg' data-ref="95VirtReg">VirtReg</a>);</td></tr>
<tr><th id="400">400</th><td>  <b>if</b> (<a class="local col6 ref" href="#96LRI" title='LRI' data-ref="96LRI">LRI</a> != <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-use='c' data-ref="_ZN4llvm9SparseSet3endEv">end</a>() &amp;&amp; <a class="local col6 ref" href="#96LRI" title='LRI' data-ref="96LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>)</td></tr>
<tr><th id="401">401</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegERNS0_7LiveRegE" title='(anonymous namespace)::RegAllocFast::killVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegERNS0_7LiveRegE">killVirtReg</a>(<span class='refarg'>*<a class="local col6 ref" href="#96LRI" title='LRI' data-ref="96LRI">LRI</a></span>);</td></tr>
<tr><th id="402">402</th><td>}</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">/// This method spills the value specified by VirtReg into the corresponding</i></td></tr>
<tr><th id="405">405</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">/// stack slot if needed.</i></td></tr>
<tr><th id="406">406</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::RegAllocFast::spillVirtReg' data-type='void (anonymous namespace)::RegAllocFast::spillVirtReg(MachineBasicBlock::iterator MI, unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">spillVirtReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="97MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="97MI">MI</dfn>,</td></tr>
<tr><th id="407">407</th><td>                                <em>unsigned</em> <dfn class="local col8 decl" id="98VirtReg" title='VirtReg' data-type='unsigned int' data-ref="98VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="408">408</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(VirtReg) &amp;&amp; &quot;Spilling a physical register is illegal!&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(VirtReg) &amp;&amp; \&quot;Spilling a physical register is illegal!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 409, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#98VirtReg" title='VirtReg' data-ref="98VirtReg">VirtReg</a>) &amp;&amp;</td></tr>
<tr><th id="409">409</th><td>         <q>"Spilling a physical register is illegal!"</q>);</td></tr>
<tr><th id="410">410</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator">iterator</a> <dfn class="local col9 decl" id="99LRI" title='LRI' data-type='LiveRegMap::iterator' data-ref="99LRI">LRI</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj">findLiveVirtReg</a>(<a class="local col8 ref" href="#98VirtReg" title='VirtReg' data-ref="98VirtReg">VirtReg</a>);</td></tr>
<tr><th id="411">411</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LRI != LiveVirtRegs.end() &amp;&amp; LRI-&gt;PhysReg &amp;&amp; &quot;Spilling unmapped virtual register&quot;) ? void (0) : __assert_fail (&quot;LRI != LiveVirtRegs.end() &amp;&amp; LRI-&gt;PhysReg &amp;&amp; \&quot;Spilling unmapped virtual register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 412, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#99LRI" title='LRI' data-ref="99LRI">LRI</a> != <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-use='c' data-ref="_ZN4llvm9SparseSet3endEv">end</a>() &amp;&amp; <a class="local col9 ref" href="#99LRI" title='LRI' data-ref="99LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a> &amp;&amp;</td></tr>
<tr><th id="412">412</th><td>         <q>"Spilling unmapped virtual register"</q>);</td></tr>
<tr><th id="413">413</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS0_7LiveRegE" title='(anonymous namespace)::RegAllocFast::spillVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS0_7LiveRegE">spillVirtReg</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>, <span class='refarg'>*<a class="local col9 ref" href="#99LRI" title='LRI' data-ref="99LRI">LRI</a></span>);</td></tr>
<tr><th id="414">414</th><td>}</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS0_7LiveRegE">/// Do the actual work of spilling.</i></td></tr>
<tr><th id="417">417</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS0_7LiveRegE" title='(anonymous namespace)::RegAllocFast::spillVirtReg' data-type='void (anonymous namespace)::RegAllocFast::spillVirtReg(MachineBasicBlock::iterator MI, (anonymous namespace)::RegAllocFast::LiveReg &amp; LR)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS0_7LiveRegE">spillVirtReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="100MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="100MI">MI</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<dfn class="local col1 decl" id="101LR" title='LR' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="101LR">LR</dfn>) {</td></tr>
<tr><th id="418">418</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PhysRegState[LR.PhysReg] == LR.VirtReg &amp;&amp; &quot;Broken RegState mapping&quot;) ? void (0) : __assert_fail (&quot;PhysRegState[LR.PhysReg] == LR.VirtReg &amp;&amp; \&quot;Broken RegState mapping\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 418, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a>[<a class="local col1 ref" href="#101LR" title='LR' data-ref="101LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>] == <a class="local col1 ref" href="#101LR" title='LR' data-ref="101LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg">VirtReg</a> &amp;&amp; <q>"Broken RegState mapping"</q>);</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <b>if</b> (<a class="local col1 ref" href="#101LR" title='LR' data-ref="101LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::Dirty" title='(anonymous namespace)::RegAllocFast::LiveReg::Dirty' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Dirty">Dirty</a>) {</td></tr>
<tr><th id="421">421</th><td>    <i>// If this physreg is used by the instruction, we want to kill it on the</i></td></tr>
<tr><th id="422">422</th><td><i>    // instruction, not on the spill.</i></td></tr>
<tr><th id="423">423</th><td>    <em>bool</em> <dfn class="local col2 decl" id="102SpillKill" title='SpillKill' data-type='bool' data-ref="102SpillKill">SpillKill</dfn> = <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col1 ref" href="#101LR" title='LR' data-ref="101LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse">LastUse</a>) <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI">MI</a>;</td></tr>
<tr><th id="424">424</th><td>    <a class="local col1 ref" href="#101LR" title='LR' data-ref="101LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::Dirty" title='(anonymous namespace)::RegAllocFast::LiveReg::Dirty' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Dirty">Dirty</a> = <b>false</b>;</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjtb" title='(anonymous namespace)::RegAllocFast::spill' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast5spillEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjtb">spill</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI">MI</a>, <a class="local col1 ref" href="#101LR" title='LR' data-ref="101LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg">VirtReg</a>, <a class="local col1 ref" href="#101LR" title='LR' data-ref="101LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>, <a class="local col2 ref" href="#102SpillKill" title='SpillKill' data-ref="102SpillKill">SpillKill</a>);</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (<a class="local col2 ref" href="#102SpillKill" title='SpillKill' data-ref="102SpillKill">SpillKill</a>)</td></tr>
<tr><th id="429">429</th><td>      <a class="local col1 ref" href="#101LR" title='LR' data-ref="101LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse">LastUse</a> = <b>nullptr</b>; <i>// Don't kill register again</i></td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegERNS0_7LiveRegE" title='(anonymous namespace)::RegAllocFast::killVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegERNS0_7LiveRegE">killVirtReg</a>(<span class='refarg'><a class="local col1 ref" href="#101LR" title='LR' data-ref="101LR">LR</a></span>);</td></tr>
<tr><th id="432">432</th><td>}</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast8spillAllEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">/// Spill all dirty virtregs without killing them.</i></td></tr>
<tr><th id="435">435</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast8spillAllEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb" title='(anonymous namespace)::RegAllocFast::spillAll' data-type='void (anonymous namespace)::RegAllocFast::spillAll(MachineBasicBlock::iterator MI, bool OnlyLiveOut)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast8spillAllEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">spillAll</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="103MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="103MI">MI</dfn>, <em>bool</em> <dfn class="local col4 decl" id="104OnlyLiveOut" title='OnlyLiveOut' data-type='bool' data-ref="104OnlyLiveOut">OnlyLiveOut</dfn>) {</td></tr>
<tr><th id="436">436</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet5emptyEv" title='llvm::SparseSet::empty' data-use='c' data-ref="_ZNK4llvm9SparseSet5emptyEv">empty</a>())</td></tr>
<tr><th id="437">437</th><td>    <b>return</b>;</td></tr>
<tr><th id="438">438</th><td>  <i>// The LiveRegMap is keyed by an unsigned (the virtreg number), so the order</i></td></tr>
<tr><th id="439">439</th><td><i>  // of spilling here is deterministic, if arbitrary.</i></td></tr>
<tr><th id="440">440</th><td>  <b>for</b> (<a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<dfn class="local col5 decl" id="105LR" title='LR' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="105LR">LR</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>) {</td></tr>
<tr><th id="441">441</th><td>    <b>if</b> (!<a class="local col5 ref" href="#105LR" title='LR' data-ref="105LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>)</td></tr>
<tr><th id="442">442</th><td>      <b>continue</b>;</td></tr>
<tr><th id="443">443</th><td>    <b>if</b> (<a class="local col4 ref" href="#104OnlyLiveOut" title='OnlyLiveOut' data-ref="104OnlyLiveOut">OnlyLiveOut</a> &amp;&amp; !<a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEj" title='(anonymous namespace)::RegAllocFast::mayLiveOut' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10mayLiveOutEj">mayLiveOut</a>(<a class="local col5 ref" href="#105LR" title='LR' data-ref="105LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg">VirtReg</a>))</td></tr>
<tr><th id="444">444</th><td>      <b>continue</b>;</td></tr>
<tr><th id="445">445</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS0_7LiveRegE" title='(anonymous namespace)::RegAllocFast::spillVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS0_7LiveRegE">spillVirtReg</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI">MI</a>, <span class='refarg'><a class="local col5 ref" href="#105LR" title='LR' data-ref="105LR">LR</a></span>);</td></tr>
<tr><th id="446">446</th><td>  }</td></tr>
<tr><th id="447">447</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-use='c' data-ref="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="448">448</th><td>}</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm14MachineOperandE">/// Handle the direct use of a physical register.  Check that the register is</i></td></tr>
<tr><th id="451">451</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm14MachineOperandE">/// not used by a virtreg. Kill the physreg, marking it free. This may add</i></td></tr>
<tr><th id="452">452</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm14MachineOperandE">/// implicit kills to MO-&gt;getParent() and invalidate MO.</i></td></tr>
<tr><th id="453">453</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm14MachineOperandE" title='(anonymous namespace)::RegAllocFast::usePhysReg' data-type='void (anonymous namespace)::RegAllocFast::usePhysReg(llvm::MachineOperand &amp; MO)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm14MachineOperandE">usePhysReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="106MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="106MO">MO</dfn>) {</td></tr>
<tr><th id="454">454</th><td>  <i>// Ignore undef uses.</i></td></tr>
<tr><th id="455">455</th><td>  <b>if</b> (<a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="456">456</th><td>    <b>return</b>;</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="107PhysReg" title='PhysReg' data-type='unsigned int' data-ref="107PhysReg">PhysReg</dfn> = <a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="459">459</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(PhysReg) &amp;&amp; &quot;Bad usePhysReg operand&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(PhysReg) &amp;&amp; \&quot;Bad usePhysReg operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 460, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a>) &amp;&amp;</td></tr>
<tr><th id="460">460</th><td>         <q>"Bad usePhysReg operand"</q>);</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markRegUsedInInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">markRegUsedInInstr</a>(<a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a>);</td></tr>
<tr><th id="463">463</th><td>  <b>switch</b> (<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a>]</a>) {</td></tr>
<tr><th id="464">464</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regDisabled" title='(anonymous namespace)::RegAllocFast::RegState::regDisabled' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regDisabled">regDisabled</a>:</td></tr>
<tr><th id="465">465</th><td>    <b>break</b>;</td></tr>
<tr><th id="466">466</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regReserved" title='(anonymous namespace)::RegAllocFast::RegState::regReserved' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regReserved">regReserved</a>:</td></tr>
<tr><th id="467">467</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a>]</a> = <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>;</td></tr>
<tr><th id="468">468</th><td>    <a class="macro" href="../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="469">469</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>:</td></tr>
<tr><th id="470">470</th><td>    <a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>();</td></tr>
<tr><th id="471">471</th><td>    <b>return</b>;</td></tr>
<tr><th id="472">472</th><td>  <b>default</b>:</td></tr>
<tr><th id="473">473</th><td>    <i>// The physreg was allocated to a virtual register. That means the value we</i></td></tr>
<tr><th id="474">474</th><td><i>    // wanted has been clobbered.</i></td></tr>
<tr><th id="475">475</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Instruction uses an allocated register&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 475)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Instruction uses an allocated register"</q>);</td></tr>
<tr><th id="476">476</th><td>  }</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <i>// Maybe a superregister is reserved?</i></td></tr>
<tr><th id="479">479</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col8 decl" id="108AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="108AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>, <b>false</b>); <a class="local col8 ref" href="#108AI" title='AI' data-ref="108AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col8 ref" href="#108AI" title='AI' data-ref="108AI">AI</a>) {</td></tr>
<tr><th id="480">480</th><td>    <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="109Alias" title='Alias' data-type='MCPhysReg' data-ref="109Alias">Alias</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col8 ref" href="#108AI" title='AI' data-ref="108AI">AI</a>;</td></tr>
<tr><th id="481">481</th><td>    <b>switch</b> (<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#109Alias" title='Alias' data-ref="109Alias">Alias</a>]</a>) {</td></tr>
<tr><th id="482">482</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regDisabled" title='(anonymous namespace)::RegAllocFast::RegState::regDisabled' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regDisabled">regDisabled</a>:</td></tr>
<tr><th id="483">483</th><td>      <b>break</b>;</td></tr>
<tr><th id="484">484</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regReserved" title='(anonymous namespace)::RegAllocFast::RegState::regReserved' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regReserved">regReserved</a>:</td></tr>
<tr><th id="485">485</th><td>      <i>// Either PhysReg is a subregister of Alias and we mark the</i></td></tr>
<tr><th id="486">486</th><td><i>      // whole register as free, or PhysReg is the superregister of</i></td></tr>
<tr><th id="487">487</th><td><i>      // Alias and we mark all the aliases as disabled before freeing</i></td></tr>
<tr><th id="488">488</th><td><i>      // PhysReg.</i></td></tr>
<tr><th id="489">489</th><td><i>      // In the latter case, since PhysReg was disabled, this means that</i></td></tr>
<tr><th id="490">490</th><td><i>      // its value is defined only by physical sub-registers. This check</i></td></tr>
<tr><th id="491">491</th><td><i>      // is performed by the assert of the default case in this loop.</i></td></tr>
<tr><th id="492">492</th><td><i>      // Note: The value of the superregister may only be partial</i></td></tr>
<tr><th id="493">493</th><td><i>      // defined, that is why regDisabled is a valid state for aliases.</i></td></tr>
<tr><th id="494">494</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((TRI-&gt;isSuperRegister(PhysReg, Alias) || TRI-&gt;isSuperRegister(Alias, PhysReg)) &amp;&amp; &quot;Instruction is not using a subregister of a reserved register&quot;) ? void (0) : __assert_fail (&quot;(TRI-&gt;isSuperRegister(PhysReg, Alias) || TRI-&gt;isSuperRegister(Alias, PhysReg)) &amp;&amp; \&quot;Instruction is not using a subregister of a reserved register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 496, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</a>(<a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a>, <a class="local col9 ref" href="#109Alias" title='Alias' data-ref="109Alias">Alias</a>) ||</td></tr>
<tr><th id="495">495</th><td>              <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</a>(<a class="local col9 ref" href="#109Alias" title='Alias' data-ref="109Alias">Alias</a>, <a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a>)) &amp;&amp;</td></tr>
<tr><th id="496">496</th><td>             <q>"Instruction is not using a subregister of a reserved register"</q>);</td></tr>
<tr><th id="497">497</th><td>      <a class="macro" href="../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="498">498</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>:</td></tr>
<tr><th id="499">499</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</a>(<a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a>, <a class="local col9 ref" href="#109Alias" title='Alias' data-ref="109Alias">Alias</a>)) {</td></tr>
<tr><th id="500">500</th><td>        <i>// Leave the superregister in the working set.</i></td></tr>
<tr><th id="501">501</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col9 ref" href="#109Alias" title='Alias' data-ref="109Alias">Alias</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>);</td></tr>
<tr><th id="502">502</th><td>        <a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="local col9 ref" href="#109Alias" title='Alias' data-ref="109Alias">Alias</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="503">503</th><td>        <b>return</b>;</td></tr>
<tr><th id="504">504</th><td>      }</td></tr>
<tr><th id="505">505</th><td>      <i>// Some other alias was in the working set - clear it.</i></td></tr>
<tr><th id="506">506</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col9 ref" href="#109Alias" title='Alias' data-ref="109Alias">Alias</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regDisabled" title='(anonymous namespace)::RegAllocFast::RegState::regDisabled' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regDisabled">regDisabled</a>);</td></tr>
<tr><th id="507">507</th><td>      <b>break</b>;</td></tr>
<tr><th id="508">508</th><td>    <b>default</b>:</td></tr>
<tr><th id="509">509</th><td>      <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Instruction uses an alias of an allocated register&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 509)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Instruction uses an alias of an allocated register"</q>);</td></tr>
<tr><th id="510">510</th><td>    }</td></tr>
<tr><th id="511">511</th><td>  }</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <i>// All aliases are disabled, bring register into working set.</i></td></tr>
<tr><th id="514">514</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col7 ref" href="#107PhysReg" title='PhysReg' data-ref="107PhysReg">PhysReg</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>);</td></tr>
<tr><th id="515">515</th><td>  <a class="local col6 ref" href="#106MO" title='MO' data-ref="106MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>();</td></tr>
<tr><th id="516">516</th><td>}</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE">/// Mark PhysReg as reserved or free after spilling any virtregs. This is very</i></td></tr>
<tr><th id="519">519</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE">/// similar to defineVirtReg except the physreg is reserved instead of</i></td></tr>
<tr><th id="520">520</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE">/// allocated.</i></td></tr>
<tr><th id="521">521</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE" title='(anonymous namespace)::RegAllocFast::definePhysReg' data-type='void (anonymous namespace)::RegAllocFast::definePhysReg(MachineBasicBlock::iterator MI, MCPhysReg PhysReg, (anonymous namespace)::RegAllocFast::RegState NewState)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE">definePhysReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="110MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="110MI">MI</dfn>,</td></tr>
<tr><th id="522">522</th><td>                                 <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="111PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="111PhysReg">PhysReg</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::RegState" title='(anonymous namespace)::RegAllocFast::RegState' data-ref="(anonymousnamespace)::RegAllocFast::RegState">RegState</a> <dfn class="local col2 decl" id="112NewState" title='NewState' data-type='(anonymous namespace)::RegAllocFast::RegState' data-ref="112NewState">NewState</dfn>) {</td></tr>
<tr><th id="523">523</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markRegUsedInInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">markRegUsedInInstr</a>(<a class="local col1 ref" href="#111PhysReg" title='PhysReg' data-ref="111PhysReg">PhysReg</a>);</td></tr>
<tr><th id="524">524</th><td>  <b>switch</b> (<em>unsigned</em> <dfn class="local col3 decl" id="113VirtReg" title='VirtReg' data-type='unsigned int' data-ref="113VirtReg"><a class="local col3 ref" href="#113VirtReg" title='VirtReg' data-ref="113VirtReg">VirtReg</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#111PhysReg" title='PhysReg' data-ref="111PhysReg">PhysReg</a>]</a>) {</td></tr>
<tr><th id="525">525</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regDisabled" title='(anonymous namespace)::RegAllocFast::RegState::regDisabled' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regDisabled">regDisabled</a>:</td></tr>
<tr><th id="526">526</th><td>    <b>break</b>;</td></tr>
<tr><th id="527">527</th><td>  <b>default</b>:</td></tr>
<tr><th id="528">528</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::RegAllocFast::spillVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">spillVirtReg</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a>, <a class="local col3 ref" href="#113VirtReg" title='VirtReg' data-ref="113VirtReg">VirtReg</a>);</td></tr>
<tr><th id="529">529</th><td>    <a class="macro" href="../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="530">530</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>:</td></tr>
<tr><th id="531">531</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regReserved" title='(anonymous namespace)::RegAllocFast::RegState::regReserved' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regReserved">regReserved</a>:</td></tr>
<tr><th id="532">532</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col1 ref" href="#111PhysReg" title='PhysReg' data-ref="111PhysReg">PhysReg</a>, <a class="local col2 ref" href="#112NewState" title='NewState' data-ref="112NewState">NewState</a>);</td></tr>
<tr><th id="533">533</th><td>    <b>return</b>;</td></tr>
<tr><th id="534">534</th><td>  }</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>  <i>// This is a disabled register, disable all aliases.</i></td></tr>
<tr><th id="537">537</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col1 ref" href="#111PhysReg" title='PhysReg' data-ref="111PhysReg">PhysReg</a>, <a class="local col2 ref" href="#112NewState" title='NewState' data-ref="112NewState">NewState</a>);</td></tr>
<tr><th id="538">538</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col4 decl" id="114AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="114AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col1 ref" href="#111PhysReg" title='PhysReg' data-ref="111PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>, <b>false</b>); <a class="local col4 ref" href="#114AI" title='AI' data-ref="114AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col4 ref" href="#114AI" title='AI' data-ref="114AI">AI</a>) {</td></tr>
<tr><th id="539">539</th><td>    <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="115Alias" title='Alias' data-type='MCPhysReg' data-ref="115Alias">Alias</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col4 ref" href="#114AI" title='AI' data-ref="114AI">AI</a>;</td></tr>
<tr><th id="540">540</th><td>    <b>switch</b> (<em>unsigned</em> <dfn class="local col6 decl" id="116VirtReg" title='VirtReg' data-type='unsigned int' data-ref="116VirtReg"><a class="local col6 ref" href="#116VirtReg" title='VirtReg' data-ref="116VirtReg">VirtReg</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#115Alias" title='Alias' data-ref="115Alias">Alias</a>]</a>) {</td></tr>
<tr><th id="541">541</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regDisabled" title='(anonymous namespace)::RegAllocFast::RegState::regDisabled' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regDisabled">regDisabled</a>:</td></tr>
<tr><th id="542">542</th><td>      <b>break</b>;</td></tr>
<tr><th id="543">543</th><td>    <b>default</b>:</td></tr>
<tr><th id="544">544</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::RegAllocFast::spillVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12spillVirtRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">spillVirtReg</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a>, <a class="local col6 ref" href="#116VirtReg" title='VirtReg' data-ref="116VirtReg">VirtReg</a>);</td></tr>
<tr><th id="545">545</th><td>      <a class="macro" href="../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="546">546</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>:</td></tr>
<tr><th id="547">547</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regReserved" title='(anonymous namespace)::RegAllocFast::RegState::regReserved' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regReserved">regReserved</a>:</td></tr>
<tr><th id="548">548</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col5 ref" href="#115Alias" title='Alias' data-ref="115Alias">Alias</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regDisabled" title='(anonymous namespace)::RegAllocFast::RegState::regDisabled' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regDisabled">regDisabled</a>);</td></tr>
<tr><th id="549">549</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</a>(<a class="local col1 ref" href="#111PhysReg" title='PhysReg' data-ref="111PhysReg">PhysReg</a>, <a class="local col5 ref" href="#115Alias" title='Alias' data-ref="115Alias">Alias</a>))</td></tr>
<tr><th id="550">550</th><td>        <b>return</b>;</td></tr>
<tr><th id="551">551</th><td>      <b>break</b>;</td></tr>
<tr><th id="552">552</th><td>    }</td></tr>
<tr><th id="553">553</th><td>  }</td></tr>
<tr><th id="554">554</th><td>}</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">/// Return the cost of spilling clearing out PhysReg and aliases so it is free</i></td></tr>
<tr><th id="557">557</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">/// for allocation. Returns 0 when PhysReg is free or disabled with all aliases</i></td></tr>
<tr><th id="558">558</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">/// disabled - it can be allocated directly.</i></td></tr>
<tr><th id="559">559</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">/// <span class="command">\returns</span> spillImpossible when PhysReg or an alias can't be spilled.</i></td></tr>
<tr><th id="560">560</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt" title='(anonymous namespace)::RegAllocFast::calcSpillCost' data-type='unsigned int (anonymous namespace)::RegAllocFast::calcSpillCost(MCPhysReg PhysReg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">calcSpillCost</dfn>(<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="117PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="117PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="561">561</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::isRegUsedInInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEt">isRegUsedInInstr</a>(<a class="local col7 ref" href="#117PhysReg" title='PhysReg' data-ref="117PhysReg">PhysReg</a>)) {</td></tr>
<tr><th id="562">562</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &quot; is already used in instr.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#117PhysReg" title='PhysReg' data-ref="117PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>)</td></tr>
<tr><th id="563">563</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" is already used in instr.\n"</q>);</td></tr>
<tr><th id="564">564</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillImpossible" title='(anonymous namespace)::RegAllocFast::spillImpossible' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillImpossible">spillImpossible</a>;</td></tr>
<tr><th id="565">565</th><td>  }</td></tr>
<tr><th id="566">566</th><td>  <b>switch</b> (<em>unsigned</em> <dfn class="local col8 decl" id="118VirtReg" title='VirtReg' data-type='unsigned int' data-ref="118VirtReg"><a class="local col8 ref" href="#118VirtReg" title='VirtReg' data-ref="118VirtReg">VirtReg</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col7 ref" href="#117PhysReg" title='PhysReg' data-ref="117PhysReg">PhysReg</a>]</a>) {</td></tr>
<tr><th id="567">567</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regDisabled" title='(anonymous namespace)::RegAllocFast::RegState::regDisabled' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regDisabled">regDisabled</a>:</td></tr>
<tr><th id="568">568</th><td>    <b>break</b>;</td></tr>
<tr><th id="569">569</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>:</td></tr>
<tr><th id="570">570</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="571">571</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regReserved" title='(anonymous namespace)::RegAllocFast::RegState::regReserved' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regReserved">regReserved</a>:</td></tr>
<tr><th id="572">572</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; printReg(VirtReg, TRI) &lt;&lt; &quot; corresponding &quot; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &quot; is reserved already.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#118VirtReg" title='VirtReg' data-ref="118VirtReg">VirtReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" corresponding "</q></td></tr>
<tr><th id="573">573</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#117PhysReg" title='PhysReg' data-ref="117PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" is reserved already.\n"</q>);</td></tr>
<tr><th id="574">574</th><td>    <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillImpossible" title='(anonymous namespace)::RegAllocFast::spillImpossible' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillImpossible">spillImpossible</a>;</td></tr>
<tr><th id="575">575</th><td>  <b>default</b>: {</td></tr>
<tr><th id="576">576</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::const_iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::const_iterator' data-type='typename DenseT::const_iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::const_iterator">const_iterator</a> <dfn class="local col9 decl" id="119LRI" title='LRI' data-type='LiveRegMap::const_iterator' data-ref="119LRI">LRI</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj">findLiveVirtReg</a>(<a class="local col8 ref" href="#118VirtReg" title='VirtReg' data-ref="118VirtReg">VirtReg</a>);</td></tr>
<tr><th id="577">577</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LRI != LiveVirtRegs.end() &amp;&amp; LRI-&gt;PhysReg &amp;&amp; &quot;Missing VirtReg entry&quot;) ? void (0) : __assert_fail (&quot;LRI != LiveVirtRegs.end() &amp;&amp; LRI-&gt;PhysReg &amp;&amp; \&quot;Missing VirtReg entry\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 578, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#119LRI" title='LRI' data-ref="119LRI">LRI</a> != <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-use='c' data-ref="_ZNK4llvm9SparseSet3endEv">end</a>() &amp;&amp; <a class="local col9 ref" href="#119LRI" title='LRI' data-ref="119LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a> &amp;&amp;</td></tr>
<tr><th id="578">578</th><td>           <q>"Missing VirtReg entry"</q>);</td></tr>
<tr><th id="579">579</th><td>    <b>return</b> <a class="local col9 ref" href="#119LRI" title='LRI' data-ref="119LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::Dirty" title='(anonymous namespace)::RegAllocFast::LiveReg::Dirty' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Dirty">Dirty</a> ? <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillDirty" title='(anonymous namespace)::RegAllocFast::spillDirty' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillDirty">spillDirty</a> : <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillClean" title='(anonymous namespace)::RegAllocFast::spillClean' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillClean">spillClean</a>;</td></tr>
<tr><th id="580">580</th><td>  }</td></tr>
<tr><th id="581">581</th><td>  }</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <i>// This is a disabled register, add up cost of aliases.</i></td></tr>
<tr><th id="584">584</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &quot; is disabled.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#117PhysReg" title='PhysReg' data-ref="117PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" is disabled.\n"</q>);</td></tr>
<tr><th id="585">585</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="120Cost" title='Cost' data-type='unsigned int' data-ref="120Cost">Cost</dfn> = <var>0</var>;</td></tr>
<tr><th id="586">586</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col1 decl" id="121AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="121AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col7 ref" href="#117PhysReg" title='PhysReg' data-ref="117PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>, <b>false</b>); <a class="local col1 ref" href="#121AI" title='AI' data-ref="121AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col1 ref" href="#121AI" title='AI' data-ref="121AI">AI</a>) {</td></tr>
<tr><th id="587">587</th><td>    <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="122Alias" title='Alias' data-type='MCPhysReg' data-ref="122Alias">Alias</dfn> = <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#121AI" title='AI' data-ref="121AI">AI</a>;</td></tr>
<tr><th id="588">588</th><td>    <b>switch</b> (<em>unsigned</em> <dfn class="local col3 decl" id="123VirtReg" title='VirtReg' data-type='unsigned int' data-ref="123VirtReg"><a class="local col3 ref" href="#123VirtReg" title='VirtReg' data-ref="123VirtReg">VirtReg</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col2 ref" href="#122Alias" title='Alias' data-ref="122Alias">Alias</a>]</a>) {</td></tr>
<tr><th id="589">589</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regDisabled" title='(anonymous namespace)::RegAllocFast::RegState::regDisabled' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regDisabled">regDisabled</a>:</td></tr>
<tr><th id="590">590</th><td>      <b>break</b>;</td></tr>
<tr><th id="591">591</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>:</td></tr>
<tr><th id="592">592</th><td>      ++<a class="local col0 ref" href="#120Cost" title='Cost' data-ref="120Cost">Cost</a>;</td></tr>
<tr><th id="593">593</th><td>      <b>break</b>;</td></tr>
<tr><th id="594">594</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regReserved" title='(anonymous namespace)::RegAllocFast::RegState::regReserved' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regReserved">regReserved</a>:</td></tr>
<tr><th id="595">595</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillImpossible" title='(anonymous namespace)::RegAllocFast::spillImpossible' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillImpossible">spillImpossible</a>;</td></tr>
<tr><th id="596">596</th><td>    <b>default</b>: {</td></tr>
<tr><th id="597">597</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::const_iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::const_iterator' data-type='typename DenseT::const_iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::const_iterator">const_iterator</a> <dfn class="local col4 decl" id="124LRI" title='LRI' data-type='LiveRegMap::const_iterator' data-ref="124LRI">LRI</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj">findLiveVirtReg</a>(<a class="local col3 ref" href="#123VirtReg" title='VirtReg' data-ref="123VirtReg">VirtReg</a>);</td></tr>
<tr><th id="598">598</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LRI != LiveVirtRegs.end() &amp;&amp; LRI-&gt;PhysReg &amp;&amp; &quot;Missing VirtReg entry&quot;) ? void (0) : __assert_fail (&quot;LRI != LiveVirtRegs.end() &amp;&amp; LRI-&gt;PhysReg &amp;&amp; \&quot;Missing VirtReg entry\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 599, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#124LRI" title='LRI' data-ref="124LRI">LRI</a> != <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-use='c' data-ref="_ZNK4llvm9SparseSet3endEv">end</a>() &amp;&amp; <a class="local col4 ref" href="#124LRI" title='LRI' data-ref="124LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a> &amp;&amp;</td></tr>
<tr><th id="599">599</th><td>             <q>"Missing VirtReg entry"</q>);</td></tr>
<tr><th id="600">600</th><td>      <a class="local col0 ref" href="#120Cost" title='Cost' data-ref="120Cost">Cost</a> += <a class="local col4 ref" href="#124LRI" title='LRI' data-ref="124LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::Dirty" title='(anonymous namespace)::RegAllocFast::LiveReg::Dirty' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Dirty">Dirty</a> ? <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillDirty" title='(anonymous namespace)::RegAllocFast::spillDirty' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillDirty">spillDirty</a> : <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillClean" title='(anonymous namespace)::RegAllocFast::spillClean' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillClean">spillClean</a>;</td></tr>
<tr><th id="601">601</th><td>      <b>break</b>;</td></tr>
<tr><th id="602">602</th><td>    }</td></tr>
<tr><th id="603">603</th><td>    }</td></tr>
<tr><th id="604">604</th><td>  }</td></tr>
<tr><th id="605">605</th><td>  <b>return</b> <a class="local col0 ref" href="#120Cost" title='Cost' data-ref="120Cost">Cost</a>;</td></tr>
<tr><th id="606">606</th><td>}</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt">/// This method updates local state so that we know that PhysReg is the</i></td></tr>
<tr><th id="609">609</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt">/// proper container for VirtReg now.  The physical register must not be used</i></td></tr>
<tr><th id="610">610</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt">/// for anything else when this is called.</i></td></tr>
<tr><th id="611">611</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt" title='(anonymous namespace)::RegAllocFast::assignVirtToPhysReg' data-type='void (anonymous namespace)::RegAllocFast::assignVirtToPhysReg((anonymous namespace)::RegAllocFast::LiveReg &amp; LR, MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt">assignVirtToPhysReg</dfn>(<a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<dfn class="local col5 decl" id="125LR" title='LR' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="125LR">LR</dfn>, <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col6 decl" id="126PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="126PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="612">612</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="127VirtReg" title='VirtReg' data-type='unsigned int' data-ref="127VirtReg">VirtReg</dfn> = <a class="local col5 ref" href="#125LR" title='LR' data-ref="125LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg">VirtReg</a>;</td></tr>
<tr><th id="613">613</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Assigning &quot; &lt;&lt; printReg(VirtReg, TRI) &lt;&lt; &quot; to &quot; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Assigning "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#127VirtReg" title='VirtReg' data-ref="127VirtReg">VirtReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to "</q></td></tr>
<tr><th id="614">614</th><td>                    <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col6 ref" href="#126PhysReg" title='PhysReg' data-ref="126PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="615">615</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LR.PhysReg == 0 &amp;&amp; &quot;Already assigned a physreg&quot;) ? void (0) : __assert_fail (&quot;LR.PhysReg == 0 &amp;&amp; \&quot;Already assigned a physreg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 615, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#125LR" title='LR' data-ref="125LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a> == <var>0</var> &amp;&amp; <q>"Already assigned a physreg"</q>);</td></tr>
<tr><th id="616">616</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PhysReg != 0 &amp;&amp; &quot;Trying to assign no register&quot;) ? void (0) : __assert_fail (&quot;PhysReg != 0 &amp;&amp; \&quot;Trying to assign no register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 616, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#126PhysReg" title='PhysReg' data-ref="126PhysReg">PhysReg</a> != <var>0</var> &amp;&amp; <q>"Trying to assign no register"</q>);</td></tr>
<tr><th id="617">617</th><td>  <a class="local col5 ref" href="#125LR" title='LR' data-ref="125LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a> = <a class="local col6 ref" href="#126PhysReg" title='PhysReg' data-ref="126PhysReg">PhysReg</a>;</td></tr>
<tr><th id="618">618</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj" title='(anonymous namespace)::RegAllocFast::setPhysRegState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj">setPhysRegState</a>(<a class="local col6 ref" href="#126PhysReg" title='PhysReg' data-ref="126PhysReg">PhysReg</a>, <a class="local col7 ref" href="#127VirtReg" title='VirtReg' data-ref="127VirtReg">VirtReg</a>);</td></tr>
<tr><th id="619">619</th><td>}</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13isCoalescableRKN4llvm12MachineInstrE" title='isCoalescable' data-type='bool isCoalescable(const llvm::MachineInstr &amp; MI)' data-ref="_ZL13isCoalescableRKN4llvm12MachineInstrE">isCoalescable</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="128MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="128MI">MI</dfn>) {</td></tr>
<tr><th id="622">622</th><td>  <b>return</b> <a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>();</td></tr>
<tr><th id="623">623</th><td>}</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEj" title='(anonymous namespace)::RegAllocFast::traceCopyChain' data-type='unsigned int (anonymous namespace)::RegAllocFast::traceCopyChain(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEj">traceCopyChain</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="129Reg" title='Reg' data-type='unsigned int' data-ref="129Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="626">626</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="130ChainLengthLimit" title='ChainLengthLimit' data-type='const unsigned int' data-ref="130ChainLengthLimit">ChainLengthLimit</dfn> = <var>3</var>;</td></tr>
<tr><th id="627">627</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="131C" title='C' data-type='unsigned int' data-ref="131C">C</dfn> = <var>0</var>;</td></tr>
<tr><th id="628">628</th><td>  <b>do</b> {</td></tr>
<tr><th id="629">629</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#129Reg" title='Reg' data-ref="129Reg">Reg</a>))</td></tr>
<tr><th id="630">630</th><td>      <b>return</b> <a class="local col9 ref" href="#129Reg" title='Reg' data-ref="129Reg">Reg</a>;</td></tr>
<tr><th id="631">631</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 631, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#129Reg" title='Reg' data-ref="129Reg">Reg</a>));</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="132VRegDef" title='VRegDef' data-type='llvm::MachineInstr *' data-ref="132VRegDef">VRegDef</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col9 ref" href="#129Reg" title='Reg' data-ref="129Reg">Reg</a>);</td></tr>
<tr><th id="634">634</th><td>    <b>if</b> (!<a class="local col2 ref" href="#132VRegDef" title='VRegDef' data-ref="132VRegDef">VRegDef</a> || !<a class="tu ref" href="#_ZL13isCoalescableRKN4llvm12MachineInstrE" title='isCoalescable' data-use='c' data-ref="_ZL13isCoalescableRKN4llvm12MachineInstrE">isCoalescable</a>(*<a class="local col2 ref" href="#132VRegDef" title='VRegDef' data-ref="132VRegDef">VRegDef</a>))</td></tr>
<tr><th id="635">635</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="636">636</th><td>    <a class="local col9 ref" href="#129Reg" title='Reg' data-ref="129Reg">Reg</a> = <a class="local col2 ref" href="#132VRegDef" title='VRegDef' data-ref="132VRegDef">VRegDef</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="637">637</th><td>  } <b>while</b> (++<a class="local col1 ref" href="#131C" title='C' data-ref="131C">C</a> &lt;= <a class="local col0 ref" href="#130ChainLengthLimit" title='ChainLengthLimit' data-ref="130ChainLengthLimit">ChainLengthLimit</a>);</td></tr>
<tr><th id="638">638</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="639">639</th><td>}</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEj">/// Check if any of<span class="command"> \p</span> <span class="arg">VirtReg's</span> definitions is a copy. If it is follow the</i></td></tr>
<tr><th id="642">642</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEj">/// chain of copies to check whether we reach a physical register we can</i></td></tr>
<tr><th id="643">643</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEj">/// coalesce with.</i></td></tr>
<tr><th id="644">644</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEj" title='(anonymous namespace)::RegAllocFast::traceCopies' data-type='unsigned int (anonymous namespace)::RegAllocFast::traceCopies(unsigned int VirtReg) const' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEj">traceCopies</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="133VirtReg" title='VirtReg' data-type='unsigned int' data-ref="133VirtReg">VirtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="645">645</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="134DefLimit" title='DefLimit' data-type='const unsigned int' data-ref="134DefLimit">DefLimit</dfn> = <var>3</var>;</td></tr>
<tr><th id="646">646</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="135C" title='C' data-type='unsigned int' data-ref="135C">C</dfn> = <var>0</var>;</td></tr>
<tr><th id="647">647</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="136MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="136MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsEj" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsEj">def_instructions</a>(<a class="local col3 ref" href="#133VirtReg" title='VirtReg' data-ref="133VirtReg">VirtReg</a>)) {</td></tr>
<tr><th id="648">648</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL13isCoalescableRKN4llvm12MachineInstrE" title='isCoalescable' data-use='c' data-ref="_ZL13isCoalescableRKN4llvm12MachineInstrE">isCoalescable</a>(<a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>)) {</td></tr>
<tr><th id="649">649</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="137Reg" title='Reg' data-type='unsigned int' data-ref="137Reg">Reg</dfn> = <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="650">650</th><td>      <a class="local col7 ref" href="#137Reg" title='Reg' data-ref="137Reg">Reg</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEj" title='(anonymous namespace)::RegAllocFast::traceCopyChain' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast14traceCopyChainEj">traceCopyChain</a>(<a class="local col7 ref" href="#137Reg" title='Reg' data-ref="137Reg">Reg</a>);</td></tr>
<tr><th id="651">651</th><td>      <b>if</b> (<a class="local col7 ref" href="#137Reg" title='Reg' data-ref="137Reg">Reg</a> != <var>0</var>)</td></tr>
<tr><th id="652">652</th><td>        <b>return</b> <a class="local col7 ref" href="#137Reg" title='Reg' data-ref="137Reg">Reg</a>;</td></tr>
<tr><th id="653">653</th><td>    }</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>    <b>if</b> (++<a class="local col5 ref" href="#135C" title='C' data-ref="135C">C</a> &gt;= <a class="local col4 ref" href="#134DefLimit" title='DefLimit' data-ref="134DefLimit">DefLimit</a>)</td></tr>
<tr><th id="656">656</th><td>      <b>break</b>;</td></tr>
<tr><th id="657">657</th><td>  }</td></tr>
<tr><th id="658">658</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="659">659</th><td>}</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegEj">/// Allocates a physical register for VirtReg.</i></td></tr>
<tr><th id="662">662</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegEj" title='(anonymous namespace)::RegAllocFast::allocVirtReg' data-type='void (anonymous namespace)::RegAllocFast::allocVirtReg(llvm::MachineInstr &amp; MI, (anonymous namespace)::RegAllocFast::LiveReg &amp; LR, unsigned int Hint0)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegEj">allocVirtReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="138MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="138MI">MI</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<dfn class="local col9 decl" id="139LR" title='LR' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="139LR">LR</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="140Hint0" title='Hint0' data-type='unsigned int' data-ref="140Hint0">Hint0</dfn>) {</td></tr>
<tr><th id="663">663</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="141VirtReg" title='VirtReg' data-type='const unsigned int' data-ref="141VirtReg">VirtReg</dfn> = <a class="local col9 ref" href="#139LR" title='LR' data-ref="139LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg">VirtReg</a>;</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(VirtReg) &amp;&amp; &quot;Can only allocate virtual registers&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(VirtReg) &amp;&amp; \&quot;Can only allocate virtual registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 666, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#141VirtReg" title='VirtReg' data-ref="141VirtReg">VirtReg</a>) &amp;&amp;</td></tr>
<tr><th id="666">666</th><td>         <q>"Can only allocate virtual registers"</q>);</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="142RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="142RC">RC</dfn> = *<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#141VirtReg" title='VirtReg' data-ref="141VirtReg">VirtReg</a>);</td></tr>
<tr><th id="669">669</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Search register for &quot; &lt;&lt; printReg(VirtReg) &lt;&lt; &quot; in class &quot; &lt;&lt; TRI-&gt;getRegClassName(&amp;RC) &lt;&lt; &quot; with hint &quot; &lt;&lt; printReg(Hint0, TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Search register for "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col1 ref" href="#141VirtReg" title='VirtReg' data-ref="141VirtReg">VirtReg</a>)</td></tr>
<tr><th id="670">670</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" in class "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(&amp;<a class="local col2 ref" href="#142RC" title='RC' data-ref="142RC">RC</a>)</td></tr>
<tr><th id="671">671</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" with hint "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#140Hint0" title='Hint0' data-ref="140Hint0">Hint0</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>  <i>// Take hint when possible.</i></td></tr>
<tr><th id="674">674</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col0 ref" href="#140Hint0" title='Hint0' data-ref="140Hint0">Hint0</a>) &amp;&amp;</td></tr>
<tr><th id="675">675</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col0 ref" href="#140Hint0" title='Hint0' data-ref="140Hint0">Hint0</a>) &amp;&amp; <a class="local col2 ref" href="#142RC" title='RC' data-ref="142RC">RC</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col0 ref" href="#140Hint0" title='Hint0' data-ref="140Hint0">Hint0</a>)) {</td></tr>
<tr><th id="676">676</th><td>    <i>// Ignore the hint if we would have to spill a dirty register.</i></td></tr>
<tr><th id="677">677</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="143Cost" title='Cost' data-type='unsigned int' data-ref="143Cost">Cost</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt" title='(anonymous namespace)::RegAllocFast::calcSpillCost' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">calcSpillCost</a>(<a class="local col0 ref" href="#140Hint0" title='Hint0' data-ref="140Hint0">Hint0</a>);</td></tr>
<tr><th id="678">678</th><td>    <b>if</b> (<a class="local col3 ref" href="#143Cost" title='Cost' data-ref="143Cost">Cost</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillDirty" title='(anonymous namespace)::RegAllocFast::spillDirty' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillDirty">spillDirty</a>) {</td></tr>
<tr><th id="679">679</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tPreferred Register 1: &quot; &lt;&lt; printReg(Hint0, TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tPreferred Register 1: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#140Hint0" title='Hint0' data-ref="140Hint0">Hint0</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>)</td></tr>
<tr><th id="680">680</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="681">681</th><td>      <b>if</b> (<a class="local col3 ref" href="#143Cost" title='Cost' data-ref="143Cost">Cost</a>)</td></tr>
<tr><th id="682">682</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE" title='(anonymous namespace)::RegAllocFast::definePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE">definePhysReg</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>, <a class="local col0 ref" href="#140Hint0" title='Hint0' data-ref="140Hint0">Hint0</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>);</td></tr>
<tr><th id="683">683</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt" title='(anonymous namespace)::RegAllocFast::assignVirtToPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt">assignVirtToPhysReg</a>(<span class='refarg'><a class="local col9 ref" href="#139LR" title='LR' data-ref="139LR">LR</a></span>, <a class="local col0 ref" href="#140Hint0" title='Hint0' data-ref="140Hint0">Hint0</a>);</td></tr>
<tr><th id="684">684</th><td>      <b>return</b>;</td></tr>
<tr><th id="685">685</th><td>    } <b>else</b> {</td></tr>
<tr><th id="686">686</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tPreferred Register 1: &quot; &lt;&lt; printReg(Hint0, TRI) &lt;&lt; &quot;occupied\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tPreferred Register 1: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#140Hint0" title='Hint0' data-ref="140Hint0">Hint0</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>)</td></tr>
<tr><th id="687">687</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"occupied\n"</q>);</td></tr>
<tr><th id="688">688</th><td>    }</td></tr>
<tr><th id="689">689</th><td>  } <b>else</b> {</td></tr>
<tr><th id="690">690</th><td>    <a class="local col0 ref" href="#140Hint0" title='Hint0' data-ref="140Hint0">Hint0</a> = <var>0</var>;</td></tr>
<tr><th id="691">691</th><td>  }</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>  <i>// Try other hint.</i></td></tr>
<tr><th id="694">694</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="144Hint1" title='Hint1' data-type='unsigned int' data-ref="144Hint1">Hint1</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEj" title='(anonymous namespace)::RegAllocFast::traceCopies' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast11traceCopiesEj">traceCopies</a>(<a class="local col1 ref" href="#141VirtReg" title='VirtReg' data-ref="141VirtReg">VirtReg</a>);</td></tr>
<tr><th id="695">695</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#144Hint1" title='Hint1' data-ref="144Hint1">Hint1</a>) &amp;&amp;</td></tr>
<tr><th id="696">696</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col4 ref" href="#144Hint1" title='Hint1' data-ref="144Hint1">Hint1</a>) &amp;&amp; <a class="local col2 ref" href="#142RC" title='RC' data-ref="142RC">RC</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col4 ref" href="#144Hint1" title='Hint1' data-ref="144Hint1">Hint1</a>) &amp;&amp;</td></tr>
<tr><th id="697">697</th><td>      !<a class="tu member" href="#_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::isRegUsedInInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEt">isRegUsedInInstr</a>(<a class="local col4 ref" href="#144Hint1" title='Hint1' data-ref="144Hint1">Hint1</a>)) {</td></tr>
<tr><th id="698">698</th><td>    <i>// Ignore the hint if we would have to spill a dirty register.</i></td></tr>
<tr><th id="699">699</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="145Cost" title='Cost' data-type='unsigned int' data-ref="145Cost">Cost</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt" title='(anonymous namespace)::RegAllocFast::calcSpillCost' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">calcSpillCost</a>(<a class="local col4 ref" href="#144Hint1" title='Hint1' data-ref="144Hint1">Hint1</a>);</td></tr>
<tr><th id="700">700</th><td>    <b>if</b> (<a class="local col5 ref" href="#145Cost" title='Cost' data-ref="145Cost">Cost</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillDirty" title='(anonymous namespace)::RegAllocFast::spillDirty' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillDirty">spillDirty</a>) {</td></tr>
<tr><th id="701">701</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tPreferred Register 0: &quot; &lt;&lt; printReg(Hint1, TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tPreferred Register 0: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col4 ref" href="#144Hint1" title='Hint1' data-ref="144Hint1">Hint1</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>)</td></tr>
<tr><th id="702">702</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="703">703</th><td>      <b>if</b> (<a class="local col5 ref" href="#145Cost" title='Cost' data-ref="145Cost">Cost</a>)</td></tr>
<tr><th id="704">704</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE" title='(anonymous namespace)::RegAllocFast::definePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE">definePhysReg</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>, <a class="local col4 ref" href="#144Hint1" title='Hint1' data-ref="144Hint1">Hint1</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>);</td></tr>
<tr><th id="705">705</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt" title='(anonymous namespace)::RegAllocFast::assignVirtToPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt">assignVirtToPhysReg</a>(<span class='refarg'><a class="local col9 ref" href="#139LR" title='LR' data-ref="139LR">LR</a></span>, <a class="local col4 ref" href="#144Hint1" title='Hint1' data-ref="144Hint1">Hint1</a>);</td></tr>
<tr><th id="706">706</th><td>      <b>return</b>;</td></tr>
<tr><th id="707">707</th><td>    } <b>else</b> {</td></tr>
<tr><th id="708">708</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tPreferred Register 0: &quot; &lt;&lt; printReg(Hint1, TRI) &lt;&lt; &quot;occupied\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tPreferred Register 0: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col4 ref" href="#144Hint1" title='Hint1' data-ref="144Hint1">Hint1</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>)</td></tr>
<tr><th id="709">709</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"occupied\n"</q>);</td></tr>
<tr><th id="710">710</th><td>    }</td></tr>
<tr><th id="711">711</th><td>  } <b>else</b> {</td></tr>
<tr><th id="712">712</th><td>    <a class="local col4 ref" href="#144Hint1" title='Hint1' data-ref="144Hint1">Hint1</a> = <var>0</var>;</td></tr>
<tr><th id="713">713</th><td>  }</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>  <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col6 decl" id="146BestReg" title='BestReg' data-type='MCPhysReg' data-ref="146BestReg">BestReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="716">716</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="147BestCost" title='BestCost' data-type='unsigned int' data-ref="147BestCost">BestCost</dfn> = <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillImpossible" title='(anonymous namespace)::RegAllocFast::spillImpossible' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillImpossible">spillImpossible</a>;</td></tr>
<tr><th id="717">717</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col8 decl" id="148AllocationOrder" title='AllocationOrder' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="148AllocationOrder">AllocationOrder</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::RegClassInfo" title='(anonymous namespace)::RegAllocFast::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</a>(&amp;<a class="local col2 ref" href="#142RC" title='RC' data-ref="142RC">RC</a>);</td></tr>
<tr><th id="718">718</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="149PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="149PhysReg">PhysReg</dfn> : <a class="local col8 ref" href="#148AllocationOrder" title='AllocationOrder' data-ref="148AllocationOrder">AllocationOrder</a>) {</td></tr>
<tr><th id="719">719</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tRegister: &quot; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos; &apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tRegister: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col9 ref" href="#149PhysReg" title='PhysReg' data-ref="149PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd>);</td></tr>
<tr><th id="720">720</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="150Cost" title='Cost' data-type='unsigned int' data-ref="150Cost">Cost</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt" title='(anonymous namespace)::RegAllocFast::calcSpillCost' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt">calcSpillCost</a>(<a class="local col9 ref" href="#149PhysReg" title='PhysReg' data-ref="149PhysReg">PhysReg</a>);</td></tr>
<tr><th id="721">721</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Cost: &quot; &lt;&lt; Cost &lt;&lt; &quot; BestCost: &quot; &lt;&lt; BestCost &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cost: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#150Cost" title='Cost' data-ref="150Cost">Cost</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" BestCost: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#147BestCost" title='BestCost' data-ref="147BestCost">BestCost</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="722">722</th><td>    <i>// Immediate take a register with cost 0.</i></td></tr>
<tr><th id="723">723</th><td>    <b>if</b> (<a class="local col0 ref" href="#150Cost" title='Cost' data-ref="150Cost">Cost</a> == <var>0</var>) {</td></tr>
<tr><th id="724">724</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt" title='(anonymous namespace)::RegAllocFast::assignVirtToPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt">assignVirtToPhysReg</a>(<span class='refarg'><a class="local col9 ref" href="#139LR" title='LR' data-ref="139LR">LR</a></span>, <a class="local col9 ref" href="#149PhysReg" title='PhysReg' data-ref="149PhysReg">PhysReg</a>);</td></tr>
<tr><th id="725">725</th><td>      <b>return</b>;</td></tr>
<tr><th id="726">726</th><td>    }</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>    <b>if</b> (<a class="local col9 ref" href="#149PhysReg" title='PhysReg' data-ref="149PhysReg">PhysReg</a> == <a class="local col4 ref" href="#144Hint1" title='Hint1' data-ref="144Hint1">Hint1</a> || <a class="local col9 ref" href="#149PhysReg" title='PhysReg' data-ref="149PhysReg">PhysReg</a> == <a class="local col0 ref" href="#140Hint0" title='Hint0' data-ref="140Hint0">Hint0</a>)</td></tr>
<tr><th id="729">729</th><td>      <a class="local col0 ref" href="#150Cost" title='Cost' data-ref="150Cost">Cost</a> -= <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::spillPrefBonus" title='(anonymous namespace)::RegAllocFast::spillPrefBonus' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::spillPrefBonus">spillPrefBonus</a>;</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>    <b>if</b> (<a class="local col0 ref" href="#150Cost" title='Cost' data-ref="150Cost">Cost</a> &lt; <a class="local col7 ref" href="#147BestCost" title='BestCost' data-ref="147BestCost">BestCost</a>) {</td></tr>
<tr><th id="732">732</th><td>      <a class="local col6 ref" href="#146BestReg" title='BestReg' data-ref="146BestReg">BestReg</a> = <a class="local col9 ref" href="#149PhysReg" title='PhysReg' data-ref="149PhysReg">PhysReg</a>;</td></tr>
<tr><th id="733">733</th><td>      <a class="local col7 ref" href="#147BestCost" title='BestCost' data-ref="147BestCost">BestCost</a> = <a class="local col0 ref" href="#150Cost" title='Cost' data-ref="150Cost">Cost</a>;</td></tr>
<tr><th id="734">734</th><td>    }</td></tr>
<tr><th id="735">735</th><td>  }</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>  <b>if</b> (!<a class="local col6 ref" href="#146BestReg" title='BestReg' data-ref="146BestReg">BestReg</a>) {</td></tr>
<tr><th id="738">738</th><td>    <i>// Nothing we can do: Report an error and keep going with an invalid</i></td></tr>
<tr><th id="739">739</th><td><i>    // allocation.</i></td></tr>
<tr><th id="740">740</th><td>    <b>if</b> (<a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="741">741</th><td>      <a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9emitErrorENS_9StringRefE" title='llvm::MachineInstr::emitError' data-ref="_ZNK4llvm12MachineInstr9emitErrorENS_9StringRefE">emitError</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"inline assembly requires more registers than available"</q>);</td></tr>
<tr><th id="742">742</th><td>    <b>else</b></td></tr>
<tr><th id="743">743</th><td>      <a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9emitErrorENS_9StringRefE" title='llvm::MachineInstr::emitError' data-ref="_ZNK4llvm12MachineInstr9emitErrorENS_9StringRefE">emitError</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"ran out of registers during register allocation"</q>);</td></tr>
<tr><th id="744">744</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE" title='(anonymous namespace)::RegAllocFast::definePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE">definePhysReg</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>, *<a class="local col8 ref" href="#148AllocationOrder" title='AllocationOrder' data-ref="148AllocationOrder">AllocationOrder</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>);</td></tr>
<tr><th id="745">745</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt" title='(anonymous namespace)::RegAllocFast::assignVirtToPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt">assignVirtToPhysReg</a>(<span class='refarg'><a class="local col9 ref" href="#139LR" title='LR' data-ref="139LR">LR</a></span>, *<a class="local col8 ref" href="#148AllocationOrder" title='AllocationOrder' data-ref="148AllocationOrder">AllocationOrder</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>());</td></tr>
<tr><th id="746">746</th><td>    <b>return</b>;</td></tr>
<tr><th id="747">747</th><td>  }</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE" title='(anonymous namespace)::RegAllocFast::definePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE">definePhysReg</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#138MI" title='MI' data-ref="138MI">MI</a>, <a class="local col6 ref" href="#146BestReg" title='BestReg' data-ref="146BestReg">BestReg</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>);</td></tr>
<tr><th id="750">750</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt" title='(anonymous namespace)::RegAllocFast::assignVirtToPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19assignVirtToPhysRegERNS0_7LiveRegEt">assignVirtToPhysReg</a>(<span class='refarg'><a class="local col9 ref" href="#139LR" title='LR' data-ref="139LR">LR</a></span>, <a class="local col6 ref" href="#146BestReg" title='BestReg' data-ref="146BestReg">BestReg</a>);</td></tr>
<tr><th id="751">751</th><td>}</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE" title='(anonymous namespace)::RegAllocFast::allocVirtRegUndef' data-type='void (anonymous namespace)::RegAllocFast::allocVirtRegUndef(llvm::MachineOperand &amp; MO)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE">allocVirtRegUndef</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="151MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="151MO">MO</dfn>) {</td></tr>
<tr><th id="754">754</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isUndef() &amp;&amp; &quot;expected undef use&quot;) ? void (0) : __assert_fail (&quot;MO.isUndef() &amp;&amp; \&quot;expected undef use\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 754, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#151MO" title='MO' data-ref="151MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; <q>"expected undef use"</q>);</td></tr>
<tr><th id="755">755</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="152VirtReg" title='VirtReg' data-type='unsigned int' data-ref="152VirtReg">VirtReg</dfn> = <a class="local col1 ref" href="#151MO" title='MO' data-ref="151MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="756">756</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(VirtReg) &amp;&amp; &quot;Expected virtreg&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(VirtReg) &amp;&amp; \&quot;Expected virtreg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 756, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#152VirtReg" title='VirtReg' data-ref="152VirtReg">VirtReg</a>) &amp;&amp; <q>"Expected virtreg"</q>);</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::const_iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::const_iterator' data-type='typename DenseT::const_iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::const_iterator">const_iterator</a> <dfn class="local col3 decl" id="153LRI" title='LRI' data-type='LiveRegMap::const_iterator' data-ref="153LRI">LRI</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj">findLiveVirtReg</a>(<a class="local col2 ref" href="#152VirtReg" title='VirtReg' data-ref="152VirtReg">VirtReg</a>);</td></tr>
<tr><th id="759">759</th><td>  <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="154PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="154PhysReg">PhysReg</dfn>;</td></tr>
<tr><th id="760">760</th><td>  <b>if</b> (<a class="local col3 ref" href="#153LRI" title='LRI' data-ref="153LRI">LRI</a> != <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-use='c' data-ref="_ZN4llvm9SparseSet3endEv">end</a>() &amp;&amp; <a class="local col3 ref" href="#153LRI" title='LRI' data-ref="153LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>) {</td></tr>
<tr><th id="761">761</th><td>    <a class="local col4 ref" href="#154PhysReg" title='PhysReg' data-ref="154PhysReg">PhysReg</a> = <a class="local col3 ref" href="#153LRI" title='LRI' data-ref="153LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>;</td></tr>
<tr><th id="762">762</th><td>  } <b>else</b> {</td></tr>
<tr><th id="763">763</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col5 decl" id="155RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="155RC">RC</dfn> = *<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#152VirtReg" title='VirtReg' data-ref="152VirtReg">VirtReg</a>);</td></tr>
<tr><th id="764">764</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col6 decl" id="156AllocationOrder" title='AllocationOrder' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="156AllocationOrder">AllocationOrder</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::RegClassInfo" title='(anonymous namespace)::RegAllocFast::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</a>(&amp;<a class="local col5 ref" href="#155RC" title='RC' data-ref="155RC">RC</a>);</td></tr>
<tr><th id="765">765</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!AllocationOrder.empty() &amp;&amp; &quot;Allocation order must not be empty&quot;) ? void (0) : __assert_fail (&quot;!AllocationOrder.empty() &amp;&amp; \&quot;Allocation order must not be empty\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 765, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#156AllocationOrder" title='AllocationOrder' data-ref="156AllocationOrder">AllocationOrder</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() &amp;&amp; <q>"Allocation order must not be empty"</q>);</td></tr>
<tr><th id="766">766</th><td>    <a class="local col4 ref" href="#154PhysReg" title='PhysReg' data-ref="154PhysReg">PhysReg</a> = <a class="local col6 ref" href="#156AllocationOrder" title='AllocationOrder' data-ref="156AllocationOrder">AllocationOrder</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="767">767</th><td>  }</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="157SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="157SubRegIdx">SubRegIdx</dfn> = <a class="local col1 ref" href="#151MO" title='MO' data-ref="151MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="770">770</th><td>  <b>if</b> (<a class="local col7 ref" href="#157SubRegIdx" title='SubRegIdx' data-ref="157SubRegIdx">SubRegIdx</a> != <var>0</var>) {</td></tr>
<tr><th id="771">771</th><td>    <a class="local col4 ref" href="#154PhysReg" title='PhysReg' data-ref="154PhysReg">PhysReg</a> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col4 ref" href="#154PhysReg" title='PhysReg' data-ref="154PhysReg">PhysReg</a>, <a class="local col7 ref" href="#157SubRegIdx" title='SubRegIdx' data-ref="157SubRegIdx">SubRegIdx</a>);</td></tr>
<tr><th id="772">772</th><td>    <a class="local col1 ref" href="#151MO" title='MO' data-ref="151MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="773">773</th><td>  }</td></tr>
<tr><th id="774">774</th><td>  <a class="local col1 ref" href="#151MO" title='MO' data-ref="151MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col4 ref" href="#154PhysReg" title='PhysReg' data-ref="154PhysReg">PhysReg</a>);</td></tr>
<tr><th id="775">775</th><td>  <a class="local col1 ref" href="#151MO" title='MO' data-ref="151MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setIsRenamableEb" title='llvm::MachineOperand::setIsRenamable' data-ref="_ZN4llvm14MachineOperand14setIsRenamableEb">setIsRenamable</a>(<b>true</b>);</td></tr>
<tr><th id="776">776</th><td>}</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjjj">/// Allocates a register for VirtReg and mark it as dirty.</i></td></tr>
<tr><th id="779">779</th><td><a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjjj" title='(anonymous namespace)::RegAllocFast::defineVirtReg' data-type='MCPhysReg (anonymous namespace)::RegAllocFast::defineVirtReg(llvm::MachineInstr &amp; MI, unsigned int OpNum, unsigned int VirtReg, unsigned int Hint)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjjj">defineVirtReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="158MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="158MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="159OpNum" title='OpNum' data-type='unsigned int' data-ref="159OpNum">OpNum</dfn>,</td></tr>
<tr><th id="780">780</th><td>                                      <em>unsigned</em> <dfn class="local col0 decl" id="160VirtReg" title='VirtReg' data-type='unsigned int' data-ref="160VirtReg">VirtReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="161Hint" title='Hint' data-type='unsigned int' data-ref="161Hint">Hint</dfn>) {</td></tr>
<tr><th id="781">781</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(VirtReg) &amp;&amp; &quot;Not a virtual register&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(VirtReg) &amp;&amp; \&quot;Not a virtual register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 782, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#160VirtReg" title='VirtReg' data-ref="160VirtReg">VirtReg</a>) &amp;&amp;</td></tr>
<tr><th id="782">782</th><td>         <q>"Not a virtual register"</q>);</td></tr>
<tr><th id="783">783</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator">iterator</a> <dfn class="local col2 decl" id="162LRI" title='LRI' data-type='LiveRegMap::iterator' data-ref="162LRI">LRI</dfn>;</td></tr>
<tr><th id="784">784</th><td>  <em>bool</em> <dfn class="local col3 decl" id="163New" title='New' data-type='bool' data-ref="163New">New</dfn>;</td></tr>
<tr><th id="785">785</th><td>  <span class="namespace">std::</span><a class="tu ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-use='c' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col2 ref" href="#162LRI" title='LRI' data-ref="162LRI">LRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#163New" title='New' data-ref="163New">New</a></span>) <a class="tu ref" href="../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-use='c' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet6insertERKT_" title='llvm::SparseSet::insert' data-use='c' data-ref="_ZN4llvm9SparseSet6insertERKT_">insert</a>(<a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a><a class="tu ref" href="#_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1Ej" title='(anonymous namespace)::RegAllocFast::LiveReg::LiveReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1Ej">(</a><a class="local col0 ref" href="#160VirtReg" title='VirtReg' data-ref="160VirtReg">VirtReg</a>));</td></tr>
<tr><th id="786">786</th><td>  <b>if</b> (!<a class="local col2 ref" href="#162LRI" title='LRI' data-ref="162LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>) {</td></tr>
<tr><th id="787">787</th><td>    <i>// If there is no hint, peek at the only use of this register.</i></td></tr>
<tr><th id="788">788</th><td>    <b>if</b> ((!<a class="local col1 ref" href="#161Hint" title='Hint' data-ref="161Hint">Hint</a> || !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#161Hint" title='Hint' data-ref="161Hint">Hint</a>)) &amp;&amp;</td></tr>
<tr><th id="789">789</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col0 ref" href="#160VirtReg" title='VirtReg' data-ref="160VirtReg">VirtReg</a>)) {</td></tr>
<tr><th id="790">790</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="164UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="164UseMI">UseMI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj">use_instr_nodbg_begin</a>(<a class="local col0 ref" href="#160VirtReg" title='VirtReg' data-ref="160VirtReg">VirtReg</a>);</td></tr>
<tr><th id="791">791</th><td>      <i>// It's a copy, use the destination register as a hint.</i></td></tr>
<tr><th id="792">792</th><td>      <b>if</b> (<a class="local col4 ref" href="#164UseMI" title='UseMI' data-ref="164UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="793">793</th><td>        <a class="local col1 ref" href="#161Hint" title='Hint' data-ref="161Hint">Hint</a> = <a class="local col4 ref" href="#164UseMI" title='UseMI' data-ref="164UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="794">794</th><td>    }</td></tr>
<tr><th id="795">795</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegEj" title='(anonymous namespace)::RegAllocFast::allocVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegEj">allocVirtReg</a>(<span class='refarg'><a class="local col8 ref" href="#158MI" title='MI' data-ref="158MI">MI</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#162LRI" title='LRI' data-ref="162LRI">LRI</a></span>, <a class="local col1 ref" href="#161Hint" title='Hint' data-ref="161Hint">Hint</a>);</td></tr>
<tr><th id="796">796</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#162LRI" title='LRI' data-ref="162LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse">LastUse</a>) {</td></tr>
<tr><th id="797">797</th><td>    <i>// Redefining a live register - kill at the last use, unless it is this</i></td></tr>
<tr><th id="798">798</th><td><i>    // instruction defining VirtReg multiple times.</i></td></tr>
<tr><th id="799">799</th><td>    <b>if</b> (<a class="local col2 ref" href="#162LRI" title='LRI' data-ref="162LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse">LastUse</a> != &amp;<a class="local col8 ref" href="#158MI" title='MI' data-ref="158MI">MI</a> || <a class="local col2 ref" href="#162LRI" title='LRI' data-ref="162LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse">LastUse</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#162LRI" title='LRI' data-ref="162LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastOpNum" title='(anonymous namespace)::RegAllocFast::LiveReg::LastOpNum' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastOpNum">LastOpNum</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="800">800</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast11addKillFlagERKNS0_7LiveRegE" title='(anonymous namespace)::RegAllocFast::addKillFlag' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11addKillFlagERKNS0_7LiveRegE">addKillFlag</a>(*<a class="local col2 ref" href="#162LRI" title='LRI' data-ref="162LRI">LRI</a>);</td></tr>
<tr><th id="801">801</th><td>  }</td></tr>
<tr><th id="802">802</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LRI-&gt;PhysReg &amp;&amp; &quot;Register not assigned&quot;) ? void (0) : __assert_fail (&quot;LRI-&gt;PhysReg &amp;&amp; \&quot;Register not assigned\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 802, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#162LRI" title='LRI' data-ref="162LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a> &amp;&amp; <q>"Register not assigned"</q>);</td></tr>
<tr><th id="803">803</th><td>  <a class="local col2 ref" href="#162LRI" title='LRI' data-ref="162LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse">LastUse</a> = &amp;<a class="local col8 ref" href="#158MI" title='MI' data-ref="158MI">MI</a>;</td></tr>
<tr><th id="804">804</th><td>  <a class="local col2 ref" href="#162LRI" title='LRI' data-ref="162LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastOpNum" title='(anonymous namespace)::RegAllocFast::LiveReg::LastOpNum' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastOpNum">LastOpNum</a> = <a class="local col9 ref" href="#159OpNum" title='OpNum' data-ref="159OpNum">OpNum</a>;</td></tr>
<tr><th id="805">805</th><td>  <a class="local col2 ref" href="#162LRI" title='LRI' data-ref="162LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::Dirty" title='(anonymous namespace)::RegAllocFast::LiveReg::Dirty' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Dirty">Dirty</a> = <b>true</b>;</td></tr>
<tr><th id="806">806</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markRegUsedInInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">markRegUsedInInstr</a>(<a class="local col2 ref" href="#162LRI" title='LRI' data-ref="162LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>);</td></tr>
<tr><th id="807">807</th><td>  <b>return</b> <a class="local col2 ref" href="#162LRI" title='LRI' data-ref="162LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>;</td></tr>
<tr><th id="808">808</th><td>}</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast13reloadVirtRegERN4llvm12MachineInstrEjjj">/// Make sure VirtReg is available in a physreg and return it.</i></td></tr>
<tr><th id="811">811</th><td><a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast13reloadVirtRegERN4llvm12MachineInstrEjjj" title='(anonymous namespace)::RegAllocFast::reloadVirtReg' data-type='RegAllocFast::LiveReg &amp; (anonymous namespace)::RegAllocFast::reloadVirtReg(llvm::MachineInstr &amp; MI, unsigned int OpNum, unsigned int VirtReg, unsigned int Hint)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13reloadVirtRegERN4llvm12MachineInstrEjjj">reloadVirtReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="165MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="165MI">MI</dfn>,</td></tr>
<tr><th id="812">812</th><td>                                                   <em>unsigned</em> <dfn class="local col6 decl" id="166OpNum" title='OpNum' data-type='unsigned int' data-ref="166OpNum">OpNum</dfn>,</td></tr>
<tr><th id="813">813</th><td>                                                   <em>unsigned</em> <dfn class="local col7 decl" id="167VirtReg" title='VirtReg' data-type='unsigned int' data-ref="167VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="814">814</th><td>                                                   <em>unsigned</em> <dfn class="local col8 decl" id="168Hint" title='Hint' data-type='unsigned int' data-ref="168Hint">Hint</dfn>) {</td></tr>
<tr><th id="815">815</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(VirtReg) &amp;&amp; &quot;Not a virtual register&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(VirtReg) &amp;&amp; \&quot;Not a virtual register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 816, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#167VirtReg" title='VirtReg' data-ref="167VirtReg">VirtReg</a>) &amp;&amp;</td></tr>
<tr><th id="816">816</th><td>         <q>"Not a virtual register"</q>);</td></tr>
<tr><th id="817">817</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator">iterator</a> <dfn class="local col9 decl" id="169LRI" title='LRI' data-type='LiveRegMap::iterator' data-ref="169LRI">LRI</dfn>;</td></tr>
<tr><th id="818">818</th><td>  <em>bool</em> <dfn class="local col0 decl" id="170New" title='New' data-type='bool' data-ref="170New">New</dfn>;</td></tr>
<tr><th id="819">819</th><td>  <span class="namespace">std::</span><a class="tu ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-use='c' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col9 ref" href="#169LRI" title='LRI' data-ref="169LRI">LRI</a></span>, <span class='refarg'><a class="local col0 ref" href="#170New" title='New' data-ref="170New">New</a></span>) <a class="tu ref" href="../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-use='c' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet6insertERKT_" title='llvm::SparseSet::insert' data-use='c' data-ref="_ZN4llvm9SparseSet6insertERKT_">insert</a>(<a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a><a class="tu ref" href="#_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1Ej" title='(anonymous namespace)::RegAllocFast::LiveReg::LiveReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast7LiveRegC1Ej">(</a><a class="local col7 ref" href="#167VirtReg" title='VirtReg' data-ref="167VirtReg">VirtReg</a>));</td></tr>
<tr><th id="820">820</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="171MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="171MO">MO</dfn> = <a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#166OpNum" title='OpNum' data-ref="166OpNum">OpNum</a>);</td></tr>
<tr><th id="821">821</th><td>  <b>if</b> (!<a class="local col9 ref" href="#169LRI" title='LRI' data-ref="169LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>) {</td></tr>
<tr><th id="822">822</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegEj" title='(anonymous namespace)::RegAllocFast::allocVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast12allocVirtRegERN4llvm12MachineInstrERNS0_7LiveRegEj">allocVirtReg</a>(<span class='refarg'><a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a></span>, <span class='refarg'>*<a class="local col9 ref" href="#169LRI" title='LRI' data-ref="169LRI">LRI</a></span>, <a class="local col8 ref" href="#168Hint" title='Hint' data-ref="168Hint">Hint</a>);</td></tr>
<tr><th id="823">823</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjt" title='(anonymous namespace)::RegAllocFast::reload' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast6reloadEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjt">reload</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>, <a class="local col7 ref" href="#167VirtReg" title='VirtReg' data-ref="167VirtReg">VirtReg</a>, <a class="local col9 ref" href="#169LRI" title='LRI' data-ref="169LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>);</td></tr>
<tr><th id="824">824</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#169LRI" title='LRI' data-ref="169LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::Dirty" title='(anonymous namespace)::RegAllocFast::LiveReg::Dirty' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Dirty">Dirty</a>) {</td></tr>
<tr><th id="825">825</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_112RegAllocFast19isLastUseOfLocalRegERKN4llvm14MachineOperandE" title='(anonymous namespace)::RegAllocFast::isLastUseOfLocalReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_112RegAllocFast19isLastUseOfLocalRegERKN4llvm14MachineOperandE">isLastUseOfLocalReg</a>(<a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a>)) {</td></tr>
<tr><th id="826">826</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Killing last use: &quot; &lt;&lt; MO &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Killing last use: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="827">827</th><td>      <b>if</b> (<a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="828">828</th><td>        <a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>();</td></tr>
<tr><th id="829">829</th><td>      <b>else</b></td></tr>
<tr><th id="830">830</th><td>        <a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>();</td></tr>
<tr><th id="831">831</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="832">832</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Clearing dubious kill: &quot; &lt;&lt; MO &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Clearing dubious kill: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="833">833</th><td>      <a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="834">834</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="835">835</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Clearing dubious dead: &quot; &lt;&lt; MO &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Clearing dubious dead: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="836">836</th><td>      <a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>false</b>);</td></tr>
<tr><th id="837">837</th><td>    }</td></tr>
<tr><th id="838">838</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="839">839</th><td>    <i>// We must remove kill flags from uses of reloaded registers because the</i></td></tr>
<tr><th id="840">840</th><td><i>    // register would be killed immediately, and there might be a second use:</i></td></tr>
<tr><th id="841">841</th><td><i>    //   %foo = OR killed %x, %x</i></td></tr>
<tr><th id="842">842</th><td><i>    // This would cause a second reload of %x into a different register.</i></td></tr>
<tr><th id="843">843</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Clearing clean kill: &quot; &lt;&lt; MO &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Clearing clean kill: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="844">844</th><td>    <a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="845">845</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="846">846</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Clearing clean dead: &quot; &lt;&lt; MO &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Clearing clean dead: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="847">847</th><td>    <a class="local col1 ref" href="#171MO" title='MO' data-ref="171MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>false</b>);</td></tr>
<tr><th id="848">848</th><td>  }</td></tr>
<tr><th id="849">849</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LRI-&gt;PhysReg &amp;&amp; &quot;Register not assigned&quot;) ? void (0) : __assert_fail (&quot;LRI-&gt;PhysReg &amp;&amp; \&quot;Register not assigned\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 849, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#169LRI" title='LRI' data-ref="169LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a> &amp;&amp; <q>"Register not assigned"</q>);</td></tr>
<tr><th id="850">850</th><td>  <a class="local col9 ref" href="#169LRI" title='LRI' data-ref="169LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastUse" title='(anonymous namespace)::RegAllocFast::LiveReg::LastUse' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastUse">LastUse</a> = &amp;<a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>;</td></tr>
<tr><th id="851">851</th><td>  <a class="local col9 ref" href="#169LRI" title='LRI' data-ref="169LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::LastOpNum" title='(anonymous namespace)::RegAllocFast::LiveReg::LastOpNum' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::LastOpNum">LastOpNum</a> = <a class="local col6 ref" href="#166OpNum" title='OpNum' data-ref="166OpNum">OpNum</a>;</td></tr>
<tr><th id="852">852</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markRegUsedInInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">markRegUsedInInstr</a>(<a class="local col9 ref" href="#169LRI" title='LRI' data-ref="169LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>);</td></tr>
<tr><th id="853">853</th><td>  <b>return</b> *<a class="local col9 ref" href="#169LRI" title='LRI' data-ref="169LRI">LRI</a>;</td></tr>
<tr><th id="854">854</th><td>}</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">/// Changes operand OpNum in MI the refer the PhysReg, considering subregs. This</i></td></tr>
<tr><th id="857">857</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">/// may invalidate any operand pointers.  Return true if the operand kills its</i></td></tr>
<tr><th id="858">858</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">/// register.</i></td></tr>
<tr><th id="859">859</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" title='(anonymous namespace)::RegAllocFast::setPhysReg' data-type='bool (anonymous namespace)::RegAllocFast::setPhysReg(llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; MO, MCPhysReg PhysReg)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">setPhysReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="172MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="172MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="173MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="173MO">MO</dfn>,</td></tr>
<tr><th id="860">860</th><td>                              <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="174PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="174PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="861">861</th><td>  <em>bool</em> <dfn class="local col5 decl" id="175Dead" title='Dead' data-type='bool' data-ref="175Dead">Dead</dfn> = <a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="862">862</th><td>  <b>if</b> (!<a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="863">863</th><td>    <a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col4 ref" href="#174PhysReg" title='PhysReg' data-ref="174PhysReg">PhysReg</a>);</td></tr>
<tr><th id="864">864</th><td>    <a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setIsRenamableEb" title='llvm::MachineOperand::setIsRenamable' data-ref="_ZN4llvm14MachineOperand14setIsRenamableEb">setIsRenamable</a>(<b>true</b>);</td></tr>
<tr><th id="865">865</th><td>    <b>return</b> <a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() || <a class="local col5 ref" href="#175Dead" title='Dead' data-ref="175Dead">Dead</a>;</td></tr>
<tr><th id="866">866</th><td>  }</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <i>// Handle subregister index.</i></td></tr>
<tr><th id="869">869</th><td>  <a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col4 ref" href="#174PhysReg" title='PhysReg' data-ref="174PhysReg">PhysReg</a> ? <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col4 ref" href="#174PhysReg" title='PhysReg' data-ref="174PhysReg">PhysReg</a>, <a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) : <var>0</var>);</td></tr>
<tr><th id="870">870</th><td>  <a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setIsRenamableEb" title='llvm::MachineOperand::setIsRenamable' data-ref="_ZN4llvm14MachineOperand14setIsRenamableEb">setIsRenamable</a>(<b>true</b>);</td></tr>
<tr><th id="871">871</th><td>  <a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>  <i>// A kill flag implies killing the full register. Add corresponding super</i></td></tr>
<tr><th id="874">874</th><td><i>  // register kill.</i></td></tr>
<tr><th id="875">875</th><td>  <b>if</b> (<a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="876">876</th><td>    <a class="local col2 ref" href="#172MI" title='MI' data-ref="172MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="local col4 ref" href="#174PhysReg" title='PhysReg' data-ref="174PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="877">877</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="878">878</th><td>  }</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td>  <i>// A &lt;def,read-undef&gt; of a sub-register requires an implicit def of the full</i></td></tr>
<tr><th id="881">881</th><td><i>  // register.</i></td></tr>
<tr><th id="882">882</th><td>  <b>if</b> (<a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="883">883</th><td>    <a class="local col2 ref" href="#172MI" title='MI' data-ref="172MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18addRegisterDefinedEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::addRegisterDefined' data-ref="_ZN4llvm12MachineInstr18addRegisterDefinedEjPKNS_18TargetRegisterInfoE">addRegisterDefined</a>(<a class="local col4 ref" href="#174PhysReg" title='PhysReg' data-ref="174PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>);</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td>  <b>return</b> <a class="local col5 ref" href="#175Dead" title='Dead' data-ref="175Dead">Dead</a>;</td></tr>
<tr><th id="886">886</th><td>}</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td><i  data-doc="_ZN12_GLOBAL__N_112RegAllocFast21handleThroughOperandsERN4llvm12MachineInstrERNS1_15SmallVectorImplIjEE">// Handles special instruction operand like early clobbers and tied ops when</i></td></tr>
<tr><th id="889">889</th><td><i  data-doc="_ZN12_GLOBAL__N_112RegAllocFast21handleThroughOperandsERN4llvm12MachineInstrERNS1_15SmallVectorImplIjEE">// there are additional physreg defines.</i></td></tr>
<tr><th id="890">890</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast21handleThroughOperandsERN4llvm12MachineInstrERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RegAllocFast::handleThroughOperands' data-type='void (anonymous namespace)::RegAllocFast::handleThroughOperands(llvm::MachineInstr &amp; MI, SmallVectorImpl&lt;unsigned int&gt; &amp; VirtDead)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast21handleThroughOperandsERN4llvm12MachineInstrERNS1_15SmallVectorImplIjEE">handleThroughOperands</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="176MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="176MI">MI</dfn>,</td></tr>
<tr><th id="891">891</th><td>                                         <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="177VirtDead" title='VirtDead' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="177VirtDead">VirtDead</dfn>) {</td></tr>
<tr><th id="892">892</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Scanning for through registers:&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scanning for through registers:"</q>);</td></tr>
<tr><th id="893">893</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col8 decl" id="178ThroughRegs" title='ThroughRegs' data-type='SmallSet&lt;unsigned int, 8&gt;' data-ref="178ThroughRegs">ThroughRegs</dfn>;</td></tr>
<tr><th id="894">894</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="179MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="179MO">MO</dfn> : <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="895">895</th><td>    <b>if</b> (!<a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="896">896</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="180Reg" title='Reg' data-type='unsigned int' data-ref="180Reg">Reg</dfn> = <a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="897">897</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#180Reg" title='Reg' data-ref="180Reg">Reg</a>))</td></tr>
<tr><th id="898">898</th><td>      <b>continue</b>;</td></tr>
<tr><th id="899">899</th><td>    <b>if</b> (<a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>() || (<a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>()) ||</td></tr>
<tr><th id="900">900</th><td>        (<a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp; <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20readsVirtualRegisterEj" title='llvm::MachineInstr::readsVirtualRegister' data-ref="_ZNK4llvm12MachineInstr20readsVirtualRegisterEj">readsVirtualRegister</a>(<a class="local col0 ref" href="#180Reg" title='Reg' data-ref="180Reg">Reg</a>))) {</td></tr>
<tr><th id="901">901</th><td>      <b>if</b> (<a class="local col8 ref" href="#178ThroughRegs" title='ThroughRegs' data-ref="178ThroughRegs">ThroughRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col0 ref" href="#180Reg" title='Reg' data-ref="180Reg">Reg</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::NoneType, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="902">902</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &apos; &apos; &lt;&lt; printReg(Reg); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#180Reg" title='Reg' data-ref="180Reg">Reg</a>));</td></tr>
<tr><th id="903">903</th><td>    }</td></tr>
<tr><th id="904">904</th><td>  }</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td>  <i>// If any physreg defines collide with preallocated through registers,</i></td></tr>
<tr><th id="907">907</th><td><i>  // we must spill and reallocate.</i></td></tr>
<tr><th id="908">908</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\nChecking for physdef collisions.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nChecking for physdef collisions.\n"</q>);</td></tr>
<tr><th id="909">909</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="181MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="181MO">MO</dfn> : <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="910">910</th><td>    <b>if</b> (!<a class="local col1 ref" href="#181MO" title='MO' data-ref="181MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#181MO" title='MO' data-ref="181MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) <b>continue</b>;</td></tr>
<tr><th id="911">911</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="182Reg" title='Reg' data-type='unsigned int' data-ref="182Reg">Reg</dfn> = <a class="local col1 ref" href="#181MO" title='MO' data-ref="181MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="912">912</th><td>    <b>if</b> (!<a class="local col2 ref" href="#182Reg" title='Reg' data-ref="182Reg">Reg</a> || !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col2 ref" href="#182Reg" title='Reg' data-ref="182Reg">Reg</a>)) <b>continue</b>;</td></tr>
<tr><th id="913">913</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markRegUsedInInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">markRegUsedInInstr</a>(<a class="local col2 ref" href="#182Reg" title='Reg' data-ref="182Reg">Reg</a>);</td></tr>
<tr><th id="914">914</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col3 decl" id="183AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="183AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col2 ref" href="#182Reg" title='Reg' data-ref="182Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>, <b>true</b>); <a class="local col3 ref" href="#183AI" title='AI' data-ref="183AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col3 ref" href="#183AI" title='AI' data-ref="183AI">AI</a>) {</td></tr>
<tr><th id="915">915</th><td>      <b>if</b> (<a class="local col8 ref" href="#178ThroughRegs" title='ThroughRegs' data-ref="178ThroughRegs">ThroughRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col3 ref" href="#183AI" title='AI' data-ref="183AI">AI</a>]</a>))</td></tr>
<tr><th id="916">916</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE" title='(anonymous namespace)::RegAllocFast::definePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE">definePhysReg</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>, <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col3 ref" href="#183AI" title='AI' data-ref="183AI">AI</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>);</td></tr>
<tr><th id="917">917</th><td>    }</td></tr>
<tr><th id="918">918</th><td>  }</td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="184PartialDefs" title='PartialDefs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="184PartialDefs">PartialDefs</dfn>;</td></tr>
<tr><th id="921">921</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Allocating tied uses.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Allocating tied uses.\n"</q>);</td></tr>
<tr><th id="922">922</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="185I" title='I' data-type='unsigned int' data-ref="185I">I</dfn> = <var>0</var>, <dfn class="local col6 decl" id="186E" title='E' data-type='unsigned int' data-ref="186E">E</dfn> = <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#185I" title='I' data-ref="185I">I</a> != <a class="local col6 ref" href="#186E" title='E' data-ref="186E">E</a>; ++<a class="local col5 ref" href="#185I" title='I' data-ref="185I">I</a>) {</td></tr>
<tr><th id="923">923</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="187MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="187MO">MO</dfn> = <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#185I" title='I' data-ref="185I">I</a>);</td></tr>
<tr><th id="924">924</th><td>    <b>if</b> (!<a class="local col7 ref" href="#187MO" title='MO' data-ref="187MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="925">925</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="188Reg" title='Reg' data-type='unsigned int' data-ref="188Reg">Reg</dfn> = <a class="local col7 ref" href="#187MO" title='MO' data-ref="187MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="926">926</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#188Reg" title='Reg' data-ref="188Reg">Reg</a>)) <b>continue</b>;</td></tr>
<tr><th id="927">927</th><td>    <b>if</b> (<a class="local col7 ref" href="#187MO" title='MO' data-ref="187MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="928">928</th><td>      <b>if</b> (!<a class="local col7 ref" href="#187MO" title='MO' data-ref="187MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>()) <b>continue</b>;</td></tr>
<tr><th id="929">929</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Operand &quot; &lt;&lt; I &lt;&lt; &quot;(&quot; &lt;&lt; MO &lt;&lt; &quot;) is tied to operand &quot; &lt;&lt; MI.findTiedOperandIdx(I) &lt;&lt; &quot;.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Operand "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#185I" title='I' data-ref="185I">I</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"("</q> <a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col7 ref" href="#187MO" title='MO' data-ref="187MO">MO</a></td></tr>
<tr><th id="930">930</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") is tied to operand "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18findTiedOperandIdxEj" title='llvm::MachineInstr::findTiedOperandIdx' data-ref="_ZNK4llvm12MachineInstr18findTiedOperandIdxEj">findTiedOperandIdx</a>(<a class="local col5 ref" href="#185I" title='I' data-ref="185I">I</a>)</td></tr>
<tr><th id="931">931</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".\n"</q>);</td></tr>
<tr><th id="932">932</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<dfn class="local col9 decl" id="189LR" title='LR' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="189LR">LR</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast13reloadVirtRegERN4llvm12MachineInstrEjjj" title='(anonymous namespace)::RegAllocFast::reloadVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13reloadVirtRegERN4llvm12MachineInstrEjjj">reloadVirtReg</a>(<span class='refarg'><a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a></span>, <a class="local col5 ref" href="#185I" title='I' data-ref="185I">I</a>, <a class="local col8 ref" href="#188Reg" title='Reg' data-ref="188Reg">Reg</a>, <var>0</var>);</td></tr>
<tr><th id="933">933</th><td>      <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="190PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="190PhysReg">PhysReg</dfn> = <a class="local col9 ref" href="#189LR" title='LR' data-ref="189LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>;</td></tr>
<tr><th id="934">934</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" title='(anonymous namespace)::RegAllocFast::setPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">setPhysReg</a>(<span class='refarg'><a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#187MO" title='MO' data-ref="187MO">MO</a></span>, <a class="local col0 ref" href="#190PhysReg" title='PhysReg' data-ref="190PhysReg">PhysReg</a>);</td></tr>
<tr><th id="935">935</th><td>      <i>// Note: we don't update the def operand yet. That would cause the normal</i></td></tr>
<tr><th id="936">936</th><td><i>      // def-scan to attempt spilling.</i></td></tr>
<tr><th id="937">937</th><td>    } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#187MO" title='MO' data-ref="187MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp; <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20readsVirtualRegisterEj" title='llvm::MachineInstr::readsVirtualRegister' data-ref="_ZNK4llvm12MachineInstr20readsVirtualRegisterEj">readsVirtualRegister</a>(<a class="local col8 ref" href="#188Reg" title='Reg' data-ref="188Reg">Reg</a>)) {</td></tr>
<tr><th id="938">938</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Partial redefine: &quot; &lt;&lt; MO &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Partial redefine: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col7 ref" href="#187MO" title='MO' data-ref="187MO">MO</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="939">939</th><td>      <i>// Reload the register, but don't assign to the operand just yet.</i></td></tr>
<tr><th id="940">940</th><td><i>      // That would confuse the later phys-def processing pass.</i></td></tr>
<tr><th id="941">941</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<dfn class="local col1 decl" id="191LR" title='LR' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="191LR">LR</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast13reloadVirtRegERN4llvm12MachineInstrEjjj" title='(anonymous namespace)::RegAllocFast::reloadVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13reloadVirtRegERN4llvm12MachineInstrEjjj">reloadVirtReg</a>(<span class='refarg'><a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a></span>, <a class="local col5 ref" href="#185I" title='I' data-ref="185I">I</a>, <a class="local col8 ref" href="#188Reg" title='Reg' data-ref="188Reg">Reg</a>, <var>0</var>);</td></tr>
<tr><th id="942">942</th><td>      <a class="local col4 ref" href="#184PartialDefs" title='PartialDefs' data-ref="184PartialDefs">PartialDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#191LR" title='LR' data-ref="191LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>);</td></tr>
<tr><th id="943">943</th><td>    }</td></tr>
<tr><th id="944">944</th><td>  }</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Allocating early clobbers.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Allocating early clobbers.\n"</q>);</td></tr>
<tr><th id="947">947</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="192I" title='I' data-type='unsigned int' data-ref="192I">I</dfn> = <var>0</var>, <dfn class="local col3 decl" id="193E" title='E' data-type='unsigned int' data-ref="193E">E</dfn> = <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#192I" title='I' data-ref="192I">I</a> != <a class="local col3 ref" href="#193E" title='E' data-ref="193E">E</a>; ++<a class="local col2 ref" href="#192I" title='I' data-ref="192I">I</a>) {</td></tr>
<tr><th id="948">948</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="194MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="194MO">MO</dfn> = <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#192I" title='I' data-ref="192I">I</a>);</td></tr>
<tr><th id="949">949</th><td>    <b>if</b> (!<a class="local col4 ref" href="#194MO" title='MO' data-ref="194MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="950">950</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="195Reg" title='Reg' data-type='unsigned int' data-ref="195Reg">Reg</dfn> = <a class="local col4 ref" href="#194MO" title='MO' data-ref="194MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="951">951</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#195Reg" title='Reg' data-ref="195Reg">Reg</a>)) <b>continue</b>;</td></tr>
<tr><th id="952">952</th><td>    <b>if</b> (!<a class="local col4 ref" href="#194MO" title='MO' data-ref="194MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>())</td></tr>
<tr><th id="953">953</th><td>      <b>continue</b>;</td></tr>
<tr><th id="954">954</th><td>    <i>// Note: defineVirtReg may invalidate MO.</i></td></tr>
<tr><th id="955">955</th><td>    <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col6 decl" id="196PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="196PhysReg">PhysReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjjj" title='(anonymous namespace)::RegAllocFast::defineVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjjj">defineVirtReg</a>(<span class='refarg'><a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a></span>, <a class="local col2 ref" href="#192I" title='I' data-ref="192I">I</a>, <a class="local col5 ref" href="#195Reg" title='Reg' data-ref="195Reg">Reg</a>, <var>0</var>);</td></tr>
<tr><th id="956">956</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" title='(anonymous namespace)::RegAllocFast::setPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">setPhysReg</a>(<span class='refarg'><a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a></span>, <span class='refarg'><a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#192I" title='I' data-ref="192I">I</a>)</span>, <a class="local col6 ref" href="#196PhysReg" title='PhysReg' data-ref="196PhysReg">PhysReg</a>))</td></tr>
<tr><th id="957">957</th><td>      <a class="local col7 ref" href="#177VirtDead" title='VirtDead' data-ref="177VirtDead">VirtDead</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#195Reg" title='Reg' data-ref="195Reg">Reg</a>);</td></tr>
<tr><th id="958">958</th><td>  }</td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td>  <i>// Restore UsedInInstr to a state usable for allocating normal virtual uses.</i></td></tr>
<tr><th id="961">961</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr">UsedInInstr</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-ref="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="962">962</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="197MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="197MO">MO</dfn> : <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="963">963</th><td>    <b>if</b> (!<a class="local col7 ref" href="#197MO" title='MO' data-ref="197MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || (<a class="local col7 ref" href="#197MO" title='MO' data-ref="197MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col7 ref" href="#197MO" title='MO' data-ref="197MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>())) <b>continue</b>;</td></tr>
<tr><th id="964">964</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="198Reg" title='Reg' data-type='unsigned int' data-ref="198Reg">Reg</dfn> = <a class="local col7 ref" href="#197MO" title='MO' data-ref="197MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="965">965</th><td>    <b>if</b> (!<a class="local col8 ref" href="#198Reg" title='Reg' data-ref="198Reg">Reg</a> || !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#198Reg" title='Reg' data-ref="198Reg">Reg</a>)) <b>continue</b>;</td></tr>
<tr><th id="966">966</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\tSetting &quot; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot; as used in instr\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tSetting "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#198Reg" title='Reg' data-ref="198Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>)</td></tr>
<tr><th id="967">967</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" as used in instr\n"</q>);</td></tr>
<tr><th id="968">968</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markRegUsedInInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">markRegUsedInInstr</a>(<a class="local col8 ref" href="#198Reg" title='Reg' data-ref="198Reg">Reg</a>);</td></tr>
<tr><th id="969">969</th><td>  }</td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td>  <i>// Also mark PartialDefs as used to avoid reallocation.</i></td></tr>
<tr><th id="972">972</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="199PartialDef" title='PartialDef' data-type='unsigned int' data-ref="199PartialDef">PartialDef</dfn> : <a class="local col4 ref" href="#184PartialDefs" title='PartialDefs' data-ref="184PartialDefs">PartialDefs</a>)</td></tr>
<tr><th id="973">973</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markRegUsedInInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">markRegUsedInInstr</a>(<a class="local col9 ref" href="#199PartialDef" title='PartialDef' data-ref="199PartialDef">PartialDef</a>);</td></tr>
<tr><th id="974">974</th><td>}</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td><u>#<span data-ppcond="976">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="977">977</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast9dumpStateEv" title='(anonymous namespace)::RegAllocFast::dumpState' data-type='void (anonymous namespace)::RegAllocFast::dumpState()' data-ref="_ZN12_GLOBAL__N_112RegAllocFast9dumpStateEv">dumpState</dfn>() {</td></tr>
<tr><th id="978">978</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="200Reg" title='Reg' data-type='unsigned int' data-ref="200Reg">Reg</dfn> = <var>1</var>, <dfn class="local col1 decl" id="201E" title='E' data-type='unsigned int' data-ref="201E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); <a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a> != <a class="local col1 ref" href="#201E" title='E' data-ref="201E">E</a>; ++<a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a>) {</td></tr>
<tr><th id="979">979</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a>]</a> == <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regDisabled" title='(anonymous namespace)::RegAllocFast::RegState::regDisabled' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regDisabled">regDisabled</a>) <b>continue</b>;</td></tr>
<tr><th id="980">980</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>);</td></tr>
<tr><th id="981">981</th><td>    <b>switch</b>(<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a>]</a>) {</td></tr>
<tr><th id="982">982</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a>:</td></tr>
<tr><th id="983">983</th><td>      <b>break</b>;</td></tr>
<tr><th id="984">984</th><td>    <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regReserved" title='(anonymous namespace)::RegAllocFast::RegState::regReserved' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regReserved">regReserved</a>:</td></tr>
<tr><th id="985">985</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*"</q>;</td></tr>
<tr><th id="986">986</th><td>      <b>break</b>;</td></tr>
<tr><th id="987">987</th><td>    <b>default</b>: {</td></tr>
<tr><th id="988">988</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'='</kbd> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a>]</a>);</td></tr>
<tr><th id="989">989</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator">iterator</a> <dfn class="local col2 decl" id="202LRI" title='LRI' data-type='LiveRegMap::iterator' data-ref="202LRI">LRI</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj">findLiveVirtReg</a>(<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a>]</a>);</td></tr>
<tr><th id="990">990</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LRI != LiveVirtRegs.end() &amp;&amp; LRI-&gt;PhysReg &amp;&amp; &quot;Missing VirtReg entry&quot;) ? void (0) : __assert_fail (&quot;LRI != LiveVirtRegs.end() &amp;&amp; LRI-&gt;PhysReg &amp;&amp; \&quot;Missing VirtReg entry\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 991, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#202LRI" title='LRI' data-ref="202LRI">LRI</a> != <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-use='c' data-ref="_ZN4llvm9SparseSet3endEv">end</a>() &amp;&amp; <a class="local col2 ref" href="#202LRI" title='LRI' data-ref="202LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a> &amp;&amp;</td></tr>
<tr><th id="991">991</th><td>             <q>"Missing VirtReg entry"</q>);</td></tr>
<tr><th id="992">992</th><td>      <b>if</b> (<a class="local col2 ref" href="#202LRI" title='LRI' data-ref="202LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::Dirty" title='(anonymous namespace)::RegAllocFast::LiveReg::Dirty' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::Dirty">Dirty</a>)</td></tr>
<tr><th id="993">993</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*"</q>;</td></tr>
<tr><th id="994">994</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LRI-&gt;PhysReg == Reg &amp;&amp; &quot;Bad inverse map&quot;) ? void (0) : __assert_fail (&quot;LRI-&gt;PhysReg == Reg &amp;&amp; \&quot;Bad inverse map\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 994, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#202LRI" title='LRI' data-ref="202LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a> == <a class="local col0 ref" href="#200Reg" title='Reg' data-ref="200Reg">Reg</a> &amp;&amp; <q>"Bad inverse map"</q>);</td></tr>
<tr><th id="995">995</th><td>      <b>break</b>;</td></tr>
<tr><th id="996">996</th><td>    }</td></tr>
<tr><th id="997">997</th><td>    }</td></tr>
<tr><th id="998">998</th><td>  }</td></tr>
<tr><th id="999">999</th><td>  <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1000">1000</th><td>  <i>// Check that LiveVirtRegs is the inverse.</i></td></tr>
<tr><th id="1001">1001</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator">iterator</a> <dfn class="local col3 decl" id="203i" title='i' data-type='LiveRegMap::iterator' data-ref="203i">i</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5beginEv" title='llvm::SparseSet::begin' data-use='c' data-ref="_ZN4llvm9SparseSet5beginEv">begin</a>(),</td></tr>
<tr><th id="1002">1002</th><td>       <dfn class="local col4 decl" id="204e" title='e' data-type='LiveRegMap::iterator' data-ref="204e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-use='c' data-ref="_ZN4llvm9SparseSet3endEv">end</a>(); <a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a> != <a class="local col4 ref" href="#204e" title='e' data-ref="204e">e</a>; ++<a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>) {</td></tr>
<tr><th id="1003">1003</th><td>    <b>if</b> (!<a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>)</td></tr>
<tr><th id="1004">1004</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1005">1005</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(i-&gt;VirtReg) &amp;&amp; &quot;Bad map key&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(i-&gt;VirtReg) &amp;&amp; \&quot;Bad map key\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 1006, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg">VirtReg</a>) &amp;&amp;</td></tr>
<tr><th id="1006">1006</th><td>           <q>"Bad map key"</q>);</td></tr>
<tr><th id="1007">1007</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(i-&gt;PhysReg) &amp;&amp; &quot;Bad map value&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(i-&gt;PhysReg) &amp;&amp; \&quot;Bad map value\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 1008, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>) &amp;&amp;</td></tr>
<tr><th id="1008">1008</th><td>           <q>"Bad map value"</q>);</td></tr>
<tr><th id="1009">1009</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PhysRegState[i-&gt;PhysReg] == i-&gt;VirtReg &amp;&amp; &quot;Bad inverse map&quot;) ? void (0) : __assert_fail (&quot;PhysRegState[i-&gt;PhysReg] == i-&gt;VirtReg &amp;&amp; \&quot;Bad inverse map\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 1009, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a>[<a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>] == <a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg" title='(anonymous namespace)::RegAllocFast::LiveReg::VirtReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::VirtReg">VirtReg</a> &amp;&amp; <q>"Bad inverse map"</q>);</td></tr>
<tr><th id="1010">1010</th><td>  }</td></tr>
<tr><th id="1011">1011</th><td>}</td></tr>
<tr><th id="1012">1012</th><td><u>#<span data-ppcond="976">endif</span></u></td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::allocateInstruction' data-type='void (anonymous namespace)::RegAllocFast::allocateInstruction(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE">allocateInstruction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="205MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="205MI">MI</dfn>) {</td></tr>
<tr><th id="1015">1015</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="206MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="206MCID">MCID</dfn> = <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>  <i>// If this is a copy, we may be able to coalesce.</i></td></tr>
<tr><th id="1018">1018</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="207CopySrcReg" title='CopySrcReg' data-type='unsigned int' data-ref="207CopySrcReg">CopySrcReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1019">1019</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="208CopyDstReg" title='CopyDstReg' data-type='unsigned int' data-ref="208CopyDstReg">CopyDstReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1020">1020</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="209CopySrcSub" title='CopySrcSub' data-type='unsigned int' data-ref="209CopySrcSub">CopySrcSub</dfn> = <var>0</var>;</td></tr>
<tr><th id="1021">1021</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="210CopyDstSub" title='CopyDstSub' data-type='unsigned int' data-ref="210CopyDstSub">CopyDstSub</dfn> = <var>0</var>;</td></tr>
<tr><th id="1022">1022</th><td>  <b>if</b> (<a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="1023">1023</th><td>    <a class="local col8 ref" href="#208CopyDstReg" title='CopyDstReg' data-ref="208CopyDstReg">CopyDstReg</a> = <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1024">1024</th><td>    <a class="local col7 ref" href="#207CopySrcReg" title='CopySrcReg' data-ref="207CopySrcReg">CopySrcReg</a> = <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1025">1025</th><td>    <a class="local col0 ref" href="#210CopyDstSub" title='CopyDstSub' data-ref="210CopyDstSub">CopyDstSub</a> = <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1026">1026</th><td>    <a class="local col9 ref" href="#209CopySrcSub" title='CopySrcSub' data-ref="209CopySrcSub">CopySrcSub</a> = <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1027">1027</th><td>  }</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td>  <i>// Track registers used by instruction.</i></td></tr>
<tr><th id="1030">1030</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr">UsedInInstr</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-ref="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>  <i>// First scan.</i></td></tr>
<tr><th id="1033">1033</th><td><i>  // Mark physreg uses and early clobbers as used.</i></td></tr>
<tr><th id="1034">1034</th><td><i>  // Find the end of the virtreg operands</i></td></tr>
<tr><th id="1035">1035</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="211VirtOpEnd" title='VirtOpEnd' data-type='unsigned int' data-ref="211VirtOpEnd">VirtOpEnd</dfn> = <var>0</var>;</td></tr>
<tr><th id="1036">1036</th><td>  <em>bool</em> <dfn class="local col2 decl" id="212hasTiedOps" title='hasTiedOps' data-type='bool' data-ref="212hasTiedOps">hasTiedOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="1037">1037</th><td>  <em>bool</em> <dfn class="local col3 decl" id="213hasEarlyClobbers" title='hasEarlyClobbers' data-type='bool' data-ref="213hasEarlyClobbers">hasEarlyClobbers</dfn> = <b>false</b>;</td></tr>
<tr><th id="1038">1038</th><td>  <em>bool</em> <dfn class="local col4 decl" id="214hasPartialRedefs" title='hasPartialRedefs' data-type='bool' data-ref="214hasPartialRedefs">hasPartialRedefs</dfn> = <b>false</b>;</td></tr>
<tr><th id="1039">1039</th><td>  <em>bool</em> <dfn class="local col5 decl" id="215hasPhysDefs" title='hasPhysDefs' data-type='bool' data-ref="215hasPhysDefs">hasPhysDefs</dfn> = <b>false</b>;</td></tr>
<tr><th id="1040">1040</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="216i" title='i' data-type='unsigned int' data-ref="216i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="217e" title='e' data-type='unsigned int' data-ref="217e">e</dfn> = <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a> != <a class="local col7 ref" href="#217e" title='e' data-ref="217e">e</a>; ++<a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a>) {</td></tr>
<tr><th id="1041">1041</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="218MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="218MO">MO</dfn> = <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a>);</td></tr>
<tr><th id="1042">1042</th><td>    <i>// Make sure MRI knows about registers clobbered by regmasks.</i></td></tr>
<tr><th id="1043">1043</th><td>    <b>if</b> (<a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="1044">1044</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26addPhysRegsUsedFromRegMaskEPKj" title='llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask' data-ref="_ZN4llvm19MachineRegisterInfo26addPhysRegsUsedFromRegMaskEPKj">addPhysRegsUsedFromRegMask</a>(<a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>());</td></tr>
<tr><th id="1045">1045</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1046">1046</th><td>    }</td></tr>
<tr><th id="1047">1047</th><td>    <b>if</b> (!<a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="1048">1048</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="219Reg" title='Reg' data-type='unsigned int' data-ref="219Reg">Reg</dfn> = <a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1049">1049</th><td>    <b>if</b> (!<a class="local col9 ref" href="#219Reg" title='Reg' data-ref="219Reg">Reg</a>) <b>continue</b>;</td></tr>
<tr><th id="1050">1050</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#219Reg" title='Reg' data-ref="219Reg">Reg</a>)) {</td></tr>
<tr><th id="1051">1051</th><td>      <a class="local col1 ref" href="#211VirtOpEnd" title='VirtOpEnd' data-ref="211VirtOpEnd">VirtOpEnd</a> = <a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a>+<var>1</var>;</td></tr>
<tr><th id="1052">1052</th><td>      <b>if</b> (<a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1053">1053</th><td>        <a class="local col2 ref" href="#212hasTiedOps" title='hasTiedOps' data-ref="212hasTiedOps">hasTiedOps</a> = <a class="local col2 ref" href="#212hasTiedOps" title='hasTiedOps' data-ref="212hasTiedOps">hasTiedOps</a> ||</td></tr>
<tr><th id="1054">1054</th><td>                            <a class="local col6 ref" href="#206MCID" title='MCID' data-ref="206MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>) != -<var>1</var>;</td></tr>
<tr><th id="1055">1055</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1056">1056</th><td>        <b>if</b> (<a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>())</td></tr>
<tr><th id="1057">1057</th><td>          <a class="local col3 ref" href="#213hasEarlyClobbers" title='hasEarlyClobbers' data-ref="213hasEarlyClobbers">hasEarlyClobbers</a> = <b>true</b>;</td></tr>
<tr><th id="1058">1058</th><td>        <b>if</b> (<a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp; <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20readsVirtualRegisterEj" title='llvm::MachineInstr::readsVirtualRegister' data-ref="_ZNK4llvm12MachineInstr20readsVirtualRegisterEj">readsVirtualRegister</a>(<a class="local col9 ref" href="#219Reg" title='Reg' data-ref="219Reg">Reg</a>))</td></tr>
<tr><th id="1059">1059</th><td>          <a class="local col4 ref" href="#214hasPartialRedefs" title='hasPartialRedefs' data-ref="214hasPartialRedefs">hasPartialRedefs</a> = <b>true</b>;</td></tr>
<tr><th id="1060">1060</th><td>      }</td></tr>
<tr><th id="1061">1061</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1062">1062</th><td>    }</td></tr>
<tr><th id="1063">1063</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col9 ref" href="#219Reg" title='Reg' data-ref="219Reg">Reg</a>)) <b>continue</b>;</td></tr>
<tr><th id="1064">1064</th><td>    <b>if</b> (<a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1065">1065</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm14MachineOperandE" title='(anonymous namespace)::RegAllocFast::usePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10usePhysRegERN4llvm14MachineOperandE">usePhysReg</a>(<span class='refarg'><a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a></span>);</td></tr>
<tr><th id="1066">1066</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>()) {</td></tr>
<tr><th id="1067">1067</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE" title='(anonymous namespace)::RegAllocFast::definePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE">definePhysReg</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>, <a class="local col9 ref" href="#219Reg" title='Reg' data-ref="219Reg">Reg</a>,</td></tr>
<tr><th id="1068">1068</th><td>                    (<a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() || <a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) ? <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a> : <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regReserved" title='(anonymous namespace)::RegAllocFast::RegState::regReserved' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regReserved">regReserved</a>);</td></tr>
<tr><th id="1069">1069</th><td>      <a class="local col3 ref" href="#213hasEarlyClobbers" title='hasEarlyClobbers' data-ref="213hasEarlyClobbers">hasEarlyClobbers</a> = <b>true</b>;</td></tr>
<tr><th id="1070">1070</th><td>    } <b>else</b></td></tr>
<tr><th id="1071">1071</th><td>      <a class="local col5 ref" href="#215hasPhysDefs" title='hasPhysDefs' data-ref="215hasPhysDefs">hasPhysDefs</a> = <b>true</b>;</td></tr>
<tr><th id="1072">1072</th><td>  }</td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td>  <i>// The instruction may have virtual register operands that must be allocated</i></td></tr>
<tr><th id="1075">1075</th><td><i>  // the same register at use-time and def-time: early clobbers and tied</i></td></tr>
<tr><th id="1076">1076</th><td><i>  // operands. If there are also physical defs, these registers must avoid</i></td></tr>
<tr><th id="1077">1077</th><td><i>  // both physical defs and uses, making them more constrained than normal</i></td></tr>
<tr><th id="1078">1078</th><td><i>  // operands.</i></td></tr>
<tr><th id="1079">1079</th><td><i>  // Similarly, if there are multiple defs and tied operands, we must make</i></td></tr>
<tr><th id="1080">1080</th><td><i>  // sure the same register is allocated to uses and defs.</i></td></tr>
<tr><th id="1081">1081</th><td><i>  // We didn't detect inline asm tied operands above, so just make this extra</i></td></tr>
<tr><th id="1082">1082</th><td><i>  // pass for all inline asm.</i></td></tr>
<tr><th id="1083">1083</th><td>  <b>if</b> (<a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>() || <a class="local col3 ref" href="#213hasEarlyClobbers" title='hasEarlyClobbers' data-ref="213hasEarlyClobbers">hasEarlyClobbers</a> || <a class="local col4 ref" href="#214hasPartialRedefs" title='hasPartialRedefs' data-ref="214hasPartialRedefs">hasPartialRedefs</a> ||</td></tr>
<tr><th id="1084">1084</th><td>      (<a class="local col2 ref" href="#212hasTiedOps" title='hasTiedOps' data-ref="212hasTiedOps">hasTiedOps</a> &amp;&amp; (<a class="local col5 ref" href="#215hasPhysDefs" title='hasPhysDefs' data-ref="215hasPhysDefs">hasPhysDefs</a> || <a class="local col6 ref" href="#206MCID" title='MCID' data-ref="206MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() &gt; <var>1</var>))) {</td></tr>
<tr><th id="1085">1085</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast21handleThroughOperandsERN4llvm12MachineInstrERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RegAllocFast::handleThroughOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast21handleThroughOperandsERN4llvm12MachineInstrERNS1_15SmallVectorImplIjEE">handleThroughOperands</a>(<span class='refarg'><a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegAllocFast::VirtDead" title='(anonymous namespace)::RegAllocFast::VirtDead' data-use='a' data-ref="(anonymousnamespace)::RegAllocFast::VirtDead">VirtDead</a></span>);</td></tr>
<tr><th id="1086">1086</th><td>    <i>// Don't attempt coalescing when we have funny stuff going on.</i></td></tr>
<tr><th id="1087">1087</th><td>    <a class="local col8 ref" href="#208CopyDstReg" title='CopyDstReg' data-ref="208CopyDstReg">CopyDstReg</a> = <var>0</var>;</td></tr>
<tr><th id="1088">1088</th><td>    <i>// Pretend we have early clobbers so the use operands get marked below.</i></td></tr>
<tr><th id="1089">1089</th><td><i>    // This is not necessary for the common case of a single tied use.</i></td></tr>
<tr><th id="1090">1090</th><td>    <a class="local col3 ref" href="#213hasEarlyClobbers" title='hasEarlyClobbers' data-ref="213hasEarlyClobbers">hasEarlyClobbers</a> = <b>true</b>;</td></tr>
<tr><th id="1091">1091</th><td>  }</td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td>  <i>// Second scan.</i></td></tr>
<tr><th id="1094">1094</th><td><i>  // Allocate virtreg uses.</i></td></tr>
<tr><th id="1095">1095</th><td>  <em>bool</em> <dfn class="local col0 decl" id="220HasUndefUse" title='HasUndefUse' data-type='bool' data-ref="220HasUndefUse">HasUndefUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="1096">1096</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="221I" title='I' data-type='unsigned int' data-ref="221I">I</dfn> = <var>0</var>; <a class="local col1 ref" href="#221I" title='I' data-ref="221I">I</a> != <a class="local col1 ref" href="#211VirtOpEnd" title='VirtOpEnd' data-ref="211VirtOpEnd">VirtOpEnd</a>; ++<a class="local col1 ref" href="#221I" title='I' data-ref="221I">I</a>) {</td></tr>
<tr><th id="1097">1097</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="222MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="222MO">MO</dfn> = <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#221I" title='I' data-ref="221I">I</a>);</td></tr>
<tr><th id="1098">1098</th><td>    <b>if</b> (!<a class="local col2 ref" href="#222MO" title='MO' data-ref="222MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="1099">1099</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="223Reg" title='Reg' data-type='unsigned int' data-ref="223Reg">Reg</dfn> = <a class="local col2 ref" href="#222MO" title='MO' data-ref="222MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1100">1100</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#223Reg" title='Reg' data-ref="223Reg">Reg</a>)) <b>continue</b>;</td></tr>
<tr><th id="1101">1101</th><td>    <b>if</b> (<a class="local col2 ref" href="#222MO" title='MO' data-ref="222MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1102">1102</th><td>      <b>if</b> (<a class="local col2 ref" href="#222MO" title='MO' data-ref="222MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="1103">1103</th><td>        <a class="local col0 ref" href="#220HasUndefUse" title='HasUndefUse' data-ref="220HasUndefUse">HasUndefUse</a> = <b>true</b>;</td></tr>
<tr><th id="1104">1104</th><td>        <i>// There is no need to allocate a register for an undef use.</i></td></tr>
<tr><th id="1105">1105</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1106">1106</th><td>      }</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td>      <i>// Populate MayLiveAcrossBlocks in case the use block is allocated before</i></td></tr>
<tr><th id="1109">1109</th><td><i>      // the def block (removing the vreg uses).</i></td></tr>
<tr><th id="1110">1110</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEj" title='(anonymous namespace)::RegAllocFast::mayLiveIn' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast9mayLiveInEj">mayLiveIn</a>(<a class="local col3 ref" href="#223Reg" title='Reg' data-ref="223Reg">Reg</a>);</td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegAllocFast::LiveReg" title='(anonymous namespace)::RegAllocFast::LiveReg' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg">LiveReg</a> &amp;<dfn class="local col4 decl" id="224LR" title='LR' data-type='(anonymous namespace)::RegAllocFast::LiveReg &amp;' data-ref="224LR">LR</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast13reloadVirtRegERN4llvm12MachineInstrEjjj" title='(anonymous namespace)::RegAllocFast::reloadVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13reloadVirtRegERN4llvm12MachineInstrEjjj">reloadVirtReg</a>(<span class='refarg'><a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a></span>, <a class="local col1 ref" href="#221I" title='I' data-ref="221I">I</a>, <a class="local col3 ref" href="#223Reg" title='Reg' data-ref="223Reg">Reg</a>, <a class="local col8 ref" href="#208CopyDstReg" title='CopyDstReg' data-ref="208CopyDstReg">CopyDstReg</a>);</td></tr>
<tr><th id="1113">1113</th><td>      <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="225PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="225PhysReg">PhysReg</dfn> = <a class="local col4 ref" href="#224LR" title='LR' data-ref="224LR">LR</a>.<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>;</td></tr>
<tr><th id="1114">1114</th><td>      <a class="local col7 ref" href="#207CopySrcReg" title='CopySrcReg' data-ref="207CopySrcReg">CopySrcReg</a> = (<a class="local col7 ref" href="#207CopySrcReg" title='CopySrcReg' data-ref="207CopySrcReg">CopySrcReg</a> == <a class="local col3 ref" href="#223Reg" title='Reg' data-ref="223Reg">Reg</a> || <a class="local col7 ref" href="#207CopySrcReg" title='CopySrcReg' data-ref="207CopySrcReg">CopySrcReg</a> == <a class="local col5 ref" href="#225PhysReg" title='PhysReg' data-ref="225PhysReg">PhysReg</a>) ? <a class="local col5 ref" href="#225PhysReg" title='PhysReg' data-ref="225PhysReg">PhysReg</a> : <var>0</var>;</td></tr>
<tr><th id="1115">1115</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" title='(anonymous namespace)::RegAllocFast::setPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">setPhysReg</a>(<span class='refarg'><a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#222MO" title='MO' data-ref="222MO">MO</a></span>, <a class="local col5 ref" href="#225PhysReg" title='PhysReg' data-ref="225PhysReg">PhysReg</a>))</td></tr>
<tr><th id="1116">1116</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegERNS0_7LiveRegE" title='(anonymous namespace)::RegAllocFast::killVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegERNS0_7LiveRegE">killVirtReg</a>(<span class='refarg'><a class="local col4 ref" href="#224LR" title='LR' data-ref="224LR">LR</a></span>);</td></tr>
<tr><th id="1117">1117</th><td>    }</td></tr>
<tr><th id="1118">1118</th><td>  }</td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td>  <i>// Allocate undef operands. This is a separate step because in a situation</i></td></tr>
<tr><th id="1121">1121</th><td><i>  // like  ` = OP undef %X, %X`    both operands need the same register assign</i></td></tr>
<tr><th id="1122">1122</th><td><i>  // so we should perform the normal assignment first.</i></td></tr>
<tr><th id="1123">1123</th><td>  <b>if</b> (<a class="local col0 ref" href="#220HasUndefUse" title='HasUndefUse' data-ref="220HasUndefUse">HasUndefUse</a>) {</td></tr>
<tr><th id="1124">1124</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="226MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="226MO">MO</dfn> : <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="1125">1125</th><td>      <b>if</b> (!<a class="local col6 ref" href="#226MO" title='MO' data-ref="226MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#226MO" title='MO' data-ref="226MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="1126">1126</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1127">1127</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="227Reg" title='Reg' data-type='unsigned int' data-ref="227Reg">Reg</dfn> = <a class="local col6 ref" href="#226MO" title='MO' data-ref="226MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1128">1128</th><td>      <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#227Reg" title='Reg' data-ref="227Reg">Reg</a>))</td></tr>
<tr><th id="1129">1129</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isUndef() &amp;&amp; &quot;Should only have undef virtreg uses left&quot;) ? void (0) : __assert_fail (&quot;MO.isUndef() &amp;&amp; \&quot;Should only have undef virtreg uses left\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 1131, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#226MO" title='MO' data-ref="226MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; <q>"Should only have undef virtreg uses left"</q>);</td></tr>
<tr><th id="1132">1132</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE" title='(anonymous namespace)::RegAllocFast::allocVirtRegUndef' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast17allocVirtRegUndefERN4llvm14MachineOperandE">allocVirtRegUndef</a>(<span class='refarg'><a class="local col6 ref" href="#226MO" title='MO' data-ref="226MO">MO</a></span>);</td></tr>
<tr><th id="1133">1133</th><td>    }</td></tr>
<tr><th id="1134">1134</th><td>  }</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>  <i>// Track registers defined by instruction - early clobbers and tied uses at</i></td></tr>
<tr><th id="1137">1137</th><td><i>  // this point.</i></td></tr>
<tr><th id="1138">1138</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr">UsedInInstr</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-ref="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="1139">1139</th><td>  <b>if</b> (<a class="local col3 ref" href="#213hasEarlyClobbers" title='hasEarlyClobbers' data-ref="213hasEarlyClobbers">hasEarlyClobbers</a>) {</td></tr>
<tr><th id="1140">1140</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="228MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="228MO">MO</dfn> : <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1141">1141</th><td>      <b>if</b> (!<a class="local col8 ref" href="#228MO" title='MO' data-ref="228MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="1142">1142</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="229Reg" title='Reg' data-type='unsigned int' data-ref="229Reg">Reg</dfn> = <a class="local col8 ref" href="#228MO" title='MO' data-ref="228MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1143">1143</th><td>      <b>if</b> (!<a class="local col9 ref" href="#229Reg" title='Reg' data-ref="229Reg">Reg</a> || !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#229Reg" title='Reg' data-ref="229Reg">Reg</a>)) <b>continue</b>;</td></tr>
<tr><th id="1144">1144</th><td>      <i>// Look for physreg defs and tied uses.</i></td></tr>
<tr><th id="1145">1145</th><td>      <b>if</b> (!<a class="local col8 ref" href="#228MO" title='MO' data-ref="228MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col8 ref" href="#228MO" title='MO' data-ref="228MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>()) <b>continue</b>;</td></tr>
<tr><th id="1146">1146</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt" title='(anonymous namespace)::RegAllocFast::markRegUsedInInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt">markRegUsedInInstr</a>(<a class="local col9 ref" href="#229Reg" title='Reg' data-ref="229Reg">Reg</a>);</td></tr>
<tr><th id="1147">1147</th><td>    }</td></tr>
<tr><th id="1148">1148</th><td>  }</td></tr>
<tr><th id="1149">1149</th><td></td></tr>
<tr><th id="1150">1150</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="230DefOpEnd" title='DefOpEnd' data-type='unsigned int' data-ref="230DefOpEnd">DefOpEnd</dfn> = <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1151">1151</th><td>  <b>if</b> (<a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="1152">1152</th><td>    <i>// Spill all virtregs before a call. This serves one purpose: If an</i></td></tr>
<tr><th id="1153">1153</th><td><i>    // exception is thrown, the landing pad is going to expect to find</i></td></tr>
<tr><th id="1154">1154</th><td><i>    // registers in their spill slots.</i></td></tr>
<tr><th id="1155">1155</th><td><i>    // Note: although this is appealing to just consider all definitions</i></td></tr>
<tr><th id="1156">1156</th><td><i>    // as call-clobbered, this is not correct because some of those</i></td></tr>
<tr><th id="1157">1157</th><td><i>    // definitions may be used later on and we do not want to reuse</i></td></tr>
<tr><th id="1158">1158</th><td><i>    // those for virtual registers in between.</i></td></tr>
<tr><th id="1159">1159</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;  Spilling remaining registers before call.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Spilling remaining registers before call.\n"</q>);</td></tr>
<tr><th id="1160">1160</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast8spillAllEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb" title='(anonymous namespace)::RegAllocFast::spillAll' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast8spillAllEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">spillAll</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>, <i>/*OnlyLiveOut*/</i> <b>false</b>);</td></tr>
<tr><th id="1161">1161</th><td>  }</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>  <i>// Third scan.</i></td></tr>
<tr><th id="1164">1164</th><td><i>  // Mark all physreg defs as used before allocating virtreg defs.</i></td></tr>
<tr><th id="1165">1165</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="231I" title='I' data-type='unsigned int' data-ref="231I">I</dfn> = <var>0</var>; <a class="local col1 ref" href="#231I" title='I' data-ref="231I">I</a> != <a class="local col0 ref" href="#230DefOpEnd" title='DefOpEnd' data-ref="230DefOpEnd">DefOpEnd</a>; ++<a class="local col1 ref" href="#231I" title='I' data-ref="231I">I</a>) {</td></tr>
<tr><th id="1166">1166</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="232MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="232MO">MO</dfn> = <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#231I" title='I' data-ref="231I">I</a>);</td></tr>
<tr><th id="1167">1167</th><td>    <b>if</b> (!<a class="local col2 ref" href="#232MO" title='MO' data-ref="232MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#232MO" title='MO' data-ref="232MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="local col2 ref" href="#232MO" title='MO' data-ref="232MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() || <a class="local col2 ref" href="#232MO" title='MO' data-ref="232MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>())</td></tr>
<tr><th id="1168">1168</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1169">1169</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="233Reg" title='Reg' data-type='unsigned int' data-ref="233Reg">Reg</dfn> = <a class="local col2 ref" href="#232MO" title='MO' data-ref="232MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td>    <b>if</b> (!<a class="local col3 ref" href="#233Reg" title='Reg' data-ref="233Reg">Reg</a> || !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#233Reg" title='Reg' data-ref="233Reg">Reg</a>) ||</td></tr>
<tr><th id="1172">1172</th><td>        !<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col3 ref" href="#233Reg" title='Reg' data-ref="233Reg">Reg</a>))</td></tr>
<tr><th id="1173">1173</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1174">1174</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE" title='(anonymous namespace)::RegAllocFast::definePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE">definePhysReg</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>, <a class="local col3 ref" href="#233Reg" title='Reg' data-ref="233Reg">Reg</a>, <a class="local col2 ref" href="#232MO" title='MO' data-ref="232MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() ? <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regFree" title='(anonymous namespace)::RegAllocFast::RegState::regFree' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regFree">regFree</a> : <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regReserved" title='(anonymous namespace)::RegAllocFast::RegState::regReserved' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regReserved">regReserved</a>);</td></tr>
<tr><th id="1175">1175</th><td>  }</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td>  <i>// Fourth scan.</i></td></tr>
<tr><th id="1178">1178</th><td><i>  // Allocate defs and collect dead defs.</i></td></tr>
<tr><th id="1179">1179</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="234I" title='I' data-type='unsigned int' data-ref="234I">I</dfn> = <var>0</var>; <a class="local col4 ref" href="#234I" title='I' data-ref="234I">I</a> != <a class="local col0 ref" href="#230DefOpEnd" title='DefOpEnd' data-ref="230DefOpEnd">DefOpEnd</a>; ++<a class="local col4 ref" href="#234I" title='I' data-ref="234I">I</a>) {</td></tr>
<tr><th id="1180">1180</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="235MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="235MO">MO</dfn> = <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#234I" title='I' data-ref="234I">I</a>);</td></tr>
<tr><th id="1181">1181</th><td>    <b>if</b> (!<a class="local col5 ref" href="#235MO" title='MO' data-ref="235MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#235MO" title='MO' data-ref="235MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="local col5 ref" href="#235MO" title='MO' data-ref="235MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() || <a class="local col5 ref" href="#235MO" title='MO' data-ref="235MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>())</td></tr>
<tr><th id="1182">1182</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1183">1183</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="236Reg" title='Reg' data-type='unsigned int' data-ref="236Reg">Reg</dfn> = <a class="local col5 ref" href="#235MO" title='MO' data-ref="235MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td>    <i>// We have already dealt with phys regs in the previous scan.</i></td></tr>
<tr><th id="1186">1186</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#236Reg" title='Reg' data-ref="236Reg">Reg</a>))</td></tr>
<tr><th id="1187">1187</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1188">1188</th><td>    <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="237PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="237PhysReg">PhysReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjjj" title='(anonymous namespace)::RegAllocFast::defineVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjjj">defineVirtReg</a>(<span class='refarg'><a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a></span>, <a class="local col4 ref" href="#234I" title='I' data-ref="234I">I</a>, <a class="local col6 ref" href="#236Reg" title='Reg' data-ref="236Reg">Reg</a>, <a class="local col7 ref" href="#207CopySrcReg" title='CopySrcReg' data-ref="207CopySrcReg">CopySrcReg</a>);</td></tr>
<tr><th id="1189">1189</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" title='(anonymous namespace)::RegAllocFast::setPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">setPhysReg</a>(<span class='refarg'><a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#234I" title='I' data-ref="234I">I</a>)</span>, <a class="local col7 ref" href="#237PhysReg" title='PhysReg' data-ref="237PhysReg">PhysReg</a>)) {</td></tr>
<tr><th id="1190">1190</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::VirtDead" title='(anonymous namespace)::RegAllocFast::VirtDead' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::VirtDead">VirtDead</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#236Reg" title='Reg' data-ref="236Reg">Reg</a>);</td></tr>
<tr><th id="1191">1191</th><td>      <a class="local col8 ref" href="#208CopyDstReg" title='CopyDstReg' data-ref="208CopyDstReg">CopyDstReg</a> = <var>0</var>; <i>// cancel coalescing;</i></td></tr>
<tr><th id="1192">1192</th><td>    } <b>else</b></td></tr>
<tr><th id="1193">1193</th><td>      <a class="local col8 ref" href="#208CopyDstReg" title='CopyDstReg' data-ref="208CopyDstReg">CopyDstReg</a> = (<a class="local col8 ref" href="#208CopyDstReg" title='CopyDstReg' data-ref="208CopyDstReg">CopyDstReg</a> == <a class="local col6 ref" href="#236Reg" title='Reg' data-ref="236Reg">Reg</a> || <a class="local col8 ref" href="#208CopyDstReg" title='CopyDstReg' data-ref="208CopyDstReg">CopyDstReg</a> == <a class="local col7 ref" href="#237PhysReg" title='PhysReg' data-ref="237PhysReg">PhysReg</a>) ? <a class="local col7 ref" href="#237PhysReg" title='PhysReg' data-ref="237PhysReg">PhysReg</a> : <var>0</var>;</td></tr>
<tr><th id="1194">1194</th><td>  }</td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td>  <i>// Kill dead defs after the scan to ensure that multiple defs of the same</i></td></tr>
<tr><th id="1197">1197</th><td><i>  // register are allocated identically. We didn't need to do this for uses</i></td></tr>
<tr><th id="1198">1198</th><td><i>  // because we are crerating our own kill flags, and they are always at the</i></td></tr>
<tr><th id="1199">1199</th><td><i>  // last use.</i></td></tr>
<tr><th id="1200">1200</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="238VirtReg" title='VirtReg' data-type='unsigned int' data-ref="238VirtReg">VirtReg</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::VirtDead" title='(anonymous namespace)::RegAllocFast::VirtDead' data-ref="(anonymousnamespace)::RegAllocFast::VirtDead">VirtDead</a>)</td></tr>
<tr><th id="1201">1201</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegEj" title='(anonymous namespace)::RegAllocFast::killVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast11killVirtRegEj">killVirtReg</a>(<a class="local col8 ref" href="#238VirtReg" title='VirtReg' data-ref="238VirtReg">VirtReg</a>);</td></tr>
<tr><th id="1202">1202</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::VirtDead" title='(anonymous namespace)::RegAllocFast::VirtDead' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::VirtDead">VirtDead</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;&lt;&lt; &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&lt;&lt; "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>);</td></tr>
<tr><th id="1205">1205</th><td>  <b>if</b> (<a class="local col8 ref" href="#208CopyDstReg" title='CopyDstReg' data-ref="208CopyDstReg">CopyDstReg</a> &amp;&amp; <a class="local col8 ref" href="#208CopyDstReg" title='CopyDstReg' data-ref="208CopyDstReg">CopyDstReg</a> == <a class="local col7 ref" href="#207CopySrcReg" title='CopySrcReg' data-ref="207CopySrcReg">CopySrcReg</a> &amp;&amp; <a class="local col0 ref" href="#210CopyDstSub" title='CopyDstSub' data-ref="210CopyDstSub">CopyDstSub</a> == <a class="local col9 ref" href="#209CopySrcSub" title='CopySrcSub' data-ref="209CopySrcSub">CopySrcSub</a>) {</td></tr>
<tr><th id="1206">1206</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Mark identity copy for removal\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Mark identity copy for removal\n"</q>);</td></tr>
<tr><th id="1207">1207</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::Coalesced" title='(anonymous namespace)::RegAllocFast::Coalesced' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::Coalesced">Coalesced</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>);</td></tr>
<tr><th id="1208">1208</th><td>  }</td></tr>
<tr><th id="1209">1209</th><td>}</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::handleDebugValue' data-type='void (anonymous namespace)::RegAllocFast::handleDebugValue(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE">handleDebugValue</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="239MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="239MI">MI</dfn>) {</td></tr>
<tr><th id="1212">1212</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="240MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="240MO">MO</dfn> = <a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td>  <i>// Ignore DBG_VALUEs that aren't based on virtual registers. These are</i></td></tr>
<tr><th id="1215">1215</th><td><i>  // mostly constants and frame indices.</i></td></tr>
<tr><th id="1216">1216</th><td>  <b>if</b> (!<a class="local col0 ref" href="#240MO" title='MO' data-ref="240MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1217">1217</th><td>    <b>return</b>;</td></tr>
<tr><th id="1218">1218</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="241Reg" title='Reg' data-type='unsigned int' data-ref="241Reg">Reg</dfn> = <a class="local col0 ref" href="#240MO" title='MO' data-ref="240MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1219">1219</th><td>  <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#241Reg" title='Reg' data-ref="241Reg">Reg</a>))</td></tr>
<tr><th id="1220">1220</th><td>    <b>return</b>;</td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td>  <i>// See if this virtual register has already been allocated to a physical</i></td></tr>
<tr><th id="1223">1223</th><td><i>  // register or spilled to a stack slot.</i></td></tr>
<tr><th id="1224">1224</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RegAllocFast::LiveRegMap" title='(anonymous namespace)::RegAllocFast::LiveRegMap' data-type='SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg&gt;' data-ref="(anonymousnamespace)::RegAllocFast::LiveRegMap">LiveRegMap</a>::<a class="typedef" href="../../include/llvm/ADT/SparseSet.h.html#llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;(anonymous namespace)::RegAllocFast::LiveReg, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{(anonymousnamespace)::RegAllocFast::LiveReg,llvm::identity{unsignedint},unsignedchar}::iterator">iterator</a> <dfn class="local col2 decl" id="242LRI" title='LRI' data-type='LiveRegMap::iterator' data-ref="242LRI">LRI</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj" title='(anonymous namespace)::RegAllocFast::findLiveVirtReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast15findLiveVirtRegEj">findLiveVirtReg</a>(<a class="local col1 ref" href="#241Reg" title='Reg' data-ref="241Reg">Reg</a>);</td></tr>
<tr><th id="1225">1225</th><td>  <b>if</b> (<a class="local col2 ref" href="#242LRI" title='LRI' data-ref="242LRI">LRI</a> != <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-use='c' data-ref="_ZN4llvm9SparseSet3endEv">end</a>() &amp;&amp; <a class="local col2 ref" href="#242LRI" title='LRI' data-ref="242LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>) {</td></tr>
<tr><th id="1226">1226</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt" title='(anonymous namespace)::RegAllocFast::setPhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast10setPhysRegERN4llvm12MachineInstrERNS1_14MachineOperandEt">setPhysReg</a>(<span class='refarg'><a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a></span>, <span class='refarg'><a class="local col0 ref" href="#240MO" title='MO' data-ref="240MO">MO</a></span>, <a class="local col2 ref" href="#242LRI" title='LRI' data-ref="242LRI">LRI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg" title='(anonymous namespace)::RegAllocFast::LiveReg::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::LiveReg::PhysReg">PhysReg</a>);</td></tr>
<tr><th id="1227">1227</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1228">1228</th><td>    <em>int</em> <dfn class="local col3 decl" id="243SS" title='SS' data-type='int' data-ref="243SS">SS</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg">StackSlotForVirtReg</a><a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col1 ref" href="#241Reg" title='Reg' data-ref="241Reg">Reg</a>]</a>;</td></tr>
<tr><th id="1229">1229</th><td>    <b>if</b> (<a class="local col3 ref" href="#243SS" title='SS' data-ref="243SS">SS</a> != -<var>1</var>) {</td></tr>
<tr><th id="1230">1230</th><td>      <i>// Modify DBG_VALUE now that the value is in a spill slot.</i></td></tr>
<tr><th id="1231">1231</th><td>      <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm22updateDbgValueForSpillERNS_12MachineInstrEi" title='llvm::updateDbgValueForSpill' data-ref="_ZN4llvm22updateDbgValueForSpillERNS_12MachineInstrEi">updateDbgValueForSpill</a>(<span class='refarg'><a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a></span>, <a class="local col3 ref" href="#243SS" title='SS' data-ref="243SS">SS</a>);</td></tr>
<tr><th id="1232">1232</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Modifying debug info due to spill:&quot; &lt;&lt; &quot;\t&quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Modifying debug info due to spill:"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t"</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>);</td></tr>
<tr><th id="1233">1233</th><td>      <b>return</b>;</td></tr>
<tr><th id="1234">1234</th><td>    }</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td>    <i>// We can't allocate a physreg for a DebugValue, sorry!</i></td></tr>
<tr><th id="1237">1237</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Unable to allocate vreg used by DBG_VALUE&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unable to allocate vreg used by DBG_VALUE"</q>);</td></tr>
<tr><th id="1238">1238</th><td>    <a class="local col0 ref" href="#240MO" title='MO' data-ref="240MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<var>0</var>);</td></tr>
<tr><th id="1239">1239</th><td>  }</td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td>  <i>// If Reg hasn't been spilled, put this DBG_VALUE in LiveDbgValueMap so</i></td></tr>
<tr><th id="1242">1242</th><td><i>  // that future spills of Reg will have DBG_VALUEs.</i></td></tr>
<tr><th id="1243">1243</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveDbgValueMap" title='(anonymous namespace)::RegAllocFast::LiveDbgValueMap' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveDbgValueMap">LiveDbgValueMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#241Reg" title='Reg' data-ref="241Reg">Reg</a>]</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col9 ref" href="#239MI" title='MI' data-ref="239MI">MI</a>);</td></tr>
<tr><th id="1244">1244</th><td>}</td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::RegAllocFast::allocateBasicBlock' data-type='void (anonymous namespace)::RegAllocFast::allocateBasicBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE">allocateBasicBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="244MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="244MBB">MBB</dfn>) {</td></tr>
<tr><th id="1247">1247</th><td>  <b>this</b>-&gt;<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MBB" title='(anonymous namespace)::RegAllocFast::MBB' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::MBB">MBB</a> = &amp;<a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB">MBB</a>;</td></tr>
<tr><th id="1248">1248</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\nAllocating &quot; &lt;&lt; MBB; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nAllocating "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE">&lt;&lt;</a> <a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB">MBB</a>);</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::PhysRegState" title='(anonymous namespace)::RegAllocFast::PhysRegState' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::PhysRegState">PhysRegState</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6assignEmRKT_" title='std::vector::assign' data-ref="_ZNSt6vector6assignEmRKT_">assign</a>(<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(), <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regDisabled" title='(anonymous namespace)::RegAllocFast::RegState::regDisabled' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regDisabled">regDisabled</a>);</td></tr>
<tr><th id="1251">1251</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LiveVirtRegs.empty() &amp;&amp; &quot;Mapping not cleared from last block?&quot;) ? void (0) : __assert_fail (&quot;LiveVirtRegs.empty() &amp;&amp; \&quot;Mapping not cleared from last block?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocFast.cpp&quot;, 1251, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZNK4llvm9SparseSet5emptyEv" title='llvm::SparseSet::empty' data-use='c' data-ref="_ZNK4llvm9SparseSet5emptyEv">empty</a>() &amp;&amp; <q>"Mapping not cleared from last block?"</q>);</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="245MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="245MII">MII</dfn> = <a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td>  <i>// Add live-in registers as live.</i></td></tr>
<tr><th id="1256">1256</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair" title='llvm::MachineBasicBlock::RegisterMaskPair' data-ref="llvm::MachineBasicBlock::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col6 decl" id="246LI" title='LI' data-type='const MachineBasicBlock::RegisterMaskPair' data-ref="246LI">LI</dfn> : <a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>())</td></tr>
<tr><th id="1257">1257</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col6 ref" href="#246LI" title='LI' data-ref="246LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>))</td></tr>
<tr><th id="1258">1258</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE" title='(anonymous namespace)::RegAllocFast::definePhysReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast13definePhysRegEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEtNS0_8RegStateE">definePhysReg</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#245MII" title='MII' data-ref="245MII">MII</a>, <a class="local col6 ref" href="#246LI" title='LI' data-ref="246LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>, <a class="tu enum" href="#(anonymousnamespace)::RegAllocFast::RegState::regReserved" title='(anonymous namespace)::RegAllocFast::RegState::regReserved' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::RegState::regReserved">regReserved</a>);</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::VirtDead" title='(anonymous namespace)::RegAllocFast::VirtDead' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::VirtDead">VirtDead</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1261">1261</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::Coalesced" title='(anonymous namespace)::RegAllocFast::Coalesced' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::Coalesced">Coalesced</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td>  <i>// Otherwise, sequentially allocate each instruction in the MBB.</i></td></tr>
<tr><th id="1264">1264</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="247MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="247MI">MI</dfn> : <a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB">MBB</a>) {</td></tr>
<tr><th id="1265">1265</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;\n&gt;&gt; &quot; &lt;&lt; MI &lt;&lt; &quot;Regs:&quot;; dumpState(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1266">1266</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n&gt;&gt; "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Regs:"</q>;</td></tr>
<tr><th id="1267">1267</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast9dumpStateEv" title='(anonymous namespace)::RegAllocFast::dumpState' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast9dumpStateEv">dumpState</a>()</td></tr>
<tr><th id="1268">1268</th><td>    );</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>    <i>// Special handling for debug values. Note that they are not allowed to</i></td></tr>
<tr><th id="1271">1271</th><td><i>    // affect codegen of the other instructions in any way.</i></td></tr>
<tr><th id="1272">1272</th><td>    <b>if</b> (<a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="1273">1273</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::handleDebugValue' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast16handleDebugValueERN4llvm12MachineInstrE">handleDebugValue</a>(<span class='refarg'><a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a></span>);</td></tr>
<tr><th id="1274">1274</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1275">1275</th><td>    }</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE" title='(anonymous namespace)::RegAllocFast::allocateInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast19allocateInstructionERN4llvm12MachineInstrE">allocateInstruction</a>(<span class='refarg'><a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a></span>);</td></tr>
<tr><th id="1278">1278</th><td>  }</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td>  <i>// Spill all physical registers holding virtual registers now.</i></td></tr>
<tr><th id="1281">1281</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Spilling live registers at end of block.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Spilling live registers at end of block.\n"</q>);</td></tr>
<tr><th id="1282">1282</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast8spillAllEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb" title='(anonymous namespace)::RegAllocFast::spillAll' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast8spillAllEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">spillAll</a>(<a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(), <i>/*OnlyLiveOut*/</i> <b>true</b>);</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td>  <i>// Erase all the coalesced copies. We are delaying it until now because</i></td></tr>
<tr><th id="1285">1285</th><td><i>  // LiveVirtRegs might refer to the instrs.</i></td></tr>
<tr><th id="1286">1286</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="248MI" title='MI' data-type='llvm::MachineInstr *' data-ref="248MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::Coalesced" title='(anonymous namespace)::RegAllocFast::Coalesced' data-ref="(anonymousnamespace)::RegAllocFast::Coalesced">Coalesced</a>)</td></tr>
<tr><th id="1287">1287</th><td>    <a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE">erase</a>(<a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI">MI</a>);</td></tr>
<tr><th id="1288">1288</th><td>  <a class="ref" href="#56" title='NumCoalesced' data-ref="NumCoalesced">NumCoalesced</a> <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticpLEj" title='llvm::Statistic::operator+=' data-ref="_ZN4llvm9StatisticpLEj">+=</a> <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::Coalesced" title='(anonymous namespace)::RegAllocFast::Coalesced' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::Coalesced">Coalesced</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { MBB.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col4 ref" href="#244MBB" title='MBB' data-ref="244MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>());</td></tr>
<tr><th id="1291">1291</th><td>}</td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_112RegAllocFast20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::RegAllocFast::runOnMachineFunction' data-type='bool (anonymous namespace)::RegAllocFast::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_112RegAllocFast20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="249MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="249MF">MF</dfn>) {</td></tr>
<tr><th id="1294">1294</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;********** FAST REGISTER ALLOCATION **********\n&quot; &lt;&lt; &quot;********** Function: &quot; &lt;&lt; MF.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** FAST REGISTER ALLOCATION **********\n"</q></td></tr>
<tr><th id="1295">1295</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** Function: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1296">1296</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a> = &amp;<a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1297">1297</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="250STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="250STI">STI</dfn> = <a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="1298">1298</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a> = <a class="local col0 ref" href="#250STI" title='STI' data-ref="250STI">STI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1299">1299</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TII" title='(anonymous namespace)::RegAllocFast::TII' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::TII">TII</a> = <a class="local col0 ref" href="#250STI" title='STI' data-ref="250STI">STI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1300">1300</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MFI" title='(anonymous namespace)::RegAllocFast::MFI' data-use='w' data-ref="(anonymousnamespace)::RegAllocFast::MFI">MFI</a> = &amp;<a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1301">1301</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE" title='llvm::MachineRegisterInfo::freezeReservedRegs' data-ref="_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE">freezeReservedRegs</a>(<a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF">MF</a>);</td></tr>
<tr><th id="1302">1302</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::RegClassInfo" title='(anonymous namespace)::RegAllocFast::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" title='llvm::RegisterClassInfo::runOnMachineFunction' data-ref="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE">runOnMachineFunction</a>(<a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF">MF</a>);</td></tr>
<tr><th id="1303">1303</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr">UsedInInstr</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-ref="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="1304">1304</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::UsedInInstr" title='(anonymous namespace)::RegAllocFast::UsedInInstr' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::UsedInInstr">UsedInInstr</a>.<a class="ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet11setUniverseEj" title='llvm::SparseSet::setUniverse' data-ref="_ZN4llvm9SparseSet11setUniverseEj">setUniverse</a>(<a class="tu member" href="#(anonymousnamespace)::RegAllocFast::TRI" title='(anonymous namespace)::RegAllocFast::TRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>());</td></tr>
<tr><th id="1305">1305</th><td></td></tr>
<tr><th id="1306">1306</th><td>  <i>// initialize the virtual-&gt;physical register map to have a 'null'</i></td></tr>
<tr><th id="1307">1307</th><td><i>  // mapping for all virtual registers</i></td></tr>
<tr><th id="1308">1308</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="251NumVirtRegs" title='NumVirtRegs' data-type='unsigned int' data-ref="251NumVirtRegs">NumVirtRegs</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>();</td></tr>
<tr><th id="1309">1309</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg">StackSlotForVirtReg</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE" title='llvm::IndexedMap::resize' data-ref="_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE">resize</a>(<a class="local col1 ref" href="#251NumVirtRegs" title='NumVirtRegs' data-ref="251NumVirtRegs">NumVirtRegs</a>);</td></tr>
<tr><th id="1310">1310</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveVirtRegs" title='(anonymous namespace)::RegAllocFast::LiveVirtRegs' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveVirtRegs">LiveVirtRegs</a>.<a class="tu ref" href="../../include/llvm/ADT/SparseSet.h.html#_ZN4llvm9SparseSet11setUniverseEj" title='llvm::SparseSet::setUniverse' data-use='c' data-ref="_ZN4llvm9SparseSet11setUniverseEj">setUniverse</a>(<a class="local col1 ref" href="#251NumVirtRegs" title='NumVirtRegs' data-ref="251NumVirtRegs">NumVirtRegs</a>);</td></tr>
<tr><th id="1311">1311</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="1312">1312</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks" title='(anonymous namespace)::RegAllocFast::MayLiveAcrossBlocks' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::MayLiveAcrossBlocks">MayLiveAcrossBlocks</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="local col1 ref" href="#251NumVirtRegs" title='NumVirtRegs' data-ref="251NumVirtRegs">NumVirtRegs</a>);</td></tr>
<tr><th id="1313">1313</th><td></td></tr>
<tr><th id="1314">1314</th><td>  <i>// Loop over all of the basic blocks, eliminating virtual register references</i></td></tr>
<tr><th id="1315">1315</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="252MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="252MBB">MBB</dfn> : <a class="local col9 ref" href="#249MF" title='MF' data-ref="249MF">MF</a>)</td></tr>
<tr><th id="1316">1316</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::RegAllocFast::allocateBasicBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFast18allocateBasicBlockERN4llvm17MachineBasicBlockE">allocateBasicBlock</a>(<span class='refarg'><a class="local col2 ref" href="#252MBB" title='MBB' data-ref="252MBB">MBB</a></span>);</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td>  <i>// All machine operands and other references to virtual registers have been</i></td></tr>
<tr><th id="1319">1319</th><td><i>  // replaced. Remove the virtual registers.</i></td></tr>
<tr><th id="1320">1320</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::MRI" title='(anonymous namespace)::RegAllocFast::MRI' data-use='r' data-ref="(anonymousnamespace)::RegAllocFast::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv" title='llvm::MachineRegisterInfo::clearVirtRegs' data-ref="_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv">clearVirtRegs</a>();</td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg" title='(anonymous namespace)::RegAllocFast::StackSlotForVirtReg' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::StackSlotForVirtReg">StackSlotForVirtReg</a>.<a class="ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap5clearEv" title='llvm::IndexedMap::clear' data-ref="_ZN4llvm10IndexedMap5clearEv">clear</a>();</td></tr>
<tr><th id="1323">1323</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegAllocFast::LiveDbgValueMap" title='(anonymous namespace)::RegAllocFast::LiveDbgValueMap' data-use='m' data-ref="(anonymousnamespace)::RegAllocFast::LiveDbgValueMap">LiveDbgValueMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1324">1324</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1325">1325</th><td>}</td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td><a class="type" href="../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm27createFastRegisterAllocatorEv" title='llvm::createFastRegisterAllocator' data-ref="_ZN4llvm27createFastRegisterAllocatorEv">createFastRegisterAllocator</dfn>() {</td></tr>
<tr><th id="1328">1328</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::RegAllocFast" title='(anonymous namespace)::RegAllocFast' data-ref="(anonymousnamespace)::RegAllocFast">RegAllocFast</a><a class="tu ref" href="#_ZN12_GLOBAL__N_112RegAllocFastC1Ev" title='(anonymous namespace)::RegAllocFast::RegAllocFast' data-use='c' data-ref="_ZN12_GLOBAL__N_112RegAllocFastC1Ev">(</a>);</td></tr>
<tr><th id="1329">1329</th><td>}</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
