{"vcs1":{"timestamp_begin":1759292223.374348850, "rt":6.10, "ut":4.98, "st":0.65}}
{"vcselab":{"timestamp_begin":1759292229.541570388, "rt":1.49, "ut":1.08, "st":0.07}}
{"link":{"timestamp_begin":1759292231.088617339, "rt":0.77, "ut":0.36, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759292222.979339225}
{"VCS_COMP_START_TIME": 1759292222.979339225}
{"VCS_COMP_END_TIME": 1759292254.654462091}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./syn+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+SYN+prog1 +no_notifier +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1"}
{"vcs1": {"peak_mem": 435400}}
{"vcselab": {"peak_mem": 268068}}
