+ ./firrtl@sv.exe +DATA=firrtl@sv-data +CYCLE_LIMIT=500000000 +NOTRACE=1
DATA (path to meminit files): firrtl@sv-data
cycle limit set to            500000000
VCD tracing disabled
Simulated                14852 cycles
- refmem_tb.sv:262: Verilog $finish

real	0m0.027s
user	0m0.024s
sys	0m0.004s
+ set +o xtrace
