# system info RSencoder on 2021.05.31.17:08:59
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1622473737
#
#
# Files generated for RSencoder on 2021.05.31.17:08:59
files:
filepath,kind,attributes,module,is_top
simulation/RSencoder.v,VERILOG,,RSencoder,true
simulation/submodules/RSencoder_highspeed_rs_0.v,VERILOG,,RSencoder_highspeed_rs_0,false
simulation/submodules/altera_highspeed_rs_enc_lagr_pkg.sv,SYSTEM_VERILOG,,altera_highspeed_rs_enc,false
simulation/submodules/mentor/altera_highspeed_rs_enc_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_highspeed_rs_enc,false
simulation/submodules/aldec/altera_highspeed_rs_enc_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_highspeed_rs_enc,false
simulation/submodules/mentor/altera_highspeed_rs_enc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_highspeed_rs_enc,false
simulation/submodules/aldec/altera_highspeed_rs_enc.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_highspeed_rs_enc,false
simulation/submodules/mentor/altera_highspeed_rs_enc_syndrome.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_highspeed_rs_enc,false
simulation/submodules/aldec/altera_highspeed_rs_enc_syndrome.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_highspeed_rs_enc,false
simulation/submodules/mentor/altera_highspeed_rs_enc_interpolation.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_highspeed_rs_enc,false
simulation/submodules/aldec/altera_highspeed_rs_enc_interpolation.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_highspeed_rs_enc,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
RSencoder.highspeed_rs_0,RSencoder_highspeed_rs_0
RSencoder.highspeed_rs_0.encoder,altera_highspeed_rs_enc
