// Seed: 539603712
module module_0 (
    input  tri0 id_0,
    input  wand id_1
    , id_5,
    output tri1 id_2,
    output wand id_3
);
  wire id_6 = id_0, id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input uwire id_2
    , id_9,
    output logic id_3,
    input tri id_4,
    input tri1 id_5,
    output supply1 id_6,
    input logic id_7
);
  always @(*)
    if (id_9) id_3 <= id_9;
    else begin
      if (id_7)
        if (id_7) id_1 <= 1'h0 == id_2;
        else begin
          if (1) begin
            id_1 <= #id_2 id_7;
          end else id_1 <= id_7;
        end
    end
  assign id_1 = 1'b0;
  module_0(
      id_0, id_2, id_6, id_6
  );
endmodule
