# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model simple_op
.inputs in[0] in[1] in[2] in[3] in[4] in[5] in[6] in[7]
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7]
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:6$1206.in[0]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:6$1206.in[1]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:6$1206.in[2]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:6$1206.in[3]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:6$1206.in[4]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:6$1206.in[5]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:6$1206.in[6]
1 1
.names $undef flip$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:6$1206.in[7]
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1207.in
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1207.out
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1208.in
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1208.out
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1209.in
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1209.out
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1210.in
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1210.out
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1211.in
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1211.out
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1212.in
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1212.out
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1213.in
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1213.out
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1214.in
1 1
.names $undef flip_one$func$regression_test/benchmark/_VERILOG/keywords//function_endfunction/function_call_task_failure.v:0$1214.out
1 1
.names in[7] out[0]
1 1
.names in[6] out[1]
1 1
.names in[5] out[2]
1 1
.names in[4] out[3]
1 1
.names in[3] out[4]
1 1
.names in[2] out[5]
1 1
.names in[1] out[6]
1 1
.names in[0] out[7]
1 1
.end
