<profile>

<section name = "Vivado HLS Report for 'dct_1d2'" level="0">
<item name = "Date">Wed Apr 26 22:19:40 2017
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">dct.prj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.40, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">36, 36, 36, 36, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DCT_Outer_Loop">34, 34, 7, 4, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 8, -, -</column>
<column name="Expression">-, -, 0, 128</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">0, -, 119, 16</column>
<column name="Multiplexer">-, -, -, 21</column>
<column name="Register">-, -, 420, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="dct_mac_muladd_16kbM_U2">dct_mac_muladd_16kbM, i0 + i1 * i2</column>
<column name="dct_mac_muladd_16lbW_U4">dct_mac_muladd_16lbW, i0 + i1 * i2</column>
<column name="dct_mac_muladd_16lbW_U5">dct_mac_muladd_16lbW, i0 + i1 * i2</column>
<column name="dct_mac_muladd_16lbW_U6">dct_mac_muladd_16lbW, i0 * i1 + i2</column>
<column name="dct_mac_muladd_16mb6_U7">dct_mac_muladd_16mb6, i0 * i1 + i2</column>
<column name="dct_mul_mul_16s_1jbC_U0">dct_mul_mul_16s_1jbC, i0 * i1</column>
<column name="dct_mul_mul_16s_1jbC_U1">dct_mul_mul_16s_1jbC, i0 * i1</column>
<column name="dct_mul_mul_16s_1jbC_U3">dct_mul_mul_16s_1jbC, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dct_coeff_table_0_U">dct_1d2_dct_coeffbkb, 0, 14, 2, 8, 14, 1, 112</column>
<column name="dct_coeff_table_1_U">dct_1d2_dct_coeffcud, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_2_U">dct_1d2_dct_coeffdEe, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_3_U">dct_1d2_dct_coeffeOg, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_4_U">dct_1d2_dct_coefffYi, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_5_U">dct_1d2_dct_coeffg8j, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_6_U">dct_1d2_dct_coeffhbi, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_7_U">dct_1d2_dct_coeffibs, 0, 15, 2, 8, 15, 1, 120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="k_1_fu_422_p2">+, 0, 0, 4, 4, 1</column>
<column name="tmp1_fu_485_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp4_fu_507_p2">+, 0, 0, 14, 29, 29</column>
<column name="tmp_30_fu_438_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_3_fu_511_p2">+, 0, 0, 14, 29, 29</column>
<column name="tmp_fu_416_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="tmp_16_fu_311_p2">or, 0, 0, 8, 7, 1</column>
<column name="tmp_18_fu_326_p2">or, 0, 0, 8, 7, 2</column>
<column name="tmp_20_fu_341_p2">or, 0, 0, 8, 7, 2</column>
<column name="tmp_22_fu_356_p2">or, 0, 0, 8, 7, 3</column>
<column name="tmp_24_fu_371_p2">or, 0, 0, 8, 7, 3</column>
<column name="tmp_26_fu_386_p2">or, 0, 0, 8, 7, 3</column>
<column name="tmp_28_fu_401_p2">or, 0, 0, 8, 7, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 7, 1, 7</column>
<column name="k_phi_fu_271_p4">4, 2, 4, 8</column>
<column name="k_reg_267">4, 2, 4, 8</column>
<column name="src_address0">6, 5, 6, 30</column>
<column name="src_address1">6, 5, 6, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter1_tmp_30_reg_647">8, 0, 8, 0</column>
<column name="ap_pipeline_reg_pp0_iter1_tmp_reg_628">1, 0, 1, 0</column>
<column name="dct_coeff_table_0_lo_reg_682">14, 0, 14, 0</column>
<column name="dct_coeff_table_1_lo_reg_667">15, 0, 15, 0</column>
<column name="dct_coeff_table_2_lo_reg_722">15, 0, 15, 0</column>
<column name="dct_coeff_table_3_lo_reg_672">15, 0, 15, 0</column>
<column name="dct_coeff_table_4_lo_reg_727">15, 0, 15, 0</column>
<column name="dct_coeff_table_5_lo_reg_707">15, 0, 15, 0</column>
<column name="dct_coeff_table_6_lo_reg_737">15, 0, 15, 0</column>
<column name="dct_coeff_table_7_lo_reg_742">15, 0, 15, 0</column>
<column name="k_1_reg_632">4, 0, 4, 0</column>
<column name="k_cast8_reg_637">4, 0, 32, 28</column>
<column name="k_reg_267">4, 0, 4, 0</column>
<column name="reg_278">16, 0, 16, 0</column>
<column name="reg_282">16, 0, 16, 0</column>
<column name="src_addr_1_reg_593">3, 0, 6, 3</column>
<column name="src_addr_2_reg_598">3, 0, 6, 3</column>
<column name="src_addr_3_reg_603">3, 0, 6, 3</column>
<column name="src_addr_4_reg_608">3, 0, 6, 3</column>
<column name="src_addr_5_reg_613">3, 0, 6, 3</column>
<column name="src_addr_6_reg_618">3, 0, 6, 3</column>
<column name="src_addr_7_reg_623">3, 0, 6, 3</column>
<column name="src_addr_reg_588">3, 0, 6, 3</column>
<column name="tmp1_reg_752">29, 0, 29, 0</column>
<column name="tmp2_reg_747">29, 0, 29, 0</column>
<column name="tmp5_reg_757">29, 0, 29, 0</column>
<column name="tmp6_reg_762">29, 0, 29, 0</column>
<column name="tmp_18_cast_reg_583">4, 0, 8, 4</column>
<column name="tmp_30_reg_647">8, 0, 8, 0</column>
<column name="tmp_7_1_reg_687">29, 0, 29, 0</column>
<column name="tmp_7_3_reg_697">29, 0, 29, 0</column>
<column name="tmp_7_5_reg_732">29, 0, 29, 0</column>
<column name="tmp_reg_628">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_1d2, return value</column>
<column name="src_address0">out, 6, ap_memory, src, array</column>
<column name="src_ce0">out, 1, ap_memory, src, array</column>
<column name="src_q0">in, 16, ap_memory, src, array</column>
<column name="src_address1">out, 6, ap_memory, src, array</column>
<column name="src_ce1">out, 1, ap_memory, src, array</column>
<column name="src_q1">in, 16, ap_memory, src, array</column>
<column name="i_2">in, 4, ap_none, i_2, scalar</column>
<column name="dst_address0">out, 6, ap_memory, dst, array</column>
<column name="dst_ce0">out, 1, ap_memory, dst, array</column>
<column name="dst_we0">out, 1, ap_memory, dst, array</column>
<column name="dst_d0">out, 16, ap_memory, dst, array</column>
<column name="i_21">in, 4, ap_none, i_21, scalar</column>
</table>
</item>
</section>
</profile>
