Analysis & Synthesis report for PHYctrl_Slave
Thu Jul 20 20:31:33 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |PHYctrl_Slave|phyInital:phyInital_ins0|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated
 19. Source assignments for rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated
 20. Source assignments for phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated
 21. Parameter Settings for User Entity Instance: tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins
 22. Parameter Settings for User Entity Instance: rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins
 23. Parameter Settings for User Entity Instance: rx_data_ram:rx_data_ram_ins
 24. Parameter Settings for User Entity Instance: pll_25to100MHz:delay_measure_clock|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: LEDnumb:LED4
 26. Parameter Settings for User Entity Instance: LEDnumb:LED5
 27. Parameter Settings for User Entity Instance: LEDnumb:LED6
 28. Parameter Settings for User Entity Instance: LEDnumb:LED7
 29. Parameter Settings for User Entity Instance: phyInital:phyInital_ins0
 30. Parameter Settings for User Entity Instance: phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins
 31. Parameter Settings for User Entity Instance: phyIniCommand0:pyhIniCommands
 32. Parameter Settings for User Entity Instance: phyIniCommand0_and:pyhIniCommands_and
 33. Parameter Settings for User Entity Instance: LEDnumb:LED0
 34. Parameter Settings for User Entity Instance: LEDnumb:LED1
 35. Parameter Settings for User Entity Instance: LEDnumb:LED2
 36. Parameter Settings for User Entity Instance: LEDnumb:LED3
 37. Parameter Settings for Inferred Entity Instance: rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0
 38. Parameter Settings for Inferred Entity Instance: rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0
 39. Parameter Settings for Inferred Entity Instance: phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0
 40. Parameter Settings for Inferred Entity Instance: fb_slave_mac:fb_slave_mac_ins|SynchModule:SynchModule_ins|lpm_mult:Mult0
 41. altpll Parameter Settings by Entity Instance
 42. altsyncram Parameter Settings by Entity Instance
 43. lpm_mult Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "phyIniCommand0_and:pyhIniCommands_and"
 45. Port Connectivity Checks: "phyIniCommand0:pyhIniCommands"
 46. Port Connectivity Checks: "phyInital:phyInital_ins0|eth_miim:eth_miim_ins"
 47. Port Connectivity Checks: "phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins"
 48. Port Connectivity Checks: "phyInital:phyInital_ins0"
 49. Port Connectivity Checks: "fb_slave_mac:fb_slave_mac_ins|fb_crc:framecrc"
 50. Port Connectivity Checks: "fb_slave_mac:fb_slave_mac_ins|fb_crc:slavecrc"
 51. Port Connectivity Checks: "fb_slave_mac:fb_slave_mac_ins|fb_slave_counters:fb_slave_counters_ins"
 52. Port Connectivity Checks: "fb_slave_mac:fb_slave_mac_ins"
 53. Port Connectivity Checks: "rx_data_ram:rx_data_ram_ins"
 54. Port Connectivity Checks: "rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins"
 55. Port Connectivity Checks: "tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins"
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages
 59. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 20 20:31:33 2017           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; PHYctrl_Slave                                   ;
; Top-level Entity Name              ; PHYctrl_Slave                                   ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 676                                             ;
;     Total combinational functions  ; 576                                             ;
;     Dedicated logic registers      ; 313                                             ;
; Total registers                    ; 313                                             ;
; Total pins                         ; 147                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,560                                           ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; PHYctrl_Slave      ; PHYctrl_Slave      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; rx_data_ram.v                        ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/rx_data_ram.v                        ;         ;
; mi_data_ram.v                        ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/mi_data_ram.v                        ;         ;
; freedm_bus_slave/fb_slave_statem.v   ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_statem.v   ;         ;
; freedm_bus_slave/fb_slave_mac.v      ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_mac.v      ;         ;
; freedm_bus_slave/fb_slave_counters.v ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_counters.v ;         ;
; freedm_bus_slave/fb_crc.v            ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_crc.v            ;         ;
; tx_dual_port_ram_8bit.v              ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/tx_dual_port_ram_8bit.v              ;         ;
; rx_dual_port_ram_8bit.v              ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/rx_dual_port_ram_8bit.v              ;         ;
; phyInitial.v                         ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyInitial.v                         ;         ;
; phyIniCommand0_and.v                 ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyIniCommand0_and.v                 ;         ;
; phyIniCommand0.v                     ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyIniCommand0.v                     ;         ;
; LEDnumb.v                            ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/LEDnumb.v                            ;         ;
; eth_shiftreg.v                       ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/eth_shiftreg.v                       ;         ;
; eth_outputcontrol.v                  ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/eth_outputcontrol.v                  ;         ;
; eth_miim.v                           ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/eth_miim.v                           ;         ;
; eth_clockgen.v                       ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/eth_clockgen.v                       ;         ;
; PHYctrl_Slave.v                      ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v                      ;         ;
; pll_25to100MHz.v                     ; yes             ; User Wizard-Generated File   ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/pll_25to100MHz.v                     ;         ;
; SynchModule.v                        ; yes             ; User Verilog HDL File        ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/SynchModule.v                        ;         ;
; ram_init0.txt                        ; yes             ; Auto-Found File              ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/ram_init0.txt                        ;         ;
; timescale.v                          ; yes             ; Auto-Found Verilog HDL File  ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/timescale.v                          ;         ;
; ram_init0_and.txt                    ; yes             ; Auto-Found File              ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/ram_init0_and.txt                    ;         ;
; tx_data.txt                          ; yes             ; Auto-Found File              ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/tx_data.txt                          ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf                            ;         ;
; aglobal160.inc                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                        ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc                       ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                     ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                     ;         ;
; db/pll_25to100mhz_altpll.v           ; yes             ; Auto-Generated Megafunction  ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/db/pll_25to100mhz_altpll.v           ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_atg1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/db/altsyncram_atg1.tdf               ;         ;
; db/altsyncram_opg1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/db/altsyncram_opg1.tdf               ;         ;
; db/altsyncram_ksg1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/db/altsyncram_ksg1.tdf               ;         ;
; lpm_mult.tdf                         ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                          ;         ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                       ;         ;
; multcore.inc                         ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/multcore.inc                          ;         ;
; bypassff.inc                         ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/bypassff.inc                          ;         ;
; altshift.inc                         ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altshift.inc                          ;         ;
; db/mult_kbt.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/db/mult_kbt.tdf                      ;         ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 676          ;
;                                             ;              ;
; Total combinational functions               ; 576          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 245          ;
;     -- 3 input functions                    ; 122          ;
;     -- <=2 input functions                  ; 209          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 380          ;
;     -- arithmetic mode                      ; 196          ;
;                                             ;              ;
; Total registers                             ; 313          ;
;     -- Dedicated logic registers            ; 313          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 147          ;
; Total memory bits                           ; 2560         ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 4            ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; SW[17]~input ;
; Maximum fan-out                             ; 189          ;
; Total fan-out                               ; 3519         ;
; Average fan-out                             ; 2.89         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name           ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |PHYctrl_Slave                                       ; 576 (32)          ; 313 (6)      ; 2560        ; 4            ; 0       ; 2         ; 147  ; 0            ; |PHYctrl_Slave                                                                                                          ; PHYctrl_Slave         ; work         ;
;    |LEDnumb:LED0|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|LEDnumb:LED0                                                                                             ; LEDnumb               ; work         ;
;    |LEDnumb:LED1|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|LEDnumb:LED1                                                                                             ; LEDnumb               ; work         ;
;    |LEDnumb:LED2|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|LEDnumb:LED2                                                                                             ; LEDnumb               ; work         ;
;    |LEDnumb:LED3|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|LEDnumb:LED3                                                                                             ; LEDnumb               ; work         ;
;    |LEDnumb:LED4|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|LEDnumb:LED4                                                                                             ; LEDnumb               ; work         ;
;    |LEDnumb:LED5|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|LEDnumb:LED5                                                                                             ; LEDnumb               ; work         ;
;    |LEDnumb:LED6|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|LEDnumb:LED6                                                                                             ; LEDnumb               ; work         ;
;    |LEDnumb:LED7|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|LEDnumb:LED7                                                                                             ; LEDnumb               ; work         ;
;    |fb_slave_mac:fb_slave_mac_ins|                   ; 358 (91)          ; 211 (76)     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PHYctrl_Slave|fb_slave_mac:fb_slave_mac_ins                                                                            ; fb_slave_mac          ; work         ;
;       |SynchModule:SynchModule_ins|                  ; 130 (116)         ; 32 (32)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PHYctrl_Slave|fb_slave_mac:fb_slave_mac_ins|SynchModule:SynchModule_ins                                                ; SynchModule           ; work         ;
;          |lpm_mult:Mult0|                            ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PHYctrl_Slave|fb_slave_mac:fb_slave_mac_ins|SynchModule:SynchModule_ins|lpm_mult:Mult0                                 ; lpm_mult              ; work         ;
;             |mult_kbt:auto_generated|                ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |PHYctrl_Slave|fb_slave_mac:fb_slave_mac_ins|SynchModule:SynchModule_ins|lpm_mult:Mult0|mult_kbt:auto_generated         ; mult_kbt              ; work         ;
;       |fb_crc:framecrc|                              ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|fb_slave_mac:fb_slave_mac_ins|fb_crc:framecrc                                                            ; fb_crc                ; work         ;
;       |fb_crc:slavecrc|                              ; 13 (13)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|fb_slave_mac:fb_slave_mac_ins|fb_crc:slavecrc                                                            ; fb_crc                ; work         ;
;       |fb_slave_counters:fb_slave_counters_ins|      ; 66 (66)           ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|fb_slave_mac:fb_slave_mac_ins|fb_slave_counters:fb_slave_counters_ins                                    ; fb_slave_counters     ; work         ;
;       |fb_slave_statem:fb_slave_statem_ins|          ; 40 (40)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|fb_slave_mac:fb_slave_mac_ins|fb_slave_statem:fb_slave_statem_ins                                        ; fb_slave_statem       ; work         ;
;    |phyIniCommand0:pyhIniCommands|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|phyIniCommand0:pyhIniCommands                                                                            ; phyIniCommand0        ; work         ;
;    |phyIniCommand0_and:pyhIniCommands_and|           ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|phyIniCommand0_and:pyhIniCommands_and                                                                    ; phyIniCommand0_and    ; work         ;
;    |phyInital:phyInital_ins0|                        ; 120 (40)          ; 89 (18)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|phyInital:phyInital_ins0                                                                                 ; phyInital             ; work         ;
;       |eth_miim:eth_miim_ins|                        ; 80 (29)           ; 71 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|phyInital:phyInital_ins0|eth_miim:eth_miim_ins                                                           ; eth_miim              ; work         ;
;          |eth_clockgen:clkgen|                       ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen                                       ; eth_clockgen          ; work         ;
;          |eth_outputcontrol:outctrl|                 ; 4 (4)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl                                 ; eth_outputcontrol     ; work         ;
;          |eth_shiftreg:shftrg|                       ; 28 (28)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg                                       ; eth_shiftreg          ; work         ;
;       |mi_data_ram:mi_data_ram_ins|                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins                                                     ; mi_data_ram           ; work         ;
;          |altsyncram:ram_rtl_0|                      ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0                                ; altsyncram            ; work         ;
;             |altsyncram_ksg1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated ; altsyncram_ksg1       ; work         ;
;    |pll_25to100MHz:delay_measure_clock|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|pll_25to100MHz:delay_measure_clock                                                                       ; pll_25to100MHz        ; work         ;
;       |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|pll_25to100MHz:delay_measure_clock|altpll:altpll_component                                               ; altpll                ; work         ;
;          |pll_25to100MHz_altpll:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|pll_25to100MHz:delay_measure_clock|altpll:altpll_component|pll_25to100MHz_altpll:auto_generated          ; pll_25to100MHz_altpll ; work         ;
;    |rx_data_ram:rx_data_ram_ins|                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|rx_data_ram:rx_data_ram_ins                                                                              ; rx_data_ram           ; work         ;
;       |altsyncram:ram_rtl_0|                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0                                                         ; altsyncram            ; work         ;
;          |altsyncram_opg1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated                          ; altsyncram_opg1       ; work         ;
;    |rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins                                                          ; rx_dual_port_ram_8bit ; work         ;
;       |altsyncram:ram_rtl_0|                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0                                     ; altsyncram            ; work         ;
;          |altsyncram_atg1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated      ; altsyncram_atg1       ; work         ;
;    |tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins| ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PHYctrl_Slave|tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins                                                          ; tx_dual_port_ram_8bit ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256  ; None ;
; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 64           ; 4            ; 64           ; 4            ; 256  ; None ;
; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------+
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |PHYctrl_Slave|pll_25to100MHz:delay_measure_clock ; pll_25to100MHz.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PHYctrl_Slave|phyInital:phyInital_ins0|state                                                                                                                  ;
+----------------+----------------+----------------+----------------+----------------+----------------+--------------+---------------+---------------+-------------+-------------+
; Name           ; state.s_delay3 ; state.s_delay2 ; state.s_delay1 ; state.s_write2 ; state.s_write1 ; state.s_wait ; state.s_read2 ; state.s_read1 ; state.s_ini ; state.s_rst ;
+----------------+----------------+----------------+----------------+----------------+----------------+--------------+---------------+---------------+-------------+-------------+
; state.s_rst    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0           ; 0           ;
; state.s_ini    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 1           ; 1           ;
; state.s_read1  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 1             ; 0           ; 1           ;
; state.s_read2  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 1             ; 0             ; 0           ; 1           ;
; state.s_wait   ; 0              ; 0              ; 0              ; 0              ; 0              ; 1            ; 0             ; 0             ; 0           ; 1           ;
; state.s_write1 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0            ; 0             ; 0             ; 0           ; 1           ;
; state.s_write2 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0            ; 0             ; 0             ; 0           ; 1           ;
; state.s_delay1 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0           ; 1           ;
; state.s_delay2 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0           ; 1           ;
; state.s_delay3 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0             ; 0             ; 0           ; 1           ;
+----------------+----------------+----------------+----------------+----------------+----------------+--------------+---------------+---------------+-------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                            ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal                                                 ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|ScanStat_q1                               ; Stuck at GND due to stuck port data_in                             ;
; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|ScanStat_q2                               ; Stuck at GND due to stuck port data_in                             ;
; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|SyncStatMdcEn                             ; Stuck at GND due to stuck port data_in                             ;
; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|Nvalid                                    ; Stuck at GND due to stuck port data_in                             ;
; phyIniCommand0:pyhIniCommands|addr_reg[0]                                                ; Merged with phyIniCommand0_and:pyhIniCommands_and|addr_reg[0]      ;
; phyIniCommand0:pyhIniCommands|addr_reg[1]                                                ; Merged with phyIniCommand0_and:pyhIniCommands_and|addr_reg[1]      ;
; phyIniCommand0:pyhIniCommands|addr_reg[2]                                                ; Merged with phyIniCommand0_and:pyhIniCommands_and|addr_reg[2]      ;
; phyIniCommand0:pyhIniCommands|addr_reg[3]                                                ; Merged with phyIniCommand0_and:pyhIniCommands_and|addr_reg[3]      ;
; fb_slave_mac:fb_slave_mac_ins|MRxD_q1[3]                                                 ; Merged with fb_slave_mac:fb_slave_mac_ins|LatchedByte[7]           ;
; fb_slave_mac:fb_slave_mac_ins|MRxD_q1[2]                                                 ; Merged with fb_slave_mac:fb_slave_mac_ins|LatchedByte[6]           ;
; fb_slave_mac:fb_slave_mac_ins|MRxD_q1[1]                                                 ; Merged with fb_slave_mac:fb_slave_mac_ins|LatchedByte[5]           ;
; fb_slave_mac:fb_slave_mac_ins|MRxD_q1[0]                                                 ; Merged with fb_slave_mac:fb_slave_mac_ins|LatchedByte[4]           ;
; fb_slave_mac:fb_slave_mac_ins|MRxD_q2[3]                                                 ; Merged with fb_slave_mac:fb_slave_mac_ins|LatchedByte[3]           ;
; fb_slave_mac:fb_slave_mac_ins|MRxD_q2[2]                                                 ; Merged with fb_slave_mac:fb_slave_mac_ins|LatchedByte[2]           ;
; fb_slave_mac:fb_slave_mac_ins|MRxD_q2[1]                                                 ; Merged with fb_slave_mac:fb_slave_mac_ins|LatchedByte[1]           ;
; fb_slave_mac:fb_slave_mac_ins|MRxD_q2[0]                                                 ; Merged with fb_slave_mac:fb_slave_mac_ins|LatchedByte[0]           ;
; phyInital:phyInital_ins0|state~2                                                         ; Lost fanout                                                        ;
; phyInital:phyInital_ins0|state~3                                                         ; Lost fanout                                                        ;
; phyInital:phyInital_ins0|state~4                                                         ; Lost fanout                                                        ;
; phyInital:phyInital_ins0|state~5                                                         ; Lost fanout                                                        ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~5                                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~13                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~21                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~29                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~37                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~45                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~53                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~61                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~69                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~77                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~85                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~93                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~101                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~109                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~117                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~125                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~133                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~141                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~149                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~157                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~165                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~173                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~181                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~189                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~197                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~205                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~213                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~221                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~229                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~237                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~245                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~253                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~261                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~269                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~277                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~285                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~293                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~301                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~309                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~317                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~325                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~333                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~341                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~349                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~357                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~365                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~373                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~381                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~389                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~397                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~405                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~413                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~421                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~429                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~437                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~445                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~453                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~461                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~469                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~477                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~485                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~493                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~501                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~509                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~1                                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~9                                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~17                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~25                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~33                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~41                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~49                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~57                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~65                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~73                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~81                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~89                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~97                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~105                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~113                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~121                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~129                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~137                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~145                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~153                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~161                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~169                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~177                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~185                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~193                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~201                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~209                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~217                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~225                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~233                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~241                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~249                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~257                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~265                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~273                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~281                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~289                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~297                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~305                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~313                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~321                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~329                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~337                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~345                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~353                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~361                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~369                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~377                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~385                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~393                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~401                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~409                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~417                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~425                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~433                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~441                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~449                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~457                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~465                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~473                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~481                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~489                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~497                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~505                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~4                                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~12                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~20                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~28                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~36                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~44                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~52                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~60                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~68                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~76                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~84                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~92                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~100                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~108                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~116                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~124                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~132                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~140                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~148                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~156                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~164                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~172                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~180                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~188                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~196                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~204                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~212                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~220                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~228                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~236                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~244                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~252                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~260                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~268                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~276                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~284                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~292                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~300                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~308                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~316                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~324                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~332                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~340                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~348                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~356                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~364                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~372                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~380                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~388                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~396                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~404                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~412                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~420                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~428                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~436                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~444                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~452                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~460                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~468                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~476                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~484                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~492                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~500                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~508                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~0                                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~8                                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~16                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~24                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~32                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~40                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~48                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~56                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~64                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~72                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~80                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~88                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~96                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~104                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~112                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~120                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~128                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~136                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~144                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~152                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~160                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~168                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~176                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~184                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~192                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~200                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~208                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~216                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~224                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~232                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~240                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~248                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~256                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~264                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~272                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~280                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~288                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~296                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~304                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~312                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~320                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~328                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~336                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~344                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~352                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~360                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~368                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~376                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~384                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~392                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~400                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~408                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~416                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~424                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~432                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~440                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~448                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~456                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~464                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~472                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~480                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~488                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~496                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~504                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~6                                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~14                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~22                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~30                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~38                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~46                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~54                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~62                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~70                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~78                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~86                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~94                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~102                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~110                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~118                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~126                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~134                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~142                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~150                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~158                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~166                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~174                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~182                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~190                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~198                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~206                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~214                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~222                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~230                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~238                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~246                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~254                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~262                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~270                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~278                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~286                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~294                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~302                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~310                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~318                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~326                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~334                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~342                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~350                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~358                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~366                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~374                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~382                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~390                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~398                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~406                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~414                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~422                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~430                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~438                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~446                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~454                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~462                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~470                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~478                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~486                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~494                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~502                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~510                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~2                                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~10                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~18                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~26                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~34                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~42                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~50                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~58                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~66                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~74                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~82                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~90                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~98                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~106                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~114                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~122                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~130                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~138                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~146                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~154                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~162                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~170                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~178                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~186                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~194                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~202                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~210                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~218                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~226                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~234                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~242                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~250                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~258                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~266                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~274                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~282                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~290                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~298                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~306                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~314                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~322                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~330                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~338                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~346                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~354                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~362                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~370                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~378                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~386                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~394                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~402                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~410                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~418                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~426                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~434                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~442                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~450                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~458                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~466                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~474                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~482                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~490                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~498                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~506                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~7                                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~15                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~23                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~31                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~39                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~47                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~55                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~63                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~71                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~79                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~87                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~95                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~103                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~111                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~119                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~127                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~135                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~143                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~151                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~159                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~167                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~175                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~183                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~191                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~199                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~207                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~215                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~223                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~231                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~239                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~247                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~255                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~263                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~271                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~279                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~287                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~295                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~303                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~311                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~319                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~327                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~335                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~343                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~351                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~359                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~367                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~375                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~383                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~391                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~399                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~407                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~415                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~423                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~431                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~439                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~447                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~455                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~463                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~471                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~479                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~487                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~495                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~503                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~511                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~3                                    ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~11                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~19                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~27                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~35                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~43                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~51                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~59                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~67                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~75                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~83                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~91                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~99                                   ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~107                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~115                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~123                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~131                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~139                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~147                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~155                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~163                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~171                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~179                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~187                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~195                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~203                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~211                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~219                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~227                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~235                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~243                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~251                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~259                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~267                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~275                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~283                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~291                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~299                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~307                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~315                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~323                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~331                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~339                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~347                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~355                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~363                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~371                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~379                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~387                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~395                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~403                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~411                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~419                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~427                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~435                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~443                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~451                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~459                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~467                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~475                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~483                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~491                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~499                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~507                                  ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|q_b[2,5,6]                               ; Stuck at GND due to stuck port data_in                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|q_b[3,7]                                 ; Merged with tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|q_b[0] ;
; fb_slave_mac:fb_slave_mac_ins|fb_slave_counters:fb_slave_counters_ins|FrmCrcNibCnt[1..3] ; Lost fanout                                                        ;
; fb_slave_mac:fb_slave_mac_ins|fb_slave_counters:fb_slave_counters_ins|CrcNibCnt[1..3]    ; Lost fanout                                                        ;
; fb_slave_mac:fb_slave_mac_ins|fb_slave_counters:fb_slave_counters_ins|TxRamAddr[6,7]     ; Lost fanout                                                        ;
; Total Number of Removed Registers = 545                                                  ;                                                                    ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                      ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------------+
; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|ScanStat_q1 ; Stuck at GND              ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|ScanStat_q2, ;
;                                                            ; due to stuck port data_in ; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|Nvalid       ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~5      ; Stuck at GND              ; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|q_b[5]      ;
;                                                            ; due to stuck port data_in ;                                                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~6      ; Stuck at GND              ; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|q_b[6]      ;
;                                                            ; due to stuck port data_in ;                                                             ;
; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram~2      ; Stuck at GND              ; tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|q_b[2]      ;
;                                                            ; due to stuck port data_in ;                                                             ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 313   ;
; Number of registers using Synchronous Clear  ; 107   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 250   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 139   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                            ;
+-------------------------------------------------------------------------------+---------+
; Inverted Register                                                             ; Fan out ;
+-------------------------------------------------------------------------------+---------+
; fb_slave_mac:fb_slave_mac_ins|fb_slave_statem:fb_slave_statem_ins|StateIdle   ; 54      ;
; phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen|Counter[0] ; 2       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:framecrc|Crc[6]                          ; 5       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:slavecrc|Crc[6]                          ; 2       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:framecrc|Crc[7]                          ; 3       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:slavecrc|Crc[7]                          ; 3       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:slavecrc|Crc[5]                          ; 4       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:framecrc|Crc[5]                          ; 4       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:slavecrc|Crc[4]                          ; 3       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:framecrc|Crc[4]                          ; 2       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:framecrc|Crc[2]                          ; 1       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:slavecrc|Crc[2]                          ; 1       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:framecrc|Crc[3]                          ; 1       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:slavecrc|Crc[3]                          ; 1       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:slavecrc|Crc[1]                          ; 1       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:framecrc|Crc[1]                          ; 1       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:slavecrc|Crc[0]                          ; 1       ;
; fb_slave_mac:fb_slave_mac_ins|fb_crc:framecrc|Crc[0]                          ; 1       ;
; Total number of inverted registers = 18                                       ;         ;
+-------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                            ;
+-----------------------------------------------------------------+----------------------------------------------------------------+------+
; Register Name                                                   ; Megafunction                                                   ; Type ;
+-----------------------------------------------------------------+----------------------------------------------------------------+------+
; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|q_b[0..7]       ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|ram_rtl_0      ; RAM  ;
; rx_data_ram:rx_data_ram_ins|q_b[0..3]                           ; rx_data_ram:rx_data_ram_ins|ram_rtl_0                          ; RAM  ;
; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|q_b[0..15] ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|ram_rtl_0 ; RAM  ;
+-----------------------------------------------------------------+----------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PHYctrl_Slave|fb_slave_mac:fb_slave_mac_ins|fb_slave_counters:fb_slave_counters_ins|TotalRecvNibCnt[14] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PHYctrl_Slave|phyInital:phyInital_ins0|comm_addr[0]                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PHYctrl_Slave|fb_slave_mac:fb_slave_mac_ins|fb_slave_counters:fb_slave_counters_ins|TotalSentNibCnt[10] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PHYctrl_Slave|fb_slave_mac:fb_slave_mac_ins|RxData[3]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PHYctrl_Slave|phyInital:phyInital_ins0|mi_addr[1]                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PHYctrl_Slave|fb_slave_mac:fb_slave_mac_ins|SynchModule:SynchModule_ins|SynchDelayCnt[23]               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PHYctrl_Slave|rx_ram_addr1[3]                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |PHYctrl_Slave|phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[0]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |PHYctrl_Slave|phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[3]            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |PHYctrl_Slave|phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg|ShiftReg[6]            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |PHYctrl_Slave|readRxRamOrDelay[7]                                                                       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |PHYctrl_Slave|fb_slave_mac:fb_slave_mac_ins|Data_FrmCrc[1]                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0|altsyncram_atg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_opg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0|altsyncram_ksg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                      ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                      ;
; ADDR_WIDTH     ; 8     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rx_data_ram:rx_data_ram_ins ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 4     ; Signed Integer                                  ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_25to100MHz:delay_measure_clock|altpll:altpll_component ;
+-------------------------------+----------------------------------+--------------------------------------+
; Parameter Name                ; Value                            ; Type                                 ;
+-------------------------------+----------------------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped                              ;
; PLL_TYPE                      ; AUTO                             ; Untyped                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_25to100MHz ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped                              ;
; SCAN_CHAIN                    ; LONG                             ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 40000                            ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped                              ;
; LOCK_HIGH                     ; 1                                ; Untyped                              ;
; LOCK_LOW                      ; 1                                ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped                              ;
; SKIP_VCO                      ; OFF                              ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped                              ;
; BANDWIDTH                     ; 0                                ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped                              ;
; DOWN_SPREAD                   ; 0                                ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped                              ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped                              ;
; CLK0_MULTIPLY_BY              ; 4                                ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped                              ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped                              ;
; CLK0_DIVIDE_BY                ; 1                                ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped                              ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped                              ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped                              ;
; DPA_DIVIDER                   ; 0                                ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped                              ;
; VCO_MIN                       ; 0                                ; Untyped                              ;
; VCO_MAX                       ; 0                                ; Untyped                              ;
; VCO_CENTER                    ; 0                                ; Untyped                              ;
; PFD_MIN                       ; 0                                ; Untyped                              ;
; PFD_MAX                       ; 0                                ; Untyped                              ;
; M_INITIAL                     ; 0                                ; Untyped                              ;
; M                             ; 0                                ; Untyped                              ;
; N                             ; 1                                ; Untyped                              ;
; M2                            ; 1                                ; Untyped                              ;
; N2                            ; 1                                ; Untyped                              ;
; SS                            ; 1                                ; Untyped                              ;
; C0_HIGH                       ; 0                                ; Untyped                              ;
; C1_HIGH                       ; 0                                ; Untyped                              ;
; C2_HIGH                       ; 0                                ; Untyped                              ;
; C3_HIGH                       ; 0                                ; Untyped                              ;
; C4_HIGH                       ; 0                                ; Untyped                              ;
; C5_HIGH                       ; 0                                ; Untyped                              ;
; C6_HIGH                       ; 0                                ; Untyped                              ;
; C7_HIGH                       ; 0                                ; Untyped                              ;
; C8_HIGH                       ; 0                                ; Untyped                              ;
; C9_HIGH                       ; 0                                ; Untyped                              ;
; C0_LOW                        ; 0                                ; Untyped                              ;
; C1_LOW                        ; 0                                ; Untyped                              ;
; C2_LOW                        ; 0                                ; Untyped                              ;
; C3_LOW                        ; 0                                ; Untyped                              ;
; C4_LOW                        ; 0                                ; Untyped                              ;
; C5_LOW                        ; 0                                ; Untyped                              ;
; C6_LOW                        ; 0                                ; Untyped                              ;
; C7_LOW                        ; 0                                ; Untyped                              ;
; C8_LOW                        ; 0                                ; Untyped                              ;
; C9_LOW                        ; 0                                ; Untyped                              ;
; C0_INITIAL                    ; 0                                ; Untyped                              ;
; C1_INITIAL                    ; 0                                ; Untyped                              ;
; C2_INITIAL                    ; 0                                ; Untyped                              ;
; C3_INITIAL                    ; 0                                ; Untyped                              ;
; C4_INITIAL                    ; 0                                ; Untyped                              ;
; C5_INITIAL                    ; 0                                ; Untyped                              ;
; C6_INITIAL                    ; 0                                ; Untyped                              ;
; C7_INITIAL                    ; 0                                ; Untyped                              ;
; C8_INITIAL                    ; 0                                ; Untyped                              ;
; C9_INITIAL                    ; 0                                ; Untyped                              ;
; C0_MODE                       ; BYPASS                           ; Untyped                              ;
; C1_MODE                       ; BYPASS                           ; Untyped                              ;
; C2_MODE                       ; BYPASS                           ; Untyped                              ;
; C3_MODE                       ; BYPASS                           ; Untyped                              ;
; C4_MODE                       ; BYPASS                           ; Untyped                              ;
; C5_MODE                       ; BYPASS                           ; Untyped                              ;
; C6_MODE                       ; BYPASS                           ; Untyped                              ;
; C7_MODE                       ; BYPASS                           ; Untyped                              ;
; C8_MODE                       ; BYPASS                           ; Untyped                              ;
; C9_MODE                       ; BYPASS                           ; Untyped                              ;
; C0_PH                         ; 0                                ; Untyped                              ;
; C1_PH                         ; 0                                ; Untyped                              ;
; C2_PH                         ; 0                                ; Untyped                              ;
; C3_PH                         ; 0                                ; Untyped                              ;
; C4_PH                         ; 0                                ; Untyped                              ;
; C5_PH                         ; 0                                ; Untyped                              ;
; C6_PH                         ; 0                                ; Untyped                              ;
; C7_PH                         ; 0                                ; Untyped                              ;
; C8_PH                         ; 0                                ; Untyped                              ;
; C9_PH                         ; 0                                ; Untyped                              ;
; L0_HIGH                       ; 1                                ; Untyped                              ;
; L1_HIGH                       ; 1                                ; Untyped                              ;
; G0_HIGH                       ; 1                                ; Untyped                              ;
; G1_HIGH                       ; 1                                ; Untyped                              ;
; G2_HIGH                       ; 1                                ; Untyped                              ;
; G3_HIGH                       ; 1                                ; Untyped                              ;
; E0_HIGH                       ; 1                                ; Untyped                              ;
; E1_HIGH                       ; 1                                ; Untyped                              ;
; E2_HIGH                       ; 1                                ; Untyped                              ;
; E3_HIGH                       ; 1                                ; Untyped                              ;
; L0_LOW                        ; 1                                ; Untyped                              ;
; L1_LOW                        ; 1                                ; Untyped                              ;
; G0_LOW                        ; 1                                ; Untyped                              ;
; G1_LOW                        ; 1                                ; Untyped                              ;
; G2_LOW                        ; 1                                ; Untyped                              ;
; G3_LOW                        ; 1                                ; Untyped                              ;
; E0_LOW                        ; 1                                ; Untyped                              ;
; E1_LOW                        ; 1                                ; Untyped                              ;
; E2_LOW                        ; 1                                ; Untyped                              ;
; E3_LOW                        ; 1                                ; Untyped                              ;
; L0_INITIAL                    ; 1                                ; Untyped                              ;
; L1_INITIAL                    ; 1                                ; Untyped                              ;
; G0_INITIAL                    ; 1                                ; Untyped                              ;
; G1_INITIAL                    ; 1                                ; Untyped                              ;
; G2_INITIAL                    ; 1                                ; Untyped                              ;
; G3_INITIAL                    ; 1                                ; Untyped                              ;
; E0_INITIAL                    ; 1                                ; Untyped                              ;
; E1_INITIAL                    ; 1                                ; Untyped                              ;
; E2_INITIAL                    ; 1                                ; Untyped                              ;
; E3_INITIAL                    ; 1                                ; Untyped                              ;
; L0_MODE                       ; BYPASS                           ; Untyped                              ;
; L1_MODE                       ; BYPASS                           ; Untyped                              ;
; G0_MODE                       ; BYPASS                           ; Untyped                              ;
; G1_MODE                       ; BYPASS                           ; Untyped                              ;
; G2_MODE                       ; BYPASS                           ; Untyped                              ;
; G3_MODE                       ; BYPASS                           ; Untyped                              ;
; E0_MODE                       ; BYPASS                           ; Untyped                              ;
; E1_MODE                       ; BYPASS                           ; Untyped                              ;
; E2_MODE                       ; BYPASS                           ; Untyped                              ;
; E3_MODE                       ; BYPASS                           ; Untyped                              ;
; L0_PH                         ; 0                                ; Untyped                              ;
; L1_PH                         ; 0                                ; Untyped                              ;
; G0_PH                         ; 0                                ; Untyped                              ;
; G1_PH                         ; 0                                ; Untyped                              ;
; G2_PH                         ; 0                                ; Untyped                              ;
; G3_PH                         ; 0                                ; Untyped                              ;
; E0_PH                         ; 0                                ; Untyped                              ;
; E1_PH                         ; 0                                ; Untyped                              ;
; E2_PH                         ; 0                                ; Untyped                              ;
; E3_PH                         ; 0                                ; Untyped                              ;
; M_PH                          ; 0                                ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped                              ;
; CLK0_COUNTER                  ; G0                               ; Untyped                              ;
; CLK1_COUNTER                  ; G0                               ; Untyped                              ;
; CLK2_COUNTER                  ; G0                               ; Untyped                              ;
; CLK3_COUNTER                  ; G0                               ; Untyped                              ;
; CLK4_COUNTER                  ; G0                               ; Untyped                              ;
; CLK5_COUNTER                  ; G0                               ; Untyped                              ;
; CLK6_COUNTER                  ; E0                               ; Untyped                              ;
; CLK7_COUNTER                  ; E1                               ; Untyped                              ;
; CLK8_COUNTER                  ; E2                               ; Untyped                              ;
; CLK9_COUNTER                  ; E3                               ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                                ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                                ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                                ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                                ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                                ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                                ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                                ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                                ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                                ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                                ; Untyped                              ;
; M_TIME_DELAY                  ; 0                                ; Untyped                              ;
; N_TIME_DELAY                  ; 0                                ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                               ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                               ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                                ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped                              ;
; VCO_POST_SCALE                ; 0                                ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                     ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped                              ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped                              ;
; PORT_ARESET                   ; PORT_USED                        ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped                              ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                                ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                                ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                                ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                                ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                                ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                                ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                                ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                                ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                                ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                                ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                                ; Untyped                              ;
; CBXI_PARAMETER                ; pll_25to100MHz_altpll            ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped                              ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone IV E                     ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE                       ;
+-------------------------------+----------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED4 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED5 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED6 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED7 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phyInital:phyInital_ins0 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; s_rst          ; 0     ; Signed Integer                               ;
; s_ini          ; 1     ; Signed Integer                               ;
; s_read1        ; 2     ; Signed Integer                               ;
; s_read2        ; 3     ; Signed Integer                               ;
; s_wait         ; 4     ; Signed Integer                               ;
; s_write1       ; 5     ; Signed Integer                               ;
; s_write2       ; 6     ; Signed Integer                               ;
; s_delay1       ; 7     ; Signed Integer                               ;
; s_delay2       ; 8     ; Signed Integer                               ;
; s_delay3       ; 9     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                           ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phyIniCommand0:pyhIniCommands ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phyIniCommand0_and:pyhIniCommands_and ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                            ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED0 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED1 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED2 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDnumb:LED3 ;
+----------------+---------+--------------------------------+
; Parameter Name ; Value   ; Type                           ;
+----------------+---------+--------------------------------+
; n0             ; 1000000 ; Unsigned Binary                ;
; n1             ; 1111001 ; Unsigned Binary                ;
; n2             ; 0100100 ; Unsigned Binary                ;
; n3             ; 0110000 ; Unsigned Binary                ;
; n4             ; 0011001 ; Unsigned Binary                ;
; n5             ; 0010010 ; Unsigned Binary                ;
; n6             ; 0000010 ; Unsigned Binary                ;
; n7             ; 1111000 ; Unsigned Binary                ;
; n8             ; 0000000 ; Unsigned Binary                ;
; n9             ; 0011000 ; Unsigned Binary                ;
; na             ; 0001000 ; Unsigned Binary                ;
; nb             ; 0000011 ; Unsigned Binary                ;
; nc             ; 1000110 ; Unsigned Binary                ;
; nd             ; 0100001 ; Unsigned Binary                ;
; ne             ; 0000110 ; Unsigned Binary                ;
; nf             ; 0001110 ; Unsigned Binary                ;
; nx             ; 1111111 ; Unsigned Binary                ;
+----------------+---------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_atg1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 4                    ; Untyped                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 4                    ; Untyped                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_opg1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 16                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 16                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ksg1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fb_slave_mac:fb_slave_mac_ins|SynchModule:SynchModule_ins|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                      ;
+------------------------------------------------+--------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                            ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                   ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                                   ;
; LPM_WIDTHP                                     ; 40           ; Untyped                                                   ;
; LPM_WIDTHR                                     ; 40           ; Untyped                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                   ;
; CBXI_PARAMETER                                 ; mult_kbt     ; Untyped                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                   ;
+------------------------------------------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                               ;
+-------------------------------+------------------------------------------------------------+
; Name                          ; Value                                                      ;
+-------------------------------+------------------------------------------------------------+
; Number of entity instances    ; 1                                                          ;
; Entity Instance               ; pll_25to100MHz:delay_measure_clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                     ;
;     -- PLL_TYPE               ; AUTO                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                          ;
+-------------------------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                         ;
; Entity Instance                           ; rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 8                                                                         ;
;     -- NUMWORDS_B                         ; 256                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                  ;
; Entity Instance                           ; rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 4                                                                         ;
;     -- NUMWORDS_A                         ; 64                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 4                                                                         ;
;     -- NUMWORDS_B                         ; 64                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                  ;
; Entity Instance                           ; phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 16                                                                        ;
;     -- NUMWORDS_A                         ; 16                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 16                                                                        ;
;     -- NUMWORDS_B                         ; 16                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                   ;
+---------------------------------------+--------------------------------------------------------------------------+
; Name                                  ; Value                                                                    ;
+---------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                        ;
; Entity Instance                       ; fb_slave_mac:fb_slave_mac_ins|SynchModule:SynchModule_ins|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                       ;
;     -- LPM_WIDTHB                     ; 8                                                                        ;
;     -- LPM_WIDTHP                     ; 40                                                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                       ;
;     -- USE_EAB                        ; OFF                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                       ;
+---------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phyIniCommand0_and:pyhIniCommands_and"                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; we   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phyIniCommand0:pyhIniCommands"                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; we   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phyInital:phyInital_ins0|eth_miim:eth_miim_ins"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Divider[5..4] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; Divider[7..6] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Divider[3..2] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Divider[1]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; Divider[0]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; NoPre         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ScanStat      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Nvalid        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; LinkFail      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins"                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; we_b   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; data_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; q_a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phyInital:phyInital_ins0"                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; iniStart ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; stateout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fb_slave_mac:fb_slave_mac_ins|fb_crc:framecrc"                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Crc[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; CrcError  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fb_slave_mac:fb_slave_mac_ins|fb_crc:slavecrc"                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Crc[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; CrcError  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fb_slave_mac:fb_slave_mac_ins|fb_slave_counters:fb_slave_counters_ins"                                                                                                                    ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; StateDelayMeas ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; MRxDEqDataSoC  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fb_slave_mac:fb_slave_mac_ins"                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; inSlaveID                ; Input  ; Info     ; Stuck at GND                                                                        ;
; inLastSlaveIDPlus1[7..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; inLastSlaveIDPlus1[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inLastSlaveIDPlus1[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; SlaveID[7..4]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LastSlaveIDPlus1[7..4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_data_ram:rx_data_ram_ins"                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; we_b   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; data_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; q_a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins"                                                                                                 ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_b ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "addr_b[7..6]" will be connected to GND. ;
; we_b   ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; data_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.   ;
; q_a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins"                                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_b ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; we_b   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; data_a ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; addr_a ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; we_a   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
; q_a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 147                         ;
; cycloneiii_ff         ; 313                         ;
;     CLR               ; 97                          ;
;     CLR SCLR          ; 24                          ;
;     ENA               ; 4                           ;
;     ENA CLR           ; 89                          ;
;     ENA CLR SCLR      ; 40                          ;
;     ENA SCLR          ; 6                           ;
;     SCLR              ; 37                          ;
;     plain             ; 16                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 587                         ;
;     arith             ; 196                         ;
;         2 data inputs ; 145                         ;
;         3 data inputs ; 51                          ;
;     normal            ; 391                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 47                          ;
;         3 data inputs ; 71                          ;
;         4 data inputs ; 245                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 28                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.37                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Thu Jul 20 20:31:13 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PHYctrl_Slave -c PHYctrl_Slave
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rx_data_ram.v
    Info (12023): Found entity 1: rx_data_ram File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/rx_data_ram.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mi_data_ram.v
    Info (12023): Found entity 1: mi_data_ram File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/mi_data_ram.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file freedm_bus_slave/fb_slave_statem.v
    Info (12023): Found entity 1: fb_slave_statem File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_statem.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file freedm_bus_slave/fb_slave_mac.v
    Info (12023): Found entity 1: fb_slave_mac File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_mac.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file freedm_bus_slave/fb_slave_counters.v
    Info (12023): Found entity 1: fb_slave_counters File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_counters.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file freedm_bus_slave/fb_crc.v
    Info (12023): Found entity 1: fb_crc File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_crc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file tx_dual_port_ram_8bit.v
    Info (12023): Found entity 1: tx_dual_port_ram_8bit File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/tx_dual_port_ram_8bit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rx_dual_port_ram_8bit.v
    Info (12023): Found entity 1: rx_dual_port_ram_8bit File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/rx_dual_port_ram_8bit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file phyinitial.v
    Info (12023): Found entity 1: phyInital File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyInitial.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file phyinicommand1_and.v
    Info (12023): Found entity 1: phyIniCommand1_and File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyIniCommand1_and.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file phyinicommand1.v
    Info (12023): Found entity 1: phyIniCommand1 File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyIniCommand1.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file phyinicommand0_and.v
    Info (12023): Found entity 1: phyIniCommand0_and File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyIniCommand0_and.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file phyinicommand0.v
    Info (12023): Found entity 1: phyIniCommand0 File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyIniCommand0.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file lednumb.v
    Info (12023): Found entity 1: LEDnumb File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/LEDnumb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eth_shiftreg.v
    Info (12023): Found entity 1: eth_shiftreg File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/eth_shiftreg.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file eth_outputcontrol.v
    Info (12023): Found entity 1: eth_outputcontrol File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/eth_outputcontrol.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file eth_miim.v
    Info (12023): Found entity 1: eth_miim File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/eth_miim.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file eth_clockgen.v
    Info (12023): Found entity 1: eth_clockgen File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/eth_clockgen.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file phyctrl_slave.v
    Info (12023): Found entity 1: PHYctrl_Slave File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pll_25to100mhz.v
    Info (12023): Found entity 1: pll_25to100MHz File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/pll_25to100MHz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file synchmodule.v
    Info (12023): Found entity 1: SynchModule File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/SynchModule.v Line: 1
Info (12127): Elaborating entity "PHYctrl_Slave" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at PHYctrl_Slave.v(62): object "clk_tx1_25" assigned a value but never read File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at PHYctrl_Slave.v(63): object "clk_rx0_25" assigned a value but never read File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 63
Warning (10034): Output port "LEDR[17]" at PHYctrl_Slave.v(10) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 10
Warning (10034): Output port "LEDR[10]" at PHYctrl_Slave.v(10) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 10
Warning (10034): Output port "LEDR[0]" at PHYctrl_Slave.v(10) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 10
Warning (10034): Output port "GPIO[10]" at PHYctrl_Slave.v(11) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 11
Warning (10034): Output port "GPIO[8..4]" at PHYctrl_Slave.v(11) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 11
Warning (10034): Output port "LEDG[6..1]" at PHYctrl_Slave.v(12) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 12
Warning (10034): Output port "ENET1_TX_DATA" at PHYctrl_Slave.v(39) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 39
Warning (10034): Output port "ENET0_GTX_CLK" at PHYctrl_Slave.v(19) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 19
Warning (10034): Output port "ENET0_TX_ER" at PHYctrl_Slave.v(27) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 27
Warning (10034): Output port "ENET1_GTX_CLK" at PHYctrl_Slave.v(29) has no driver File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 29
Info (12128): Elaborating entity "tx_dual_port_ram_8bit" for hierarchy "tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 87
Warning (10850): Verilog HDL warning at tx_dual_port_ram_8bit.v(18): number of words (2) in memory file does not match the number of elements in the address range [0:63] File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/tx_dual_port_ram_8bit.v Line: 18
Info (12128): Elaborating entity "rx_dual_port_ram_8bit" for hierarchy "rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 108
Info (12128): Elaborating entity "rx_data_ram" for hierarchy "rx_data_ram:rx_data_ram_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 140
Info (12128): Elaborating entity "pll_25to100MHz" for hierarchy "pll_25to100MHz:delay_measure_clock" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 148
Info (12128): Elaborating entity "altpll" for hierarchy "pll_25to100MHz:delay_measure_clock|altpll:altpll_component" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/pll_25to100MHz.v Line: 100
Info (12130): Elaborated megafunction instantiation "pll_25to100MHz:delay_measure_clock|altpll:altpll_component" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/pll_25to100MHz.v Line: 100
Info (12133): Instantiated megafunction "pll_25to100MHz:delay_measure_clock|altpll:altpll_component" with the following parameter: File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/pll_25to100MHz.v Line: 100
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_25to100MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_25to100mhz_altpll.v
    Info (12023): Found entity 1: pll_25to100MHz_altpll File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/db/pll_25to100mhz_altpll.v Line: 30
Info (12128): Elaborating entity "pll_25to100MHz_altpll" for hierarchy "pll_25to100MHz:delay_measure_clock|altpll:altpll_component|pll_25to100MHz_altpll:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "LEDnumb" for hierarchy "LEDnumb:LED4" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 150
Info (12128): Elaborating entity "fb_slave_mac" for hierarchy "fb_slave_mac:fb_slave_mac_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 199
Warning (10036): Verilog HDL or VHDL warning at fb_slave_mac.v(63): object "RegDataSoC" assigned a value but never read File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_mac.v Line: 63
Warning (10036): Verilog HDL or VHDL warning at fb_slave_mac.v(76): object "DelayAhead" assigned a value but never read File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_mac.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at fb_slave_mac.v(80): object "RegSlaveCrcError" assigned a value but never read File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_mac.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at fb_slave_mac.v(109): object "AfterPreamble" assigned a value but never read File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_mac.v Line: 109
Info (12128): Elaborating entity "fb_slave_statem" for hierarchy "fb_slave_mac:fb_slave_mac_ins|fb_slave_statem:fb_slave_statem_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_mac.v Line: 227
Info (12128): Elaborating entity "fb_slave_counters" for hierarchy "fb_slave_mac:fb_slave_mac_ins|fb_slave_counters:fb_slave_counters_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_mac.v Line: 258
Info (12128): Elaborating entity "fb_crc" for hierarchy "fb_slave_mac:fb_slave_mac_ins|fb_crc:slavecrc" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_mac.v Line: 462
Info (12128): Elaborating entity "SynchModule" for hierarchy "fb_slave_mac:fb_slave_mac_ins|SynchModule:SynchModule_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_mac.v Line: 510
Info (12128): Elaborating entity "phyInital" for hierarchy "phyInital:phyInital_ins0" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 252
Warning (10036): Verilog HDL or VHDL warning at phyInitial.v(63): object "writeOp" assigned a value but never read File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyInitial.v Line: 63
Info (12128): Elaborating entity "mi_data_ram" for hierarchy "phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyInitial.v Line: 58
Info (12128): Elaborating entity "eth_miim" for hierarchy "phyInital:phyInital_ins0|eth_miim:eth_miim_ins" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyInitial.v Line: 116
Info (12128): Elaborating entity "eth_clockgen" for hierarchy "phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_clockgen:clkgen" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/eth_miim.v Line: 352
Info (12128): Elaborating entity "eth_shiftreg" for hierarchy "phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_shiftreg:shftrg" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/eth_miim.v Line: 358
Warning (10208): Verilog HDL Case Statement warning at eth_shiftreg.v(120): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/eth_shiftreg.v Line: 120
Info (12128): Elaborating entity "eth_outputcontrol" for hierarchy "phyInital:phyInital_ins0|eth_miim:eth_miim_ins|eth_outputcontrol:outctrl" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/eth_miim.v Line: 364
Info (12128): Elaborating entity "phyIniCommand0" for hierarchy "phyIniCommand0:pyhIniCommands" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 258
Warning (10850): Verilog HDL warning at phyIniCommand0.v(25): number of words (6) in memory file does not match the number of elements in the address range [0:15] File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyIniCommand0.v Line: 25
Info (12128): Elaborating entity "phyIniCommand0_and" for hierarchy "phyIniCommand0_and:pyhIniCommands_and" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 263
Warning (10850): Verilog HDL warning at phyIniCommand0_and.v(25): number of words (6) in memory file does not match the number of elements in the address range [0:15] File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyIniCommand0_and.v Line: 25
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "phyIniCommand0:pyhIniCommands|ram" is uninferred due to inappropriate RAM size File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyIniCommand0.v Line: 15
    Info (276004): RAM logic "tx_dual_port_ram_8bit:tx_dual_port_ram_8bit_ins|ram" is uninferred due to inappropriate RAM size File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/tx_dual_port_ram_8bit.v Line: 14
    Info (276004): RAM logic "phyIniCommand0_and:pyhIniCommands_and|ram" is uninferred due to inappropriate RAM size File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/phyIniCommand0_and.v Line: 15
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/db/PHYctrl_Slave.ram0_phyIniCommand0_4db12554.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/db/PHYctrl_Slave.ram0_phyIniCommand0_and_ac523fa6.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/db/PHYctrl_Slave.ram0_tx_dual_port_ram_8bit_bf1e30f6.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rx_data_ram:rx_data_ram_ins|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fb_slave_mac:fb_slave_mac_ins|SynchModule:SynchModule_ins|Mult0" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/SynchModule.v Line: 18
Info (12130): Elaborated megafunction instantiation "rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "rx_dual_port_ram_8bit:rx_dual_port_ram_8bit_ins|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_atg1.tdf
    Info (12023): Found entity 1: altsyncram_atg1 File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/db/altsyncram_atg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "rx_data_ram:rx_data_ram_ins|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_opg1.tdf
    Info (12023): Found entity 1: altsyncram_opg1 File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/db/altsyncram_opg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "phyInital:phyInital_ins0|mi_data_ram:mi_data_ram_ins|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ksg1.tdf
    Info (12023): Found entity 1: altsyncram_ksg1 File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/db/altsyncram_ksg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fb_slave_mac:fb_slave_mac_ins|SynchModule:SynchModule_ins|lpm_mult:Mult0" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/SynchModule.v Line: 18
Info (12133): Instantiated megafunction "fb_slave_mac:fb_slave_mac_ins|SynchModule:SynchModule_ins|lpm_mult:Mult0" with the following parameter: File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/SynchModule.v Line: 18
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_kbt.tdf
    Info (12023): Found entity 1: mult_kbt File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/db/mult_kbt.tdf Line: 31
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 36 buffer(s)
    Info (13019): Ignored 36 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/freedm_bus_slave/fb_slave_statem.v Line: 32
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 10
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 10
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 10
    Warning (13410): Pin "GPIO[4]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 11
    Warning (13410): Pin "GPIO[5]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 11
    Warning (13410): Pin "GPIO[6]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 11
    Warning (13410): Pin "GPIO[7]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 11
    Warning (13410): Pin "GPIO[8]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 11
    Warning (13410): Pin "GPIO[10]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 11
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 12
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 12
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 12
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 12
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 12
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 12
    Warning (13410): Pin "ENET0_RESET_N" is stuck at VCC File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 17
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 19
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 27
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 29
    Warning (13410): Pin "ENET1_RESET_N" is stuck at VCC File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 32
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 39
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 39
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 39
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 39
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/output_files/PHYctrl_Slave.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 7
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 8
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 8
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 8
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 8
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 8
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 21
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 22
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 22
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 22
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 22
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 23
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/PHYctrl_Slave.v Line: 34
Info (21057): Implemented 861 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 111 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 681 logic cells
    Info (21064): Implemented 28 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 833 megabytes
    Info: Processing ended: Thu Jul 20 20:31:34 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/16.0/myProjects/PHYctrl_100Mbps_Slave/output_files/PHYctrl_Slave.map.smsg.


