
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003823                       # Number of seconds simulated
sim_ticks                                  3822890451                       # Number of ticks simulated
final_tick                               533394234705                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 314143                       # Simulator instruction rate (inst/s)
host_op_rate                                   406703                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 303053                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927604                       # Number of bytes of host memory used
host_seconds                                 12614.60                       # Real time elapsed on the host
sim_insts                                  3962781337                       # Number of instructions simulated
sim_ops                                    5130398903                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       404224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       279680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       173312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       115584                       # Number of bytes read from this memory
system.physmem.bytes_read::total               994688                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       262272                       # Number of bytes written to this memory
system.physmem.bytes_written::total            262272                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3158                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2185                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1354                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          903                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7771                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2049                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2049                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1506713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    105737793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1473231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     73159303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1439748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     45335330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1305818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     30234714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               260192651                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1506713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1473231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1439748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1305818                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5725511                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          68605680                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               68605680                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          68605680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1506713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    105737793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1473231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     73159303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1439748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     45335330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1305818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     30234714                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              328798331                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085432                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533475                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206502                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258202                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195413                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299432                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8843                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3318927                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16790984                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085432                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494845                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597651                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039096                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        966340                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632557                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92213                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8712358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5114707     58.71%     58.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354839      4.07%     62.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337589      3.87%     66.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316121      3.63%     70.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260960      3.00%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188173      2.16%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134217      1.54%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208744      2.40%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1797008     20.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8712358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.336558                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.831556                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474301                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       932360                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437529                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42586                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825579                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496746                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19964711                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10439                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825579                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657296                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         538331                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       110203                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290194                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       290752                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19364925                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          119                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        158647                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81584                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26848475                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90202259                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90202259                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10053305                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3603                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1874                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           709359                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1013999                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23943                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413954                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18051124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604410                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23655                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5718093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17486985                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          233                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8712358                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.676287                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.835949                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3228548     37.06%     37.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1715742     19.69%     56.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1357104     15.58%     72.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815710      9.36%     81.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834427      9.58%     91.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381302      4.38%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242892      2.79%     98.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67304      0.77%     99.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69329      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8712358                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63492     58.64%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20482     18.92%     77.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24304     22.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011415     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200604      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542963     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847834      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604410                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.593045                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108278                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007414                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38053108                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23772932                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235374                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14712688                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45679                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668283                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          403                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232028                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825579                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         448046                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14669                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18054612                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900645                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1013999                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1865                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9940                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1434                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121886                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116729                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238615                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365518                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465778                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       238889                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300412                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019015                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834634                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.566987                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245851                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235374                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203599                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24902297                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.552791                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369588                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5816208                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205637                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7886779                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.551862                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.101321                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3297004     41.80%     41.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049467     25.99%     67.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849471     10.77%     78.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431891      5.48%     84.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449116      5.69%     89.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226142      2.87%     92.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155860      1.98%     94.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89849      1.14%     95.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337979      4.29%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7886779                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337979                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25604043                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36936924                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 455246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.916760                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.916760                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.090798                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.090798                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64935257                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19477219                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18727993                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3123366                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2721158                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205090                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1575854                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1512607                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          220445                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6253                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3810952                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17331295                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3123366                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1733052                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3675626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         951826                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        423171                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1873954                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        98447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8655213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.310599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.289344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4979587     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          656539      7.59%     65.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          325256      3.76%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          241017      2.78%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          199998      2.31%     73.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          173181      2.00%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59494      0.69%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          215366      2.49%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1804775     20.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8655213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.340696                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.890493                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3946489                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       396885                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3551624                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17847                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        742364                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345463                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3114                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19397898                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4711                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        742364                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4111654                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         193078                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46495                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3402856                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       158762                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18788088                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         78705                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        66197                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24908492                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85573169                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85573169                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16390123                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8518293                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2354                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1248                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           403233                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2863287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       654129                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8236                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       204889                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17683583                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2362                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15088137                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19808                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5066230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13826218                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8655213                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743243                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858766                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3108012     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1844319     21.31%     57.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       929676     10.74%     67.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1088217     12.57%     80.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       818128      9.45%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       524255      6.06%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       224133      2.59%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66554      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51919      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8655213                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          64228     73.01%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13740     15.62%     88.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10000     11.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11852596     78.56%     78.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120621      0.80%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1101      0.01%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2570485     17.04%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       543334      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15088137                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.645810                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              87968                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005830                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38939260                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22752298                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14570312                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15176105                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24500                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       796063                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       170088                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        742364                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         123253                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8035                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17685945                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        69033                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2863287                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       654129                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1242                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4257                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           48                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       104043                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120630                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224673                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14763125                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2459437                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       325009                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2988397                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2211876                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528960                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.610358                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14597337                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14570312                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8778830                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21678184                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.589326                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404962                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10983051                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12495901                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5190132                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203169                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7912849                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.579191                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.292942                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3699746     46.76%     46.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1686819     21.32%     68.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       915475     11.57%     79.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       334219      4.22%     83.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       287418      3.63%     87.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       127494      1.61%     89.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       311067      3.93%     93.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82957      1.05%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       467654      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7912849                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10983051                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12495901                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2551261                       # Number of memory references committed
system.switch_cpus1.commit.loads              2067220                       # Number of loads committed
system.switch_cpus1.commit.membars               1118                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1954176                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10913747                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170211                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       467654                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25131124                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36115456                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 512391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10983051                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12495901                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10983051                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.834705                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.834705                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.198029                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.198029                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68333566                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19139830                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19982531                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2244                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3325610                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2710194                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       221195                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1400731                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1296198                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          356314                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9884                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3433748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18187523                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3325610                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1652512                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3811398                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1189896                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        607710                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1685111                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        95991                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8818361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.554949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.364187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5006963     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          264659      3.00%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          277503      3.15%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          438556      4.97%     67.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          206509      2.34%     70.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          293605      3.33%     73.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          198994      2.26%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          145475      1.65%     77.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1986097     22.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8818361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362757                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.983891                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3615404                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       560514                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3647576                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        30535                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        964331                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       563867                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1174                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21733672                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4380                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        964331                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3797471                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         109194                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       216394                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3494129                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       236834                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20951460                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           51                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        137064                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        69559                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29331820                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     97697790                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     97697790                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17895928                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11435823                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3595                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1833                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           618010                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1950191                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1007820                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10889                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       394243                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19634370                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15593037                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27976                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6763292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20904437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8818361                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.768247                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.925065                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3111940     35.29%     35.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1878629     21.30%     56.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1264723     14.34%     70.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       835502      9.47%     80.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       753554      8.55%     88.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       425378      4.82%     93.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       383520      4.35%     98.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        84690      0.96%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80425      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8818361                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         117364     78.13%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16507     10.99%     89.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16336     10.88%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13015705     83.47%     83.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       207408      1.33%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1761      0.01%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1549168      9.93%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       818995      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15593037                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.700885                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             150207                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009633                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40182615                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26401395                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15148897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15743244                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        22325                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       778807                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       266235                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        964331                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          65442                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13188                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19637983                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        50650                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1950191                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1007820                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1824                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       133803                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       123875                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       257678                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15312561                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1444075                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       280473                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2236012                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2175154                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            791937                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.670290                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15160371                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15148897                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9942450                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28279379                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.652438                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351580                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10428788                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12840682                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6797294                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3585                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       223159                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7854030                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634916                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166468                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3061180     38.98%     38.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2196836     27.97%     66.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       873853     11.13%     78.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       438577      5.58%     83.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       406042      5.17%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       186241      2.37%     91.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       201085      2.56%     93.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       103202      1.31%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       387014      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7854030                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10428788                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12840682                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1912963                       # Number of memory references committed
system.switch_cpus2.commit.loads              1171381                       # Number of loads committed
system.switch_cpus2.commit.membars               1786                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1854080                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11567679                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       264782                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       387014                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27104823                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40241381                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 349243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10428788                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12840682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10428788                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.879067                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.879067                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.137570                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.137570                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68757232                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21010320                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20002199                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3572                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  15                       # Number of system calls
system.switch_cpus3.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3321843                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2705925                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       224750                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1361788                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1296603                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          351866                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10019                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3485812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              18122534                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3321843                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1648469                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              4021322                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1155311                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        696522                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1708065                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        91519                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      9132174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.455699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.307899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5110852     55.97%     55.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          416722      4.56%     60.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          415743      4.55%     65.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          516473      5.66%     70.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          161921      1.77%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          202795      2.22%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          169656      1.86%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          155450      1.70%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1982562     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      9132174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362346                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.976802                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3654965                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       667997                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3844913                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        36087                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        928205                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       562793                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          307                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21619943                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1814                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        928205                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3819985                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51240                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       425678                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3713767                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       193292                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20878044                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        120154                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        52157                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     29304869                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     97289054                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     97289054                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     18217277                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11087523                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3863                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2052                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           528527                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1938565                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1002591                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9075                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       301122                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19628495                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3879                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15815074                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        33094                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6533004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19735637                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          180                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      9132174                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.731797                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.906969                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3368789     36.89%     36.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1860370     20.37%     57.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1237717     13.55%     70.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       863446      9.45%     80.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       860327      9.42%     89.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       413319      4.53%     94.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       390783      4.28%     98.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        63053      0.69%     99.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74370      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      9132174                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         100093     75.70%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16505     12.48%     88.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15618     11.81%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13216203     83.57%     83.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       197833      1.25%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1807      0.01%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1566351      9.90%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       832880      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15815074                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.725104                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             132216                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008360                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     40927631                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26165515                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15373611                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15947290                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        19330                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       749374                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       247632                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        928205                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27369                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4579                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19632378                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42991                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1938565                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1002591                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2034                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3551                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          140                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       135917                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       126758                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       262675                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15542084                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1462051                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       272989                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2266897                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2220016                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            804846                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.695327                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15391540                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15373611                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9985609                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         28181664                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.676950                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354330                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10596924                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13062805                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6569592                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3699                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       226427                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8203969                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.592254                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.150989                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3346835     40.80%     40.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2188808     26.68%     67.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       890795     10.86%     78.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       482216      5.88%     84.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       424506      5.17%     89.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       172559      2.10%     91.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       193465      2.36%     93.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       114130      1.39%     95.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       390655      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8203969                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10596924                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13062805                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1944144                       # Number of memory references committed
system.switch_cpus3.commit.loads              1189189                       # Number of loads committed
system.switch_cpus3.commit.membars               1838                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1895663                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11759081                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       269972                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       390655                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            27445516                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           40193914                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2012                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  35430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10596924                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13062805                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10596924                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.865119                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.865119                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.155910                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.155910                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        69766834                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21364714                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19961653                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3692                       # number of misc regfile writes
system.l20.replacements                          3203                       # number of replacements
system.l20.tagsinuse                      2047.134505                       # Cycle average of tags in use
system.l20.total_refs                          311714                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5251                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.362788                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.385829                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    20.697812                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1109.265019                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           909.785845                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003606                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.010106                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.541633                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.444231                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999577                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7224                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7225                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1172                       # number of Writeback hits
system.l20.Writeback_hits::total                 1172                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         7272                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7273                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         7272                       # number of overall hits
system.l20.overall_hits::total                   7273                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3158                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3203                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3158                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3203                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3158                       # number of overall misses
system.l20.overall_misses::total                 3203                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13025738                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    519772576                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      532798314                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13025738                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    519772576                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       532798314                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13025738                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    519772576                       # number of overall miss cycles
system.l20.overall_miss_latency::total      532798314                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10382                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10428                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1172                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1172                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10430                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10476                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10430                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10476                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.304180                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.307154                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.302780                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.305746                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.302780                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.305746                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 164589.162761                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166343.526069                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 164589.162761                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166343.526069                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 164589.162761                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166343.526069                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 594                       # number of writebacks
system.l20.writebacks::total                      594                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3158                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3203                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3158                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3203                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3158                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3203                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     12511935                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    483831651                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    496343586                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     12511935                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    483831651                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    496343586                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     12511935                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    483831651                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    496343586                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.304180                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.307154                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.302780                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.305746                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.302780                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.305746                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       278043                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 153208.249208                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154962.093662                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       278043                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 153208.249208                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154962.093662                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       278043                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 153208.249208                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154962.093662                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2229                       # number of replacements
system.l21.tagsinuse                      2047.535424                       # Cycle average of tags in use
system.l21.total_refs                           93626                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4277                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.890578                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           34.317159                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    28.441142                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1029.084118                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           955.693005                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016756                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.013887                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.502482                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.466647                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999773                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3570                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3573                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             852                       # number of Writeback hits
system.l21.Writeback_hits::total                  852                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3594                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3597                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3594                       # number of overall hits
system.l21.overall_hits::total                   3597                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2185                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2229                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2185                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2229                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2185                       # number of overall misses
system.l21.overall_misses::total                 2229                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     12011683                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    302469397                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      314481080                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     12011683                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    302469397                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       314481080                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     12011683                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    302469397                       # number of overall miss cycles
system.l21.overall_miss_latency::total      314481080                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5755                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5802                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          852                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              852                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5779                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5826                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5779                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5826                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.379670                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.384178                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.378093                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.382595                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.378093                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.382595                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 272992.795455                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 138429.929977                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 141086.173172                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 272992.795455                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 138429.929977                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 141086.173172                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 272992.795455                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 138429.929977                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 141086.173172                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 329                       # number of writebacks
system.l21.writebacks::total                      329                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2185                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2229                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2185                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2229                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2185                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2229                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     11498327                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    276503243                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    288001570                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     11498327                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    276503243                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    288001570                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     11498327                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    276503243                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    288001570                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.379670                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.384178                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.378093                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.382595                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.378093                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.382595                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 261325.613636                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126546.106636                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 129206.626290                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 261325.613636                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 126546.106636                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 129206.626290                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 261325.613636                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 126546.106636                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 129206.626290                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1399                       # number of replacements
system.l22.tagsinuse                      2046.414325                       # Cycle average of tags in use
system.l22.total_refs                          189347                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3447                       # Sample count of references to valid blocks.
system.l22.avg_refs                         54.930954                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           28.494575                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    34.272741                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   649.871635                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1333.775374                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013913                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.016735                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.317320                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.651258                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999226                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3276                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3278                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1038                       # number of Writeback hits
system.l22.Writeback_hits::total                 1038                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3328                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3330                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3328                       # number of overall hits
system.l22.overall_hits::total                   3330                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1354                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1397                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1354                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1397                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1354                       # number of overall misses
system.l22.overall_misses::total                 1397                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     10948409                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    213488131                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      224436540                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     10948409                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    213488131                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       224436540                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     10948409                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    213488131                       # number of overall miss cycles
system.l22.overall_miss_latency::total      224436540                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4630                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4675                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1038                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1038                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4682                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4727                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4682                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4727                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.292441                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.298824                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.289193                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.295536                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.289193                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.295536                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 254614.162791                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 157672.179468                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 160656.077309                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 254614.162791                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 157672.179468                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 160656.077309                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 254614.162791                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 157672.179468                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 160656.077309                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 611                       # number of writebacks
system.l22.writebacks::total                      611                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1354                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1397                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1354                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1397                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1354                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1397                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     10458095                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    198063355                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    208521450                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     10458095                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    198063355                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    208521450                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     10458095                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    198063355                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    208521450                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.292441                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.298824                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.289193                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.295536                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.289193                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.295536                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 243211.511628                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146280.173560                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 149263.743737                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 243211.511628                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 146280.173560                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 149263.743737                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 243211.511628                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 146280.173560                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 149263.743737                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           942                       # number of replacements
system.l23.tagsinuse                      2046.568807                       # Cycle average of tags in use
system.l23.total_refs                          210943                       # Total number of references to valid blocks.
system.l23.sampled_refs                          2987                       # Sample count of references to valid blocks.
system.l23.avg_refs                         70.620355                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           40.484703                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    35.565066                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   454.264715                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1516.254323                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019768                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.017366                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.221809                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.740359                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999301                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3225                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3226                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l23.Writeback_hits::total                  985                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           45                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   45                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3270                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3271                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3270                       # number of overall hits
system.l23.overall_hits::total                   3271                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          903                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  942                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          903                       # number of demand (read+write) misses
system.l23.demand_misses::total                   942                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          903                       # number of overall misses
system.l23.overall_misses::total                  942                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13358498                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    146828767                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      160187265                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13358498                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    146828767                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       160187265                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13358498                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    146828767                       # number of overall miss cycles
system.l23.overall_miss_latency::total      160187265                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4128                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4168                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           45                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               45                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4173                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4213                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4173                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4213                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.218750                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.226008                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.216391                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.223594                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.216391                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.223594                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 342525.589744                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 162601.070875                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 170050.175159                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 342525.589744                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 162601.070875                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 170050.175159                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 342525.589744                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 162601.070875                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 170050.175159                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 515                       # number of writebacks
system.l23.writebacks::total                      515                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          903                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             942                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          903                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              942                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          903                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             942                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     12912471                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    136508075                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    149420546                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     12912471                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    136508075                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    149420546                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     12912471                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    136508075                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    149420546                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.218750                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.226008                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.216391                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.223594                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.216391                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.223594                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       331089                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 151171.733112                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 158620.537155                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       331089                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 151171.733112                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 158620.537155                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       331089                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 151171.733112                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 158620.537155                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               578.659494                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641177                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706373.385009                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.881066                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   536.778428                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067117                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860222                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927339                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632483                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632483                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632483                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632483                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632483                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632483                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total           74                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     19667057                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19667057                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     19667057                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19667057                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     19667057                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19667057                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632557                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632557                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632557                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632557                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 265771.040541                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 265771.040541                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 265771.040541                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 265771.040541                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 265771.040541                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 265771.040541                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           28                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           28                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13133908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13133908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13133908                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 285519.739130                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10430                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374014                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10686                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16317.987460                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.375678                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.624322                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899905                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100095                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129250                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129250                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778481                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1753                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1753                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907731                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907731                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907731                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907731                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37253                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37417                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37417                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37417                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37417                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2423813198                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2423813198                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4874143                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4874143                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2428687341                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2428687341                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2428687341                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2428687341                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166503                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166503                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031936                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031936                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019236                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019236                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019236                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019236                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65063.570665                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65063.570665                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29720.384146                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29720.384146                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64908.660261                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64908.660261                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64908.660261                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64908.660261                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1172                       # number of writebacks
system.cpu0.dcache.writebacks::total             1172                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26871                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26871                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26987                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26987                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10382                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10382                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10430                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    584176695                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    584176695                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       866655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       866655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    585043350                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    585043350                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    585043350                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    585043350                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005362                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005362                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005362                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005362                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56268.223367                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56268.223367                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18055.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18055.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56092.363375                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56092.363375                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56092.363375                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56092.363375                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               558.046864                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913315204                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1616487.086726                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.705885                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.340980                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068439                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825867                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894306                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1873895                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1873895                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1873895                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1873895                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1873895                       # number of overall hits
system.cpu1.icache.overall_hits::total        1873895                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     14561727                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     14561727                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     14561727                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     14561727                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     14561727                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     14561727                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1873954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1873954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1873954                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1873954                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1873954                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1873954                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 246808.932203                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 246808.932203                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 246808.932203                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 246808.932203                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 246808.932203                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 246808.932203                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     12219423                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12219423                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     12219423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12219423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     12219423                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12219423                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 259987.723404                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 259987.723404                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 259987.723404                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 259987.723404                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 259987.723404                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 259987.723404                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5779                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206930039                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6035                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34288.324606                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   204.559000                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    51.441000                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.799059                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.200941                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2237579                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2237579                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       481658                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        481658                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1214                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1214                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1122                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1122                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2719237                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2719237                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2719237                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2719237                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19193                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19265                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19265                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19265                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19265                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1806797840                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1806797840                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2280125                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2280125                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1809077965                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1809077965                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1809077965                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1809077965                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2256772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2256772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       481730                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       481730                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2738502                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2738502                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2738502                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2738502                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008505                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008505                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000149                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000149                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007035                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007035                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007035                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007035                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 94138.375449                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94138.375449                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31668.402778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31668.402778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93904.903452                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93904.903452                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93904.903452                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93904.903452                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          852                       # number of writebacks
system.cpu1.dcache.writebacks::total              852                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13438                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13438                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13486                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13486                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5755                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5755                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5779                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5779                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5779                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5779                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    332109865                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    332109865                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       501379                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       501379                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    332611244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    332611244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    332611244                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    332611244                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002110                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002110                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002110                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002110                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57708.056473                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57708.056473                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20890.791667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20890.791667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 57555.155563                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57555.155563                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 57555.155563                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57555.155563                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.730597                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004733607                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1981723.090730                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.730597                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063671                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.804055                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1685044                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1685044                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1685044                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1685044                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1685044                       # number of overall hits
system.cpu2.icache.overall_hits::total        1685044                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           67                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           67                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           67                       # number of overall misses
system.cpu2.icache.overall_misses::total           67                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     16926810                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     16926810                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     16926810                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     16926810                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     16926810                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     16926810                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1685111                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1685111                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1685111                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1685111                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1685111                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1685111                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 252638.955224                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 252638.955224                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 252638.955224                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 252638.955224                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 252638.955224                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 252638.955224                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           22                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     11155320                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     11155320                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     11155320                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     11155320                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     11155320                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     11155320                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       247896                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       247896                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       247896                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       247896                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       247896                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       247896                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4682                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153878210                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4938                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31162.051438                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.451332                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.548668                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884576                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115424                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1130415                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1130415                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       737828                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        737828                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1787                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1787                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1786                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1786                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1868243                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1868243                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1868243                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1868243                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11551                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11551                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11717                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11717                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11717                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11717                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    907742910                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    907742910                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5475749                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5475749                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    913218659                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    913218659                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    913218659                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    913218659                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1141966                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1141966                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       737994                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       737994                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1786                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1786                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1879960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1879960                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1879960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1879960                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010115                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010115                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000225                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000225                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006233                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006233                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006233                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006233                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 78585.655787                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 78585.655787                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 32986.439759                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32986.439759                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 77939.631220                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77939.631220                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 77939.631220                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77939.631220                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1038                       # number of writebacks
system.cpu2.dcache.writebacks::total             1038                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6921                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6921                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7035                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7035                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7035                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7035                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4630                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4630                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4682                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4682                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4682                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4682                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    241098816                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    241098816                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1191214                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1191214                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    242290030                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    242290030                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    242290030                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    242290030                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002490                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002490                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002490                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002490                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 52073.178402                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 52073.178402                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22907.961538                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22907.961538                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 51749.258864                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 51749.258864                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 51749.258864                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 51749.258864                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               506.039527                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008040752                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1984332.188976                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.039527                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060961                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.810961                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1708004                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1708004                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1708004                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1708004                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1708004                       # number of overall hits
system.cpu3.icache.overall_hits::total        1708004                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           61                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           61                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           61                       # number of overall misses
system.cpu3.icache.overall_misses::total           61                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     22552768                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     22552768                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     22552768                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     22552768                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     22552768                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     22552768                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1708065                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1708065                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1708065                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1708065                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1708065                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1708065                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 369717.508197                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 369717.508197                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 369717.508197                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 369717.508197                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 369717.508197                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 369717.508197                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     13483089                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13483089                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     13483089                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13483089                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     13483089                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13483089                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 337077.225000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 337077.225000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 337077.225000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 337077.225000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 337077.225000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 337077.225000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4173                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148974765                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4429                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33636.207948                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.387807                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.612193                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.872609                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.127391                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1146261                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1146261                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       750950                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        750950                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1969                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1969                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1846                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1846                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1897211                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1897211                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1897211                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1897211                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8078                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8078                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          187                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          187                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8265                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8265                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8265                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8265                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    433907256                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    433907256                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6439210                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6439210                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    440346466                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    440346466                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    440346466                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    440346466                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1154339                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1154339                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       751137                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       751137                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1905476                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1905476                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1905476                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1905476                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006998                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006998                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000249                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000249                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004337                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004337                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004337                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004337                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 53714.688784                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53714.688784                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 34434.278075                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34434.278075                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 53278.459286                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 53278.459286                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 53278.459286                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 53278.459286                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu3.dcache.writebacks::total              985                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3950                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3950                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          142                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4092                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4092                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4092                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4092                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4128                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4128                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           45                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4173                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4173                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4173                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4173                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    176863042                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    176863042                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1097097                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1097097                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    177960139                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    177960139                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    177960139                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    177960139                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003576                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003576                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002190                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002190                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002190                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002190                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42844.729167                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42844.729167                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24379.933333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24379.933333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42645.612030                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42645.612030                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42645.612030                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42645.612030                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
