
*** Running vivado
    with args -log rom16_32.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rom16_32.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source rom16_32.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 344.070 ; gain = 95.184
INFO: [Synth 8-638] synthesizing module 'rom16_32' [d:/Work/vivado_project/rom16_32/rom16_32.srcs/sources_1/ip/rom16_32/synth/rom16_32.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'rom16_32' (9#1) [d:/Work/vivado_project/rom16_32/rom16_32.srcs/sources_1/ip/rom16_32/synth/rom16_32.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 552.004 ; gain = 303.117
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 552.004 ; gain = 303.117
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 625.586 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 625.586 ; gain = 376.699
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 625.586 ; gain = 376.699
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 625.586 ; gain = 376.699
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 625.586 ; gain = 376.699
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 625.586 ; gain = 376.699
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 657.133 ; gain = 408.246
Finished Timing Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 657.133 ; gain = 408.246
Finished Technology Mapping : Time (s): cpu = 00:02:16 ; elapsed = 00:02:20 . Memory (MB): peak = 667.273 ; gain = 418.387
Finished IO Insertion : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 667.273 ; gain = 418.387
Finished Renaming Generated Instances : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 667.273 ; gain = 418.387
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 667.273 ; gain = 418.387
Finished Renaming Generated Ports : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 667.273 ; gain = 418.387
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 667.273 ; gain = 418.387
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 667.273 ; gain = 418.387

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 667.273 ; gain = 418.387
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 680.801 ; gain = 439.305
