
*** Running vivado
    with args -log Top_Level_view_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level_view_lmb_bram_0.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top_Level_view_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 364.977 ; gain = 95.102
INFO: [Synth 8-638] synthesizing module 'Top_Level_view_lmb_bram_0' [c:/Users/noahj/Documents/GitHub/WavGenA/WavGenA.srcs/sources_1/bd/Top_Level_view/ip/Top_Level_view_lmb_bram_0/synth/Top_Level_view_lmb_bram_0.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Top_Level_view_lmb_bram_0' (11#1) [c:/Users/noahj/Documents/GitHub/WavGenA/WavGenA.srcs/sources_1/bd/Top_Level_view/ip/Top_Level_view_lmb_bram_0/synth/Top_Level_view_lmb_bram_0.vhd:80]
Finished RTL Elaboration : Time (s): cpu = 00:01:50 ; elapsed = 00:01:56 . Memory (MB): peak = 573.727 ; gain = 303.852
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:50 ; elapsed = 00:01:57 . Memory (MB): peak = 573.727 ; gain = 303.852
INFO: [Device 21-403] Loading part xc7s50csga324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 649.371 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 649.371 ; gain = 379.496
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 649.371 ; gain = 379.496
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 649.371 ; gain = 379.496
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:06 ; elapsed = 00:02:13 . Memory (MB): peak = 649.371 ; gain = 379.496
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:14 . Memory (MB): peak = 649.371 ; gain = 379.496
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:27 . Memory (MB): peak = 668.559 ; gain = 398.684
Finished Timing Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:27 . Memory (MB): peak = 679.703 ; gain = 409.828
Finished Technology Mapping : Time (s): cpu = 00:02:20 ; elapsed = 00:02:27 . Memory (MB): peak = 689.852 ; gain = 419.977
Finished IO Insertion : Time (s): cpu = 00:02:21 ; elapsed = 00:02:28 . Memory (MB): peak = 689.852 ; gain = 419.977
Finished Renaming Generated Instances : Time (s): cpu = 00:02:21 ; elapsed = 00:02:28 . Memory (MB): peak = 689.852 ; gain = 419.977
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:02:28 . Memory (MB): peak = 689.852 ; gain = 419.977
Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:02:28 . Memory (MB): peak = 689.852 ; gain = 419.977
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:28 . Memory (MB): peak = 689.852 ; gain = 419.977
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:28 . Memory (MB): peak = 689.852 ; gain = 419.977

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     6|
|2     |LUT4     |     2|
|3     |RAMB36E1 |     4|
|4     |SRL16E   |     2|
|5     |FDRE     |    10|
|6     |FDSE     |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:28 . Memory (MB): peak = 689.852 ; gain = 419.977
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:30 . Memory (MB): peak = 692.336 ; gain = 428.043
