{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 01:03:56 2022 " "Info: Processing started: Thu Sep 15 01:03:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_8 -c ALU_8 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_8 -c ALU_8 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_8 " "Info: Found entity 1: ALU_8" {  } { { "ALU_8.bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/ALU_8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "182.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 182.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 182 " "Info: Found entity 1: 182" {  } { { "182.bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/182.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8choice1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8choice1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8choice1 " "Info: Found entity 1: 8choice1" {  } { { "8choice1.bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/8choice1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a+b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file a+b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A+B " "Info: Found entity 1: A+B" {  } { { "A+B.bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/A+B.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a-b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file a-b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A-B " "Info: Found entity 1: A-B" {  } { { "A-B.bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/A-B.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ab.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AB " "Info: Found entity 1: AB" {  } { { "AB.bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/AB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a÷b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file a÷b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A÷B " "Info: Found entity 1: A÷B" {  } { { "A÷B.bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/A÷B.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dive.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dive-SYN " "Info: Found design unit 1: dive-SYN" {  } { { "dive.vhd" "" { Text "G:/mywork/CPU_8/ALU_8/dive.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dive " "Info: Found entity 1: dive" {  } { { "dive.vhd" "" { Text "G:/mywork/CPU_8/ALU_8/dive.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Info: Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "G:/mywork/CPU_8/ALU_8/lpm_divide0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Info: Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "G:/mywork/CPU_8/ALU_8/lpm_divide0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_a+b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file logic_a+b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_A+B " "Info: Found entity 1: logic_A+B" {  } { { "logic_A+B.bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/logic_A+B.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "logci_A+B.bdf " "Warning: Can't analyze file -- file logci_A+B.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_?(a+b).bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file logic_?(a+b).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_?(A+B) " "Info: Found entity 1: logic_?(A+B)" {  } { { "logic_?(A+B).bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/logic_?(A+B).bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_ab.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file logic_ab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_AB " "Info: Found entity 1: logic_AB" {  } { { "logic_AB.bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/logic_AB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_ab.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file logic_ab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_AB " "Info: Found entity 1: logic_AB" {  } { { "logic_AB.bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/logic_AB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "logic_?A+B.bdf " "Warning: Can't analyze file -- file logic_?A+B.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_非(a+b).bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file logic_非(a+b).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_非(A+B) " "Info: Found entity 1: logic_非(A+B)" {  } { { "logic_非(A+B).bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/logic_非(A+B).bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_8 " "Info: Elaborating entity \"ALU_8\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"74181:inst\"" {  } { { "ALU_8.bdf" "inst" { Schematic "G:/mywork/CPU_8/ALU_8/ALU_8.bdf" { { -24 312 432 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74181:inst " "Info: Elaborated megafunction instantiation \"74181:inst\"" {  } { { "ALU_8.bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/ALU_8.bdf" { { -24 312 432 232 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 74182:inst8 " "Info: Elaborating entity \"74182\" for hierarchy \"74182:inst8\"" {  } { { "ALU_8.bdf" "inst8" { Schematic "G:/mywork/CPU_8/ALU_8/ALU_8.bdf" { { 40 584 688 216 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74182:inst8 " "Info: Elaborated megafunction instantiation \"74182:inst8\"" {  } { { "ALU_8.bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/ALU_8.bdf" { { 40 584 688 216 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 01:03:58 2022 " "Info: Processing ended: Thu Sep 15 01:03:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
