@use $UVMF_PROJECT_DIR/rtl/verilog/verilog_dut.vinfo
@use $UVMF_PROJECT_DIR/tb/parameters/AND_parameters_pkg.vinfo
@use $UVMF_HOME/uvmf_base_pkg/uvmf_base_pkg_hdl.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/AND_inputs_pkg/AND_inputs_bfm.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/AND_output_pkg/AND_output_bfm.vinfo
hdl_top.sv
