$date
	Thu Aug 30 14:46:02 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FA_TB $end
$var wire 1 ! t_cout $end
$var wire 1 " t_s $end
$var reg 1 # t_a $end
$var reg 1 $ t_b $end
$var reg 1 % t_cin $end
$scope module I1 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( Cin $end
$var wire 1 ! Cout $end
$var wire 1 " S $end
$var wire 1 ) T0 $end
$var wire 1 * T1 $end
$var wire 1 + T2 $end
$scope module X1 $end
$var wire 1 & i0 $end
$var wire 1 ' i1 $end
$var wire 1 ( i2 $end
$var wire 1 " o $end
$var wire 1 , t $end
$scope module xor2_0 $end
$var wire 1 & i0 $end
$var wire 1 ' i1 $end
$var wire 1 , o $end
$upscope $end
$scope module xor2_1 $end
$var wire 1 ( i0 $end
$var wire 1 , i1 $end
$var wire 1 " o $end
$upscope $end
$upscope $end
$scope module A1 $end
$var wire 1 & i0 $end
$var wire 1 ' i1 $end
$var wire 1 ) o $end
$upscope $end
$scope module A2 $end
$var wire 1 ' i0 $end
$var wire 1 ( i1 $end
$var wire 1 * o $end
$upscope $end
$scope module A3 $end
$var wire 1 ( i0 $end
$var wire 1 & i1 $end
$var wire 1 + o $end
$upscope $end
$scope module O1 $end
$var wire 1 ) i0 $end
$var wire 1 * i1 $end
$var wire 1 + i2 $end
$var wire 1 ! o $end
$var wire 1 - t $end
$scope module or2_0 $end
$var wire 1 ) i0 $end
$var wire 1 * i1 $end
$var wire 1 - o $end
$upscope $end
$scope module or2_1 $end
$var wire 1 + i0 $end
$var wire 1 - i1 $end
$var wire 1 ! o $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
1(
#15
1,
0%
0(
1$
1'
#20
1!
1-
0"
1*
1%
1(
#25
0!
0-
1"
0*
0%
0(
0$
0'
1#
1&
#30
1!
0"
1+
1%
1(
#35
1-
0+
0,
1)
0%
0(
1$
1'
#40
1"
1*
1+
1%
1(
