set a(0-13) {NAME aif#47:aif#1:asn(land#13.sva#1) TYPE ASSIGN PAR 0-12 XREFS 121553 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037} PREDS {} SUCCS {{258 0 0-40 {}}} CYCLES {}}
set a(0-14) {NAME aif#41:aif#1:asn(land#11.sva#1) TYPE ASSIGN PAR 0-12 XREFS 121554 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037} PREDS {} SUCCS {{258 0 0-44 {}}} CYCLES {}}
set a(0-15) {NAME asn#182 TYPE {I/O_READ SIGNAL} PAR 0-12 XREFS 121555 LOC {1 0.0 1 0.48413300079335 1 0.48413300079335 1 0.48413300079335} PREDS {} SUCCS {{259 0 0-16 {}}} CYCLES {}}
set a(0-16) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-12 XREFS 121556 LOC {1 0.0 1 0.48413300079335 1 0.48413300079335 1 0.48413300079335} PREDS {{259 0 0-15 {}}} SUCCS {{259 0 0-17 {}}} CYCLES {}}
set a(0-17) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-12 XREFS 121557 LOC {1 0.0 1 0.48413300079335 1 0.48413300079335 1 0.48413300079335} PREDS {{259 0 0-16 {}}} SUCCS {{259 0 0-18 {}}} CYCLES {}}
set a(0-18) {NAME if#12:conc TYPE CONCATENATE PAR 0-12 XREFS 121558 LOC {1 0.0 1 0.48413300079335 1 0.48413300079335 1 0.48413300079335} PREDS {{259 0 0-17 {}}} SUCCS {{259 0 0-19 {}}} CYCLES {}}
set a(0-19) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 3 NAME aif#39:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-12 XREFS 121559 LOC {1 0.0 1 0.48413300079335 1 0.48413300079335 1 0.7420663232579235 1 0.7420663232579235} PREDS {{259 0 0-18 {}}} SUCCS {{259 0 0-20 {}}} CYCLES {}}
set a(0-20) {NAME if#12:slc TYPE READSLICE PAR 0-12 XREFS 121560 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.7420664628966769} PREDS {{259 0 0-19 {}}} SUCCS {{259 0 0-21 {}} {258 0 0-30 {}} {258 0 0-39 {}} {258 0 0-42 {}}} CYCLES {}}
set a(0-21) {NAME if#12:asn#1 TYPE ASSIGN PAR 0-12 XREFS 121561 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.7420664628966769} PREDS {{259 0 0-20 {}}} SUCCS {{259 0 0-22 {}}} CYCLES {}}
set a(0-22) {NAME asel#41 TYPE SELECT PAR 0-12 XREFS 121562 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.7420664628966769} PREDS {{259 0 0-21 {}}} SUCCS {{146 0 0-23 {}} {146 0 0-24 {}} {146 0 0-25 {}} {146 0 0-26 {}} {146 0 0-27 {}} {146 0 0-28 {}} {146 0 0-29 {}}} CYCLES {}}
set a(0-23) {NAME asn#183 TYPE {I/O_READ SIGNAL} PAR 0-12 XREFS 121563 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.7420664628966769} PREDS {{146 0 0-22 {}}} SUCCS {{259 0 0-24 {}}} CYCLES {}}
set a(0-24) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-12 XREFS 121564 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.7420664628966769} PREDS {{146 0 0-22 {}} {259 0 0-23 {}}} SUCCS {{259 0 0-25 {}}} CYCLES {}}
set a(0-25) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-12 XREFS 121565 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.7420664628966769} PREDS {{146 0 0-22 {}} {259 0 0-24 {}}} SUCCS {{259 0 0-26 {}}} CYCLES {}}
set a(0-26) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-12 XREFS 121566 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.7420664628966769} PREDS {{146 0 0-22 {}} {259 0 0-25 {}}} SUCCS {{259 0 0-27 {}}} CYCLES {}}
set a(0-27) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 3 NAME aif#41:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-12 XREFS 121567 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.9999997853612504 1 0.9999997853612504} PREDS {{146 0 0-22 {}} {259 0 0-26 {}}} SUCCS {{259 0 0-28 {}}} CYCLES {}}
set a(0-28) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-12 XREFS 121568 LOC {1 0.5158669242066538 1 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037} PREDS {{146 0 0-22 {}} {259 0 0-27 {}}} SUCCS {{259 0 0-29 {}}} CYCLES {}}
set a(0-29) {NAME if#12:not#1 TYPE NOT PAR 0-12 XREFS 121569 LOC {1 0.5158669242066538 1 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037} PREDS {{146 0 0-22 {}} {259 0 0-28 {}}} SUCCS {{258 0 0-44 {}}} CYCLES {}}
set a(0-30) {NAME if#13:asn#1 TYPE ASSIGN PAR 0-12 XREFS 121570 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.7420664628966769} PREDS {{258 0 0-20 {}}} SUCCS {{259 0 0-31 {}}} CYCLES {}}
set a(0-31) {NAME asel#47 TYPE SELECT PAR 0-12 XREFS 121571 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.7420664628966769} PREDS {{259 0 0-30 {}}} SUCCS {{146 0 0-32 {}} {146 0 0-33 {}} {146 0 0-34 {}} {146 0 0-35 {}} {146 0 0-36 {}} {146 0 0-37 {}} {146 0 0-38 {}}} CYCLES {}}
set a(0-32) {NAME asn#184 TYPE {I/O_READ SIGNAL} PAR 0-12 XREFS 121572 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.7420664628966769} PREDS {{146 0 0-31 {}}} SUCCS {{259 0 0-33 {}}} CYCLES {}}
set a(0-33) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-12 XREFS 121573 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.7420664628966769} PREDS {{146 0 0-31 {}} {259 0 0-32 {}}} SUCCS {{259 0 0-34 {}}} CYCLES {}}
set a(0-34) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-12 XREFS 121574 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.7420664628966769} PREDS {{146 0 0-31 {}} {259 0 0-33 {}}} SUCCS {{259 0 0-35 {}}} CYCLES {}}
set a(0-35) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-12 XREFS 121575 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.7420664628966769} PREDS {{146 0 0-31 {}} {259 0 0-34 {}}} SUCCS {{259 0 0-36 {}}} CYCLES {}}
set a(0-36) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 3 NAME aif#47:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-12 XREFS 121576 LOC {1 0.2579334621033269 1 0.7420664628966769 1 0.7420664628966769 1 0.9999997853612504 1 0.9999997853612504} PREDS {{146 0 0-31 {}} {259 0 0-35 {}}} SUCCS {{259 0 0-37 {}}} CYCLES {}}
set a(0-37) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-12 XREFS 121577 LOC {1 0.5158669242066538 1 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037} PREDS {{146 0 0-31 {}} {259 0 0-36 {}}} SUCCS {{259 0 0-38 {}}} CYCLES {}}
set a(0-38) {NAME if#13:not#1 TYPE NOT PAR 0-12 XREFS 121578 LOC {1 0.5158669242066538 1 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037} PREDS {{146 0 0-31 {}} {259 0 0-37 {}}} SUCCS {{258 0 0-40 {}}} CYCLES {}}
set a(0-39) {NAME if#12:not#2 TYPE NOT PAR 0-12 XREFS 121579 LOC {1 0.2579334621033269 1 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037} PREDS {{258 0 0-20 {}}} SUCCS {{259 0 0-40 {}}} CYCLES {}}
set a(0-40) {NAME if#13:and TYPE AND PAR 0-12 XREFS 121580 LOC {1 0.5158669242066538 1 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037} PREDS {{258 0 0-38 {}} {258 0 0-13 {}} {259 0 0-39 {}}} SUCCS {{258 0 0-43 {}} {258 0 0-46 {}}} CYCLES {}}
set a(0-41) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-12 XREFS 121581 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{260 0 0-41 {}} {80 0 0-48 {}}} SUCCS {{260 0 0-41 {}} {80 0 0-48 {}}} CYCLES {}}
set a(0-42) {NAME if#12:not TYPE NOT PAR 0-12 XREFS 121582 LOC {1 0.2579334621033269 1 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037} PREDS {{258 0 0-20 {}}} SUCCS {{258 0 0-44 {}}} CYCLES {}}
set a(0-43) {NAME not TYPE NOT PAR 0-12 XREFS 121583 LOC {1 0.5158669242066538 1 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037} PREDS {{258 0 0-40 {}}} SUCCS {{259 0 0-44 {}}} CYCLES {}}
set a(0-44) {NAME and TYPE AND PAR 0-12 XREFS 121584 LOC {1 0.5158669242066538 1 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037} PREDS {{258 0 0-42 {}} {258 0 0-29 {}} {258 0 0-14 {}} {259 0 0-43 {}}} SUCCS {{259 0 0-45 {}}} CYCLES {}}
set a(0-45) {NAME exs#4 TYPE SIGNEXTEND PAR 0-12 XREFS 121585 LOC {1 0.5158669242066538 1 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037} PREDS {{259 0 0-44 {}}} SUCCS {{258 0 0-47 {}}} CYCLES {}}
set a(0-46) {NAME exs#2 TYPE SIGNEXTEND PAR 0-12 XREFS 121586 LOC {1 0.5158669242066538 1 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037} PREDS {{258 0 0-40 {}}} SUCCS {{259 0 0-47 {}}} CYCLES {}}
set a(0-47) {NAME conc#11 TYPE CONCATENATE PAR 0-12 XREFS 121587 LOC {1 0.5158669242066538 1 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037} PREDS {{258 0 0-45 {}} {259 0 0-46 {}}} SUCCS {{259 0 0-48 {}}} CYCLES {}}
set a(0-48) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-12 XREFS 121588 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{260 0 0-48 {}} {80 0 0-41 {}} {259 0 0-47 {}}} SUCCS {{80 0 0-41 {}} {260 0 0-48 {}}} CYCLES {}}
set a(0-12) {CHI {0-13 0-14 0-15 0-16 0-17 0-18 0-19 0-20 0-21 0-22 0-23 0-24 0-25 0-26 0-27 0-28 0-29 0-30 0-31 0-32 0-33 0-34 0-35 0-36 0-37 0-38 0-39 0-40 0-41 0-42 0-43 0-44 0-45 0-46 0-47 0-48} ITERATIONS Infinite LATENCY 1 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 2.0 CYCLES_IN 1 TOTAL_CYCLES_IN 1 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1 NAME main TYPE LOOP DELAY {13.33 ns} PAR {} XREFS 121589 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-12-TOTALCYCLES) {1}
set a(0-12-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,7,1,11) {0-19 0-27 0-36} mgc_ioport.mgc_out_stdreg(4,4) 0-41 mgc_ioport.mgc_out_stdreg(2,30) 0-48}
set a(0-12-PROC_NAME) {core}
set a(0-12-HIER_NAME) {/markers/core}
set a(TOP) {0-12}

