
smarthome.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca0c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  0800cbdc  0800cbdc  0000dbdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cfec  0800cfec  0000e1b4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cfec  0800cfec  0000dfec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cff4  0800cff4  0000e1b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cff4  0800cff4  0000dff4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cff8  0800cff8  0000dff8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001b4  20000000  0800cffc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000053c  200001b8  0800d1b0  0000e1b8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006f4  0800d1b0  0000e6f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a96e  00000000  00000000  0000e1e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003acf  00000000  00000000  00028b52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015c8  00000000  00000000  0002c628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001103  00000000  00000000  0002dbf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028b9f  00000000  00000000  0002ecf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dd4c  00000000  00000000  00057892  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f77c3  00000000  00000000  000755de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016cda1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062ac  00000000  00000000  0016cde4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00173090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001b8 	.word	0x200001b8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cbc4 	.word	0x0800cbc4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001bc 	.word	0x200001bc
 800020c:	0800cbc4 	.word	0x0800cbc4

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2iz>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b94:	d215      	bcs.n	8000bc2 <__aeabi_d2iz+0x36>
 8000b96:	d511      	bpl.n	8000bbc <__aeabi_d2iz+0x30>
 8000b98:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d912      	bls.n	8000bc8 <__aeabi_d2iz+0x3c>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	4240      	negne	r0, r0
 8000bba:	4770      	bx	lr
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc6:	d105      	bne.n	8000bd4 <__aeabi_d2iz+0x48>
 8000bc8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bcc:	bf08      	it	eq
 8000bce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__aeabi_d2uiz>:
 8000bdc:	004a      	lsls	r2, r1, #1
 8000bde:	d211      	bcs.n	8000c04 <__aeabi_d2uiz+0x28>
 8000be0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be4:	d211      	bcs.n	8000c0a <__aeabi_d2uiz+0x2e>
 8000be6:	d50d      	bpl.n	8000c04 <__aeabi_d2uiz+0x28>
 8000be8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bf0:	d40e      	bmi.n	8000c10 <__aeabi_d2uiz+0x34>
 8000bf2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bfa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfe:	fa23 f002 	lsr.w	r0, r3, r2
 8000c02:	4770      	bx	lr
 8000c04:	f04f 0000 	mov.w	r0, #0
 8000c08:	4770      	bx	lr
 8000c0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0e:	d102      	bne.n	8000c16 <__aeabi_d2uiz+0x3a>
 8000c10:	f04f 30ff 	mov.w	r0, #4294967295
 8000c14:	4770      	bx	lr
 8000c16:	f04f 0000 	mov.w	r0, #0
 8000c1a:	4770      	bx	lr

08000c1c <__aeabi_d2f>:
 8000c1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c24:	bf24      	itt	cs
 8000c26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2e:	d90d      	bls.n	8000c4c <__aeabi_d2f+0x30>
 8000c30:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c3c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c44:	bf08      	it	eq
 8000c46:	f020 0001 	biceq.w	r0, r0, #1
 8000c4a:	4770      	bx	lr
 8000c4c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c50:	d121      	bne.n	8000c96 <__aeabi_d2f+0x7a>
 8000c52:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c56:	bfbc      	itt	lt
 8000c58:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	4770      	bxlt	lr
 8000c5e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c66:	f1c2 0218 	rsb	r2, r2, #24
 8000c6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c72:	fa20 f002 	lsr.w	r0, r0, r2
 8000c76:	bf18      	it	ne
 8000c78:	f040 0001 	orrne.w	r0, r0, #1
 8000c7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c88:	ea40 000c 	orr.w	r0, r0, ip
 8000c8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c94:	e7cc      	b.n	8000c30 <__aeabi_d2f+0x14>
 8000c96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c9a:	d107      	bne.n	8000cac <__aeabi_d2f+0x90>
 8000c9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ca0:	bf1e      	ittt	ne
 8000ca2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000caa:	4770      	bxne	lr
 8000cac:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop

08000cbc <__aeabi_uldivmod>:
 8000cbc:	b953      	cbnz	r3, 8000cd4 <__aeabi_uldivmod+0x18>
 8000cbe:	b94a      	cbnz	r2, 8000cd4 <__aeabi_uldivmod+0x18>
 8000cc0:	2900      	cmp	r1, #0
 8000cc2:	bf08      	it	eq
 8000cc4:	2800      	cmpeq	r0, #0
 8000cc6:	bf1c      	itt	ne
 8000cc8:	f04f 31ff 	movne.w	r1, #4294967295
 8000ccc:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd0:	f000 b96a 	b.w	8000fa8 <__aeabi_idiv0>
 8000cd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cdc:	f000 f806 	bl	8000cec <__udivmoddi4>
 8000ce0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce8:	b004      	add	sp, #16
 8000cea:	4770      	bx	lr

08000cec <__udivmoddi4>:
 8000cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cf0:	9d08      	ldr	r5, [sp, #32]
 8000cf2:	460c      	mov	r4, r1
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d14e      	bne.n	8000d96 <__udivmoddi4+0xaa>
 8000cf8:	4694      	mov	ip, r2
 8000cfa:	458c      	cmp	ip, r1
 8000cfc:	4686      	mov	lr, r0
 8000cfe:	fab2 f282 	clz	r2, r2
 8000d02:	d962      	bls.n	8000dca <__udivmoddi4+0xde>
 8000d04:	b14a      	cbz	r2, 8000d1a <__udivmoddi4+0x2e>
 8000d06:	f1c2 0320 	rsb	r3, r2, #32
 8000d0a:	4091      	lsls	r1, r2
 8000d0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d10:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d14:	4319      	orrs	r1, r3
 8000d16:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1e:	fa1f f68c 	uxth.w	r6, ip
 8000d22:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d26:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d2a:	fb07 1114 	mls	r1, r7, r4, r1
 8000d2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d32:	fb04 f106 	mul.w	r1, r4, r6
 8000d36:	4299      	cmp	r1, r3
 8000d38:	d90a      	bls.n	8000d50 <__udivmoddi4+0x64>
 8000d3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d42:	f080 8112 	bcs.w	8000f6a <__udivmoddi4+0x27e>
 8000d46:	4299      	cmp	r1, r3
 8000d48:	f240 810f 	bls.w	8000f6a <__udivmoddi4+0x27e>
 8000d4c:	3c02      	subs	r4, #2
 8000d4e:	4463      	add	r3, ip
 8000d50:	1a59      	subs	r1, r3, r1
 8000d52:	fa1f f38e 	uxth.w	r3, lr
 8000d56:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5a:	fb07 1110 	mls	r1, r7, r0, r1
 8000d5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d62:	fb00 f606 	mul.w	r6, r0, r6
 8000d66:	429e      	cmp	r6, r3
 8000d68:	d90a      	bls.n	8000d80 <__udivmoddi4+0x94>
 8000d6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d72:	f080 80fc 	bcs.w	8000f6e <__udivmoddi4+0x282>
 8000d76:	429e      	cmp	r6, r3
 8000d78:	f240 80f9 	bls.w	8000f6e <__udivmoddi4+0x282>
 8000d7c:	4463      	add	r3, ip
 8000d7e:	3802      	subs	r0, #2
 8000d80:	1b9b      	subs	r3, r3, r6
 8000d82:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d86:	2100      	movs	r1, #0
 8000d88:	b11d      	cbz	r5, 8000d92 <__udivmoddi4+0xa6>
 8000d8a:	40d3      	lsrs	r3, r2
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	e9c5 3200 	strd	r3, r2, [r5]
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	428b      	cmp	r3, r1
 8000d98:	d905      	bls.n	8000da6 <__udivmoddi4+0xba>
 8000d9a:	b10d      	cbz	r5, 8000da0 <__udivmoddi4+0xb4>
 8000d9c:	e9c5 0100 	strd	r0, r1, [r5]
 8000da0:	2100      	movs	r1, #0
 8000da2:	4608      	mov	r0, r1
 8000da4:	e7f5      	b.n	8000d92 <__udivmoddi4+0xa6>
 8000da6:	fab3 f183 	clz	r1, r3
 8000daa:	2900      	cmp	r1, #0
 8000dac:	d146      	bne.n	8000e3c <__udivmoddi4+0x150>
 8000dae:	42a3      	cmp	r3, r4
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xcc>
 8000db2:	4290      	cmp	r0, r2
 8000db4:	f0c0 80f0 	bcc.w	8000f98 <__udivmoddi4+0x2ac>
 8000db8:	1a86      	subs	r6, r0, r2
 8000dba:	eb64 0303 	sbc.w	r3, r4, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	2d00      	cmp	r5, #0
 8000dc2:	d0e6      	beq.n	8000d92 <__udivmoddi4+0xa6>
 8000dc4:	e9c5 6300 	strd	r6, r3, [r5]
 8000dc8:	e7e3      	b.n	8000d92 <__udivmoddi4+0xa6>
 8000dca:	2a00      	cmp	r2, #0
 8000dcc:	f040 8090 	bne.w	8000ef0 <__udivmoddi4+0x204>
 8000dd0:	eba1 040c 	sub.w	r4, r1, ip
 8000dd4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dd8:	fa1f f78c 	uxth.w	r7, ip
 8000ddc:	2101      	movs	r1, #1
 8000dde:	fbb4 f6f8 	udiv	r6, r4, r8
 8000de2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000de6:	fb08 4416 	mls	r4, r8, r6, r4
 8000dea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dee:	fb07 f006 	mul.w	r0, r7, r6
 8000df2:	4298      	cmp	r0, r3
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x11c>
 8000df6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dfa:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0x11a>
 8000e00:	4298      	cmp	r0, r3
 8000e02:	f200 80cd 	bhi.w	8000fa0 <__udivmoddi4+0x2b4>
 8000e06:	4626      	mov	r6, r4
 8000e08:	1a1c      	subs	r4, r3, r0
 8000e0a:	fa1f f38e 	uxth.w	r3, lr
 8000e0e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e12:	fb08 4410 	mls	r4, r8, r0, r4
 8000e16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e1a:	fb00 f707 	mul.w	r7, r0, r7
 8000e1e:	429f      	cmp	r7, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x148>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x146>
 8000e2c:	429f      	cmp	r7, r3
 8000e2e:	f200 80b0 	bhi.w	8000f92 <__udivmoddi4+0x2a6>
 8000e32:	4620      	mov	r0, r4
 8000e34:	1bdb      	subs	r3, r3, r7
 8000e36:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e3a:	e7a5      	b.n	8000d88 <__udivmoddi4+0x9c>
 8000e3c:	f1c1 0620 	rsb	r6, r1, #32
 8000e40:	408b      	lsls	r3, r1
 8000e42:	fa22 f706 	lsr.w	r7, r2, r6
 8000e46:	431f      	orrs	r7, r3
 8000e48:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e4c:	fa04 f301 	lsl.w	r3, r4, r1
 8000e50:	ea43 030c 	orr.w	r3, r3, ip
 8000e54:	40f4      	lsrs	r4, r6
 8000e56:	fa00 f801 	lsl.w	r8, r0, r1
 8000e5a:	0c38      	lsrs	r0, r7, #16
 8000e5c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e60:	fbb4 fef0 	udiv	lr, r4, r0
 8000e64:	fa1f fc87 	uxth.w	ip, r7
 8000e68:	fb00 441e 	mls	r4, r0, lr, r4
 8000e6c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e70:	fb0e f90c 	mul.w	r9, lr, ip
 8000e74:	45a1      	cmp	r9, r4
 8000e76:	fa02 f201 	lsl.w	r2, r2, r1
 8000e7a:	d90a      	bls.n	8000e92 <__udivmoddi4+0x1a6>
 8000e7c:	193c      	adds	r4, r7, r4
 8000e7e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e82:	f080 8084 	bcs.w	8000f8e <__udivmoddi4+0x2a2>
 8000e86:	45a1      	cmp	r9, r4
 8000e88:	f240 8081 	bls.w	8000f8e <__udivmoddi4+0x2a2>
 8000e8c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e90:	443c      	add	r4, r7
 8000e92:	eba4 0409 	sub.w	r4, r4, r9
 8000e96:	fa1f f983 	uxth.w	r9, r3
 8000e9a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e9e:	fb00 4413 	mls	r4, r0, r3, r4
 8000ea2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eaa:	45a4      	cmp	ip, r4
 8000eac:	d907      	bls.n	8000ebe <__udivmoddi4+0x1d2>
 8000eae:	193c      	adds	r4, r7, r4
 8000eb0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eb4:	d267      	bcs.n	8000f86 <__udivmoddi4+0x29a>
 8000eb6:	45a4      	cmp	ip, r4
 8000eb8:	d965      	bls.n	8000f86 <__udivmoddi4+0x29a>
 8000eba:	3b02      	subs	r3, #2
 8000ebc:	443c      	add	r4, r7
 8000ebe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ec2:	fba0 9302 	umull	r9, r3, r0, r2
 8000ec6:	eba4 040c 	sub.w	r4, r4, ip
 8000eca:	429c      	cmp	r4, r3
 8000ecc:	46ce      	mov	lr, r9
 8000ece:	469c      	mov	ip, r3
 8000ed0:	d351      	bcc.n	8000f76 <__udivmoddi4+0x28a>
 8000ed2:	d04e      	beq.n	8000f72 <__udivmoddi4+0x286>
 8000ed4:	b155      	cbz	r5, 8000eec <__udivmoddi4+0x200>
 8000ed6:	ebb8 030e 	subs.w	r3, r8, lr
 8000eda:	eb64 040c 	sbc.w	r4, r4, ip
 8000ede:	fa04 f606 	lsl.w	r6, r4, r6
 8000ee2:	40cb      	lsrs	r3, r1
 8000ee4:	431e      	orrs	r6, r3
 8000ee6:	40cc      	lsrs	r4, r1
 8000ee8:	e9c5 6400 	strd	r6, r4, [r5]
 8000eec:	2100      	movs	r1, #0
 8000eee:	e750      	b.n	8000d92 <__udivmoddi4+0xa6>
 8000ef0:	f1c2 0320 	rsb	r3, r2, #32
 8000ef4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ef8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000efc:	fa24 f303 	lsr.w	r3, r4, r3
 8000f00:	4094      	lsls	r4, r2
 8000f02:	430c      	orrs	r4, r1
 8000f04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f08:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f0c:	fa1f f78c 	uxth.w	r7, ip
 8000f10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f14:	fb08 3110 	mls	r1, r8, r0, r3
 8000f18:	0c23      	lsrs	r3, r4, #16
 8000f1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f1e:	fb00 f107 	mul.w	r1, r0, r7
 8000f22:	4299      	cmp	r1, r3
 8000f24:	d908      	bls.n	8000f38 <__udivmoddi4+0x24c>
 8000f26:	eb1c 0303 	adds.w	r3, ip, r3
 8000f2a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f2e:	d22c      	bcs.n	8000f8a <__udivmoddi4+0x29e>
 8000f30:	4299      	cmp	r1, r3
 8000f32:	d92a      	bls.n	8000f8a <__udivmoddi4+0x29e>
 8000f34:	3802      	subs	r0, #2
 8000f36:	4463      	add	r3, ip
 8000f38:	1a5b      	subs	r3, r3, r1
 8000f3a:	b2a4      	uxth	r4, r4
 8000f3c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f40:	fb08 3311 	mls	r3, r8, r1, r3
 8000f44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f48:	fb01 f307 	mul.w	r3, r1, r7
 8000f4c:	42a3      	cmp	r3, r4
 8000f4e:	d908      	bls.n	8000f62 <__udivmoddi4+0x276>
 8000f50:	eb1c 0404 	adds.w	r4, ip, r4
 8000f54:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f58:	d213      	bcs.n	8000f82 <__udivmoddi4+0x296>
 8000f5a:	42a3      	cmp	r3, r4
 8000f5c:	d911      	bls.n	8000f82 <__udivmoddi4+0x296>
 8000f5e:	3902      	subs	r1, #2
 8000f60:	4464      	add	r4, ip
 8000f62:	1ae4      	subs	r4, r4, r3
 8000f64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f68:	e739      	b.n	8000dde <__udivmoddi4+0xf2>
 8000f6a:	4604      	mov	r4, r0
 8000f6c:	e6f0      	b.n	8000d50 <__udivmoddi4+0x64>
 8000f6e:	4608      	mov	r0, r1
 8000f70:	e706      	b.n	8000d80 <__udivmoddi4+0x94>
 8000f72:	45c8      	cmp	r8, r9
 8000f74:	d2ae      	bcs.n	8000ed4 <__udivmoddi4+0x1e8>
 8000f76:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f7a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f7e:	3801      	subs	r0, #1
 8000f80:	e7a8      	b.n	8000ed4 <__udivmoddi4+0x1e8>
 8000f82:	4631      	mov	r1, r6
 8000f84:	e7ed      	b.n	8000f62 <__udivmoddi4+0x276>
 8000f86:	4603      	mov	r3, r0
 8000f88:	e799      	b.n	8000ebe <__udivmoddi4+0x1d2>
 8000f8a:	4630      	mov	r0, r6
 8000f8c:	e7d4      	b.n	8000f38 <__udivmoddi4+0x24c>
 8000f8e:	46d6      	mov	lr, sl
 8000f90:	e77f      	b.n	8000e92 <__udivmoddi4+0x1a6>
 8000f92:	4463      	add	r3, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e74d      	b.n	8000e34 <__udivmoddi4+0x148>
 8000f98:	4606      	mov	r6, r0
 8000f9a:	4623      	mov	r3, r4
 8000f9c:	4608      	mov	r0, r1
 8000f9e:	e70f      	b.n	8000dc0 <__udivmoddi4+0xd4>
 8000fa0:	3e02      	subs	r6, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	e730      	b.n	8000e08 <__udivmoddi4+0x11c>
 8000fa6:	bf00      	nop

08000fa8 <__aeabi_idiv0>:
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop

08000fac <Read16>:
uint16_t ina219_calibrationValue;
int16_t ina219_currentDivider_mA;
int16_t ina219_powerMultiplier_mW;

uint16_t Read16(INA219_t *ina219, uint8_t Register)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b088      	sub	sp, #32
 8000fb0:	af04      	add	r7, sp, #16
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	70fb      	strb	r3, [r7, #3]
	uint8_t Value[2];

	HAL_I2C_Mem_Read(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, Value, 2, 1000);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6818      	ldr	r0, [r3, #0]
 8000fbc:	78fb      	ldrb	r3, [r7, #3]
 8000fbe:	b29a      	uxth	r2, r3
 8000fc0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fc4:	9302      	str	r3, [sp, #8]
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	9301      	str	r3, [sp, #4]
 8000fca:	f107 030c 	add.w	r3, r7, #12
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	2180      	movs	r1, #128	@ 0x80
 8000fd4:	f005 fba2 	bl	800671c <HAL_I2C_Mem_Read>

	return ((Value[0] << 8) | Value[1]);
 8000fd8:	7b3b      	ldrb	r3, [r7, #12]
 8000fda:	021b      	lsls	r3, r3, #8
 8000fdc:	b21a      	sxth	r2, r3
 8000fde:	7b7b      	ldrb	r3, [r7, #13]
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	b21b      	sxth	r3, r3
 8000fe6:	b29b      	uxth	r3, r3
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <Write16>:


void Write16(INA219_t *ina219, uint8_t Register, uint16_t Value)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af04      	add	r7, sp, #16
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	70fb      	strb	r3, [r7, #3]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	803b      	strh	r3, [r7, #0]
	uint8_t addr[2];
	addr[0] = (Value >> 8) & 0xff;  // upper byte
 8001000:	883b      	ldrh	r3, [r7, #0]
 8001002:	0a1b      	lsrs	r3, r3, #8
 8001004:	b29b      	uxth	r3, r3
 8001006:	b2db      	uxtb	r3, r3
 8001008:	733b      	strb	r3, [r7, #12]
	addr[1] = (Value >> 0) & 0xff; // lower byte
 800100a:	883b      	ldrh	r3, [r7, #0]
 800100c:	b2db      	uxtb	r3, r3
 800100e:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, (uint8_t*)addr, 2, 1000);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6818      	ldr	r0, [r3, #0]
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	b29a      	uxth	r2, r3
 8001018:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800101c:	9302      	str	r3, [sp, #8]
 800101e:	2302      	movs	r3, #2
 8001020:	9301      	str	r3, [sp, #4]
 8001022:	f107 030c 	add.w	r3, r7, #12
 8001026:	9300      	str	r3, [sp, #0]
 8001028:	2301      	movs	r3, #1
 800102a:	2180      	movs	r1, #128	@ 0x80
 800102c:	f005 fa62 	bl	80064f4 <HAL_I2C_Mem_Write>
}
 8001030:	bf00      	nop
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <INA219_ReadBusVoltage>:

uint16_t INA219_ReadBusVoltage(INA219_t *ina219)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
	uint16_t result = Read16(ina219, INA219_REG_BUSVOLTAGE);
 8001040:	2102      	movs	r1, #2
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff ffb2 	bl	8000fac <Read16>
 8001048:	4603      	mov	r3, r0
 800104a:	81fb      	strh	r3, [r7, #14]

	return ((result >> 3  ) * 4);
 800104c:	89fb      	ldrh	r3, [r7, #14]
 800104e:	08db      	lsrs	r3, r3, #3
 8001050:	b29b      	uxth	r3, r3
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	b29b      	uxth	r3, r3

}
 8001056:	4618      	mov	r0, r3
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <INA219_ReadCurrent_raw>:

int16_t INA219_ReadCurrent_raw(INA219_t *ina219)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b084      	sub	sp, #16
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
	int16_t result = Read16(ina219, INA219_REG_CURRENT);
 8001066:	2104      	movs	r1, #4
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f7ff ff9f 	bl	8000fac <Read16>
 800106e:	4603      	mov	r3, r0
 8001070:	81fb      	strh	r3, [r7, #14]

	return (result );
 8001072:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001076:	4618      	mov	r0, r3
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
	...

08001080 <INA219_ReadCurrent>:

int16_t INA219_ReadCurrent(INA219_t *ina219)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
	int16_t result = INA219_ReadCurrent_raw(ina219);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff ffe8 	bl	800105e <INA219_ReadCurrent_raw>
 800108e:	4603      	mov	r3, r0
 8001090:	81fb      	strh	r3, [r7, #14]

	return (result / ina219_currentDivider_mA );
 8001092:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001096:	4a05      	ldr	r2, [pc, #20]	@ (80010ac <INA219_ReadCurrent+0x2c>)
 8001098:	f9b2 2000 	ldrsh.w	r2, [r2]
 800109c:	fb93 f3f2 	sdiv	r3, r3, r2
 80010a0:	b21b      	sxth	r3, r3
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3710      	adds	r7, #16
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	200001d6 	.word	0x200001d6

080010b0 <INA219_ReadShuntVolage>:

uint16_t INA219_ReadShuntVolage(INA219_t *ina219)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	uint16_t result = Read16(ina219, INA219_REG_SHUNTVOLTAGE);
 80010b8:	2101      	movs	r1, #1
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff ff76 	bl	8000fac <Read16>
 80010c0:	4603      	mov	r3, r0
 80010c2:	81fb      	strh	r3, [r7, #14]

	return (result * 0.01 );
 80010c4:	89fb      	ldrh	r3, [r7, #14]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff fa5c 	bl	8000584 <__aeabi_i2d>
 80010cc:	a308      	add	r3, pc, #32	@ (adr r3, 80010f0 <INA219_ReadShuntVolage+0x40>)
 80010ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d2:	f7ff fac1 	bl	8000658 <__aeabi_dmul>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	4610      	mov	r0, r2
 80010dc:	4619      	mov	r1, r3
 80010de:	f7ff fd7d 	bl	8000bdc <__aeabi_d2uiz>
 80010e2:	4603      	mov	r3, r0
 80010e4:	b29b      	uxth	r3, r3
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	47ae147b 	.word	0x47ae147b
 80010f4:	3f847ae1 	.word	0x3f847ae1

080010f8 <INA219_Reset>:

void INA219_Reset(INA219_t *ina219)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
	Write16(ina219, INA219_REG_CONFIG, INA219_CONFIG_RESET);
 8001100:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001104:	2100      	movs	r1, #0
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f7ff ff72 	bl	8000ff0 <Write16>
	HAL_Delay(1);
 800110c:	2001      	movs	r0, #1
 800110e:	f004 fd7d 	bl	8005c0c <HAL_Delay>
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <INA219_setCalibration>:

void INA219_setCalibration(INA219_t *ina219, uint16_t CalibrationData)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	b082      	sub	sp, #8
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	460b      	mov	r3, r1
 8001124:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CALIBRATION, CalibrationData);
 8001126:	887b      	ldrh	r3, [r7, #2]
 8001128:	461a      	mov	r2, r3
 800112a:	2105      	movs	r1, #5
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff ff5f 	bl	8000ff0 <Write16>
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <INA219_setConfig>:
	uint16_t result = Read16(ina219, INA219_REG_CONFIG);
	return result;
}

void INA219_setConfig(INA219_t *ina219, uint16_t Config)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
 8001142:	460b      	mov	r3, r1
 8001144:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CONFIG, Config);
 8001146:	887b      	ldrh	r3, [r7, #2]
 8001148:	461a      	mov	r2, r3
 800114a:	2100      	movs	r1, #0
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f7ff ff4f 	bl	8000ff0 <Write16>
}
 8001152:	bf00      	nop
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
	...

0800115c <INA219_setCalibration_16V_400mA>:
	INA219_setCalibration(ina219, ina219_calibrationValue);
	INA219_setConfig(ina219, config);
}

void INA219_setCalibration_16V_400mA(INA219_t *ina219)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
	uint16_t config = INA219_CONFIG_BVOLTAGERANGE_16V |
 8001164:	f240 139f 	movw	r3, #415	@ 0x19f
 8001168:	81fb      	strh	r3, [r7, #14]
	                    INA219_CONFIG_GAIN_1_40MV | INA219_CONFIG_BADCRES_12BIT |
	                    INA219_CONFIG_SADCRES_12BIT_1S_532US |
	                    INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;

	ina219_calibrationValue = 8192;
 800116a:	4b0c      	ldr	r3, [pc, #48]	@ (800119c <INA219_setCalibration_16V_400mA+0x40>)
 800116c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001170:	801a      	strh	r2, [r3, #0]
	ina219_currentDivider_mA = 20;    // Current LSB = 50uA per bit (1000/50 = 20)
 8001172:	4b0b      	ldr	r3, [pc, #44]	@ (80011a0 <INA219_setCalibration_16V_400mA+0x44>)
 8001174:	2214      	movs	r2, #20
 8001176:	801a      	strh	r2, [r3, #0]
	ina219_powerMultiplier_mW = 1.0f; // Power LSB = 1mW per bit
 8001178:	4b0a      	ldr	r3, [pc, #40]	@ (80011a4 <INA219_setCalibration_16V_400mA+0x48>)
 800117a:	2201      	movs	r2, #1
 800117c:	801a      	strh	r2, [r3, #0]

	INA219_setCalibration(ina219, ina219_calibrationValue);
 800117e:	4b07      	ldr	r3, [pc, #28]	@ (800119c <INA219_setCalibration_16V_400mA+0x40>)
 8001180:	881b      	ldrh	r3, [r3, #0]
 8001182:	4619      	mov	r1, r3
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff ffc8 	bl	800111a <INA219_setCalibration>
	INA219_setConfig(ina219, config);
 800118a:	89fb      	ldrh	r3, [r7, #14]
 800118c:	4619      	mov	r1, r3
 800118e:	6878      	ldr	r0, [r7, #4]
 8001190:	f7ff ffd3 	bl	800113a <INA219_setConfig>
}
 8001194:	bf00      	nop
 8001196:	3710      	adds	r7, #16
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200001d4 	.word	0x200001d4
 80011a0:	200001d6 	.word	0x200001d6
 80011a4:	200001d8 	.word	0x200001d8

080011a8 <INA219_Init>:
			break;
	}
}

uint8_t INA219_Init(INA219_t *ina219, I2C_HandleTypeDef *i2c, uint8_t Address)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	4613      	mov	r3, r2
 80011b4:	71fb      	strb	r3, [r7, #7]
	ina219->ina219_i2c = i2c;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	68ba      	ldr	r2, [r7, #8]
 80011ba:	601a      	str	r2, [r3, #0]
	ina219->Address = Address;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	79fa      	ldrb	r2, [r7, #7]
 80011c0:	711a      	strb	r2, [r3, #4]

	ina219_currentDivider_mA = 0;
 80011c2:	4b10      	ldr	r3, [pc, #64]	@ (8001204 <INA219_Init+0x5c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	801a      	strh	r2, [r3, #0]
	ina219_powerMultiplier_mW = 0;
 80011c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001208 <INA219_Init+0x60>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	801a      	strh	r2, [r3, #0]

	uint8_t ina219_isReady = HAL_I2C_IsDeviceReady(i2c, (Address << 1), 3, 2);
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	b299      	uxth	r1, r3
 80011d6:	2302      	movs	r3, #2
 80011d8:	2203      	movs	r2, #3
 80011da:	68b8      	ldr	r0, [r7, #8]
 80011dc:	f005 fbb8 	bl	8006950 <HAL_I2C_IsDeviceReady>
 80011e0:	4603      	mov	r3, r0
 80011e2:	75fb      	strb	r3, [r7, #23]

	if(ina219_isReady == HAL_OK)
 80011e4:	7dfb      	ldrb	r3, [r7, #23]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d107      	bne.n	80011fa <INA219_Init+0x52>
	{

		INA219_Reset(ina219);
 80011ea:	68f8      	ldr	r0, [r7, #12]
 80011ec:	f7ff ff84 	bl	80010f8 <INA219_Reset>
		INA219_setCalibration_16V_400mA(ina219);
 80011f0:	68f8      	ldr	r0, [r7, #12]
 80011f2:	f7ff ffb3 	bl	800115c <INA219_setCalibration_16V_400mA>

		return 1;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e000      	b.n	80011fc <INA219_Init+0x54>
	}

	else
	{
		return 0;
 80011fa:	2300      	movs	r3, #0
	}
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3718      	adds	r7, #24
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	200001d6 	.word	0x200001d6
 8001208:	200001d8 	.word	0x200001d8

0800120c <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f000 fa47 	bl	80016a8 <null_ptr_check>
 800121a:	4603      	mov	r3, r0
 800121c:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 800121e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d117      	bne.n	8001256 <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2201      	movs	r2, #1
 800122c:	20d0      	movs	r0, #208	@ 0xd0
 800122e:	f000 f818 	bl	8001262 <bmp2_get_regs>
 8001232:	4603      	mov	r3, r0
 8001234:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 8001236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d10b      	bne.n	8001256 <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b58      	cmp	r3, #88	@ 0x58
 8001244:	d105      	bne.n	8001252 <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f000 fa79 	bl	800173e <get_calib_param>
 800124c:	4603      	mov	r3, r0
 800124e:	73fb      	strb	r3, [r7, #15]
 8001250:	e001      	b.n	8001256 <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 8001252:	23fc      	movs	r3, #252	@ 0xfc
 8001254:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8001256:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800125a:	4618      	mov	r0, r3
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8001262:	b590      	push	{r4, r7, lr}
 8001264:	b087      	sub	sp, #28
 8001266:	af00      	add	r7, sp, #0
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
 800126c:	603b      	str	r3, [r7, #0]
 800126e:	4603      	mov	r3, r0
 8001270:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001272:	6838      	ldr	r0, [r7, #0]
 8001274:	f000 fa18 	bl	80016a8 <null_ptr_check>
 8001278:	4603      	mov	r3, r0
 800127a:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 800127c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d11e      	bne.n	80012c2 <bmp2_get_regs+0x60>
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d01b      	beq.n	80012c2 <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	785b      	ldrb	r3, [r3, #1]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d103      	bne.n	800129a <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 8001292:	7bfb      	ldrb	r3, [r7, #15]
 8001294:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001298:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	68dc      	ldr	r4, [r3, #12]
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	7bf8      	ldrb	r0, [r7, #15]
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	68b9      	ldr	r1, [r7, #8]
 80012a8:	47a0      	blx	r4
 80012aa:	4603      	mov	r3, r0
 80012ac:	461a      	mov	r2, r3
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d004      	beq.n	80012c6 <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 80012bc:	23fe      	movs	r3, #254	@ 0xfe
 80012be:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80012c0:	e001      	b.n	80012c6 <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012c2:	23ff      	movs	r3, #255	@ 0xff
 80012c4:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80012c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	371c      	adds	r7, #28
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd90      	pop	{r4, r7, pc}

080012d2 <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 80012d2:	b590      	push	{r4, r7, lr}
 80012d4:	b08b      	sub	sp, #44	@ 0x2c
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	60f8      	str	r0, [r7, #12]
 80012da:	60b9      	str	r1, [r7, #8]
 80012dc:	607a      	str	r2, [r7, #4]
 80012de:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2b04      	cmp	r3, #4
 80012e4:	d901      	bls.n	80012ea <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 80012e6:	2304      	movs	r3, #4
 80012e8:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 80012ea:	6838      	ldr	r0, [r7, #0]
 80012ec:	f000 f9dc 	bl	80016a8 <null_ptr_check>
 80012f0:	4603      	mov	r3, r0
 80012f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 80012f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d150      	bne.n	80013a0 <bmp2_set_regs+0xce>
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d04d      	beq.n	80013a0 <bmp2_set_regs+0xce>
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d04a      	beq.n	80013a0 <bmp2_set_regs+0xce>
    {
        if (len > 0)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d043      	beq.n	8001398 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	785b      	ldrb	r3, [r3, #1]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d114      	bne.n	8001348 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800131e:	2300      	movs	r3, #0
 8001320:	77fb      	strb	r3, [r7, #31]
 8001322:	e00d      	b.n	8001340 <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 8001324:	7ffb      	ldrb	r3, [r7, #31]
 8001326:	68fa      	ldr	r2, [r7, #12]
 8001328:	4413      	add	r3, r2
 800132a:	781a      	ldrb	r2, [r3, #0]
 800132c:	7ffb      	ldrb	r3, [r7, #31]
 800132e:	68f9      	ldr	r1, [r7, #12]
 8001330:	440b      	add	r3, r1
 8001332:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001336:	b2d2      	uxtb	r2, r2
 8001338:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800133a:	7ffb      	ldrb	r3, [r7, #31]
 800133c:	3301      	adds	r3, #1
 800133e:	77fb      	strb	r3, [r7, #31]
 8001340:	7ffb      	ldrb	r3, [r7, #31]
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	429a      	cmp	r2, r3
 8001346:	d8ed      	bhi.n	8001324 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d90b      	bls.n	8001366 <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 800134e:	f107 0114 	add.w	r1, r7, #20
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	68ba      	ldr	r2, [r7, #8]
 8001356:	68f8      	ldr	r0, [r7, #12]
 8001358:	f000 f9c6 	bl	80016e8 <interleave_data>
                temp_len = ((len * 2) - 1);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	3b01      	subs	r3, #1
 8001362:	623b      	str	r3, [r7, #32]
 8001364:	e001      	b.n	800136a <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	691c      	ldr	r4, [r3, #16]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	7818      	ldrb	r0, [r3, #0]
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f107 0114 	add.w	r1, r7, #20
 800137a:	6a3a      	ldr	r2, [r7, #32]
 800137c:	47a0      	blx	r4
 800137e:	4603      	mov	r3, r0
 8001380:	461a      	mov	r2, r3
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d00b      	beq.n	80013a8 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 8001390:	23fe      	movs	r3, #254	@ 0xfe
 8001392:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 8001396:	e007      	b.n	80013a8 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 8001398:	23fd      	movs	r3, #253	@ 0xfd
 800139a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 800139e:	e003      	b.n	80013a8 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80013a0:	23ff      	movs	r3, #255	@ 0xff
 80013a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80013a6:	e000      	b.n	80013aa <bmp2_set_regs+0xd8>
        if (len > 0)
 80013a8:	bf00      	nop
    }

    return rslt;
 80013aa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	372c      	adds	r7, #44	@ 0x2c
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd90      	pop	{r4, r7, pc}

080013b6 <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b084      	sub	sp, #16
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 80013be:	23e0      	movs	r3, #224	@ 0xe0
 80013c0:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 80013c2:	23b6      	movs	r3, #182	@ 0xb6
 80013c4:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80013c6:	f107 010d 	add.w	r1, r7, #13
 80013ca:	f107 000e 	add.w	r0, r7, #14
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2201      	movs	r2, #1
 80013d2:	f7ff ff7e 	bl	80012d2 <bmp2_set_regs>
 80013d6:	4603      	mov	r3, r0
 80013d8:	73fb      	strb	r3, [r7, #15]

    return rslt;
 80013da:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3710      	adds	r7, #16
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b084      	sub	sp, #16
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
 80013ee:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 80013f0:	2300      	movs	r3, #0
 80013f2:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d02d      	beq.n	8001456 <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 80013fa:	f107 010c 	add.w	r1, r7, #12
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	2202      	movs	r2, #2
 8001402:	20f4      	movs	r0, #244	@ 0xf4
 8001404:	f7ff ff2d 	bl	8001262 <bmp2_get_regs>
 8001408:	4603      	mov	r3, r0
 800140a:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 800140c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d122      	bne.n	800145a <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 8001414:	7b3b      	ldrb	r3, [r7, #12]
 8001416:	095b      	lsrs	r3, r3, #5
 8001418:	b2da      	uxtb	r2, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 800141e:	7b3b      	ldrb	r3, [r7, #12]
 8001420:	109b      	asrs	r3, r3, #2
 8001422:	b2db      	uxtb	r3, r3
 8001424:	f003 0307 	and.w	r3, r3, #7
 8001428:	b2da      	uxtb	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 800142e:	7b7b      	ldrb	r3, [r7, #13]
 8001430:	095b      	lsrs	r3, r3, #5
 8001432:	b2da      	uxtb	r2, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 8001438:	7b7b      	ldrb	r3, [r7, #13]
 800143a:	109b      	asrs	r3, r3, #2
 800143c:	b2db      	uxtb	r3, r3
 800143e:	f003 0307 	and.w	r3, r3, #7
 8001442:	b2da      	uxtb	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 8001448:	7b7b      	ldrb	r3, [r7, #13]
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	b2da      	uxtb	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	715a      	strb	r2, [r3, #5]
 8001454:	e001      	b.n	800145a <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001456:	23ff      	movs	r3, #255	@ 0xff
 8001458:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800145a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800145e:	4618      	mov	r0, r3
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b082      	sub	sp, #8
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
 800146e:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 8001470:	683a      	ldr	r2, [r7, #0]
 8001472:	6879      	ldr	r1, [r7, #4]
 8001474:	2000      	movs	r0, #0
 8001476:	f000 f9fd 	bl	8001874 <conf_sensor>
 800147a:	4603      	mov	r3, r0
}
 800147c:	4618      	mov	r0, r3
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d01b      	beq.n	80014cc <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 8001494:	f107 010e 	add.w	r1, r7, #14
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	2201      	movs	r2, #1
 800149c:	20f3      	movs	r0, #243	@ 0xf3
 800149e:	f7ff fee0 	bl	8001262 <bmp2_get_regs>
 80014a2:	4603      	mov	r3, r0
 80014a4:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 80014a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d110      	bne.n	80014d0 <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 80014ae:	7bbb      	ldrb	r3, [r7, #14]
 80014b0:	10db      	asrs	r3, r3, #3
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	f003 0301 	and.w	r3, r3, #1
 80014b8:	b2da      	uxtb	r2, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 80014be:	7bbb      	ldrb	r3, [r7, #14]
 80014c0:	f003 0301 	and.w	r3, r3, #1
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	705a      	strb	r2, [r3, #1]
 80014ca:	e001      	b.n	80014d0 <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80014cc:	23ff      	movs	r3, #255	@ 0xff
 80014ce:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80014d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4603      	mov	r3, r0
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
 80014e8:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	68b9      	ldr	r1, [r7, #8]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f000 f9bf 	bl	8001874 <conf_sensor>
 80014f6:	4603      	mov	r3, r0
 80014f8:	75fb      	strb	r3, [r7, #23]

    return rslt;
 80014fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3718      	adds	r7, #24
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b086      	sub	sp, #24
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 8001510:	2300      	movs	r3, #0
 8001512:	613b      	str	r3, [r7, #16]
 8001514:	2300      	movs	r3, #0
 8001516:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8001518:	f107 0308 	add.w	r3, r7, #8
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d024      	beq.n	8001572 <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8001528:	f107 0110 	add.w	r1, r7, #16
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	2206      	movs	r2, #6
 8001530:	20f7      	movs	r0, #247	@ 0xf7
 8001532:	f7ff fe96 	bl	8001262 <bmp2_get_regs>
 8001536:	4603      	mov	r3, r0
 8001538:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 800153a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d119      	bne.n	8001576 <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 8001542:	f107 0208 	add.w	r2, r7, #8
 8001546:	f107 0310 	add.w	r3, r7, #16
 800154a:	4611      	mov	r1, r2
 800154c:	4618      	mov	r0, r3
 800154e:	f000 fab9 	bl	8001ac4 <parse_sensor_data>
 8001552:	4603      	mov	r3, r0
 8001554:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8001556:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d10b      	bne.n	8001576 <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 800155e:	f107 0308 	add.w	r3, r7, #8
 8001562:	683a      	ldr	r2, [r7, #0]
 8001564:	6879      	ldr	r1, [r7, #4]
 8001566:	4618      	mov	r0, r3
 8001568:	f000 f80b 	bl	8001582 <bmp2_compensate_data>
 800156c:	4603      	mov	r3, r0
 800156e:	75fb      	strb	r3, [r7, #23]
 8001570:	e001      	b.n	8001576 <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001572:	23ff      	movs	r3, #255	@ 0xff
 8001574:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001576:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800157a:	4618      	mov	r0, r3
 800157c:	3718      	adds	r7, #24
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b086      	sub	sp, #24
 8001586:	af00      	add	r7, sp, #0
 8001588:	60f8      	str	r0, [r7, #12]
 800158a:	60b9      	str	r1, [r7, #8]
 800158c:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f000 f88a 	bl	80016a8 <null_ptr_check>
 8001594:	4603      	mov	r3, r0
 8001596:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 8001598:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d129      	bne.n	80015f4 <bmp2_compensate_data+0x72>
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d026      	beq.n	80015f4 <bmp2_compensate_data+0x72>
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d023      	beq.n	80015f4 <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 80015ac:	68b9      	ldr	r1, [r7, #8]
 80015ae:	f04f 0200 	mov.w	r2, #0
 80015b2:	f04f 0300 	mov.w	r3, #0
 80015b6:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 80015ba:	68b9      	ldr	r1, [r7, #8]
 80015bc:	f04f 0200 	mov.w	r2, #0
 80015c0:	f04f 0300 	mov.w	r3, #0
 80015c4:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	3308      	adds	r3, #8
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	68f9      	ldr	r1, [r7, #12]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f000 fabb 	bl	8001b4c <compensate_temperature>
 80015d6:	4603      	mov	r3, r0
 80015d8:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80015da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d10a      	bne.n	80015f8 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	68f9      	ldr	r1, [r7, #12]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f000 fba5 	bl	8001d38 <compensate_pressure>
 80015ee:	4603      	mov	r3, r0
 80015f0:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 80015f2:	e001      	b.n	80015f8 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80015f4:	23ff      	movs	r3, #255	@ 0xff
 80015f6:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80015f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3718      	adds	r7, #24
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8001604:	b5b0      	push	{r4, r5, r7, lr}
 8001606:	b092      	sub	sp, #72	@ 0x48
 8001608:	af00      	add	r7, sp, #0
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8001610:	4b23      	ldr	r3, [pc, #140]	@ (80016a0 <bmp2_compute_meas_time+0x9c>)
 8001612:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8001616:	461d      	mov	r5, r3
 8001618:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800161a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800161c:	682b      	ldr	r3, [r5, #0]
 800161e:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8001620:	4b20      	ldr	r3, [pc, #128]	@ (80016a4 <bmp2_compute_meas_time+0xa0>)
 8001622:	f107 0410 	add.w	r4, r7, #16
 8001626:	461d      	mov	r5, r3
 8001628:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800162a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800162c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001630:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f000 f837 	bl	80016a8 <null_ptr_check>
 800163a:	4603      	mov	r3, r0
 800163c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 8001640:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8001644:	2b00      	cmp	r3, #0
 8001646:	d122      	bne.n	800168e <bmp2_compute_meas_time+0x8a>
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d01f      	beq.n	800168e <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	7e1b      	ldrb	r3, [r3, #24]
 8001652:	2b03      	cmp	r3, #3
 8001654:	d111      	bne.n	800167a <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	78db      	ldrb	r3, [r3, #3]
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	3348      	adds	r3, #72	@ 0x48
 800165e:	443b      	add	r3, r7
 8001660:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	789b      	ldrb	r3, [r3, #2]
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	3348      	adds	r3, #72	@ 0x48
 800166c:	443b      	add	r3, r7
 800166e:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8001672:	441a      	add	r2, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001678:	e00c      	b.n	8001694 <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	78db      	ldrb	r3, [r3, #3]
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	3348      	adds	r3, #72	@ 0x48
 8001682:	443b      	add	r3, r7
 8001684:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 800168c:	e002      	b.n	8001694 <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800168e:	23ff      	movs	r3, #255	@ 0xff
 8001690:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 8001694:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8001698:	4618      	mov	r0, r3
 800169a:	3748      	adds	r7, #72	@ 0x48
 800169c:	46bd      	mov	sp, r7
 800169e:	bdb0      	pop	{r4, r5, r7, pc}
 80016a0:	0800cbdc 	.word	0x0800cbdc
 80016a4:	0800cbf0 	.word	0x0800cbf0

080016a8 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d00b      	beq.n	80016ce <null_ptr_check+0x26>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d007      	beq.n	80016ce <null_ptr_check+0x26>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d003      	beq.n	80016ce <null_ptr_check+0x26>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	695b      	ldr	r3, [r3, #20]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d102      	bne.n	80016d4 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 80016ce:	23ff      	movs	r3, #255	@ 0xff
 80016d0:	73fb      	strb	r3, [r7, #15]
 80016d2:	e001      	b.n	80016d8 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 80016d4:	2300      	movs	r3, #0
 80016d6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80016d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr

080016e8 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b087      	sub	sp, #28
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
 80016f4:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 80016f6:	2301      	movs	r3, #1
 80016f8:	617b      	str	r3, [r7, #20]
 80016fa:	e015      	b.n	8001728 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	441a      	add	r2, r3
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	3b01      	subs	r3, #1
 8001708:	68b9      	ldr	r1, [r7, #8]
 800170a:	440b      	add	r3, r1
 800170c:	7812      	ldrb	r2, [r2, #0]
 800170e:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	441a      	add	r2, r3
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	005b      	lsls	r3, r3, #1
 800171a:	68b9      	ldr	r1, [r7, #8]
 800171c:	440b      	add	r3, r1
 800171e:	7812      	ldrb	r2, [r2, #0]
 8001720:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	3301      	adds	r3, #1
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	697a      	ldr	r2, [r7, #20]
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	429a      	cmp	r2, r3
 800172e:	d3e5      	bcc.n	80016fc <interleave_data+0x14>
    }
}
 8001730:	bf00      	nop
 8001732:	bf00      	nop
 8001734:	371c      	adds	r7, #28
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr

0800173e <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b08a      	sub	sp, #40	@ 0x28
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 8001746:	2300      	movs	r3, #0
 8001748:	60fb      	str	r3, [r7, #12]
 800174a:	f107 0310 	add.w	r3, r7, #16
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	60da      	str	r2, [r3, #12]
 8001758:	611a      	str	r2, [r3, #16]
 800175a:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 800175c:	f107 010c 	add.w	r1, r7, #12
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2219      	movs	r2, #25
 8001764:	2088      	movs	r0, #136	@ 0x88
 8001766:	f7ff fd7c 	bl	8001262 <bmp2_get_regs>
 800176a:	4603      	mov	r3, r0
 800176c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP2_OK)
 8001770:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001774:	2b00      	cmp	r3, #0
 8001776:	d177      	bne.n	8001868 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8001778:	7b7b      	ldrb	r3, [r7, #13]
 800177a:	021b      	lsls	r3, r3, #8
 800177c:	b21a      	sxth	r2, r3
 800177e:	7b3b      	ldrb	r3, [r7, #12]
 8001780:	b21b      	sxth	r3, r3
 8001782:	4313      	orrs	r3, r2
 8001784:	b21b      	sxth	r3, r3
 8001786:	b29a      	uxth	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 800178c:	7bfb      	ldrb	r3, [r7, #15]
 800178e:	021b      	lsls	r3, r3, #8
 8001790:	b21a      	sxth	r2, r3
 8001792:	7bbb      	ldrb	r3, [r7, #14]
 8001794:	b21b      	sxth	r3, r3
 8001796:	4313      	orrs	r3, r2
 8001798:	b21a      	sxth	r2, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 800179e:	7c7b      	ldrb	r3, [r7, #17]
 80017a0:	021b      	lsls	r3, r3, #8
 80017a2:	b21a      	sxth	r2, r3
 80017a4:	7c3b      	ldrb	r3, [r7, #16]
 80017a6:	b21b      	sxth	r3, r3
 80017a8:	4313      	orrs	r3, r2
 80017aa:	b21a      	sxth	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 80017b0:	7cfb      	ldrb	r3, [r7, #19]
 80017b2:	021b      	lsls	r3, r3, #8
 80017b4:	b21a      	sxth	r2, r3
 80017b6:	7cbb      	ldrb	r3, [r7, #18]
 80017b8:	b21b      	sxth	r3, r3
 80017ba:	4313      	orrs	r3, r2
 80017bc:	b21b      	sxth	r3, r3
 80017be:	b29a      	uxth	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	845a      	strh	r2, [r3, #34]	@ 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 80017c4:	7d7b      	ldrb	r3, [r7, #21]
 80017c6:	021b      	lsls	r3, r3, #8
 80017c8:	b21a      	sxth	r2, r3
 80017ca:	7d3b      	ldrb	r3, [r7, #20]
 80017cc:	b21b      	sxth	r3, r3
 80017ce:	4313      	orrs	r3, r2
 80017d0:	b21a      	sxth	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 80017d6:	7dfb      	ldrb	r3, [r7, #23]
 80017d8:	021b      	lsls	r3, r3, #8
 80017da:	b21a      	sxth	r2, r3
 80017dc:	7dbb      	ldrb	r3, [r7, #22]
 80017de:	b21b      	sxth	r3, r3
 80017e0:	4313      	orrs	r3, r2
 80017e2:	b21a      	sxth	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 80017e8:	7e7b      	ldrb	r3, [r7, #25]
 80017ea:	021b      	lsls	r3, r3, #8
 80017ec:	b21a      	sxth	r2, r3
 80017ee:	7e3b      	ldrb	r3, [r7, #24]
 80017f0:	b21b      	sxth	r3, r3
 80017f2:	4313      	orrs	r3, r2
 80017f4:	b21a      	sxth	r2, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 80017fa:	7efb      	ldrb	r3, [r7, #27]
 80017fc:	021b      	lsls	r3, r3, #8
 80017fe:	b21a      	sxth	r2, r3
 8001800:	7ebb      	ldrb	r3, [r7, #26]
 8001802:	b21b      	sxth	r3, r3
 8001804:	4313      	orrs	r3, r2
 8001806:	b21a      	sxth	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 800180c:	7f7b      	ldrb	r3, [r7, #29]
 800180e:	021b      	lsls	r3, r3, #8
 8001810:	b21a      	sxth	r2, r3
 8001812:	7f3b      	ldrb	r3, [r7, #28]
 8001814:	b21b      	sxth	r3, r3
 8001816:	4313      	orrs	r3, r2
 8001818:	b21a      	sxth	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 800181e:	7ffb      	ldrb	r3, [r7, #31]
 8001820:	021b      	lsls	r3, r3, #8
 8001822:	b21a      	sxth	r2, r3
 8001824:	7fbb      	ldrb	r3, [r7, #30]
 8001826:	b21b      	sxth	r3, r3
 8001828:	4313      	orrs	r3, r2
 800182a:	b21a      	sxth	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	85da      	strh	r2, [r3, #46]	@ 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 8001830:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001834:	021b      	lsls	r3, r3, #8
 8001836:	b21a      	sxth	r2, r3
 8001838:	f897 3020 	ldrb.w	r3, [r7, #32]
 800183c:	b21b      	sxth	r3, r3
 800183e:	4313      	orrs	r3, r2
 8001840:	b21a      	sxth	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 8001846:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800184a:	021b      	lsls	r3, r3, #8
 800184c:	b21a      	sxth	r2, r3
 800184e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001852:	b21b      	sxth	r3, r3
 8001854:	4313      	orrs	r3, r2
 8001856:	b21a      	sxth	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 800185c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001860:	b25a      	sxtb	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    return rslt;
 8001868:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800186c:	4618      	mov	r0, r3
 800186e:	3728      	adds	r7, #40	@ 0x28
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
 8001880:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8001882:	2300      	movs	r3, #0
 8001884:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 8001886:	f24f 53f4 	movw	r3, #62964	@ 0xf5f4
 800188a:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d074      	beq.n	800197c <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001892:	f107 0114 	add.w	r1, r7, #20
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2202      	movs	r2, #2
 800189a:	20f4      	movs	r0, #244	@ 0xf4
 800189c:	f7ff fce1 	bl	8001262 <bmp2_get_regs>
 80018a0:	4603      	mov	r3, r0
 80018a2:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80018a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d169      	bne.n	8001980 <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f7ff fd82 	bl	80013b6 <bmp2_soft_reset>
 80018b2:	4603      	mov	r3, r0
 80018b4:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80018b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d160      	bne.n	8001980 <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 80018be:	f107 0314 	add.w	r3, r7, #20
 80018c2:	68b9      	ldr	r1, [r7, #8]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f000 f861 	bl	800198c <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 80018ca:	7d7b      	ldrb	r3, [r7, #21]
 80018cc:	b25b      	sxtb	r3, r3
 80018ce:	f003 031f 	and.w	r3, r3, #31
 80018d2:	b25a      	sxtb	r2, r3
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	789b      	ldrb	r3, [r3, #2]
 80018d8:	015b      	lsls	r3, r3, #5
 80018da:	b25b      	sxtb	r3, r3
 80018dc:	4313      	orrs	r3, r2
 80018de:	b25b      	sxtb	r3, r3
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 80018e4:	7d7b      	ldrb	r3, [r7, #21]
 80018e6:	b25b      	sxtb	r3, r3
 80018e8:	f023 031c 	bic.w	r3, r3, #28
 80018ec:	b25a      	sxtb	r2, r3
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	791b      	ldrb	r3, [r3, #4]
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	b25b      	sxtb	r3, r3
 80018f6:	f003 031c 	and.w	r3, r3, #28
 80018fa:	b25b      	sxtb	r3, r3
 80018fc:	4313      	orrs	r3, r2
 80018fe:	b25b      	sxtb	r3, r3
 8001900:	b2db      	uxtb	r3, r3
 8001902:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 8001904:	7d7b      	ldrb	r3, [r7, #21]
 8001906:	b25b      	sxtb	r3, r3
 8001908:	f023 0301 	bic.w	r3, r3, #1
 800190c:	b25a      	sxtb	r2, r3
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	795b      	ldrb	r3, [r3, #5]
 8001912:	b25b      	sxtb	r3, r3
 8001914:	f003 0301 	and.w	r3, r3, #1
 8001918:	b25b      	sxtb	r3, r3
 800191a:	4313      	orrs	r3, r2
 800191c:	b25b      	sxtb	r3, r3
 800191e:	b2db      	uxtb	r3, r3
 8001920:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 8001922:	f107 0114 	add.w	r1, r7, #20
 8001926:	f107 0010 	add.w	r0, r7, #16
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2202      	movs	r2, #2
 800192e:	f7ff fcd0 	bl	80012d2 <bmp2_set_regs>
 8001932:	4603      	mov	r3, r0
 8001934:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 8001936:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d120      	bne.n	8001980 <conf_sensor+0x10c>
 800193e:	7bfb      	ldrb	r3, [r7, #15]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d01d      	beq.n	8001980 <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	7bfa      	ldrb	r2, [r7, #15]
 8001948:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 800194a:	7d3b      	ldrb	r3, [r7, #20]
 800194c:	b25b      	sxtb	r3, r3
 800194e:	f023 0303 	bic.w	r3, r3, #3
 8001952:	b25a      	sxtb	r2, r3
 8001954:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001958:	f003 0303 	and.w	r3, r3, #3
 800195c:	b25b      	sxtb	r3, r3
 800195e:	4313      	orrs	r3, r2
 8001960:	b25b      	sxtb	r3, r3
 8001962:	b2db      	uxtb	r3, r3
 8001964:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 8001966:	f107 0114 	add.w	r1, r7, #20
 800196a:	f107 0010 	add.w	r0, r7, #16
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2201      	movs	r2, #1
 8001972:	f7ff fcae 	bl	80012d2 <bmp2_set_regs>
 8001976:	4603      	mov	r3, r0
 8001978:	75fb      	strb	r3, [r7, #23]
 800197a:	e001      	b.n	8001980 <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800197c:	23ff      	movs	r3, #255	@ 0xff
 800197e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001980:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3718      	adds	r7, #24
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	78db      	ldrb	r3, [r3, #3]
 800199a:	2b04      	cmp	r3, #4
 800199c:	f200 808b 	bhi.w	8001ab6 <set_os_mode+0x12a>
 80019a0:	a201      	add	r2, pc, #4	@ (adr r2, 80019a8 <set_os_mode+0x1c>)
 80019a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019a6:	bf00      	nop
 80019a8:	080019bd 	.word	0x080019bd
 80019ac:	080019ef 	.word	0x080019ef
 80019b0:	08001a21 	.word	0x08001a21
 80019b4:	08001a53 	.word	0x08001a53
 80019b8:	08001a85 	.word	0x08001a85
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	b25b      	sxtb	r3, r3
 80019c2:	f003 031f 	and.w	r3, r3, #31
 80019c6:	b25b      	sxtb	r3, r3
 80019c8:	f043 0320 	orr.w	r3, r3, #32
 80019cc:	b25b      	sxtb	r3, r3
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	b25b      	sxtb	r3, r3
 80019da:	f023 031c 	bic.w	r3, r3, #28
 80019de:	b25b      	sxtb	r3, r3
 80019e0:	f043 0304 	orr.w	r3, r3, #4
 80019e4:	b25b      	sxtb	r3, r3
 80019e6:	b2da      	uxtb	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	701a      	strb	r2, [r3, #0]
            break;
 80019ec:	e064      	b.n	8001ab8 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	b25b      	sxtb	r3, r3
 80019f4:	f003 031f 	and.w	r3, r3, #31
 80019f8:	b25b      	sxtb	r3, r3
 80019fa:	f043 0320 	orr.w	r3, r3, #32
 80019fe:	b25b      	sxtb	r3, r3
 8001a00:	b2da      	uxtb	r2, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	b25b      	sxtb	r3, r3
 8001a0c:	f023 031c 	bic.w	r3, r3, #28
 8001a10:	b25b      	sxtb	r3, r3
 8001a12:	f043 0308 	orr.w	r3, r3, #8
 8001a16:	b25b      	sxtb	r3, r3
 8001a18:	b2da      	uxtb	r2, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	701a      	strb	r2, [r3, #0]
            break;
 8001a1e:	e04b      	b.n	8001ab8 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	b25b      	sxtb	r3, r3
 8001a26:	f003 031f 	and.w	r3, r3, #31
 8001a2a:	b25b      	sxtb	r3, r3
 8001a2c:	f043 0320 	orr.w	r3, r3, #32
 8001a30:	b25b      	sxtb	r3, r3
 8001a32:	b2da      	uxtb	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	b25b      	sxtb	r3, r3
 8001a3e:	f023 031c 	bic.w	r3, r3, #28
 8001a42:	b25b      	sxtb	r3, r3
 8001a44:	f043 030c 	orr.w	r3, r3, #12
 8001a48:	b25b      	sxtb	r3, r3
 8001a4a:	b2da      	uxtb	r2, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	701a      	strb	r2, [r3, #0]
            break;
 8001a50:	e032      	b.n	8001ab8 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	b25b      	sxtb	r3, r3
 8001a58:	f003 031f 	and.w	r3, r3, #31
 8001a5c:	b25b      	sxtb	r3, r3
 8001a5e:	f043 0320 	orr.w	r3, r3, #32
 8001a62:	b25b      	sxtb	r3, r3
 8001a64:	b2da      	uxtb	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	b25b      	sxtb	r3, r3
 8001a70:	f023 031c 	bic.w	r3, r3, #28
 8001a74:	b25b      	sxtb	r3, r3
 8001a76:	f043 0310 	orr.w	r3, r3, #16
 8001a7a:	b25b      	sxtb	r3, r3
 8001a7c:	b2da      	uxtb	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	701a      	strb	r2, [r3, #0]
            break;
 8001a82:	e019      	b.n	8001ab8 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	b25b      	sxtb	r3, r3
 8001a8a:	f003 031f 	and.w	r3, r3, #31
 8001a8e:	b25b      	sxtb	r3, r3
 8001a90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a94:	b25b      	sxtb	r3, r3
 8001a96:	b2da      	uxtb	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	b25b      	sxtb	r3, r3
 8001aa2:	f023 031c 	bic.w	r3, r3, #28
 8001aa6:	b25b      	sxtb	r3, r3
 8001aa8:	f043 0314 	orr.w	r3, r3, #20
 8001aac:	b25b      	sxtb	r3, r3
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	701a      	strb	r2, [r3, #0]
            break;
 8001ab4:	e000      	b.n	8001ab8 <set_os_mode+0x12c>
        default:
            break;
 8001ab6:	bf00      	nop
    }
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	031b      	lsls	r3, r3, #12
 8001ad4:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	3301      	adds	r3, #1
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	011b      	lsls	r3, r3, #4
 8001ade:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3302      	adds	r3, #2
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	091b      	lsrs	r3, r3, #4
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001aec:	697a      	ldr	r2, [r7, #20]
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	431a      	orrs	r2, r3
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	431a      	orrs	r2, r3
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	3303      	adds	r3, #3
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	031b      	lsls	r3, r3, #12
 8001b02:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	3304      	adds	r3, #4
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	011b      	lsls	r3, r3, #4
 8001b0c:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	3305      	adds	r3, #5
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	091b      	lsrs	r3, r3, #4
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8001b1a:	697a      	ldr	r2, [r7, #20]
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	431a      	orrs	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	461a      	mov	r2, r3
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	4619      	mov	r1, r3
 8001b34:	4610      	mov	r0, r2
 8001b36:	f000 fae3 	bl	8002100 <st_check_boundaries>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	72fb      	strb	r3, [r7, #11]

    return rslt;
 8001b3e:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
	...

08001b4c <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001b4c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b50:	b08c      	sub	sp, #48	@ 0x30
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	60f8      	str	r0, [r7, #12]
 8001b56:	60b9      	str	r1, [r7, #8]
 8001b58:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7fe fd0d 	bl	8000584 <__aeabi_i2d>
 8001b6a:	f04f 0200 	mov.w	r2, #0
 8001b6e:	4b6c      	ldr	r3, [pc, #432]	@ (8001d20 <compensate_temperature+0x1d4>)
 8001b70:	f7fe fe9c 	bl	80008ac <__aeabi_ddiv>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4614      	mov	r4, r2
 8001b7a:	461d      	mov	r5, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	8b9b      	ldrh	r3, [r3, #28]
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7fe fcef 	bl	8000564 <__aeabi_ui2d>
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	4b66      	ldr	r3, [pc, #408]	@ (8001d24 <compensate_temperature+0x1d8>)
 8001b8c:	f7fe fe8e 	bl	80008ac <__aeabi_ddiv>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	4620      	mov	r0, r4
 8001b96:	4629      	mov	r1, r5
 8001b98:	f7fe fba6 	bl	80002e8 <__aeabi_dsub>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	4614      	mov	r4, r2
 8001ba2:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7fe fcea 	bl	8000584 <__aeabi_i2d>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001bb4:	4620      	mov	r0, r4
 8001bb6:	4629      	mov	r1, r5
 8001bb8:	f7fe fd4e 	bl	8000658 <__aeabi_dmul>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7fe fcdb 	bl	8000584 <__aeabi_i2d>
 8001bce:	f04f 0200 	mov.w	r2, #0
 8001bd2:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001bd6:	f7fe fe69 	bl	80008ac <__aeabi_ddiv>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	460b      	mov	r3, r1
 8001bde:	4614      	mov	r4, r2
 8001be0:	461d      	mov	r5, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	8b9b      	ldrh	r3, [r3, #28]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7fe fcbc 	bl	8000564 <__aeabi_ui2d>
 8001bec:	f04f 0200 	mov.w	r2, #0
 8001bf0:	4b4d      	ldr	r3, [pc, #308]	@ (8001d28 <compensate_temperature+0x1dc>)
 8001bf2:	f7fe fe5b 	bl	80008ac <__aeabi_ddiv>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	4620      	mov	r0, r4
 8001bfc:	4629      	mov	r1, r5
 8001bfe:	f7fe fb73 	bl	80002e8 <__aeabi_dsub>
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	4614      	mov	r4, r2
 8001c08:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7fe fcb8 	bl	8000584 <__aeabi_i2d>
 8001c14:	f04f 0200 	mov.w	r2, #0
 8001c18:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001c1c:	f7fe fe46 	bl	80008ac <__aeabi_ddiv>
 8001c20:	4602      	mov	r2, r0
 8001c22:	460b      	mov	r3, r1
 8001c24:	4690      	mov	r8, r2
 8001c26:	4699      	mov	r9, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	8b9b      	ldrh	r3, [r3, #28]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7fe fc99 	bl	8000564 <__aeabi_ui2d>
 8001c32:	f04f 0200 	mov.w	r2, #0
 8001c36:	4b3c      	ldr	r3, [pc, #240]	@ (8001d28 <compensate_temperature+0x1dc>)
 8001c38:	f7fe fe38 	bl	80008ac <__aeabi_ddiv>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4640      	mov	r0, r8
 8001c42:	4649      	mov	r1, r9
 8001c44:	f7fe fb50 	bl	80002e8 <__aeabi_dsub>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	4629      	mov	r1, r5
 8001c50:	f7fe fd02 	bl	8000658 <__aeabi_dmul>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	4614      	mov	r4, r2
 8001c5a:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fc8e 	bl	8000584 <__aeabi_i2d>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
    var2 =
 8001c6c:	4620      	mov	r0, r4
 8001c6e:	4629      	mov	r1, r5
 8001c70:	f7fe fcf2 	bl	8000658 <__aeabi_dmul>
 8001c74:	4602      	mov	r2, r0
 8001c76:	460b      	mov	r3, r1
 8001c78:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001c7c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c80:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c84:	f7fe fb32 	bl	80002ec <__adddf3>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	4610      	mov	r0, r2
 8001c8e:	4619      	mov	r1, r3
 8001c90:	f7fe ff7c 	bl	8000b8c <__aeabi_d2iz>
 8001c94:	4602      	mov	r2, r0
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	639a      	str	r2, [r3, #56]	@ 0x38
    temperature = (var1 + var2) / 5120.0;
 8001c9a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c9e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ca2:	f7fe fb23 	bl	80002ec <__adddf3>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	460b      	mov	r3, r1
 8001caa:	4610      	mov	r0, r2
 8001cac:	4619      	mov	r1, r3
 8001cae:	f04f 0200 	mov.w	r2, #0
 8001cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d2c <compensate_temperature+0x1e0>)
 8001cb4:	f7fe fdfa 	bl	80008ac <__aeabi_ddiv>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	460b      	mov	r3, r1
 8001cbc:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001cc0:	f04f 0200 	mov.w	r2, #0
 8001cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d30 <compensate_temperature+0x1e4>)
 8001cc6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001cca:	f7fe ff37 	bl	8000b3c <__aeabi_dcmplt>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d007      	beq.n	8001ce4 <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001cd4:	f04f 0200 	mov.w	r2, #0
 8001cd8:	4b15      	ldr	r3, [pc, #84]	@ (8001d30 <compensate_temperature+0x1e4>)
 8001cda:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <compensate_temperature+0x1e8>)
 8001cea:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001cee:	f7fe ff43 	bl	8000b78 <__aeabi_dcmpgt>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d007      	beq.n	8001d08 <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001cf8:	f04f 0200 	mov.w	r2, #0
 8001cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8001d34 <compensate_temperature+0x1e8>)
 8001cfe:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001d02:	2302      	movs	r3, #2
 8001d04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*comp_temperature) = temperature;
 8001d08:	68f9      	ldr	r1, [r7, #12]
 8001d0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d0e:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001d12:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3730      	adds	r7, #48	@ 0x30
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001d20:	40d00000 	.word	0x40d00000
 8001d24:	40900000 	.word	0x40900000
 8001d28:	40c00000 	.word	0x40c00000
 8001d2c:	40b40000 	.word	0x40b40000
 8001d30:	c0440000 	.word	0xc0440000
 8001d34:	40554000 	.word	0x40554000

08001d38 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001d38:	b5b0      	push	{r4, r5, r7, lr}
 8001d3a:	b08c      	sub	sp, #48	@ 0x30
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001d44:	2300      	movs	r3, #0
 8001d46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001d4a:	f04f 0200 	mov.w	r2, #0
 8001d4e:	f04f 0300 	mov.w	r3, #0
 8001d52:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7fe fc12 	bl	8000584 <__aeabi_i2d>
 8001d60:	f04f 0200 	mov.w	r2, #0
 8001d64:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d68:	f7fe fda0 	bl	80008ac <__aeabi_ddiv>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	460b      	mov	r3, r1
 8001d70:	4610      	mov	r0, r2
 8001d72:	4619      	mov	r1, r3
 8001d74:	f04f 0200 	mov.w	r2, #0
 8001d78:	4bcb      	ldr	r3, [pc, #812]	@ (80020a8 <compensate_pressure+0x370>)
 8001d7a:	f7fe fab5 	bl	80002e8 <__aeabi_dsub>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001d86:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d8a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d8e:	f7fe fc63 	bl	8000658 <__aeabi_dmul>
 8001d92:	4602      	mov	r2, r0
 8001d94:	460b      	mov	r3, r1
 8001d96:	4614      	mov	r4, r2
 8001d98:	461d      	mov	r5, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7fe fbef 	bl	8000584 <__aeabi_i2d>
 8001da6:	4602      	mov	r2, r0
 8001da8:	460b      	mov	r3, r1
 8001daa:	4620      	mov	r0, r4
 8001dac:	4629      	mov	r1, r5
 8001dae:	f7fe fc53 	bl	8000658 <__aeabi_dmul>
 8001db2:	4602      	mov	r2, r0
 8001db4:	460b      	mov	r3, r1
 8001db6:	4610      	mov	r0, r2
 8001db8:	4619      	mov	r1, r3
 8001dba:	f04f 0200 	mov.w	r2, #0
 8001dbe:	4bbb      	ldr	r3, [pc, #748]	@ (80020ac <compensate_pressure+0x374>)
 8001dc0:	f7fe fd74 	bl	80008ac <__aeabi_ddiv>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7fe fbd6 	bl	8000584 <__aeabi_i2d>
 8001dd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ddc:	f7fe fc3c 	bl	8000658 <__aeabi_dmul>
 8001de0:	4602      	mov	r2, r0
 8001de2:	460b      	mov	r3, r1
 8001de4:	4610      	mov	r0, r2
 8001de6:	4619      	mov	r1, r3
 8001de8:	4602      	mov	r2, r0
 8001dea:	460b      	mov	r3, r1
 8001dec:	f7fe fa7e 	bl	80002ec <__adddf3>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001df8:	f7fe fa78 	bl	80002ec <__adddf3>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	460b      	mov	r3, r1
 8001e00:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001e04:	f04f 0200 	mov.w	r2, #0
 8001e08:	4ba9      	ldr	r3, [pc, #676]	@ (80020b0 <compensate_pressure+0x378>)
 8001e0a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e0e:	f7fe fd4d 	bl	80008ac <__aeabi_ddiv>
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	4614      	mov	r4, r2
 8001e18:	461d      	mov	r5, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe fbaf 	bl	8000584 <__aeabi_i2d>
 8001e26:	f04f 0200 	mov.w	r2, #0
 8001e2a:	4ba2      	ldr	r3, [pc, #648]	@ (80020b4 <compensate_pressure+0x37c>)
 8001e2c:	f7fe fc14 	bl	8000658 <__aeabi_dmul>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	4620      	mov	r0, r4
 8001e36:	4629      	mov	r1, r5
 8001e38:	f7fe fa58 	bl	80002ec <__adddf3>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7fe fb9a 	bl	8000584 <__aeabi_i2d>
 8001e50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e54:	f7fe fc00 	bl	8000658 <__aeabi_dmul>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	4610      	mov	r0, r2
 8001e5e:	4619      	mov	r1, r3
 8001e60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e64:	f7fe fbf8 	bl	8000658 <__aeabi_dmul>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	4610      	mov	r0, r2
 8001e6e:	4619      	mov	r1, r3
 8001e70:	f04f 0200 	mov.w	r2, #0
 8001e74:	4b90      	ldr	r3, [pc, #576]	@ (80020b8 <compensate_pressure+0x380>)
 8001e76:	f7fe fd19 	bl	80008ac <__aeabi_ddiv>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	4614      	mov	r4, r2
 8001e80:	461d      	mov	r5, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7fe fb7b 	bl	8000584 <__aeabi_i2d>
 8001e8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e92:	f7fe fbe1 	bl	8000658 <__aeabi_dmul>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
 8001e9a:	4620      	mov	r0, r4
 8001e9c:	4629      	mov	r1, r5
 8001e9e:	f7fe fa25 	bl	80002ec <__adddf3>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	4610      	mov	r0, r2
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	4b82      	ldr	r3, [pc, #520]	@ (80020b8 <compensate_pressure+0x380>)
 8001eb0:	f7fe fcfc 	bl	80008ac <__aeabi_ddiv>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001ebc:	f04f 0200 	mov.w	r2, #0
 8001ec0:	4b7a      	ldr	r3, [pc, #488]	@ (80020ac <compensate_pressure+0x374>)
 8001ec2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ec6:	f7fe fcf1 	bl	80008ac <__aeabi_ddiv>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	460b      	mov	r3, r1
 8001ece:	4610      	mov	r0, r2
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	4b79      	ldr	r3, [pc, #484]	@ (80020bc <compensate_pressure+0x384>)
 8001ed8:	f7fe fa08 	bl	80002ec <__adddf3>
 8001edc:	4602      	mov	r2, r0
 8001ede:	460b      	mov	r3, r1
 8001ee0:	4614      	mov	r4, r2
 8001ee2:	461d      	mov	r5, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7fe fb3b 	bl	8000564 <__aeabi_ui2d>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	4620      	mov	r0, r4
 8001ef4:	4629      	mov	r1, r5
 8001ef6:	f7fe fbaf 	bl	8000658 <__aeabi_dmul>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	f04f 0300 	mov.w	r3, #0
 8001f0a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f0e:	f7fe fe15 	bl	8000b3c <__aeabi_dcmplt>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d10b      	bne.n	8001f30 <compensate_pressure+0x1f8>
 8001f18:	f04f 0200 	mov.w	r2, #0
 8001f1c:	f04f 0300 	mov.w	r3, #0
 8001f20:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f24:	f7fe fe28 	bl	8000b78 <__aeabi_dcmpgt>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f000 80de 	beq.w	80020ec <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7fe fb15 	bl	8000564 <__aeabi_ui2d>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	f04f 0000 	mov.w	r0, #0
 8001f42:	495f      	ldr	r1, [pc, #380]	@ (80020c0 <compensate_pressure+0x388>)
 8001f44:	f7fe f9d0 	bl	80002e8 <__aeabi_dsub>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001f50:	f04f 0200 	mov.w	r2, #0
 8001f54:	4b5b      	ldr	r3, [pc, #364]	@ (80020c4 <compensate_pressure+0x38c>)
 8001f56:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001f5a:	f7fe fca7 	bl	80008ac <__aeabi_ddiv>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	460b      	mov	r3, r1
 8001f62:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f66:	f7fe f9bf 	bl	80002e8 <__aeabi_dsub>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	4610      	mov	r0, r2
 8001f70:	4619      	mov	r1, r3
 8001f72:	a347      	add	r3, pc, #284	@ (adr r3, 8002090 <compensate_pressure+0x358>)
 8001f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f78:	f7fe fb6e 	bl	8000658 <__aeabi_dmul>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	460b      	mov	r3, r1
 8001f80:	4610      	mov	r0, r2
 8001f82:	4619      	mov	r1, r3
 8001f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f88:	f7fe fc90 	bl	80008ac <__aeabi_ddiv>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7fe faf2 	bl	8000584 <__aeabi_i2d>
 8001fa0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001fa4:	f7fe fb58 	bl	8000658 <__aeabi_dmul>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	460b      	mov	r3, r1
 8001fac:	4610      	mov	r0, r2
 8001fae:	4619      	mov	r1, r3
 8001fb0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001fb4:	f7fe fb50 	bl	8000658 <__aeabi_dmul>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	460b      	mov	r3, r1
 8001fbc:	4610      	mov	r0, r2
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	f04f 0200 	mov.w	r2, #0
 8001fc4:	4b40      	ldr	r3, [pc, #256]	@ (80020c8 <compensate_pressure+0x390>)
 8001fc6:	f7fe fc71 	bl	80008ac <__aeabi_ddiv>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	460b      	mov	r3, r1
 8001fce:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7fe fad3 	bl	8000584 <__aeabi_i2d>
 8001fde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001fe2:	f7fe fb39 	bl	8000658 <__aeabi_dmul>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	460b      	mov	r3, r1
 8001fea:	4610      	mov	r0, r2
 8001fec:	4619      	mov	r1, r3
 8001fee:	f04f 0200 	mov.w	r2, #0
 8001ff2:	4b2e      	ldr	r3, [pc, #184]	@ (80020ac <compensate_pressure+0x374>)
 8001ff4:	f7fe fc5a 	bl	80008ac <__aeabi_ddiv>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8002000:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002004:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002008:	f7fe f970 	bl	80002ec <__adddf3>
 800200c:	4602      	mov	r2, r0
 800200e:	460b      	mov	r3, r1
 8002010:	4614      	mov	r4, r2
 8002012:	461d      	mov	r5, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 800201a:	4618      	mov	r0, r3
 800201c:	f7fe fab2 	bl	8000584 <__aeabi_i2d>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	4620      	mov	r0, r4
 8002026:	4629      	mov	r1, r5
 8002028:	f7fe f960 	bl	80002ec <__adddf3>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	4610      	mov	r0, r2
 8002032:	4619      	mov	r1, r3
 8002034:	f04f 0200 	mov.w	r2, #0
 8002038:	4b24      	ldr	r3, [pc, #144]	@ (80020cc <compensate_pressure+0x394>)
 800203a:	f7fe fc37 	bl	80008ac <__aeabi_ddiv>
 800203e:	4602      	mov	r2, r0
 8002040:	460b      	mov	r3, r1
 8002042:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002046:	f7fe f951 	bl	80002ec <__adddf3>
 800204a:	4602      	mov	r2, r0
 800204c:	460b      	mov	r3, r1
 800204e:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8002052:	a311      	add	r3, pc, #68	@ (adr r3, 8002098 <compensate_pressure+0x360>)
 8002054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002058:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800205c:	f7fe fd6e 	bl	8000b3c <__aeabi_dcmplt>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d007      	beq.n	8002076 <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8002066:	a30c      	add	r3, pc, #48	@ (adr r3, 8002098 <compensate_pressure+0x360>)
 8002068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800206c:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8002070:	2303      	movs	r3, #3
 8002072:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8002076:	a30a      	add	r3, pc, #40	@ (adr r3, 80020a0 <compensate_pressure+0x368>)
 8002078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002080:	f7fe fd7a 	bl	8000b78 <__aeabi_dcmpgt>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	e022      	b.n	80020d0 <compensate_pressure+0x398>
 800208a:	bf00      	nop
 800208c:	f3af 8000 	nop.w
 8002090:	00000000 	.word	0x00000000
 8002094:	40b86a00 	.word	0x40b86a00
 8002098:	00000000 	.word	0x00000000
 800209c:	40dd4c00 	.word	0x40dd4c00
 80020a0:	00000000 	.word	0x00000000
 80020a4:	40fadb00 	.word	0x40fadb00
 80020a8:	40ef4000 	.word	0x40ef4000
 80020ac:	40e00000 	.word	0x40e00000
 80020b0:	40100000 	.word	0x40100000
 80020b4:	40f00000 	.word	0x40f00000
 80020b8:	41200000 	.word	0x41200000
 80020bc:	3ff00000 	.word	0x3ff00000
 80020c0:	41300000 	.word	0x41300000
 80020c4:	40b00000 	.word	0x40b00000
 80020c8:	41e00000 	.word	0x41e00000
 80020cc:	40300000 	.word	0x40300000
 80020d0:	d007      	beq.n	80020e2 <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 80020d2:	a309      	add	r3, pc, #36	@ (adr r3, 80020f8 <compensate_pressure+0x3c0>)
 80020d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d8:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 80020dc:	2304      	movs	r3, #4
 80020de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        (*comp_pressure) = pressure;
 80020e2:	68f9      	ldr	r1, [r7, #12]
 80020e4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80020e8:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 80020ec:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3730      	adds	r7, #48	@ 0x30
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bdb0      	pop	{r4, r5, r7, pc}
 80020f8:	00000000 	.word	0x00000000
 80020fc:	40fadb00 	.word	0x40fadb00

08002100 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 800210a:	2300      	movs	r3, #0
 800210c:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	db03      	blt.n	800211c <st_check_boundaries+0x1c>
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	4a1c      	ldr	r2, [pc, #112]	@ (8002188 <st_check_boundaries+0x88>)
 8002118:	4293      	cmp	r3, r2
 800211a:	dd09      	ble.n	8002130 <st_check_boundaries+0x30>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2b00      	cmp	r3, #0
 8002120:	db06      	blt.n	8002130 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a18      	ldr	r2, [pc, #96]	@ (8002188 <st_check_boundaries+0x88>)
 8002126:	4293      	cmp	r3, r2
 8002128:	dc02      	bgt.n	8002130 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 800212a:	23fa      	movs	r3, #250	@ 0xfa
 800212c:	73fb      	strb	r3, [r7, #15]
 800212e:	e023      	b.n	8002178 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2b00      	cmp	r3, #0
 8002134:	db03      	blt.n	800213e <st_check_boundaries+0x3e>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a13      	ldr	r2, [pc, #76]	@ (8002188 <st_check_boundaries+0x88>)
 800213a:	4293      	cmp	r3, r2
 800213c:	dd09      	ble.n	8002152 <st_check_boundaries+0x52>
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	db06      	blt.n	8002152 <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	4a10      	ldr	r2, [pc, #64]	@ (8002188 <st_check_boundaries+0x88>)
 8002148:	4293      	cmp	r3, r2
 800214a:	dc02      	bgt.n	8002152 <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 800214c:	23fb      	movs	r3, #251	@ 0xfb
 800214e:	73fb      	strb	r3, [r7, #15]
 8002150:	e012      	b.n	8002178 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	2b00      	cmp	r3, #0
 8002156:	db03      	blt.n	8002160 <st_check_boundaries+0x60>
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	4a0b      	ldr	r2, [pc, #44]	@ (8002188 <st_check_boundaries+0x88>)
 800215c:	4293      	cmp	r3, r2
 800215e:	dd09      	ble.n	8002174 <st_check_boundaries+0x74>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2b00      	cmp	r3, #0
 8002164:	db03      	blt.n	800216e <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a07      	ldr	r2, [pc, #28]	@ (8002188 <st_check_boundaries+0x88>)
 800216a:	4293      	cmp	r3, r2
 800216c:	dd02      	ble.n	8002174 <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 800216e:	23f9      	movs	r3, #249	@ 0xf9
 8002170:	73fb      	strb	r3, [r7, #15]
 8002172:	e001      	b.n	8002178 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8002174:	2300      	movs	r3, #0
 8002176:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002178:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3714      	adds	r7, #20
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	000ffff0 	.word	0x000ffff0

0800218c <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f7ff f839 	bl	800120c <bmp2_init>
 800219a:	4603      	mov	r3, r0
 800219c:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 800219e:	f107 0308 	add.w	r3, r7, #8
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff f91e 	bl	80013e6 <bmp2_get_config>
 80021aa:	4603      	mov	r3, r0
 80021ac:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 80021ae:	2303      	movs	r3, #3
 80021b0:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 80021b2:	2300      	movs	r3, #0
 80021b4:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 80021b6:	2303      	movs	r3, #3
 80021b8:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 80021ba:	f107 0308 	add.w	r3, r7, #8
 80021be:	6879      	ldr	r1, [r7, #4]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7ff f950 	bl	8001466 <bmp2_set_config>
 80021c6:	4603      	mov	r3, r0
 80021c8:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 80021ca:	f107 0308 	add.w	r3, r7, #8
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	4619      	mov	r1, r3
 80021d2:	2003      	movs	r0, #3
 80021d4:	f7ff f982 	bl	80014dc <bmp2_set_power_mode>
 80021d8:	4603      	mov	r3, r0
 80021da:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 80021dc:	f107 0108 	add.w	r1, r7, #8
 80021e0:	f107 0310 	add.w	r3, r7, #16
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff fa0c 	bl	8001604 <bmp2_compute_meas_time>
 80021ec:	4603      	mov	r3, r0
 80021ee:	75fb      	strb	r3, [r7, #23]

  return rslt;
 80021f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3718      	adds	r7, #24
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	60b9      	str	r1, [r7, #8]
 8002204:	607a      	str	r2, [r7, #4]
 8002206:	603b      	str	r3, [r7, #0]
 8002208:	4603      	mov	r3, r0
 800220a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 800220c:	2300      	movs	r3, #0
 800220e:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002210:	2300      	movs	r3, #0
 8002212:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	6858      	ldr	r0, [r3, #4]
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	891b      	ldrh	r3, [r3, #8]
 8002220:	2200      	movs	r2, #0
 8002222:	4619      	mov	r1, r3
 8002224:	f004 f87e 	bl	8006324 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	6818      	ldr	r0, [r3, #0]
 800222c:	f107 010f 	add.w	r1, r7, #15
 8002230:	2305      	movs	r3, #5
 8002232:	2201      	movs	r2, #1
 8002234:	f006 f93b 	bl	80084ae <HAL_SPI_Transmit>
 8002238:	4603      	mov	r3, r0
 800223a:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	6818      	ldr	r0, [r3, #0]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	b29a      	uxth	r2, r3
 8002244:	2305      	movs	r3, #5
 8002246:	68b9      	ldr	r1, [r7, #8]
 8002248:	f006 fa9f 	bl	800878a <HAL_SPI_Receive>
 800224c:	4603      	mov	r3, r0
 800224e:	461a      	mov	r2, r3
 8002250:	7dbb      	ldrb	r3, [r7, #22]
 8002252:	4413      	add	r3, r2
 8002254:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	6858      	ldr	r0, [r3, #4]
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	891b      	ldrh	r3, [r3, #8]
 800225e:	2201      	movs	r2, #1
 8002260:	4619      	mov	r1, r3
 8002262:	f004 f85f 	bl	8006324 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8002266:	7dbb      	ldrb	r3, [r7, #22]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <bmp2_spi_read+0x74>
    iError = -1;
 800226c:	23ff      	movs	r3, #255	@ 0xff
 800226e:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002270:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002274:	4618      	mov	r0, r3
 8002276:	3718      	adds	r7, #24
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af00      	add	r7, sp, #0
 8002282:	60b9      	str	r1, [r7, #8]
 8002284:	607a      	str	r2, [r7, #4]
 8002286:	603b      	str	r3, [r7, #0]
 8002288:	4603      	mov	r3, r0
 800228a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 800228c:	2300      	movs	r3, #0
 800228e:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002290:	2300      	movs	r3, #0
 8002292:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	6858      	ldr	r0, [r3, #4]
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	891b      	ldrh	r3, [r3, #8]
 80022a0:	2200      	movs	r2, #0
 80022a2:	4619      	mov	r1, r3
 80022a4:	f004 f83e 	bl	8006324 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	6818      	ldr	r0, [r3, #0]
 80022ac:	f107 010f 	add.w	r1, r7, #15
 80022b0:	2305      	movs	r3, #5
 80022b2:	2201      	movs	r2, #1
 80022b4:	f006 f8fb 	bl	80084ae <HAL_SPI_Transmit>
 80022b8:	4603      	mov	r3, r0
 80022ba:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	6818      	ldr	r0, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	2305      	movs	r3, #5
 80022c6:	68b9      	ldr	r1, [r7, #8]
 80022c8:	f006 f8f1 	bl	80084ae <HAL_SPI_Transmit>
 80022cc:	4603      	mov	r3, r0
 80022ce:	461a      	mov	r2, r3
 80022d0:	7dbb      	ldrb	r3, [r7, #22]
 80022d2:	4413      	add	r3, r2
 80022d4:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	6858      	ldr	r0, [r3, #4]
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	891b      	ldrh	r3, [r3, #8]
 80022de:	2201      	movs	r2, #1
 80022e0:	4619      	mov	r1, r3
 80022e2:	f004 f81f 	bl	8006324 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 80022e6:	7dbb      	ldrb	r3, [r7, #22]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <bmp2_spi_write+0x74>
    iError = -1;
 80022ec:	23ff      	movs	r3, #255	@ 0xff
 80022ee:	75fb      	strb	r3, [r7, #23]

  return iError;
 80022f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3718      	adds	r7, #24
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a05      	ldr	r2, [pc, #20]	@ (8002320 <bmp2_delay_us+0x24>)
 800230a:	fba2 2303 	umull	r2, r3, r2, r3
 800230e:	099b      	lsrs	r3, r3, #6
 8002310:	4618      	mov	r0, r3
 8002312:	f003 fc7b 	bl	8005c0c <HAL_Delay>
}
 8002316:	bf00      	nop
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	10624dd3 	.word	0x10624dd3

08002324 <BMP2_ReadData>:
 *  @retval 0 -> Success.
 *  @retval <0 -> Failure.
 *
 */
int8_t BMP2_ReadData(struct bmp2_dev *dev, double* press, double* temp)
{
 8002324:	b590      	push	{r4, r7, lr}
 8002326:	b08b      	sub	sp, #44	@ 0x2c
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 8002330:	23ff      	movs	r3, #255	@ 0xff
 8002332:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  struct bmp2_status status;
  struct bmp2_data comp_data;
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	899b      	ldrh	r3, [r3, #12]
 800233c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 8002340:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002344:	68f9      	ldr	r1, [r7, #12]
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff f89c 	bl	8001484 <bmp2_get_status>
 800234c:	4603      	mov	r3, r0
 800234e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 8002352:	f107 0310 	add.w	r3, r7, #16
 8002356:	68f9      	ldr	r1, [r7, #12]
 8002358:	4618      	mov	r0, r3
 800235a:	f7ff f8d4 	bl	8001506 <bmp2_get_sensor_data>
 800235e:	4603      	mov	r3, r0
 8002360:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    *temp = comp_data.temperature;
 8002364:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002368:	6879      	ldr	r1, [r7, #4]
 800236a:	e9c1 2300 	strd	r2, r3, [r1]
    *press = comp_data.pressure / 100.0;
 800236e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002372:	f04f 0200 	mov.w	r2, #0
 8002376:	4b1c      	ldr	r3, [pc, #112]	@ (80023e8 <BMP2_ReadData+0xc4>)
 8002378:	f7fe fa98 	bl	80008ac <__aeabi_ddiv>
 800237c:	4602      	mov	r2, r0
 800237e:	460b      	mov	r3, r1
 8002380:	68b9      	ldr	r1, [r7, #8]
 8002382:	e9c1 2300 	strd	r2, r3, [r1]
    try--;
 8002386:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800238a:	b2db      	uxtb	r3, r3
 800238c:	3b01      	subs	r3, #1
 800238e:	b2db      	uxtb	r3, r3
 8002390:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8002394:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002398:	2b00      	cmp	r3, #0
 800239a:	d003      	beq.n	80023a4 <BMP2_ReadData+0x80>
 800239c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	dccd      	bgt.n	8002340 <BMP2_ReadData+0x1c>

  /* Save reading result in sensor handler */
  BMP2_GET_PRESS(dev) = *press;
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023aa:	68f9      	ldr	r1, [r7, #12]
 80023ac:	684c      	ldr	r4, [r1, #4]
 80023ae:	4610      	mov	r0, r2
 80023b0:	4619      	mov	r1, r3
 80023b2:	f7fe fc33 	bl	8000c1c <__aeabi_d2f>
 80023b6:	4603      	mov	r3, r0
 80023b8:	6163      	str	r3, [r4, #20]
  BMP2_GET_TEMP(dev) = *temp;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c0:	68f9      	ldr	r1, [r7, #12]
 80023c2:	684c      	ldr	r4, [r1, #4]
 80023c4:	4610      	mov	r0, r2
 80023c6:	4619      	mov	r1, r3
 80023c8:	f7fe fc28 	bl	8000c1c <__aeabi_d2f>
 80023cc:	4603      	mov	r3, r0
 80023ce:	6123      	str	r3, [r4, #16]
  BMP2_GET_STATUS(dev) = rslt;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023d8:	729a      	strb	r2, [r3, #10]

  return rslt;
 80023da:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
}
 80023de:	4618      	mov	r0, r3
 80023e0:	372c      	adds	r7, #44	@ 0x2c
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd90      	pop	{r4, r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40590000 	.word	0x40590000

080023ec <MX_GPIO_Init>:
        * EXTI
     PD8   ------> USART3_TX
     PD9   ------> USART3_RX
*/
void MX_GPIO_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b08e      	sub	sp, #56	@ 0x38
 80023f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023f6:	2200      	movs	r2, #0
 80023f8:	601a      	str	r2, [r3, #0]
 80023fa:	605a      	str	r2, [r3, #4]
 80023fc:	609a      	str	r2, [r3, #8]
 80023fe:	60da      	str	r2, [r3, #12]
 8002400:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002402:	4b82      	ldr	r3, [pc, #520]	@ (800260c <MX_GPIO_Init+0x220>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002406:	4a81      	ldr	r2, [pc, #516]	@ (800260c <MX_GPIO_Init+0x220>)
 8002408:	f043 0310 	orr.w	r3, r3, #16
 800240c:	6313      	str	r3, [r2, #48]	@ 0x30
 800240e:	4b7f      	ldr	r3, [pc, #508]	@ (800260c <MX_GPIO_Init+0x220>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002412:	f003 0310 	and.w	r3, r3, #16
 8002416:	623b      	str	r3, [r7, #32]
 8002418:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800241a:	4b7c      	ldr	r3, [pc, #496]	@ (800260c <MX_GPIO_Init+0x220>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241e:	4a7b      	ldr	r2, [pc, #492]	@ (800260c <MX_GPIO_Init+0x220>)
 8002420:	f043 0304 	orr.w	r3, r3, #4
 8002424:	6313      	str	r3, [r2, #48]	@ 0x30
 8002426:	4b79      	ldr	r3, [pc, #484]	@ (800260c <MX_GPIO_Init+0x220>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	61fb      	str	r3, [r7, #28]
 8002430:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002432:	4b76      	ldr	r3, [pc, #472]	@ (800260c <MX_GPIO_Init+0x220>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002436:	4a75      	ldr	r2, [pc, #468]	@ (800260c <MX_GPIO_Init+0x220>)
 8002438:	f043 0320 	orr.w	r3, r3, #32
 800243c:	6313      	str	r3, [r2, #48]	@ 0x30
 800243e:	4b73      	ldr	r3, [pc, #460]	@ (800260c <MX_GPIO_Init+0x220>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002442:	f003 0320 	and.w	r3, r3, #32
 8002446:	61bb      	str	r3, [r7, #24]
 8002448:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800244a:	4b70      	ldr	r3, [pc, #448]	@ (800260c <MX_GPIO_Init+0x220>)
 800244c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244e:	4a6f      	ldr	r2, [pc, #444]	@ (800260c <MX_GPIO_Init+0x220>)
 8002450:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002454:	6313      	str	r3, [r2, #48]	@ 0x30
 8002456:	4b6d      	ldr	r3, [pc, #436]	@ (800260c <MX_GPIO_Init+0x220>)
 8002458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800245e:	617b      	str	r3, [r7, #20]
 8002460:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002462:	4b6a      	ldr	r3, [pc, #424]	@ (800260c <MX_GPIO_Init+0x220>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002466:	4a69      	ldr	r2, [pc, #420]	@ (800260c <MX_GPIO_Init+0x220>)
 8002468:	f043 0301 	orr.w	r3, r3, #1
 800246c:	6313      	str	r3, [r2, #48]	@ 0x30
 800246e:	4b67      	ldr	r3, [pc, #412]	@ (800260c <MX_GPIO_Init+0x220>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	613b      	str	r3, [r7, #16]
 8002478:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800247a:	4b64      	ldr	r3, [pc, #400]	@ (800260c <MX_GPIO_Init+0x220>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247e:	4a63      	ldr	r2, [pc, #396]	@ (800260c <MX_GPIO_Init+0x220>)
 8002480:	f043 0302 	orr.w	r3, r3, #2
 8002484:	6313      	str	r3, [r2, #48]	@ 0x30
 8002486:	4b61      	ldr	r3, [pc, #388]	@ (800260c <MX_GPIO_Init+0x220>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002492:	4b5e      	ldr	r3, [pc, #376]	@ (800260c <MX_GPIO_Init+0x220>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002496:	4a5d      	ldr	r2, [pc, #372]	@ (800260c <MX_GPIO_Init+0x220>)
 8002498:	f043 0308 	orr.w	r3, r3, #8
 800249c:	6313      	str	r3, [r2, #48]	@ 0x30
 800249e:	4b5b      	ldr	r3, [pc, #364]	@ (800260c <MX_GPIO_Init+0x220>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a2:	f003 0308 	and.w	r3, r3, #8
 80024a6:	60bb      	str	r3, [r7, #8]
 80024a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80024aa:	4b58      	ldr	r3, [pc, #352]	@ (800260c <MX_GPIO_Init+0x220>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ae:	4a57      	ldr	r2, [pc, #348]	@ (800260c <MX_GPIO_Init+0x220>)
 80024b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80024b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024b6:	4b55      	ldr	r3, [pc, #340]	@ (800260c <MX_GPIO_Init+0x220>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024be:	607b      	str	r3, [r7, #4]
 80024c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BMP2_CSB_Pin|Alarm_LED_Pin, GPIO_PIN_RESET);
 80024c2:	2200      	movs	r2, #0
 80024c4:	f248 0110 	movw	r1, #32784	@ 0x8010
 80024c8:	4851      	ldr	r0, [pc, #324]	@ (8002610 <MX_GPIO_Init+0x224>)
 80024ca:	f003 ff2b 	bl	8006324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Battery_Pin|Output_Pin, GPIO_PIN_RESET);
 80024ce:	2200      	movs	r2, #0
 80024d0:	2128      	movs	r1, #40	@ 0x28
 80024d2:	4850      	ldr	r0, [pc, #320]	@ (8002614 <MX_GPIO_Init+0x228>)
 80024d4:	f003 ff26 	bl	8006324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PowerSupply_GPIO_Port, PowerSupply_Pin, GPIO_PIN_RESET);
 80024d8:	2200      	movs	r2, #0
 80024da:	2108      	movs	r1, #8
 80024dc:	484e      	ldr	r0, [pc, #312]	@ (8002618 <MX_GPIO_Init+0x22c>)
 80024de:	f003 ff21 	bl	8006324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80024e2:	2200      	movs	r2, #0
 80024e4:	2140      	movs	r1, #64	@ 0x40
 80024e6:	484d      	ldr	r0, [pc, #308]	@ (800261c <MX_GPIO_Init+0x230>)
 80024e8:	f003 ff1c 	bl	8006324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80024ec:	2200      	movs	r2, #0
 80024ee:	2180      	movs	r1, #128	@ 0x80
 80024f0:	484b      	ldr	r0, [pc, #300]	@ (8002620 <MX_GPIO_Init+0x234>)
 80024f2:	f003 ff17 	bl	8006324 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = BMP2_CSB_Pin|Alarm_LED_Pin;
 80024f6:	f248 0310 	movw	r3, #32784	@ 0x8010
 80024fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024fc:	2301      	movs	r3, #1
 80024fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002500:	2300      	movs	r3, #0
 8002502:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002504:	2300      	movs	r3, #0
 8002506:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002508:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800250c:	4619      	mov	r1, r3
 800250e:	4840      	ldr	r0, [pc, #256]	@ (8002610 <MX_GPIO_Init+0x224>)
 8002510:	f003 fd44 	bl	8005f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002514:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002518:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800251a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800251e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002520:	2300      	movs	r3, #0
 8002522:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002524:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002528:	4619      	mov	r1, r3
 800252a:	483e      	ldr	r0, [pc, #248]	@ (8002624 <MX_GPIO_Init+0x238>)
 800252c:	f003 fd36 	bl	8005f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = Battery_Pin|Output_Pin;
 8002530:	2328      	movs	r3, #40	@ 0x28
 8002532:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002534:	2301      	movs	r3, #1
 8002536:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002538:	2300      	movs	r3, #0
 800253a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800253c:	2300      	movs	r3, #0
 800253e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002540:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002544:	4619      	mov	r1, r3
 8002546:	4833      	ldr	r0, [pc, #204]	@ (8002614 <MX_GPIO_Init+0x228>)
 8002548:	f003 fd28 	bl	8005f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PowerSupply_Pin;
 800254c:	2308      	movs	r3, #8
 800254e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002550:	2301      	movs	r3, #1
 8002552:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002554:	2300      	movs	r3, #0
 8002556:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002558:	2300      	movs	r3, #0
 800255a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(PowerSupply_GPIO_Port, &GPIO_InitStruct);
 800255c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002560:	4619      	mov	r1, r3
 8002562:	482d      	ldr	r0, [pc, #180]	@ (8002618 <MX_GPIO_Init+0x22c>)
 8002564:	f003 fd1a 	bl	8005f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = PIR_Livingroom_Pin|PIR_Garage_Pin|PIR_Kitchen_Pin;
 8002568:	f44f 43a8 	mov.w	r3, #21504	@ 0x5400
 800256c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800256e:	2300      	movs	r3, #0
 8002570:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002572:	2300      	movs	r3, #0
 8002574:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002576:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800257a:	4619      	mov	r1, r3
 800257c:	4824      	ldr	r0, [pc, #144]	@ (8002610 <MX_GPIO_Init+0x224>)
 800257e:	f003 fd0d 	bl	8005f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002582:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002586:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002588:	2302      	movs	r3, #2
 800258a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800258c:	2301      	movs	r3, #1
 800258e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002590:	2303      	movs	r3, #3
 8002592:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002594:	2307      	movs	r3, #7
 8002596:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002598:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800259c:	4619      	mov	r1, r3
 800259e:	4822      	ldr	r0, [pc, #136]	@ (8002628 <MX_GPIO_Init+0x23c>)
 80025a0:	f003 fcfc 	bl	8005f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80025a4:	2340      	movs	r3, #64	@ 0x40
 80025a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025a8:	2301      	movs	r3, #1
 80025aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ac:	2300      	movs	r3, #0
 80025ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b0:	2300      	movs	r3, #0
 80025b2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80025b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025b8:	4619      	mov	r1, r3
 80025ba:	4818      	ldr	r0, [pc, #96]	@ (800261c <MX_GPIO_Init+0x230>)
 80025bc:	f003 fcee 	bl	8005f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80025c0:	2380      	movs	r3, #128	@ 0x80
 80025c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025c4:	2300      	movs	r3, #0
 80025c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c8:	2300      	movs	r3, #0
 80025ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80025cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025d0:	4619      	mov	r1, r3
 80025d2:	4812      	ldr	r0, [pc, #72]	@ (800261c <MX_GPIO_Init+0x230>)
 80025d4:	f003 fce2 	bl	8005f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80025d8:	2380      	movs	r3, #128	@ 0x80
 80025da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025dc:	2301      	movs	r3, #1
 80025de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e0:	2300      	movs	r3, #0
 80025e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e4:	2300      	movs	r3, #0
 80025e6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80025e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025ec:	4619      	mov	r1, r3
 80025ee:	480c      	ldr	r0, [pc, #48]	@ (8002620 <MX_GPIO_Init+0x234>)
 80025f0:	f003 fcd4 	bl	8005f9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80025f4:	2200      	movs	r2, #0
 80025f6:	2100      	movs	r1, #0
 80025f8:	2028      	movs	r0, #40	@ 0x28
 80025fa:	f003 fc06 	bl	8005e0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80025fe:	2028      	movs	r0, #40	@ 0x28
 8002600:	f003 fc1f 	bl	8005e42 <HAL_NVIC_EnableIRQ>

}
 8002604:	bf00      	nop
 8002606:	3738      	adds	r7, #56	@ 0x38
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40023800 	.word	0x40023800
 8002610:	40021000 	.word	0x40021000
 8002614:	40021400 	.word	0x40021400
 8002618:	40020000 	.word	0x40020000
 800261c:	40021800 	.word	0x40021800
 8002620:	40020400 	.word	0x40020400
 8002624:	40020800 	.word	0x40020800
 8002628:	40020c00 	.word	0x40020c00

0800262c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002630:	4b1b      	ldr	r3, [pc, #108]	@ (80026a0 <MX_I2C1_Init+0x74>)
 8002632:	4a1c      	ldr	r2, [pc, #112]	@ (80026a4 <MX_I2C1_Init+0x78>)
 8002634:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8002636:	4b1a      	ldr	r3, [pc, #104]	@ (80026a0 <MX_I2C1_Init+0x74>)
 8002638:	4a1b      	ldr	r2, [pc, #108]	@ (80026a8 <MX_I2C1_Init+0x7c>)
 800263a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800263c:	4b18      	ldr	r3, [pc, #96]	@ (80026a0 <MX_I2C1_Init+0x74>)
 800263e:	2200      	movs	r2, #0
 8002640:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002642:	4b17      	ldr	r3, [pc, #92]	@ (80026a0 <MX_I2C1_Init+0x74>)
 8002644:	2201      	movs	r2, #1
 8002646:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002648:	4b15      	ldr	r3, [pc, #84]	@ (80026a0 <MX_I2C1_Init+0x74>)
 800264a:	2200      	movs	r2, #0
 800264c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800264e:	4b14      	ldr	r3, [pc, #80]	@ (80026a0 <MX_I2C1_Init+0x74>)
 8002650:	2200      	movs	r2, #0
 8002652:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002654:	4b12      	ldr	r3, [pc, #72]	@ (80026a0 <MX_I2C1_Init+0x74>)
 8002656:	2200      	movs	r2, #0
 8002658:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800265a:	4b11      	ldr	r3, [pc, #68]	@ (80026a0 <MX_I2C1_Init+0x74>)
 800265c:	2200      	movs	r2, #0
 800265e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002660:	4b0f      	ldr	r3, [pc, #60]	@ (80026a0 <MX_I2C1_Init+0x74>)
 8002662:	2200      	movs	r2, #0
 8002664:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002666:	480e      	ldr	r0, [pc, #56]	@ (80026a0 <MX_I2C1_Init+0x74>)
 8002668:	f003 feb4 	bl	80063d4 <HAL_I2C_Init>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002672:	f002 fc7f 	bl	8004f74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002676:	2100      	movs	r1, #0
 8002678:	4809      	ldr	r0, [pc, #36]	@ (80026a0 <MX_I2C1_Init+0x74>)
 800267a:	f004 fd0b 	bl	8007094 <HAL_I2CEx_ConfigAnalogFilter>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002684:	f002 fc76 	bl	8004f74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002688:	2100      	movs	r1, #0
 800268a:	4805      	ldr	r0, [pc, #20]	@ (80026a0 <MX_I2C1_Init+0x74>)
 800268c:	f004 fd4d 	bl	800712a <HAL_I2CEx_ConfigDigitalFilter>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002696:	f002 fc6d 	bl	8004f74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800269a:	bf00      	nop
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	200001dc 	.word	0x200001dc
 80026a4:	40005400 	.word	0x40005400
 80026a8:	00808cd2 	.word	0x00808cd2

080026ac <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80026b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026b2:	4a1c      	ldr	r2, [pc, #112]	@ (8002724 <MX_I2C2_Init+0x78>)
 80026b4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00808CD2;
 80026b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002728 <MX_I2C2_Init+0x7c>)
 80026ba:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80026bc:	4b18      	ldr	r3, [pc, #96]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026be:	2200      	movs	r2, #0
 80026c0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026c2:	4b17      	ldr	r3, [pc, #92]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026c4:	2201      	movs	r2, #1
 80026c6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026c8:	4b15      	ldr	r3, [pc, #84]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80026ce:	4b14      	ldr	r3, [pc, #80]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80026d4:	4b12      	ldr	r3, [pc, #72]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026da:	4b11      	ldr	r3, [pc, #68]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026dc:	2200      	movs	r2, #0
 80026de:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80026e6:	480e      	ldr	r0, [pc, #56]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026e8:	f003 fe74 	bl	80063d4 <HAL_I2C_Init>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80026f2:	f002 fc3f 	bl	8004f74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80026f6:	2100      	movs	r1, #0
 80026f8:	4809      	ldr	r0, [pc, #36]	@ (8002720 <MX_I2C2_Init+0x74>)
 80026fa:	f004 fccb 	bl	8007094 <HAL_I2CEx_ConfigAnalogFilter>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002704:	f002 fc36 	bl	8004f74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002708:	2100      	movs	r1, #0
 800270a:	4805      	ldr	r0, [pc, #20]	@ (8002720 <MX_I2C2_Init+0x74>)
 800270c:	f004 fd0d 	bl	800712a <HAL_I2CEx_ConfigDigitalFilter>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002716:	f002 fc2d 	bl	8004f74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20000230 	.word	0x20000230
 8002724:	40005800 	.word	0x40005800
 8002728:	00808cd2 	.word	0x00808cd2

0800272c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b0ac      	sub	sp, #176	@ 0xb0
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002734:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	605a      	str	r2, [r3, #4]
 800273e:	609a      	str	r2, [r3, #8]
 8002740:	60da      	str	r2, [r3, #12]
 8002742:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002744:	f107 0318 	add.w	r3, r7, #24
 8002748:	2284      	movs	r2, #132	@ 0x84
 800274a:	2100      	movs	r1, #0
 800274c:	4618      	mov	r0, r3
 800274e:	f009 fcf7 	bl	800c140 <memset>
  if(i2cHandle->Instance==I2C1)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a43      	ldr	r2, [pc, #268]	@ (8002864 <HAL_I2C_MspInit+0x138>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d13d      	bne.n	80027d8 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800275c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002760:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002762:	2300      	movs	r3, #0
 8002764:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002766:	f107 0318 	add.w	r3, r7, #24
 800276a:	4618      	mov	r0, r3
 800276c:	f005 fa04 	bl	8007b78 <HAL_RCCEx_PeriphCLKConfig>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002776:	f002 fbfd 	bl	8004f74 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800277a:	4b3b      	ldr	r3, [pc, #236]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277e:	4a3a      	ldr	r2, [pc, #232]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 8002780:	f043 0302 	orr.w	r3, r3, #2
 8002784:	6313      	str	r3, [r2, #48]	@ 0x30
 8002786:	4b38      	ldr	r3, [pc, #224]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 8002788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	617b      	str	r3, [r7, #20]
 8002790:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_INA219_Solar_Pin|I2C1_SDA_INA219_Solar_Pin;
 8002792:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002796:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800279a:	2312      	movs	r3, #18
 800279c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a0:	2300      	movs	r3, #0
 80027a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027a6:	2303      	movs	r3, #3
 80027a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80027ac:	2304      	movs	r3, #4
 80027ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80027b6:	4619      	mov	r1, r3
 80027b8:	482c      	ldr	r0, [pc, #176]	@ (800286c <HAL_I2C_MspInit+0x140>)
 80027ba:	f003 fbef 	bl	8005f9c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027be:	4b2a      	ldr	r3, [pc, #168]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c2:	4a29      	ldr	r2, [pc, #164]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 80027c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ca:	4b27      	ldr	r3, [pc, #156]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 80027cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027d2:	613b      	str	r3, [r7, #16]
 80027d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80027d6:	e041      	b.n	800285c <HAL_I2C_MspInit+0x130>
  else if(i2cHandle->Instance==I2C2)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a24      	ldr	r2, [pc, #144]	@ (8002870 <HAL_I2C_MspInit+0x144>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d13c      	bne.n	800285c <HAL_I2C_MspInit+0x130>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80027e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027e6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80027e8:	2300      	movs	r3, #0
 80027ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027ee:	f107 0318 	add.w	r3, r7, #24
 80027f2:	4618      	mov	r0, r3
 80027f4:	f005 f9c0 	bl	8007b78 <HAL_RCCEx_PeriphCLKConfig>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 80027fe:	f002 fbb9 	bl	8004f74 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002802:	4b19      	ldr	r3, [pc, #100]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002806:	4a18      	ldr	r2, [pc, #96]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 8002808:	f043 0320 	orr.w	r3, r3, #32
 800280c:	6313      	str	r3, [r2, #48]	@ 0x30
 800280e:	4b16      	ldr	r3, [pc, #88]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002812:	f003 0320 	and.w	r3, r3, #32
 8002816:	60fb      	str	r3, [r7, #12]
 8002818:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C2_SDA_INA219_Output_Pin|I2C2_SCL_Output_Pin;
 800281a:	2303      	movs	r3, #3
 800281c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002820:	2312      	movs	r3, #18
 8002822:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002826:	2300      	movs	r3, #0
 8002828:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800282c:	2303      	movs	r3, #3
 800282e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002832:	2304      	movs	r3, #4
 8002834:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002838:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800283c:	4619      	mov	r1, r3
 800283e:	480d      	ldr	r0, [pc, #52]	@ (8002874 <HAL_I2C_MspInit+0x148>)
 8002840:	f003 fbac 	bl	8005f9c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002844:	4b08      	ldr	r3, [pc, #32]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 8002846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002848:	4a07      	ldr	r2, [pc, #28]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 800284a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800284e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002850:	4b05      	ldr	r3, [pc, #20]	@ (8002868 <HAL_I2C_MspInit+0x13c>)
 8002852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002854:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002858:	60bb      	str	r3, [r7, #8]
 800285a:	68bb      	ldr	r3, [r7, #8]
}
 800285c:	bf00      	nop
 800285e:	37b0      	adds	r7, #176	@ 0xb0
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	40005400 	.word	0x40005400
 8002868:	40023800 	.word	0x40023800
 800286c:	40020400 	.word	0x40020400
 8002870:	40005800 	.word	0x40005800
 8002874:	40021400 	.word	0x40021400

08002878 <keypad_config>:

const char Rows[4]={R1, R2, R3, R4};
const char Cols[4]={C1, C2, C3, C4};

void keypad_config(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08a      	sub	sp, #40	@ 0x28
 800287c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  if (KEYPAD_4x4_GPIO == GPIOA) __HAL_RCC_GPIOA_CLK_ENABLE(); else
  if (KEYPAD_4x4_GPIO == GPIOB) __HAL_RCC_GPIOB_CLK_ENABLE(); else
  if (KEYPAD_4x4_GPIO == GPIOC) __HAL_RCC_GPIOC_CLK_ENABLE(); else
  if (KEYPAD_4x4_GPIO == GPIOD) __HAL_RCC_GPIOD_CLK_ENABLE(); else
 800287e:	4b16      	ldr	r3, [pc, #88]	@ (80028d8 <keypad_config+0x60>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002882:	4a15      	ldr	r2, [pc, #84]	@ (80028d8 <keypad_config+0x60>)
 8002884:	f043 0308 	orr.w	r3, r3, #8
 8002888:	6313      	str	r3, [r2, #48]	@ 0x30
 800288a:	4b13      	ldr	r3, [pc, #76]	@ (80028d8 <keypad_config+0x60>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	f003 0308 	and.w	r3, r3, #8
 8002892:	607b      	str	r3, [r7, #4]
 8002894:	687b      	ldr	r3, [r7, #4]
  if (KEYPAD_4x4_GPIO == GPIOE) __HAL_RCC_GPIOE_CLK_ENABLE();


  GPIO_InitStruct.Pin = R1 | R2 | R3 | R4;
 8002896:	230f      	movs	r3, #15
 8002898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800289a:	2301      	movs	r3, #1
 800289c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289e:	2300      	movs	r3, #0
 80028a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028a2:	2300      	movs	r3, #0
 80028a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(KEYPAD_4x4_GPIO, &GPIO_InitStruct);
 80028a6:	f107 0314 	add.w	r3, r7, #20
 80028aa:	4619      	mov	r1, r3
 80028ac:	480b      	ldr	r0, [pc, #44]	@ (80028dc <keypad_config+0x64>)
 80028ae:	f003 fb75 	bl	8005f9c <HAL_GPIO_Init>


  GPIO_InitStruct.Pin = C1 | C2 | C3 | C4;
 80028b2:	23f0      	movs	r3, #240	@ 0xf0
 80028b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028b6:	2300      	movs	r3, #0
 80028b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80028ba:	2302      	movs	r3, #2
 80028bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028be:	2300      	movs	r3, #0
 80028c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(KEYPAD_4x4_GPIO, &GPIO_InitStruct);
 80028c2:	f107 0314 	add.w	r3, r7, #20
 80028c6:	4619      	mov	r1, r3
 80028c8:	4804      	ldr	r0, [pc, #16]	@ (80028dc <keypad_config+0x64>)
 80028ca:	f003 fb67 	bl	8005f9c <HAL_GPIO_Init>

}
 80028ce:	bf00      	nop
 80028d0:	3728      	adds	r7, #40	@ 0x28
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	40023800 	.word	0x40023800
 80028dc:	40020c00 	.word	0x40020c00

080028e0 <keypad_readkey>:

char keypad_readkey(void)
{ //returns ASCII code of a pressed key
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
  unsigned char r, c;
  char pressedKey=0x00;
 80028e6:	2300      	movs	r3, #0
 80028e8:	717b      	strb	r3, [r7, #5]

  r=0;
 80028ea:	2300      	movs	r3, #0
 80028ec:	71fb      	strb	r3, [r7, #7]
  while (r<4) {
 80028ee:	e02d      	b.n	800294c <keypad_readkey+0x6c>
    HAL_GPIO_WritePin(KEYPAD_4x4_GPIO, Rows[r], GPIO_PIN_SET);        //activate row
 80028f0:	79fb      	ldrb	r3, [r7, #7]
 80028f2:	4a1a      	ldr	r2, [pc, #104]	@ (800295c <keypad_readkey+0x7c>)
 80028f4:	5cd3      	ldrb	r3, [r2, r3]
 80028f6:	2201      	movs	r2, #1
 80028f8:	4619      	mov	r1, r3
 80028fa:	4819      	ldr	r0, [pc, #100]	@ (8002960 <keypad_readkey+0x80>)
 80028fc:	f003 fd12 	bl	8006324 <HAL_GPIO_WritePin>
    c=0;
 8002900:	2300      	movs	r3, #0
 8002902:	71bb      	strb	r3, [r7, #6]
    while (c<4) {
 8002904:	e014      	b.n	8002930 <keypad_readkey+0x50>
      if (HAL_GPIO_ReadPin(KEYPAD_4x4_GPIO, Cols[c])==GPIO_PIN_SET){  //check columns
 8002906:	79bb      	ldrb	r3, [r7, #6]
 8002908:	4a16      	ldr	r2, [pc, #88]	@ (8002964 <keypad_readkey+0x84>)
 800290a:	5cd3      	ldrb	r3, [r2, r3]
 800290c:	4619      	mov	r1, r3
 800290e:	4814      	ldr	r0, [pc, #80]	@ (8002960 <keypad_readkey+0x80>)
 8002910:	f003 fcf0 	bl	80062f4 <HAL_GPIO_ReadPin>
 8002914:	4603      	mov	r3, r0
 8002916:	2b01      	cmp	r3, #1
 8002918:	d107      	bne.n	800292a <keypad_readkey+0x4a>
        pressedKey=KeyMap[r][c];                                   //if column active - find key value
 800291a:	79fa      	ldrb	r2, [r7, #7]
 800291c:	79bb      	ldrb	r3, [r7, #6]
 800291e:	4912      	ldr	r1, [pc, #72]	@ (8002968 <keypad_readkey+0x88>)
 8002920:	0092      	lsls	r2, r2, #2
 8002922:	440a      	add	r2, r1
 8002924:	4413      	add	r3, r2
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	717b      	strb	r3, [r7, #5]
      }
      c++;
 800292a:	79bb      	ldrb	r3, [r7, #6]
 800292c:	3301      	adds	r3, #1
 800292e:	71bb      	strb	r3, [r7, #6]
    while (c<4) {
 8002930:	79bb      	ldrb	r3, [r7, #6]
 8002932:	2b03      	cmp	r3, #3
 8002934:	d9e7      	bls.n	8002906 <keypad_readkey+0x26>
    }
    HAL_GPIO_WritePin(KEYPAD_4x4_GPIO, Rows[r], GPIO_PIN_RESET);      //deactivate row
 8002936:	79fb      	ldrb	r3, [r7, #7]
 8002938:	4a08      	ldr	r2, [pc, #32]	@ (800295c <keypad_readkey+0x7c>)
 800293a:	5cd3      	ldrb	r3, [r2, r3]
 800293c:	2200      	movs	r2, #0
 800293e:	4619      	mov	r1, r3
 8002940:	4807      	ldr	r0, [pc, #28]	@ (8002960 <keypad_readkey+0x80>)
 8002942:	f003 fcef 	bl	8006324 <HAL_GPIO_WritePin>
    r++;
 8002946:	79fb      	ldrb	r3, [r7, #7]
 8002948:	3301      	adds	r3, #1
 800294a:	71fb      	strb	r3, [r7, #7]
  while (r<4) {
 800294c:	79fb      	ldrb	r3, [r7, #7]
 800294e:	2b03      	cmp	r3, #3
 8002950:	d9ce      	bls.n	80028f0 <keypad_readkey+0x10>
  }
  return pressedKey;                                               //return ASCII key value
 8002952:	797b      	ldrb	r3, [r7, #5]
}
 8002954:	4618      	mov	r0, r3
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	0800ce98 	.word	0x0800ce98
 8002960:	40020c00 	.word	0x40020c00
 8002964:	0800ce9c 	.word	0x0800ce9c
 8002968:	0800ce88 	.word	0x0800ce88

0800296c <LCD_WriteNibble>:

GPIO_InitTypeDef GPIO_InitStruct;

//-----------------------------------------------------------------------------
void LCD_WriteNibble(char nibbleToWrite)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	4603      	mov	r3, r0
 8002974:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LCD_GPIO, LCD_EN, GPIO_PIN_SET);
 8002976:	2201      	movs	r2, #1
 8002978:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800297c:	4818      	ldr	r0, [pc, #96]	@ (80029e0 <LCD_WriteNibble+0x74>)
 800297e:	f003 fcd1 	bl	8006324 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_GPIO, LCD_D4, (GPIO_PinState)(nibbleToWrite & 0x01));
 8002982:	79fb      	ldrb	r3, [r7, #7]
 8002984:	f003 0301 	and.w	r3, r3, #1
 8002988:	b2db      	uxtb	r3, r3
 800298a:	461a      	mov	r2, r3
 800298c:	2108      	movs	r1, #8
 800298e:	4814      	ldr	r0, [pc, #80]	@ (80029e0 <LCD_WriteNibble+0x74>)
 8002990:	f003 fcc8 	bl	8006324 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_GPIO, LCD_D5, (GPIO_PinState)(nibbleToWrite & 0x02));
 8002994:	79fb      	ldrb	r3, [r7, #7]
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	b2db      	uxtb	r3, r3
 800299c:	461a      	mov	r2, r3
 800299e:	2104      	movs	r1, #4
 80029a0:	480f      	ldr	r0, [pc, #60]	@ (80029e0 <LCD_WriteNibble+0x74>)
 80029a2:	f003 fcbf 	bl	8006324 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_GPIO, LCD_D6, (GPIO_PinState)(nibbleToWrite & 0x04));
 80029a6:	79fb      	ldrb	r3, [r7, #7]
 80029a8:	f003 0304 	and.w	r3, r3, #4
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	461a      	mov	r2, r3
 80029b0:	2140      	movs	r1, #64	@ 0x40
 80029b2:	480b      	ldr	r0, [pc, #44]	@ (80029e0 <LCD_WriteNibble+0x74>)
 80029b4:	f003 fcb6 	bl	8006324 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_GPIO, LCD_D7, (GPIO_PinState)(nibbleToWrite & 0x08));
 80029b8:	79fb      	ldrb	r3, [r7, #7]
 80029ba:	f003 0308 	and.w	r3, r3, #8
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	461a      	mov	r2, r3
 80029c2:	2101      	movs	r1, #1
 80029c4:	4806      	ldr	r0, [pc, #24]	@ (80029e0 <LCD_WriteNibble+0x74>)
 80029c6:	f003 fcad 	bl	8006324 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_GPIO, LCD_EN, GPIO_PIN_RESET);
 80029ca:	2200      	movs	r2, #0
 80029cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80029d0:	4803      	ldr	r0, [pc, #12]	@ (80029e0 <LCD_WriteNibble+0x74>)
 80029d2:	f003 fca7 	bl	8006324 <HAL_GPIO_WritePin>
}
 80029d6:	bf00      	nop
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40020800 	.word	0x40020800

080029e4 <LCD_ReadNibble>:


//-----------------------------------------------------------------------------
unsigned char LCD_ReadNibble(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
  unsigned char tmp = 0;
 80029ea:	2300      	movs	r3, #0
 80029ec:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LCD_GPIO, LCD_EN, GPIO_PIN_SET);
 80029ee:	2201      	movs	r2, #1
 80029f0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80029f4:	481e      	ldr	r0, [pc, #120]	@ (8002a70 <LCD_ReadNibble+0x8c>)
 80029f6:	f003 fc95 	bl	8006324 <HAL_GPIO_WritePin>
  tmp |= (HAL_GPIO_ReadPin(LCD_GPIO, LCD_D4) << 0);
 80029fa:	2108      	movs	r1, #8
 80029fc:	481c      	ldr	r0, [pc, #112]	@ (8002a70 <LCD_ReadNibble+0x8c>)
 80029fe:	f003 fc79 	bl	80062f4 <HAL_GPIO_ReadPin>
 8002a02:	4603      	mov	r3, r0
 8002a04:	b25a      	sxtb	r2, r3
 8002a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	b25b      	sxtb	r3, r3
 8002a0e:	71fb      	strb	r3, [r7, #7]
  tmp |= (HAL_GPIO_ReadPin(LCD_GPIO, LCD_D5) << 1);
 8002a10:	2104      	movs	r1, #4
 8002a12:	4817      	ldr	r0, [pc, #92]	@ (8002a70 <LCD_ReadNibble+0x8c>)
 8002a14:	f003 fc6e 	bl	80062f4 <HAL_GPIO_ReadPin>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	b25a      	sxtb	r2, r3
 8002a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	b25b      	sxtb	r3, r3
 8002a26:	71fb      	strb	r3, [r7, #7]
  tmp |= (HAL_GPIO_ReadPin(LCD_GPIO, LCD_D6) << 2);
 8002a28:	2140      	movs	r1, #64	@ 0x40
 8002a2a:	4811      	ldr	r0, [pc, #68]	@ (8002a70 <LCD_ReadNibble+0x8c>)
 8002a2c:	f003 fc62 	bl	80062f4 <HAL_GPIO_ReadPin>
 8002a30:	4603      	mov	r3, r0
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	b25a      	sxtb	r2, r3
 8002a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	b25b      	sxtb	r3, r3
 8002a3e:	71fb      	strb	r3, [r7, #7]
  tmp |= (HAL_GPIO_ReadPin(LCD_GPIO, LCD_D7) << 3);
 8002a40:	2101      	movs	r1, #1
 8002a42:	480b      	ldr	r0, [pc, #44]	@ (8002a70 <LCD_ReadNibble+0x8c>)
 8002a44:	f003 fc56 	bl	80062f4 <HAL_GPIO_ReadPin>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	b25a      	sxtb	r2, r3
 8002a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	b25b      	sxtb	r3, r3
 8002a56:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LCD_GPIO, LCD_EN, GPIO_PIN_RESET);
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002a5e:	4804      	ldr	r0, [pc, #16]	@ (8002a70 <LCD_ReadNibble+0x8c>)
 8002a60:	f003 fc60 	bl	8006324 <HAL_GPIO_WritePin>
  return tmp;
 8002a64:	79fb      	ldrb	r3, [r7, #7]
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	40020800 	.word	0x40020800

08002a74 <LCD_ReadStatus>:


//-----------------------------------------------------------------------------
unsigned char LCD_ReadStatus(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
  unsigned char status = 0;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	71fb      	strb	r3, [r7, #7]
  
  GPIO_InitStruct.Pin =  LCD_D4 | LCD_D5 | LCD_D6 | LCD_D7;
 8002a7e:	4b21      	ldr	r3, [pc, #132]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002a80:	224d      	movs	r2, #77	@ 0x4d
 8002a82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a84:	4b1f      	ldr	r3, [pc, #124]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002a90:	4b1c      	ldr	r3, [pc, #112]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002a92:	2201      	movs	r2, #1
 8002a94:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a96:	491b      	ldr	r1, [pc, #108]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002a98:	481b      	ldr	r0, [pc, #108]	@ (8002b08 <LCD_ReadStatus+0x94>)
 8002a9a:	f003 fa7f 	bl	8005f9c <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(LCD_GPIO, LCD_RW, GPIO_PIN_SET);
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002aa4:	4818      	ldr	r0, [pc, #96]	@ (8002b08 <LCD_ReadStatus+0x94>)
 8002aa6:	f003 fc3d 	bl	8006324 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_GPIO, LCD_RS, GPIO_PIN_RESET);
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002ab0:	4815      	ldr	r0, [pc, #84]	@ (8002b08 <LCD_ReadStatus+0x94>)
 8002ab2:	f003 fc37 	bl	8006324 <HAL_GPIO_WritePin>
  
  status |= (LCD_ReadNibble() << 4);
 8002ab6:	f7ff ff95 	bl	80029e4 <LCD_ReadNibble>
 8002aba:	4603      	mov	r3, r0
 8002abc:	011b      	lsls	r3, r3, #4
 8002abe:	b25a      	sxtb	r2, r3
 8002ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	b25b      	sxtb	r3, r3
 8002ac8:	71fb      	strb	r3, [r7, #7]
  status |= LCD_ReadNibble();
 8002aca:	f7ff ff8b 	bl	80029e4 <LCD_ReadNibble>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	79fb      	ldrb	r3, [r7, #7]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	71fb      	strb	r3, [r7, #7]
  

  GPIO_InitStruct.Pin = LCD_D4|LCD_D5|LCD_D6|LCD_D7;
 8002ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002ada:	224d      	movs	r2, #77	@ 0x4d
 8002adc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ade:	4b09      	ldr	r3, [pc, #36]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae4:	4b07      	ldr	r3, [pc, #28]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002aea:	4b06      	ldr	r3, [pc, #24]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002aec:	2201      	movs	r2, #1
 8002aee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002af0:	4904      	ldr	r1, [pc, #16]	@ (8002b04 <LCD_ReadStatus+0x90>)
 8002af2:	4805      	ldr	r0, [pc, #20]	@ (8002b08 <LCD_ReadStatus+0x94>)
 8002af4:	f003 fa52 	bl	8005f9c <HAL_GPIO_Init>

  return status;
 8002af8:	79fb      	ldrb	r3, [r7, #7]
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	20000284 	.word	0x20000284
 8002b08:	40020800 	.word	0x40020800

08002b0c <LCD_WriteData>:


//-----------------------------------------------------------------------------
void LCD_WriteData(char dataToWrite)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	4603      	mov	r3, r0
 8002b14:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LCD_GPIO, LCD_RW, GPIO_PIN_RESET);
 8002b16:	2200      	movs	r2, #0
 8002b18:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002b1c:	4810      	ldr	r0, [pc, #64]	@ (8002b60 <LCD_WriteData+0x54>)
 8002b1e:	f003 fc01 	bl	8006324 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_GPIO, LCD_RS, GPIO_PIN_SET);
 8002b22:	2201      	movs	r2, #1
 8002b24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002b28:	480d      	ldr	r0, [pc, #52]	@ (8002b60 <LCD_WriteData+0x54>)
 8002b2a:	f003 fbfb 	bl	8006324 <HAL_GPIO_WritePin>
  
  LCD_WriteNibble(dataToWrite >> 4);
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	091b      	lsrs	r3, r3, #4
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7ff ff19 	bl	800296c <LCD_WriteNibble>
  LCD_WriteNibble(dataToWrite & 0x0F);
 8002b3a:	79fb      	ldrb	r3, [r7, #7]
 8002b3c:	f003 030f 	and.w	r3, r3, #15
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7ff ff12 	bl	800296c <LCD_WriteNibble>
  
  while(LCD_ReadStatus() & 0x80);
 8002b48:	bf00      	nop
 8002b4a:	f7ff ff93 	bl	8002a74 <LCD_ReadStatus>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	b25b      	sxtb	r3, r3
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	dbf9      	blt.n	8002b4a <LCD_WriteData+0x3e>
}
 8002b56:	bf00      	nop
 8002b58:	bf00      	nop
 8002b5a:	3708      	adds	r7, #8
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40020800 	.word	0x40020800

08002b64 <LCD_WriteCommand>:


//-----------------------------------------------------------------------------
void LCD_WriteCommand(char commandToWrite)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LCD_GPIO, LCD_RW | LCD_RS, GPIO_PIN_RESET);
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8002b74:	480d      	ldr	r0, [pc, #52]	@ (8002bac <LCD_WriteCommand+0x48>)
 8002b76:	f003 fbd5 	bl	8006324 <HAL_GPIO_WritePin>
  LCD_WriteNibble(commandToWrite >> 4);
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	091b      	lsrs	r3, r3, #4
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff fef3 	bl	800296c <LCD_WriteNibble>
  LCD_WriteNibble(commandToWrite & 0x0F);
 8002b86:	79fb      	ldrb	r3, [r7, #7]
 8002b88:	f003 030f 	and.w	r3, r3, #15
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7ff feec 	bl	800296c <LCD_WriteNibble>
  
  while(LCD_ReadStatus() & 0x80);
 8002b94:	bf00      	nop
 8002b96:	f7ff ff6d 	bl	8002a74 <LCD_ReadStatus>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	b25b      	sxtb	r3, r3
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	dbf9      	blt.n	8002b96 <LCD_WriteCommand+0x32>
}
 8002ba2:	bf00      	nop
 8002ba4:	bf00      	nop
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	40020800 	.word	0x40020800

08002bb0 <LCD_WriteText>:


//-----------------------------------------------------------------------------
void LCD_WriteText(char * text)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  while(*text)
 8002bb8:	e006      	b.n	8002bc8 <LCD_WriteText+0x18>
    LCD_WriteData(*text++);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	1c5a      	adds	r2, r3, #1
 8002bbe:	607a      	str	r2, [r7, #4]
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7ff ffa2 	bl	8002b0c <LCD_WriteData>
  while(*text)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d1f4      	bne.n	8002bba <LCD_WriteText+0xa>
}
 8002bd0:	bf00      	nop
 8002bd2:	bf00      	nop
 8002bd4:	3708      	adds	r7, #8
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <LCD_GoTo>:


//-----------------------------------------------------------------------------
void LCD_GoTo(unsigned char x, unsigned char y)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b082      	sub	sp, #8
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	4603      	mov	r3, r0
 8002be2:	460a      	mov	r2, r1
 8002be4:	71fb      	strb	r3, [r7, #7]
 8002be6:	4613      	mov	r3, r2
 8002be8:	71bb      	strb	r3, [r7, #6]
  LCD_WriteCommand(HD44780_DDRAM_SET | (x + (0x40 * y)));
 8002bea:	79bb      	ldrb	r3, [r7, #6]
 8002bec:	019b      	lsls	r3, r3, #6
 8002bee:	b2da      	uxtb	r2, r3
 8002bf0:	79fb      	ldrb	r3, [r7, #7]
 8002bf2:	4413      	add	r3, r2
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	b25b      	sxtb	r3, r3
 8002bf8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002bfc:	b25b      	sxtb	r3, r3
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff ffaf 	bl	8002b64 <LCD_WriteCommand>
}
 8002c06:	bf00      	nop
 8002c08:	3708      	adds	r7, #8
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <LCD_WriteTextXY>:


//-----------------------------------------------------------------------------
void LCD_WriteTextXY(char * text, unsigned char x, unsigned char y)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b082      	sub	sp, #8
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
 8002c16:	460b      	mov	r3, r1
 8002c18:	70fb      	strb	r3, [r7, #3]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	70bb      	strb	r3, [r7, #2]
  LCD_GoTo(x,y);
 8002c1e:	78ba      	ldrb	r2, [r7, #2]
 8002c20:	78fb      	ldrb	r3, [r7, #3]
 8002c22:	4611      	mov	r1, r2
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff ffd8 	bl	8002bda <LCD_GoTo>
  while(*text)
 8002c2a:	e006      	b.n	8002c3a <LCD_WriteTextXY+0x2c>
    LCD_WriteData(*text++);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	1c5a      	adds	r2, r3, #1
 8002c30:	607a      	str	r2, [r7, #4]
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7ff ff69 	bl	8002b0c <LCD_WriteData>
  while(*text)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d1f4      	bne.n	8002c2c <LCD_WriteTextXY+0x1e>
}
 8002c42:	bf00      	nop
 8002c44:	bf00      	nop
 8002c46:	3708      	adds	r7, #8
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <LCD_Initialize>:
}


//-----------------------------------------------------------------------------
void LCD_Initialize(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b088      	sub	sp, #32
 8002c50:	af00      	add	r7, sp, #0
  volatile unsigned char i = 0;
 8002c52:	2300      	movs	r3, #0
 8002c54:	77fb      	strb	r3, [r7, #31]
  volatile unsigned int delayCnt = 0;
 8002c56:	2300      	movs	r3, #0
 8002c58:	61bb      	str	r3, [r7, #24]
  
  if (LCD_GPIO == GPIOA) __HAL_RCC_GPIOA_CLK_ENABLE(); else
  if (LCD_GPIO == GPIOB) __HAL_RCC_GPIOB_CLK_ENABLE(); else
  if (LCD_GPIO == GPIOC) __HAL_RCC_GPIOC_CLK_ENABLE(); else
 8002c5a:	4b34      	ldr	r3, [pc, #208]	@ (8002d2c <LCD_Initialize+0xe0>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5e:	4a33      	ldr	r2, [pc, #204]	@ (8002d2c <LCD_Initialize+0xe0>)
 8002c60:	f043 0304 	orr.w	r3, r3, #4
 8002c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c66:	4b31      	ldr	r3, [pc, #196]	@ (8002d2c <LCD_Initialize+0xe0>)
 8002c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6a:	f003 0304 	and.w	r3, r3, #4
 8002c6e:	60fb      	str	r3, [r7, #12]
 8002c70:	68fb      	ldr	r3, [r7, #12]
  if (LCD_GPIO == GPIOD) __HAL_RCC_GPIOD_CLK_ENABLE(); else
  if (LCD_GPIO == GPIOE) __HAL_RCC_GPIOE_CLK_ENABLE();


  GPIO_InitStruct.Pin = LCD_D4|LCD_D5|LCD_D6|LCD_D7|LCD_RS|LCD_RW|LCD_EN;
 8002c72:	4b2f      	ldr	r3, [pc, #188]	@ (8002d30 <LCD_Initialize+0xe4>)
 8002c74:	f641 424d 	movw	r2, #7245	@ 0x1c4d
 8002c78:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c7a:	4b2d      	ldr	r3, [pc, #180]	@ (8002d30 <LCD_Initialize+0xe4>)
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c80:	4b2b      	ldr	r3, [pc, #172]	@ (8002d30 <LCD_Initialize+0xe4>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002c86:	4b2a      	ldr	r3, [pc, #168]	@ (8002d30 <LCD_Initialize+0xe4>)
 8002c88:	2201      	movs	r2, #1
 8002c8a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LCD_GPIO, &GPIO_InitStruct);
 8002c8c:	4928      	ldr	r1, [pc, #160]	@ (8002d30 <LCD_Initialize+0xe4>)
 8002c8e:	4829      	ldr	r0, [pc, #164]	@ (8002d34 <LCD_Initialize+0xe8>)
 8002c90:	f003 f984 	bl	8005f9c <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(LCD_GPIO, LCD_RS | LCD_EN | LCD_RW, GPIO_PIN_RESET);
 8002c94:	2200      	movs	r2, #0
 8002c96:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8002c9a:	4826      	ldr	r0, [pc, #152]	@ (8002d34 <LCD_Initialize+0xe8>)
 8002c9c:	f003 fb42 	bl	8006324 <HAL_GPIO_WritePin>
  

  for(delayCnt = 0; delayCnt < 300000; delayCnt++);
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	61bb      	str	r3, [r7, #24]
 8002ca4:	e002      	b.n	8002cac <LCD_Initialize+0x60>
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	61bb      	str	r3, [r7, #24]
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	4a22      	ldr	r2, [pc, #136]	@ (8002d38 <LCD_Initialize+0xec>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d9f8      	bls.n	8002ca6 <LCD_Initialize+0x5a>

  for(i = 0; i < 3; i++) {
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	77fb      	strb	r3, [r7, #31]
 8002cb8:	e012      	b.n	8002ce0 <LCD_Initialize+0x94>
    LCD_WriteNibble(0x03);            
 8002cba:	2003      	movs	r0, #3
 8002cbc:	f7ff fe56 	bl	800296c <LCD_WriteNibble>
    for(delayCnt = 0; delayCnt < 30000; delayCnt++);
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	61bb      	str	r3, [r7, #24]
 8002cc4:	e002      	b.n	8002ccc <LCD_Initialize+0x80>
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	61bb      	str	r3, [r7, #24]
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	f247 522f 	movw	r2, #29999	@ 0x752f
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d9f7      	bls.n	8002cc6 <LCD_Initialize+0x7a>
  for(i = 0; i < 3; i++) {
 8002cd6:	7ffb      	ldrb	r3, [r7, #31]
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	3301      	adds	r3, #1
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	77fb      	strb	r3, [r7, #31]
 8002ce0:	7ffb      	ldrb	r3, [r7, #31]
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d9e8      	bls.n	8002cba <LCD_Initialize+0x6e>
  }
  
  LCD_WriteNibble(0x02);             
 8002ce8:	2002      	movs	r0, #2
 8002cea:	f7ff fe3f 	bl	800296c <LCD_WriteNibble>
  
  for(delayCnt = 0; delayCnt < 6000; delayCnt++);
 8002cee:	2300      	movs	r3, #0
 8002cf0:	61bb      	str	r3, [r7, #24]
 8002cf2:	e002      	b.n	8002cfa <LCD_Initialize+0xae>
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	61bb      	str	r3, [r7, #24]
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	f241 726f 	movw	r2, #5999	@ 0x176f
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d9f7      	bls.n	8002cf4 <LCD_Initialize+0xa8>
     
  LCD_WriteCommand(HD44780_FUNCTION_SET | 
 8002d04:	2028      	movs	r0, #40	@ 0x28
 8002d06:	f7ff ff2d 	bl	8002b64 <LCD_WriteCommand>
                   HD44780_FONT5x7 | 
                   HD44780_TWO_LINE | 
                   HD44780_4_BIT);
  
  LCD_WriteCommand(HD44780_DISPLAY_ONOFF | 
 8002d0a:	2008      	movs	r0, #8
 8002d0c:	f7ff ff2a 	bl	8002b64 <LCD_WriteCommand>
                   HD44780_DISPLAY_OFF); 
  
  LCD_WriteCommand(HD44780_CLEAR); 
 8002d10:	2001      	movs	r0, #1
 8002d12:	f7ff ff27 	bl	8002b64 <LCD_WriteCommand>
  
  LCD_WriteCommand(HD44780_ENTRY_MODE | 
 8002d16:	2006      	movs	r0, #6
 8002d18:	f7ff ff24 	bl	8002b64 <LCD_WriteCommand>
                   HD44780_EM_SHIFT_CURSOR | 
                   HD44780_EM_INCREMENT);
  
  LCD_WriteCommand(HD44780_DISPLAY_ONOFF | 
 8002d1c:	200c      	movs	r0, #12
 8002d1e:	f7ff ff21 	bl	8002b64 <LCD_WriteCommand>
                   HD44780_DISPLAY_ON |
                   HD44780_CURSOR_OFF | 
                   HD44780_CURSOR_NOBLINK);
}
 8002d22:	bf00      	nop
 8002d24:	3720      	adds	r7, #32
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	20000284 	.word	0x20000284
 8002d34:	40020800 	.word	0x40020800
 8002d38:	000493df 	.word	0x000493df

08002d3c <move_menu>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void move_menu(char *a[])
  {
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
	symbol[0] = keypad_readkey();
 8002d44:	f7ff fdcc 	bl	80028e0 <keypad_readkey>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	4b29      	ldr	r3, [pc, #164]	@ (8002df4 <move_menu+0xb8>)
 8002d4e:	701a      	strb	r2, [r3, #0]
	  if (symbol[0] == 'B' && (position<max_pos)) {
 8002d50:	4b28      	ldr	r3, [pc, #160]	@ (8002df4 <move_menu+0xb8>)
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	2b42      	cmp	r3, #66	@ 0x42
 8002d56:	d10e      	bne.n	8002d76 <move_menu+0x3a>
 8002d58:	4b27      	ldr	r3, [pc, #156]	@ (8002df8 <move_menu+0xbc>)
 8002d5a:	781a      	ldrb	r2, [r3, #0]
 8002d5c:	4b27      	ldr	r3, [pc, #156]	@ (8002dfc <move_menu+0xc0>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d208      	bcs.n	8002d76 <move_menu+0x3a>
	  	   	  position++;
 8002d64:	4b24      	ldr	r3, [pc, #144]	@ (8002df8 <move_menu+0xbc>)
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	b2da      	uxtb	r2, r3
 8002d6c:	4b22      	ldr	r3, [pc, #136]	@ (8002df8 <move_menu+0xbc>)
 8002d6e:	701a      	strb	r2, [r3, #0]
	  	   	  refreshLCD=true;
 8002d70:	4b23      	ldr	r3, [pc, #140]	@ (8002e00 <move_menu+0xc4>)
 8002d72:	2201      	movs	r2, #1
 8002d74:	701a      	strb	r2, [r3, #0]
	  	   	}

	  	   	if (symbol[0] == 'A' && (position>1)) {
 8002d76:	4b1f      	ldr	r3, [pc, #124]	@ (8002df4 <move_menu+0xb8>)
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	2b41      	cmp	r3, #65	@ 0x41
 8002d7c:	d10c      	bne.n	8002d98 <move_menu+0x5c>
 8002d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8002df8 <move_menu+0xbc>)
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d908      	bls.n	8002d98 <move_menu+0x5c>
	  	   	  position--;
 8002d86:	4b1c      	ldr	r3, [pc, #112]	@ (8002df8 <move_menu+0xbc>)
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8002df8 <move_menu+0xbc>)
 8002d90:	701a      	strb	r2, [r3, #0]
	  	   	  refreshLCD=true;
 8002d92:	4b1b      	ldr	r3, [pc, #108]	@ (8002e00 <move_menu+0xc4>)
 8002d94:	2201      	movs	r2, #1
 8002d96:	701a      	strb	r2, [r3, #0]
	  	   	}
	  	  if (refreshLCD){                           //Odswiezanie LCD tylko przy zmiane zawartosci - usuwa problem "migotania" LCD
 8002d98:	4b19      	ldr	r3, [pc, #100]	@ (8002e00 <move_menu+0xc4>)
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d024      	beq.n	8002dea <move_menu+0xae>
	   	  LCD_WriteCommand(HD44780_CLEAR);
 8002da0:	2001      	movs	r0, #1
 8002da2:	f7ff fedf 	bl	8002b64 <LCD_WriteCommand>
	   	  LCD_WriteText("->");
 8002da6:	4817      	ldr	r0, [pc, #92]	@ (8002e04 <move_menu+0xc8>)
 8002da8:	f7ff ff02 	bl	8002bb0 <LCD_WriteText>
	   	  LCD_WriteText(a[position-1]);
 8002dac:	4b12      	ldr	r3, [pc, #72]	@ (8002df8 <move_menu+0xbc>)
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	461a      	mov	r2, r3
 8002db2:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8002db6:	4413      	add	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f7ff fef5 	bl	8002bb0 <LCD_WriteText>
	   	  if (position<4){
 8002dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8002df8 <move_menu+0xbc>)
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	2b03      	cmp	r3, #3
 8002dcc:	d80a      	bhi.n	8002de4 <move_menu+0xa8>
	   		LCD_WriteTextXY(a[position-1+1],2,1);
 8002dce:	4b0a      	ldr	r3, [pc, #40]	@ (8002df8 <move_menu+0xbc>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	2102      	movs	r1, #2
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff ff15 	bl	8002c0e <LCD_WriteTextXY>
	   	  }
	   	  refreshLCD=false;
 8002de4:	4b06      	ldr	r3, [pc, #24]	@ (8002e00 <move_menu+0xc4>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	701a      	strb	r2, [r3, #0]
	   	}
  }
 8002dea:	bf00      	nop
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	20000298 	.word	0x20000298
 8002df8:	20000054 	.word	0x20000054
 8002dfc:	20000055 	.word	0x20000055
 8002e00:	200002fd 	.word	0x200002fd
 8002e04:	0800ccd8 	.word	0x0800ccd8

08002e08 <roundToTwoDecimals>:

double roundToTwoDecimals(double value) {
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	ed87 0b00 	vstr	d0, [r7]
	return floor(value * 100.0 + 0.5) / 100.0;
 8002e12:	f04f 0200 	mov.w	r2, #0
 8002e16:	4b15      	ldr	r3, [pc, #84]	@ (8002e6c <roundToTwoDecimals+0x64>)
 8002e18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002e1c:	f7fd fc1c 	bl	8000658 <__aeabi_dmul>
 8002e20:	4602      	mov	r2, r0
 8002e22:	460b      	mov	r3, r1
 8002e24:	4610      	mov	r0, r2
 8002e26:	4619      	mov	r1, r3
 8002e28:	f04f 0200 	mov.w	r2, #0
 8002e2c:	4b10      	ldr	r3, [pc, #64]	@ (8002e70 <roundToTwoDecimals+0x68>)
 8002e2e:	f7fd fa5d 	bl	80002ec <__adddf3>
 8002e32:	4602      	mov	r2, r0
 8002e34:	460b      	mov	r3, r1
 8002e36:	ec43 2b17 	vmov	d7, r2, r3
 8002e3a:	eeb0 0a47 	vmov.f32	s0, s14
 8002e3e:	eef0 0a67 	vmov.f32	s1, s15
 8002e42:	f009 fdfd 	bl	800ca40 <floor>
 8002e46:	ec51 0b10 	vmov	r0, r1, d0
 8002e4a:	f04f 0200 	mov.w	r2, #0
 8002e4e:	4b07      	ldr	r3, [pc, #28]	@ (8002e6c <roundToTwoDecimals+0x64>)
 8002e50:	f7fd fd2c 	bl	80008ac <__aeabi_ddiv>
 8002e54:	4602      	mov	r2, r0
 8002e56:	460b      	mov	r3, r1
 8002e58:	ec43 2b17 	vmov	d7, r2, r3
}
 8002e5c:	eeb0 0a47 	vmov.f32	s0, s14
 8002e60:	eef0 0a67 	vmov.f32	s1, s15
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40590000 	.word	0x40590000
 8002e70:	3fe00000 	.word	0x3fe00000

08002e74 <calculate_discrete_pi>:

//PI controller

float_t calculate_discrete_pi(pi_t* pi, float_t setpoint, float_t measured)
{
 8002e74:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002e78:	b086      	sub	sp, #24
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	60f8      	str	r0, [r7, #12]
 8002e7e:	ed87 0a02 	vstr	s0, [r7, #8]
 8002e82:	edc7 0a01 	vstr	s1, [r7, #4]
    // Obliczenie błędu
    error = setpoint - measured;
 8002e86:	ed97 7a02 	vldr	s14, [r7, #8]
 8002e8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e92:	4b6b      	ldr	r3, [pc, #428]	@ (8003040 <calculate_discrete_pi+0x1cc>)
 8002e94:	edc3 7a00 	vstr	s15, [r3]

    // Część proporcjonalna
    P = pi->p.Kp * error;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	ed93 7a00 	vldr	s14, [r3]
 8002e9e:	4b68      	ldr	r3, [pc, #416]	@ (8003040 <calculate_discrete_pi+0x1cc>)
 8002ea0:	edd3 7a00 	vldr	s15, [r3]
 8002ea4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ea8:	4b66      	ldr	r3, [pc, #408]	@ (8003044 <calculate_discrete_pi+0x1d0>)
 8002eaa:	edc3 7a00 	vstr	s15, [r3]

    // Część całkująca
    integral = pi->previous_intergral + (error + pi->previous_error);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	ed93 7a04 	vldr	s14, [r3, #16]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	edd3 6a03 	vldr	s13, [r3, #12]
 8002eba:	4b61      	ldr	r3, [pc, #388]	@ (8003040 <calculate_discrete_pi+0x1cc>)
 8002ebc:	edd3 7a00 	vldr	s15, [r3]
 8002ec0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ec4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ec8:	4b5f      	ldr	r3, [pc, #380]	@ (8003048 <calculate_discrete_pi+0x1d4>)
 8002eca:	edc3 7a00 	vstr	s15, [r3]

    // Anty-windup: korekta integratora w przypadku nasycenia
    float_t U_temp = P + pi->p.Ki * integral * (pi->p.dt / 2.0);
 8002ece:	4b5d      	ldr	r3, [pc, #372]	@ (8003044 <calculate_discrete_pi+0x1d0>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7fd fb68 	bl	80005a8 <__aeabi_f2d>
 8002ed8:	4604      	mov	r4, r0
 8002eda:	460d      	mov	r5, r1
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	ed93 7a01 	vldr	s14, [r3, #4]
 8002ee2:	4b59      	ldr	r3, [pc, #356]	@ (8003048 <calculate_discrete_pi+0x1d4>)
 8002ee4:	edd3 7a00 	vldr	s15, [r3]
 8002ee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eec:	ee17 0a90 	vmov	r0, s15
 8002ef0:	f7fd fb5a 	bl	80005a8 <__aeabi_f2d>
 8002ef4:	4680      	mov	r8, r0
 8002ef6:	4689      	mov	r9, r1
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7fd fb53 	bl	80005a8 <__aeabi_f2d>
 8002f02:	f04f 0200 	mov.w	r2, #0
 8002f06:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002f0a:	f7fd fccf 	bl	80008ac <__aeabi_ddiv>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	460b      	mov	r3, r1
 8002f12:	4640      	mov	r0, r8
 8002f14:	4649      	mov	r1, r9
 8002f16:	f7fd fb9f 	bl	8000658 <__aeabi_dmul>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	4620      	mov	r0, r4
 8002f20:	4629      	mov	r1, r5
 8002f22:	f7fd f9e3 	bl	80002ec <__adddf3>
 8002f26:	4602      	mov	r2, r0
 8002f28:	460b      	mov	r3, r1
 8002f2a:	4610      	mov	r0, r2
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	f7fd fe75 	bl	8000c1c <__aeabi_d2f>
 8002f32:	4603      	mov	r3, r0
 8002f34:	617b      	str	r3, [r7, #20]
    if (U_temp > 1.0) {
 8002f36:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002f3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f46:	dd07      	ble.n	8002f58 <calculate_discrete_pi+0xe4>
        U_temp = 1.0;
 8002f48:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002f4c:	617b      	str	r3, [r7, #20]
        integral = pi->previous_intergral;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	4a3d      	ldr	r2, [pc, #244]	@ (8003048 <calculate_discrete_pi+0x1d4>)
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	e012      	b.n	8002f7e <calculate_discrete_pi+0x10a>
    } else if (U_temp < 0.0) {
 8002f58:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f64:	d507      	bpl.n	8002f76 <calculate_discrete_pi+0x102>
        U_temp = 0.0;
 8002f66:	f04f 0300 	mov.w	r3, #0
 8002f6a:	617b      	str	r3, [r7, #20]
        integral = pi->previous_intergral;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	4a35      	ldr	r2, [pc, #212]	@ (8003048 <calculate_discrete_pi+0x1d4>)
 8002f72:	6013      	str	r3, [r2, #0]
 8002f74:	e003      	b.n	8002f7e <calculate_discrete_pi+0x10a>
    } else {
        pi->previous_intergral = integral;
 8002f76:	4b34      	ldr	r3, [pc, #208]	@ (8003048 <calculate_discrete_pi+0x1d4>)
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	611a      	str	r2, [r3, #16]
    }

    // Część całkująca
    I = pi->p.Ki * integral * (pi->p.dt / 2.0);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	ed93 7a01 	vldr	s14, [r3, #4]
 8002f84:	4b30      	ldr	r3, [pc, #192]	@ (8003048 <calculate_discrete_pi+0x1d4>)
 8002f86:	edd3 7a00 	vldr	s15, [r3]
 8002f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f8e:	ee17 0a90 	vmov	r0, s15
 8002f92:	f7fd fb09 	bl	80005a8 <__aeabi_f2d>
 8002f96:	4604      	mov	r4, r0
 8002f98:	460d      	mov	r5, r1
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7fd fb02 	bl	80005a8 <__aeabi_f2d>
 8002fa4:	f04f 0200 	mov.w	r2, #0
 8002fa8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002fac:	f7fd fc7e 	bl	80008ac <__aeabi_ddiv>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	4620      	mov	r0, r4
 8002fb6:	4629      	mov	r1, r5
 8002fb8:	f7fd fb4e 	bl	8000658 <__aeabi_dmul>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	4610      	mov	r0, r2
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	f7fd fe2a 	bl	8000c1c <__aeabi_d2f>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	4a20      	ldr	r2, [pc, #128]	@ (800304c <calculate_discrete_pi+0x1d8>)
 8002fcc:	6013      	str	r3, [r2, #0]

    // Suma części PI
    U = P + I;
 8002fce:	4b1d      	ldr	r3, [pc, #116]	@ (8003044 <calculate_discrete_pi+0x1d0>)
 8002fd0:	ed93 7a00 	vldr	s14, [r3]
 8002fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800304c <calculate_discrete_pi+0x1d8>)
 8002fd6:	edd3 7a00 	vldr	s15, [r3]
 8002fda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fde:	4b1c      	ldr	r3, [pc, #112]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 8002fe0:	edc3 7a00 	vstr	s15, [r3]

    U = (U > 1.0) ? 1.0 : U;
 8002fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 8002fe6:	edd3 7a00 	vldr	s15, [r3]
 8002fea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002fee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff6:	dd02      	ble.n	8002ffe <calculate_discrete_pi+0x18a>
 8002ff8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002ffc:	e001      	b.n	8003002 <calculate_discrete_pi+0x18e>
 8002ffe:	4b14      	ldr	r3, [pc, #80]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a13      	ldr	r2, [pc, #76]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 8003004:	6013      	str	r3, [r2, #0]
    U = (U < 0.0) ? 0.0 : U;
 8003006:	4b12      	ldr	r3, [pc, #72]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 8003008:	edd3 7a00 	vldr	s15, [r3]
 800300c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003014:	d502      	bpl.n	800301c <calculate_discrete_pi+0x1a8>
 8003016:	f04f 0300 	mov.w	r3, #0
 800301a:	e001      	b.n	8003020 <calculate_discrete_pi+0x1ac>
 800301c:	4b0c      	ldr	r3, [pc, #48]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a0b      	ldr	r2, [pc, #44]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 8003022:	6013      	str	r3, [r2, #0]

    pi->previous_error = error;
 8003024:	4b06      	ldr	r3, [pc, #24]	@ (8003040 <calculate_discrete_pi+0x1cc>)
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	60da      	str	r2, [r3, #12]

    return U;
 800302c:	4b08      	ldr	r3, [pc, #32]	@ (8003050 <calculate_discrete_pi+0x1dc>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	ee07 3a90 	vmov	s15, r3
};
 8003034:	eeb0 0a67 	vmov.f32	s0, s15
 8003038:	3718      	adds	r7, #24
 800303a:	46bd      	mov	sp, r7
 800303c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003040:	20000324 	.word	0x20000324
 8003044:	2000031c 	.word	0x2000031c
 8003048:	20000328 	.word	0x20000328
 800304c:	20000320 	.word	0x20000320
 8003050:	20000318 	.word	0x20000318

08003054 <PowerSupply_SetState>:

//ENERGY SYSTEM

// Wył/Wł PowerSupply
void PowerSupply_SetState(GPIO_PinState state) {
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	4603      	mov	r3, r0
 800305c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(PowerSupply_GPIO_Port, PowerSupply_Pin, state);
 800305e:	79fb      	ldrb	r3, [r7, #7]
 8003060:	461a      	mov	r2, r3
 8003062:	2108      	movs	r1, #8
 8003064:	4803      	ldr	r0, [pc, #12]	@ (8003074 <PowerSupply_SetState+0x20>)
 8003066:	f003 f95d 	bl	8006324 <HAL_GPIO_WritePin>
}
 800306a:	bf00      	nop
 800306c:	3708      	adds	r7, #8
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40020000 	.word	0x40020000

08003078 <PowerSupply_Off>:

bool PowerSupply_Off(void) {
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
    PowerSupply_SetState(GPIO_PIN_SET);
 800307c:	2001      	movs	r0, #1
 800307e:	f7ff ffe9 	bl	8003054 <PowerSupply_SetState>
    sendBluetoothData("PS00");
 8003082:	4805      	ldr	r0, [pc, #20]	@ (8003098 <PowerSupply_Off+0x20>)
 8003084:	f000 f888 	bl	8003198 <sendBluetoothData>
    return PowerSupply = false;
 8003088:	4b04      	ldr	r3, [pc, #16]	@ (800309c <PowerSupply_Off+0x24>)
 800308a:	2200      	movs	r2, #0
 800308c:	701a      	strb	r2, [r3, #0]
 800308e:	4b03      	ldr	r3, [pc, #12]	@ (800309c <PowerSupply_Off+0x24>)
 8003090:	781b      	ldrb	r3, [r3, #0]
}
 8003092:	4618      	mov	r0, r3
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	0800ccdc 	.word	0x0800ccdc
 800309c:	20000368 	.word	0x20000368

080030a0 <PowerSupply_On>:

bool PowerSupply_On(void) {
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
    PowerSupply_SetState(GPIO_PIN_RESET);
 80030a4:	2000      	movs	r0, #0
 80030a6:	f7ff ffd5 	bl	8003054 <PowerSupply_SetState>
    sendBluetoothData("PS01");
 80030aa:	4805      	ldr	r0, [pc, #20]	@ (80030c0 <PowerSupply_On+0x20>)
 80030ac:	f000 f874 	bl	8003198 <sendBluetoothData>
    return PowerSupply = true;
 80030b0:	4b04      	ldr	r3, [pc, #16]	@ (80030c4 <PowerSupply_On+0x24>)
 80030b2:	2201      	movs	r2, #1
 80030b4:	701a      	strb	r2, [r3, #0]
 80030b6:	4b03      	ldr	r3, [pc, #12]	@ (80030c4 <PowerSupply_On+0x24>)
 80030b8:	781b      	ldrb	r3, [r3, #0]
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	0800cce4 	.word	0x0800cce4
 80030c4:	20000368 	.word	0x20000368

080030c8 <Battery_SetState>:

// Wył/Wł baterie
void Battery_SetState(GPIO_PinState state) {
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	4603      	mov	r3, r0
 80030d0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(Battery_GPIO_Port, Battery_Pin, state);
 80030d2:	79fb      	ldrb	r3, [r7, #7]
 80030d4:	461a      	mov	r2, r3
 80030d6:	2108      	movs	r1, #8
 80030d8:	4803      	ldr	r0, [pc, #12]	@ (80030e8 <Battery_SetState+0x20>)
 80030da:	f003 f923 	bl	8006324 <HAL_GPIO_WritePin>
}
 80030de:	bf00      	nop
 80030e0:	3708      	adds	r7, #8
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	40021400 	.word	0x40021400

080030ec <Battery_Off>:

bool Battery_Off(void) {
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
    Battery_SetState(GPIO_PIN_SET);
 80030f0:	2001      	movs	r0, #1
 80030f2:	f7ff ffe9 	bl	80030c8 <Battery_SetState>
    sendBluetoothData("BT00");
 80030f6:	4805      	ldr	r0, [pc, #20]	@ (800310c <Battery_Off+0x20>)
 80030f8:	f000 f84e 	bl	8003198 <sendBluetoothData>
    return Battery = false;
 80030fc:	4b04      	ldr	r3, [pc, #16]	@ (8003110 <Battery_Off+0x24>)
 80030fe:	2200      	movs	r2, #0
 8003100:	701a      	strb	r2, [r3, #0]
 8003102:	4b03      	ldr	r3, [pc, #12]	@ (8003110 <Battery_Off+0x24>)
 8003104:	781b      	ldrb	r3, [r3, #0]
}
 8003106:	4618      	mov	r0, r3
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	0800ccec 	.word	0x0800ccec
 8003110:	20000369 	.word	0x20000369

08003114 <Battery_On>:

bool Battery_On(void) {
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
    Battery_SetState(GPIO_PIN_RESET);
 8003118:	2000      	movs	r0, #0
 800311a:	f7ff ffd5 	bl	80030c8 <Battery_SetState>
    sendBluetoothData("BT01");
 800311e:	4805      	ldr	r0, [pc, #20]	@ (8003134 <Battery_On+0x20>)
 8003120:	f000 f83a 	bl	8003198 <sendBluetoothData>
    return Battery = true;
 8003124:	4b04      	ldr	r3, [pc, #16]	@ (8003138 <Battery_On+0x24>)
 8003126:	2201      	movs	r2, #1
 8003128:	701a      	strb	r2, [r3, #0]
 800312a:	4b03      	ldr	r3, [pc, #12]	@ (8003138 <Battery_On+0x24>)
 800312c:	781b      	ldrb	r3, [r3, #0]
}
 800312e:	4618      	mov	r0, r3
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	0800ccf4 	.word	0x0800ccf4
 8003138:	20000369 	.word	0x20000369

0800313c <Output_SetState>:

// Wył/Wł wyjście
void Output_SetState(GPIO_PinState state) {
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	4603      	mov	r3, r0
 8003144:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(Output_GPIO_Port, Output_Pin, state);
 8003146:	79fb      	ldrb	r3, [r7, #7]
 8003148:	461a      	mov	r2, r3
 800314a:	2120      	movs	r1, #32
 800314c:	4803      	ldr	r0, [pc, #12]	@ (800315c <Output_SetState+0x20>)
 800314e:	f003 f8e9 	bl	8006324 <HAL_GPIO_WritePin>
}
 8003152:	bf00      	nop
 8003154:	3708      	adds	r7, #8
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	40021400 	.word	0x40021400

08003160 <Output_Off>:

bool Output_Off(void) {
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
    Output_SetState(GPIO_PIN_SET);
 8003164:	2001      	movs	r0, #1
 8003166:	f7ff ffe9 	bl	800313c <Output_SetState>
    return Output = false;
 800316a:	4b03      	ldr	r3, [pc, #12]	@ (8003178 <Output_Off+0x18>)
 800316c:	2200      	movs	r2, #0
 800316e:	701a      	strb	r2, [r3, #0]
 8003170:	4b01      	ldr	r3, [pc, #4]	@ (8003178 <Output_Off+0x18>)
 8003172:	781b      	ldrb	r3, [r3, #0]
}
 8003174:	4618      	mov	r0, r3
 8003176:	bd80      	pop	{r7, pc}
 8003178:	2000036a 	.word	0x2000036a

0800317c <Output_On>:

bool Output_On(void) {
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0
    Output_SetState(GPIO_PIN_RESET);
 8003180:	2000      	movs	r0, #0
 8003182:	f7ff ffdb 	bl	800313c <Output_SetState>
    return Output = true;
 8003186:	4b03      	ldr	r3, [pc, #12]	@ (8003194 <Output_On+0x18>)
 8003188:	2201      	movs	r2, #1
 800318a:	701a      	strb	r2, [r3, #0]
 800318c:	4b01      	ldr	r3, [pc, #4]	@ (8003194 <Output_On+0x18>)
 800318e:	781b      	ldrb	r3, [r3, #0]
}
 8003190:	4618      	mov	r0, r3
 8003192:	bd80      	pop	{r7, pc}
 8003194:	2000036a 	.word	0x2000036a

08003198 <sendBluetoothData>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void sendBluetoothData(const char* data){
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
	snprintf(buffer, sizeof(buffer), "%s\n", data);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4a0c      	ldr	r2, [pc, #48]	@ (80031d4 <sendBluetoothData+0x3c>)
 80031a4:	210a      	movs	r1, #10
 80031a6:	480c      	ldr	r0, [pc, #48]	@ (80031d8 <sendBluetoothData+0x40>)
 80031a8:	f008 ff96 	bl	800c0d8 <sniprintf>
	HAL_UART_Transmit(&huart6, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80031ac:	480a      	ldr	r0, [pc, #40]	@ (80031d8 <sendBluetoothData+0x40>)
 80031ae:	f7fd f839 	bl	8000224 <strlen>
 80031b2:	4603      	mov	r3, r0
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	f04f 33ff 	mov.w	r3, #4294967295
 80031ba:	4907      	ldr	r1, [pc, #28]	@ (80031d8 <sendBluetoothData+0x40>)
 80031bc:	4807      	ldr	r0, [pc, #28]	@ (80031dc <sendBluetoothData+0x44>)
 80031be:	f007 fc75 	bl	800aaac <HAL_UART_Transmit>
	HAL_Delay(500);
 80031c2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80031c6:	f002 fd21 	bl	8005c0c <HAL_Delay>
}
 80031ca:	bf00      	nop
 80031cc:	3708      	adds	r7, #8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	0800ccfc 	.word	0x0800ccfc
 80031d8:	200002d8 	.word	0x200002d8
 80031dc:	20000520 	.word	0x20000520

080031e0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6) {
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a0e      	ldr	r2, [pc, #56]	@ (8003228 <HAL_UART_RxCpltCallback+0x48>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d116      	bne.n	8003220 <HAL_UART_RxCpltCallback+0x40>
        rxIndex++;
 80031f2:	4b0e      	ldr	r3, [pc, #56]	@ (800322c <HAL_UART_RxCpltCallback+0x4c>)
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	3301      	adds	r3, #1
 80031f8:	b2da      	uxtb	r2, r3
 80031fa:	4b0c      	ldr	r3, [pc, #48]	@ (800322c <HAL_UART_RxCpltCallback+0x4c>)
 80031fc:	701a      	strb	r2, [r3, #0]

        if (rxIndex >= RX_BUFFER_SIZE) {
 80031fe:	4b0b      	ldr	r3, [pc, #44]	@ (800322c <HAL_UART_RxCpltCallback+0x4c>)
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	2b03      	cmp	r3, #3
 8003204:	d902      	bls.n	800320c <HAL_UART_RxCpltCallback+0x2c>
            rxIndex = 0;
 8003206:	4b09      	ldr	r3, [pc, #36]	@ (800322c <HAL_UART_RxCpltCallback+0x4c>)
 8003208:	2200      	movs	r2, #0
 800320a:	701a      	strb	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(huart, &rxBuffer[rxIndex], 1);
 800320c:	4b07      	ldr	r3, [pc, #28]	@ (800322c <HAL_UART_RxCpltCallback+0x4c>)
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	461a      	mov	r2, r3
 8003212:	4b07      	ldr	r3, [pc, #28]	@ (8003230 <HAL_UART_RxCpltCallback+0x50>)
 8003214:	4413      	add	r3, r2
 8003216:	2201      	movs	r2, #1
 8003218:	4619      	mov	r1, r3
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f007 fcc9 	bl	800abb2 <HAL_UART_Receive_IT>
    }
}
 8003220:	bf00      	nop
 8003222:	3708      	adds	r7, #8
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	40011400 	.word	0x40011400
 800322c:	200002ee 	.word	0x200002ee
 8003230:	200002e4 	.word	0x200002e4

08003234 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	ed2d 8b02 	vpush	{d8}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  if(htim == &htim2)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a31      	ldr	r2, [pc, #196]	@ (8003308 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d12d      	bne.n	80032a4 <HAL_TIM_PeriodElapsedCallback+0x70>
  {
	  if((PIR_Garage == true || PIR_Kitchen == true || PIR_Livingroom == true) && alarm == true)
 8003248:	4b30      	ldr	r3, [pc, #192]	@ (800330c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d107      	bne.n	8003260 <HAL_TIM_PeriodElapsedCallback+0x2c>
 8003250:	4b2f      	ldr	r3, [pc, #188]	@ (8003310 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d103      	bne.n	8003260 <HAL_TIM_PeriodElapsedCallback+0x2c>
 8003258:	4b2e      	ldr	r3, [pc, #184]	@ (8003314 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d009      	beq.n	8003274 <HAL_TIM_PeriodElapsedCallback+0x40>
 8003260:	4b2d      	ldr	r3, [pc, #180]	@ (8003318 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d005      	beq.n	8003274 <HAL_TIM_PeriodElapsedCallback+0x40>
	  {
		  PIR_detected = true, alarmLED = true;
 8003268:	4b2c      	ldr	r3, [pc, #176]	@ (800331c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800326a:	2201      	movs	r2, #1
 800326c:	701a      	strb	r2, [r3, #0]
 800326e:	4b2c      	ldr	r3, [pc, #176]	@ (8003320 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8003270:	2201      	movs	r2, #1
 8003272:	701a      	strb	r2, [r3, #0]
	  }

	  if(alarmLED == true && PIR_detected == true)
 8003274:	4b2a      	ldr	r3, [pc, #168]	@ (8003320 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d00d      	beq.n	8003298 <HAL_TIM_PeriodElapsedCallback+0x64>
 800327c:	4b27      	ldr	r3, [pc, #156]	@ (800331c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d009      	beq.n	8003298 <HAL_TIM_PeriodElapsedCallback+0x64>
	  {
		  HAL_GPIO_TogglePin(Alarm_LED_GPIO_Port, Alarm_LED_Pin);
 8003284:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003288:	4826      	ldr	r0, [pc, #152]	@ (8003324 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800328a:	f003 f864 	bl	8006356 <HAL_GPIO_TogglePin>
		  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800328e:	2108      	movs	r1, #8
 8003290:	481d      	ldr	r0, [pc, #116]	@ (8003308 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8003292:	f006 fa35 	bl	8009700 <HAL_TIM_PWM_Start>
 8003296:	e005      	b.n	80032a4 <HAL_TIM_PeriodElapsedCallback+0x70>
	  }
	  else
	  {
		  HAL_GPIO_WritePin(Alarm_LED_GPIO_Port, Alarm_LED_Pin, GPIO_PIN_RESET);
 8003298:	2200      	movs	r2, #0
 800329a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800329e:	4821      	ldr	r0, [pc, #132]	@ (8003324 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80032a0:	f003 f840 	bl	8006324 <HAL_GPIO_WritePin>
	  };
  }
    if(htim->Instance == TIM4)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a1f      	ldr	r2, [pc, #124]	@ (8003328 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d125      	bne.n	80032fa <HAL_TIM_PeriodElapsedCallback+0xc6>
    {
        BMP2_ReadData(&bmp2dev, &press, &temp);
 80032ae:	4a1f      	ldr	r2, [pc, #124]	@ (800332c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80032b0:	491f      	ldr	r1, [pc, #124]	@ (8003330 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 80032b2:	4820      	ldr	r0, [pc, #128]	@ (8003334 <HAL_TIM_PeriodElapsedCallback+0x100>)
 80032b4:	f7ff f836 	bl	8002324 <BMP2_ReadData>
        PI_output = calculate_discrete_pi(&my_PI, setpoint, temp);
 80032b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003338 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80032ba:	ed93 8a00 	vldr	s16, [r3]
 80032be:	4b1b      	ldr	r3, [pc, #108]	@ (800332c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80032c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c4:	4610      	mov	r0, r2
 80032c6:	4619      	mov	r1, r3
 80032c8:	f7fd fca8 	bl	8000c1c <__aeabi_d2f>
 80032cc:	4603      	mov	r3, r0
 80032ce:	ee00 3a90 	vmov	s1, r3
 80032d2:	eeb0 0a48 	vmov.f32	s0, s16
 80032d6:	4819      	ldr	r0, [pc, #100]	@ (800333c <HAL_TIM_PeriodElapsedCallback+0x108>)
 80032d8:	f7ff fdcc 	bl	8002e74 <calculate_discrete_pi>
 80032dc:	eef0 7a40 	vmov.f32	s15, s0
 80032e0:	4b17      	ldr	r3, [pc, #92]	@ (8003340 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80032e2:	edc3 7a00 	vstr	s15, [r3]
        my_PI.previous_measured = temp;
 80032e6:	4b11      	ldr	r3, [pc, #68]	@ (800332c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80032e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ec:	4610      	mov	r0, r2
 80032ee:	4619      	mov	r1, r3
 80032f0:	f7fd fc94 	bl	8000c1c <__aeabi_d2f>
 80032f4:	4603      	mov	r3, r0
 80032f6:	4a11      	ldr	r2, [pc, #68]	@ (800333c <HAL_TIM_PeriodElapsedCallback+0x108>)
 80032f8:	6153      	str	r3, [r2, #20]
    }
}
 80032fa:	bf00      	nop
 80032fc:	3708      	adds	r7, #8
 80032fe:	46bd      	mov	sp, r7
 8003300:	ecbd 8b02 	vpop	{d8}
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	2000043c 	.word	0x2000043c
 800330c:	20000300 	.word	0x20000300
 8003310:	20000302 	.word	0x20000302
 8003314:	20000301 	.word	0x20000301
 8003318:	200002fe 	.word	0x200002fe
 800331c:	20000303 	.word	0x20000303
 8003320:	200002ff 	.word	0x200002ff
 8003324:	40021000 	.word	0x40021000
 8003328:	40000800 	.word	0x40000800
 800332c:	20000330 	.word	0x20000330
 8003330:	20000338 	.word	0x20000338
 8003334:	20000018 	.word	0x20000018
 8003338:	20000138 	.word	0x20000138
 800333c:	2000013c 	.word	0x2000013c
 8003340:	2000032c 	.word	0x2000032c
 8003344:	00000000 	.word	0x00000000

08003348 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003348:	b5b0      	push	{r4, r5, r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800334e:	f002 fc00 	bl	8005b52 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003352:	f001 fda7 	bl	8004ea4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003356:	f7ff f849 	bl	80023ec <MX_GPIO_Init>
  MX_TIM2_Init();
 800335a:	f002 f84b 	bl	80053f4 <MX_TIM2_Init>
  MX_TIM3_Init();
 800335e:	f002 f8db 	bl	8005518 <MX_TIM3_Init>
  MX_TIM4_Init();
 8003362:	f002 f951 	bl	8005608 <MX_TIM4_Init>
  MX_SPI4_Init();
 8003366:	f001 fe0b 	bl	8004f80 <MX_SPI4_Init>
  MX_I2C1_Init();
 800336a:	f7ff f95f 	bl	800262c <MX_I2C1_Init>
  MX_USART6_UART_Init();
 800336e:	f002 fb2f 	bl	80059d0 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 8003372:	f001 ff6f 	bl	8005254 <MX_TIM1_Init>
  MX_I2C2_Init();
 8003376:	f7ff f999 	bl	80026ac <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  //LOAD CONFIG
  keypad_config();
 800337a:	f7ff fa7d 	bl	8002878 <keypad_config>
  LCD_Initialize();
 800337e:	f7ff fc65 	bl	8002c4c <LCD_Initialize>
 //TIMERS AND INTERRUPTS
  HAL_TIM_Base_Start_IT(&htim2);
 8003382:	48ab      	ldr	r0, [pc, #684]	@ (8003630 <main+0x2e8>)
 8003384:	f006 f8b4 	bl	80094f0 <HAL_TIM_Base_Start_IT>
  BMP2_Init(&bmp2dev);
 8003388:	48aa      	ldr	r0, [pc, #680]	@ (8003634 <main+0x2ec>)
 800338a:	f7fe feff 	bl	800218c <BMP2_Init>
  HAL_TIM_Base_Start_IT(&htim4);
 800338e:	48aa      	ldr	r0, [pc, #680]	@ (8003638 <main+0x2f0>)
 8003390:	f006 f8ae 	bl	80094f0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8003394:	2108      	movs	r1, #8
 8003396:	48a8      	ldr	r0, [pc, #672]	@ (8003638 <main+0x2f0>)
 8003398:	f006 f9b2 	bl	8009700 <HAL_TIM_PWM_Start>
  //ENERGY SYSTEM
  INA219_Init(&ina219, &hi2c1, INA219_ADDRESS);
 800339c:	2240      	movs	r2, #64	@ 0x40
 800339e:	49a7      	ldr	r1, [pc, #668]	@ (800363c <main+0x2f4>)
 80033a0:	48a7      	ldr	r0, [pc, #668]	@ (8003640 <main+0x2f8>)
 80033a2:	f7fd ff01 	bl	80011a8 <INA219_Init>
  INA219_Init(&ina219_2, &hi2c2, INA219_ADDRESS);
 80033a6:	2240      	movs	r2, #64	@ 0x40
 80033a8:	49a6      	ldr	r1, [pc, #664]	@ (8003644 <main+0x2fc>)
 80033aa:	48a7      	ldr	r0, [pc, #668]	@ (8003648 <main+0x300>)
 80033ac:	f7fd fefc 	bl	80011a8 <INA219_Init>
  Output_On();
 80033b0:	f7ff fee4 	bl	800317c <Output_On>
  //START SCREEN
  LCD_WriteCommand(HD44780_CLEAR);
 80033b4:	2001      	movs	r0, #1
 80033b6:	f7ff fbd5 	bl	8002b64 <LCD_WriteCommand>
  LCD_WriteText("Welcome to");
 80033ba:	48a4      	ldr	r0, [pc, #656]	@ (800364c <main+0x304>)
 80033bc:	f7ff fbf8 	bl	8002bb0 <LCD_WriteText>
  LCD_WriteTextXY("Smarthome system",0,1);
 80033c0:	2201      	movs	r2, #1
 80033c2:	2100      	movs	r1, #0
 80033c4:	48a2      	ldr	r0, [pc, #648]	@ (8003650 <main+0x308>)
 80033c6:	f7ff fc22 	bl	8002c0e <LCD_WriteTextXY>
  HAL_Delay(3000);
 80033ca:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80033ce:	f002 fc1d 	bl	8005c0c <HAL_Delay>
  refreshLCD = true;
 80033d2:	4ba0      	ldr	r3, [pc, #640]	@ (8003654 <main+0x30c>)
 80033d4:	2201      	movs	r2, #1
 80033d6:	701a      	strb	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart6, &rxBuffer[rxIndex], 1);  // Rozpocznij odbiór
 80033d8:	4b9f      	ldr	r3, [pc, #636]	@ (8003658 <main+0x310>)
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	461a      	mov	r2, r3
 80033de:	4b9f      	ldr	r3, [pc, #636]	@ (800365c <main+0x314>)
 80033e0:	4413      	add	r3, r2
 80033e2:	2201      	movs	r2, #1
 80033e4:	4619      	mov	r1, r3
 80033e6:	489e      	ldr	r0, [pc, #632]	@ (8003660 <main+0x318>)
 80033e8:	f007 fbe3 	bl	800abb2 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      BMP2_ReadData(&bmp2dev, &press, &temp);
 80033ec:	4a9d      	ldr	r2, [pc, #628]	@ (8003664 <main+0x31c>)
 80033ee:	499e      	ldr	r1, [pc, #632]	@ (8003668 <main+0x320>)
 80033f0:	4890      	ldr	r0, [pc, #576]	@ (8003634 <main+0x2ec>)
 80033f2:	f7fe ff97 	bl	8002324 <BMP2_ReadData>

	  if(HAL_GPIO_ReadPin(PIR_Garage_GPIO_Port, PIR_Garage_Pin) == GPIO_PIN_SET){PIR_Garage = true;}
 80033f6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80033fa:	489c      	ldr	r0, [pc, #624]	@ (800366c <main+0x324>)
 80033fc:	f002 ff7a 	bl	80062f4 <HAL_GPIO_ReadPin>
 8003400:	4603      	mov	r3, r0
 8003402:	2b01      	cmp	r3, #1
 8003404:	d103      	bne.n	800340e <main+0xc6>
 8003406:	4b9a      	ldr	r3, [pc, #616]	@ (8003670 <main+0x328>)
 8003408:	2201      	movs	r2, #1
 800340a:	701a      	strb	r2, [r3, #0]
 800340c:	e002      	b.n	8003414 <main+0xcc>
	  	  else {PIR_Garage = false;};
 800340e:	4b98      	ldr	r3, [pc, #608]	@ (8003670 <main+0x328>)
 8003410:	2200      	movs	r2, #0
 8003412:	701a      	strb	r2, [r3, #0]
	  if(HAL_GPIO_ReadPin(PIR_Kitchen_GPIO_Port, PIR_Kitchen_Pin) == GPIO_PIN_SET){PIR_Kitchen = true;}
 8003414:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003418:	4894      	ldr	r0, [pc, #592]	@ (800366c <main+0x324>)
 800341a:	f002 ff6b 	bl	80062f4 <HAL_GPIO_ReadPin>
 800341e:	4603      	mov	r3, r0
 8003420:	2b01      	cmp	r3, #1
 8003422:	d103      	bne.n	800342c <main+0xe4>
 8003424:	4b93      	ldr	r3, [pc, #588]	@ (8003674 <main+0x32c>)
 8003426:	2201      	movs	r2, #1
 8003428:	701a      	strb	r2, [r3, #0]
 800342a:	e002      	b.n	8003432 <main+0xea>
	  	  else {PIR_Kitchen = false;};
 800342c:	4b91      	ldr	r3, [pc, #580]	@ (8003674 <main+0x32c>)
 800342e:	2200      	movs	r2, #0
 8003430:	701a      	strb	r2, [r3, #0]
	  if(HAL_GPIO_ReadPin(PIR_Livingroom_GPIO_Port, PIR_Livingroom_Pin) == GPIO_PIN_SET){PIR_Livingroom = true;}
 8003432:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003436:	488d      	ldr	r0, [pc, #564]	@ (800366c <main+0x324>)
 8003438:	f002 ff5c 	bl	80062f4 <HAL_GPIO_ReadPin>
 800343c:	4603      	mov	r3, r0
 800343e:	2b01      	cmp	r3, #1
 8003440:	d103      	bne.n	800344a <main+0x102>
 8003442:	4b8d      	ldr	r3, [pc, #564]	@ (8003678 <main+0x330>)
 8003444:	2201      	movs	r2, #1
 8003446:	701a      	strb	r2, [r3, #0]
 8003448:	e002      	b.n	8003450 <main+0x108>
	  	  else{PIR_Livingroom = false;};
 800344a:	4b8b      	ldr	r3, [pc, #556]	@ (8003678 <main+0x330>)
 800344c:	2200      	movs	r2, #0
 800344e:	701a      	strb	r2, [r3, #0]
	  move_menu(act_menu);
 8003450:	4b8a      	ldr	r3, [pc, #552]	@ (800367c <main+0x334>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4618      	mov	r0, r3
 8003456:	f7ff fc71 	bl	8002d3c <move_menu>
 	if (symbol[0] == '*' && act_menu == mainmenu){
 800345a:	4b89      	ldr	r3, [pc, #548]	@ (8003680 <main+0x338>)
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003460:	f040 80af 	bne.w	80035c2 <main+0x27a>
 8003464:	4b85      	ldr	r3, [pc, #532]	@ (800367c <main+0x334>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a86      	ldr	r2, [pc, #536]	@ (8003684 <main+0x33c>)
 800346a:	4293      	cmp	r3, r2
 800346c:	f040 80a9 	bne.w	80035c2 <main+0x27a>
 		refreshLCD = true;
 8003470:	4b78      	ldr	r3, [pc, #480]	@ (8003654 <main+0x30c>)
 8003472:	2201      	movs	r2, #1
 8003474:	701a      	strb	r2, [r3, #0]
 		switch (position){
 8003476:	4b84      	ldr	r3, [pc, #528]	@ (8003688 <main+0x340>)
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	3b01      	subs	r3, #1
 800347c:	2b03      	cmp	r3, #3
 800347e:	f200 8094 	bhi.w	80035aa <main+0x262>
 8003482:	a201      	add	r2, pc, #4	@ (adr r2, 8003488 <main+0x140>)
 8003484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003488:	08003499 	.word	0x08003499
 800348c:	080034ad 	.word	0x080034ad
 8003490:	080034c1 	.word	0x080034c1
 8003494:	080034d5 	.word	0x080034d5
			case 1: act_menu = menuKitchen, position = 1, max_pos = 2; break;
 8003498:	4b78      	ldr	r3, [pc, #480]	@ (800367c <main+0x334>)
 800349a:	4a7c      	ldr	r2, [pc, #496]	@ (800368c <main+0x344>)
 800349c:	601a      	str	r2, [r3, #0]
 800349e:	4b7a      	ldr	r3, [pc, #488]	@ (8003688 <main+0x340>)
 80034a0:	2201      	movs	r2, #1
 80034a2:	701a      	strb	r2, [r3, #0]
 80034a4:	4b7a      	ldr	r3, [pc, #488]	@ (8003690 <main+0x348>)
 80034a6:	2202      	movs	r2, #2
 80034a8:	701a      	strb	r2, [r3, #0]
 80034aa:	e088      	b.n	80035be <main+0x276>
			case 2: act_menu = menuLivingroom, position = 1, max_pos = 3; break;
 80034ac:	4b73      	ldr	r3, [pc, #460]	@ (800367c <main+0x334>)
 80034ae:	4a79      	ldr	r2, [pc, #484]	@ (8003694 <main+0x34c>)
 80034b0:	601a      	str	r2, [r3, #0]
 80034b2:	4b75      	ldr	r3, [pc, #468]	@ (8003688 <main+0x340>)
 80034b4:	2201      	movs	r2, #1
 80034b6:	701a      	strb	r2, [r3, #0]
 80034b8:	4b75      	ldr	r3, [pc, #468]	@ (8003690 <main+0x348>)
 80034ba:	2203      	movs	r2, #3
 80034bc:	701a      	strb	r2, [r3, #0]
 80034be:	e07e      	b.n	80035be <main+0x276>
			case 3: act_menu = menuGarage, position = 1, max_pos = 3; break;
 80034c0:	4b6e      	ldr	r3, [pc, #440]	@ (800367c <main+0x334>)
 80034c2:	4a75      	ldr	r2, [pc, #468]	@ (8003698 <main+0x350>)
 80034c4:	601a      	str	r2, [r3, #0]
 80034c6:	4b70      	ldr	r3, [pc, #448]	@ (8003688 <main+0x340>)
 80034c8:	2201      	movs	r2, #1
 80034ca:	701a      	strb	r2, [r3, #0]
 80034cc:	4b70      	ldr	r3, [pc, #448]	@ (8003690 <main+0x348>)
 80034ce:	2203      	movs	r2, #3
 80034d0:	701a      	strb	r2, [r3, #0]
 80034d2:	e074      	b.n	80035be <main+0x276>
			case 4:
					i = 0;
 80034d4:	4b71      	ldr	r3, [pc, #452]	@ (800369c <main+0x354>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	601a      	str	r2, [r3, #0]
					HAL_Delay(200);
 80034da:	20c8      	movs	r0, #200	@ 0xc8
 80034dc:	f002 fb96 	bl	8005c0c <HAL_Delay>
					memset(buff, 0, sizeof(buff));
 80034e0:	2205      	movs	r2, #5
 80034e2:	2100      	movs	r1, #0
 80034e4:	486e      	ldr	r0, [pc, #440]	@ (80036a0 <main+0x358>)
 80034e6:	f008 fe2b 	bl	800c140 <memset>
					LCD_WriteCommand(HD44780_CLEAR);
 80034ea:	2001      	movs	r0, #1
 80034ec:	f7ff fb3a 	bl	8002b64 <LCD_WriteCommand>
					LCD_WriteText("Write PIN");
 80034f0:	486c      	ldr	r0, [pc, #432]	@ (80036a4 <main+0x35c>)
 80034f2:	f7ff fb5d 	bl	8002bb0 <LCD_WriteText>
					while(1) {
						refreshLCD = true;
 80034f6:	4b57      	ldr	r3, [pc, #348]	@ (8003654 <main+0x30c>)
 80034f8:	2201      	movs	r2, #1
 80034fa:	701a      	strb	r2, [r3, #0]
						symbol[0] = keypad_readkey();
 80034fc:	f7ff f9f0 	bl	80028e0 <keypad_readkey>
 8003500:	4603      	mov	r3, r0
 8003502:	461a      	mov	r2, r3
 8003504:	4b5e      	ldr	r3, [pc, #376]	@ (8003680 <main+0x338>)
 8003506:	701a      	strb	r2, [r3, #0]
						if(symbol[0] >= '0' && symbol[0] <= '9' && i < sizeof(buff) - 1) {
 8003508:	4b5d      	ldr	r3, [pc, #372]	@ (8003680 <main+0x338>)
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	2b2f      	cmp	r3, #47	@ 0x2f
 800350e:	d922      	bls.n	8003556 <main+0x20e>
 8003510:	4b5b      	ldr	r3, [pc, #364]	@ (8003680 <main+0x338>)
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	2b39      	cmp	r3, #57	@ 0x39
 8003516:	d81e      	bhi.n	8003556 <main+0x20e>
 8003518:	4b60      	ldr	r3, [pc, #384]	@ (800369c <main+0x354>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2b03      	cmp	r3, #3
 800351e:	d81a      	bhi.n	8003556 <main+0x20e>
							buff[i] = symbol[0];
 8003520:	4b5e      	ldr	r3, [pc, #376]	@ (800369c <main+0x354>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a56      	ldr	r2, [pc, #344]	@ (8003680 <main+0x338>)
 8003526:	7811      	ldrb	r1, [r2, #0]
 8003528:	4a5d      	ldr	r2, [pc, #372]	@ (80036a0 <main+0x358>)
 800352a:	54d1      	strb	r1, [r2, r3]
							i++;
 800352c:	4b5b      	ldr	r3, [pc, #364]	@ (800369c <main+0x354>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	3301      	adds	r3, #1
 8003532:	4a5a      	ldr	r2, [pc, #360]	@ (800369c <main+0x354>)
 8003534:	6013      	str	r3, [r2, #0]
							buff[i] = '\0';
 8003536:	4b59      	ldr	r3, [pc, #356]	@ (800369c <main+0x354>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a59      	ldr	r2, [pc, #356]	@ (80036a0 <main+0x358>)
 800353c:	2100      	movs	r1, #0
 800353e:	54d1      	strb	r1, [r2, r3]
							LCD_WriteCommand(HD44780_CLEAR);
 8003540:	2001      	movs	r0, #1
 8003542:	f7ff fb0f 	bl	8002b64 <LCD_WriteCommand>
							LCD_WriteText("PIN: ");
 8003546:	4858      	ldr	r0, [pc, #352]	@ (80036a8 <main+0x360>)
 8003548:	f7ff fb32 	bl	8002bb0 <LCD_WriteText>
							LCD_WriteTextXY(buff, 0, 1);
 800354c:	2201      	movs	r2, #1
 800354e:	2100      	movs	r1, #0
 8003550:	4853      	ldr	r0, [pc, #332]	@ (80036a0 <main+0x358>)
 8003552:	f7ff fb5c 	bl	8002c0e <LCD_WriteTextXY>
						}
						HAL_Delay(300);
 8003556:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800355a:	f002 fb57 	bl	8005c0c <HAL_Delay>
						symbol[0] = keypad_readkey();
 800355e:	f7ff f9bf 	bl	80028e0 <keypad_readkey>
 8003562:	4603      	mov	r3, r0
 8003564:	461a      	mov	r2, r3
 8003566:	4b46      	ldr	r3, [pc, #280]	@ (8003680 <main+0x338>)
 8003568:	701a      	strb	r2, [r3, #0]
						if(symbol[0] == '*') {
 800356a:	4b45      	ldr	r3, [pc, #276]	@ (8003680 <main+0x338>)
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003570:	d115      	bne.n	800359e <main+0x256>
							pinKey = atoi(buff);
 8003572:	484b      	ldr	r0, [pc, #300]	@ (80036a0 <main+0x358>)
 8003574:	f008 fd28 	bl	800bfc8 <atoi>
 8003578:	4603      	mov	r3, r0
 800357a:	4a4c      	ldr	r2, [pc, #304]	@ (80036ac <main+0x364>)
 800357c:	6013      	str	r3, [r2, #0]
							if(pinKey == 1234) {
 800357e:	4b4b      	ldr	r3, [pc, #300]	@ (80036ac <main+0x364>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 8003586:	4293      	cmp	r3, r2
 8003588:	d10d      	bne.n	80035a6 <main+0x25e>
								act_menu = menuAlarm, position = 1, max_pos = 2; break;
 800358a:	4b3c      	ldr	r3, [pc, #240]	@ (800367c <main+0x334>)
 800358c:	4a48      	ldr	r2, [pc, #288]	@ (80036b0 <main+0x368>)
 800358e:	601a      	str	r2, [r3, #0]
 8003590:	4b3d      	ldr	r3, [pc, #244]	@ (8003688 <main+0x340>)
 8003592:	2201      	movs	r2, #1
 8003594:	701a      	strb	r2, [r3, #0]
 8003596:	4b3e      	ldr	r3, [pc, #248]	@ (8003690 <main+0x348>)
 8003598:	2202      	movs	r2, #2
 800359a:	701a      	strb	r2, [r3, #0]
 800359c:	e004      	b.n	80035a8 <main+0x260>
							}
							break;
						}
						HAL_Delay(100);
 800359e:	2064      	movs	r0, #100	@ 0x64
 80035a0:	f002 fb34 	bl	8005c0c <HAL_Delay>
						refreshLCD = true;
 80035a4:	e7a7      	b.n	80034f6 <main+0x1ae>
							break;
 80035a6:	bf00      	nop
					}
					break;
 80035a8:	e009      	b.n	80035be <main+0x276>
			default: act_menu = menuKitchen, position = 1, max_pos = 2; break;
 80035aa:	4b34      	ldr	r3, [pc, #208]	@ (800367c <main+0x334>)
 80035ac:	4a37      	ldr	r2, [pc, #220]	@ (800368c <main+0x344>)
 80035ae:	601a      	str	r2, [r3, #0]
 80035b0:	4b35      	ldr	r3, [pc, #212]	@ (8003688 <main+0x340>)
 80035b2:	2201      	movs	r2, #1
 80035b4:	701a      	strb	r2, [r3, #0]
 80035b6:	4b36      	ldr	r3, [pc, #216]	@ (8003690 <main+0x348>)
 80035b8:	2202      	movs	r2, #2
 80035ba:	701a      	strb	r2, [r3, #0]
 80035bc:	bf00      	nop
 		switch (position){
 80035be:	f000 bed7 	b.w	8004370 <main+0x1028>
 		}
 	}
 	else if(symbol[0] == '*' && act_menu == menuAlarm){
 80035c2:	4b2f      	ldr	r3, [pc, #188]	@ (8003680 <main+0x338>)
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80035c8:	f040 80af 	bne.w	800372a <main+0x3e2>
 80035cc:	4b2b      	ldr	r3, [pc, #172]	@ (800367c <main+0x334>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a37      	ldr	r2, [pc, #220]	@ (80036b0 <main+0x368>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	f040 80a9 	bne.w	800372a <main+0x3e2>
 		refreshLCD = true;
 80035d8:	4b1e      	ldr	r3, [pc, #120]	@ (8003654 <main+0x30c>)
 80035da:	2201      	movs	r2, #1
 80035dc:	701a      	strb	r2, [r3, #0]
 		switch (position){
 80035de:	4b2a      	ldr	r3, [pc, #168]	@ (8003688 <main+0x340>)
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d002      	beq.n	80035ec <main+0x2a4>
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d06e      	beq.n	80036c8 <main+0x380>
 80035ea:	e092      	b.n	8003712 <main+0x3ca>
			case 1: alarm = true;
 80035ec:	4b31      	ldr	r3, [pc, #196]	@ (80036b4 <main+0x36c>)
 80035ee:	2201      	movs	r2, #1
 80035f0:	701a      	strb	r2, [r3, #0]
				PIR_detected = false;
 80035f2:	4b31      	ldr	r3, [pc, #196]	@ (80036b8 <main+0x370>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	701a      	strb	r2, [r3, #0]
				alarmLED = false;
 80035f8:	4b30      	ldr	r3, [pc, #192]	@ (80036bc <main+0x374>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	701a      	strb	r2, [r3, #0]
				LCD_WriteCommand(HD44780_CLEAR);
 80035fe:	2001      	movs	r0, #1
 8003600:	f7ff fab0 	bl	8002b64 <LCD_WriteCommand>
				LCD_WriteText("Alarm");
 8003604:	482e      	ldr	r0, [pc, #184]	@ (80036c0 <main+0x378>)
 8003606:	f7ff fad3 	bl	8002bb0 <LCD_WriteText>
				LCD_WriteTextXY("turned on",0,1);
 800360a:	2201      	movs	r2, #1
 800360c:	2100      	movs	r1, #0
 800360e:	482d      	ldr	r0, [pc, #180]	@ (80036c4 <main+0x37c>)
 8003610:	f7ff fafd 	bl	8002c0e <LCD_WriteTextXY>
				HAL_TIM_Base_Start_IT(&htim2);
 8003614:	4806      	ldr	r0, [pc, #24]	@ (8003630 <main+0x2e8>)
 8003616:	f005 ff6b 	bl	80094f0 <HAL_TIM_Base_Start_IT>
				act_menu = mainmenu, position = 1, max_pos = 4;
 800361a:	4b18      	ldr	r3, [pc, #96]	@ (800367c <main+0x334>)
 800361c:	4a19      	ldr	r2, [pc, #100]	@ (8003684 <main+0x33c>)
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	4b19      	ldr	r3, [pc, #100]	@ (8003688 <main+0x340>)
 8003622:	2201      	movs	r2, #1
 8003624:	701a      	strb	r2, [r3, #0]
 8003626:	4b1a      	ldr	r3, [pc, #104]	@ (8003690 <main+0x348>)
 8003628:	2204      	movs	r2, #4
 800362a:	701a      	strb	r2, [r3, #0]
				break;
 800362c:	e07b      	b.n	8003726 <main+0x3de>
 800362e:	bf00      	nop
 8003630:	2000043c 	.word	0x2000043c
 8003634:	20000018 	.word	0x20000018
 8003638:	200004d4 	.word	0x200004d4
 800363c:	200001dc 	.word	0x200001dc
 8003640:	20000348 	.word	0x20000348
 8003644:	20000230 	.word	0x20000230
 8003648:	20000350 	.word	0x20000350
 800364c:	0800cd00 	.word	0x0800cd00
 8003650:	0800cd0c 	.word	0x0800cd0c
 8003654:	200002fd 	.word	0x200002fd
 8003658:	200002ee 	.word	0x200002ee
 800365c:	200002e4 	.word	0x200002e4
 8003660:	20000520 	.word	0x20000520
 8003664:	20000330 	.word	0x20000330
 8003668:	20000338 	.word	0x20000338
 800366c:	40021000 	.word	0x40021000
 8003670:	20000300 	.word	0x20000300
 8003674:	20000302 	.word	0x20000302
 8003678:	20000301 	.word	0x20000301
 800367c:	20000128 	.word	0x20000128
 8003680:	20000298 	.word	0x20000298
 8003684:	20000058 	.word	0x20000058
 8003688:	20000054 	.word	0x20000054
 800368c:	20000068 	.word	0x20000068
 8003690:	20000055 	.word	0x20000055
 8003694:	20000098 	.word	0x20000098
 8003698:	200000d8 	.word	0x200000d8
 800369c:	20000308 	.word	0x20000308
 80036a0:	2000029c 	.word	0x2000029c
 80036a4:	0800cd20 	.word	0x0800cd20
 80036a8:	0800cd2c 	.word	0x0800cd2c
 80036ac:	2000030c 	.word	0x2000030c
 80036b0:	20000118 	.word	0x20000118
 80036b4:	200002fe 	.word	0x200002fe
 80036b8:	20000303 	.word	0x20000303
 80036bc:	200002ff 	.word	0x200002ff
 80036c0:	0800cd34 	.word	0x0800cd34
 80036c4:	0800cd3c 	.word	0x0800cd3c

 	 		case 2: alarm = false;
 80036c8:	4b9e      	ldr	r3, [pc, #632]	@ (8003944 <main+0x5fc>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	701a      	strb	r2, [r3, #0]
				PIR_detected = false;
 80036ce:	4b9e      	ldr	r3, [pc, #632]	@ (8003948 <main+0x600>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	701a      	strb	r2, [r3, #0]
				alarmLED = false;
 80036d4:	4b9d      	ldr	r3, [pc, #628]	@ (800394c <main+0x604>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	701a      	strb	r2, [r3, #0]
				LCD_WriteCommand(HD44780_CLEAR);
 80036da:	2001      	movs	r0, #1
 80036dc:	f7ff fa42 	bl	8002b64 <LCD_WriteCommand>
				LCD_WriteText("Alarm");
 80036e0:	489b      	ldr	r0, [pc, #620]	@ (8003950 <main+0x608>)
 80036e2:	f7ff fa65 	bl	8002bb0 <LCD_WriteText>
				LCD_WriteTextXY("turned off",0,1);
 80036e6:	2201      	movs	r2, #1
 80036e8:	2100      	movs	r1, #0
 80036ea:	489a      	ldr	r0, [pc, #616]	@ (8003954 <main+0x60c>)
 80036ec:	f7ff fa8f 	bl	8002c0e <LCD_WriteTextXY>
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 80036f0:	2108      	movs	r1, #8
 80036f2:	4899      	ldr	r0, [pc, #612]	@ (8003958 <main+0x610>)
 80036f4:	f006 f8fe 	bl	80098f4 <HAL_TIM_PWM_Stop>
				HAL_TIM_Base_Stop_IT(&htim2);
 80036f8:	4897      	ldr	r0, [pc, #604]	@ (8003958 <main+0x610>)
 80036fa:	f005 ff71 	bl	80095e0 <HAL_TIM_Base_Stop_IT>
				act_menu = mainmenu, position = 1, max_pos = 4;
 80036fe:	4b97      	ldr	r3, [pc, #604]	@ (800395c <main+0x614>)
 8003700:	4a97      	ldr	r2, [pc, #604]	@ (8003960 <main+0x618>)
 8003702:	601a      	str	r2, [r3, #0]
 8003704:	4b97      	ldr	r3, [pc, #604]	@ (8003964 <main+0x61c>)
 8003706:	2201      	movs	r2, #1
 8003708:	701a      	strb	r2, [r3, #0]
 800370a:	4b97      	ldr	r3, [pc, #604]	@ (8003968 <main+0x620>)
 800370c:	2204      	movs	r2, #4
 800370e:	701a      	strb	r2, [r3, #0]
				break;
 8003710:	e009      	b.n	8003726 <main+0x3de>

 	 		default: act_menu = menuAlarm, position = 1, max_pos = 2; break;
 8003712:	4b92      	ldr	r3, [pc, #584]	@ (800395c <main+0x614>)
 8003714:	4a95      	ldr	r2, [pc, #596]	@ (800396c <main+0x624>)
 8003716:	601a      	str	r2, [r3, #0]
 8003718:	4b92      	ldr	r3, [pc, #584]	@ (8003964 <main+0x61c>)
 800371a:	2201      	movs	r2, #1
 800371c:	701a      	strb	r2, [r3, #0]
 800371e:	4b92      	ldr	r3, [pc, #584]	@ (8003968 <main+0x620>)
 8003720:	2202      	movs	r2, #2
 8003722:	701a      	strb	r2, [r3, #0]
 8003724:	bf00      	nop
 		switch (position){
 8003726:	f000 be23 	b.w	8004370 <main+0x1028>
 		}
 	}
	else if(symbol[0] == '*' && act_menu == menuKitchen){
 800372a:	4b91      	ldr	r3, [pc, #580]	@ (8003970 <main+0x628>)
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003730:	d12e      	bne.n	8003790 <main+0x448>
 8003732:	4b8a      	ldr	r3, [pc, #552]	@ (800395c <main+0x614>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a8f      	ldr	r2, [pc, #572]	@ (8003974 <main+0x62c>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d129      	bne.n	8003790 <main+0x448>
		refreshLCD = true;
 800373c:	4b8e      	ldr	r3, [pc, #568]	@ (8003978 <main+0x630>)
 800373e:	2201      	movs	r2, #1
 8003740:	701a      	strb	r2, [r3, #0]
		switch (position){
 8003742:	4b88      	ldr	r3, [pc, #544]	@ (8003964 <main+0x61c>)
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d002      	beq.n	8003750 <main+0x408>
 800374a:	2b02      	cmp	r3, #2
 800374c:	d00a      	beq.n	8003764 <main+0x41c>
 800374e:	e013      	b.n	8003778 <main+0x430>
			case 1: act_menu = menuKitchenLighting, position = 1, max_pos = 3; break;
 8003750:	4b82      	ldr	r3, [pc, #520]	@ (800395c <main+0x614>)
 8003752:	4a8a      	ldr	r2, [pc, #552]	@ (800397c <main+0x634>)
 8003754:	601a      	str	r2, [r3, #0]
 8003756:	4b83      	ldr	r3, [pc, #524]	@ (8003964 <main+0x61c>)
 8003758:	2201      	movs	r2, #1
 800375a:	701a      	strb	r2, [r3, #0]
 800375c:	4b82      	ldr	r3, [pc, #520]	@ (8003968 <main+0x620>)
 800375e:	2203      	movs	r2, #3
 8003760:	701a      	strb	r2, [r3, #0]
 8003762:	e013      	b.n	800378c <main+0x444>
			case 2: act_menu = menuKitchenShutter, position = 1, max_pos = 2; break;
 8003764:	4b7d      	ldr	r3, [pc, #500]	@ (800395c <main+0x614>)
 8003766:	4a86      	ldr	r2, [pc, #536]	@ (8003980 <main+0x638>)
 8003768:	601a      	str	r2, [r3, #0]
 800376a:	4b7e      	ldr	r3, [pc, #504]	@ (8003964 <main+0x61c>)
 800376c:	2201      	movs	r2, #1
 800376e:	701a      	strb	r2, [r3, #0]
 8003770:	4b7d      	ldr	r3, [pc, #500]	@ (8003968 <main+0x620>)
 8003772:	2202      	movs	r2, #2
 8003774:	701a      	strb	r2, [r3, #0]
 8003776:	e009      	b.n	800378c <main+0x444>
			default: act_menu = menuKitchen, position = 1, max_pos = 2; break;
 8003778:	4b78      	ldr	r3, [pc, #480]	@ (800395c <main+0x614>)
 800377a:	4a7e      	ldr	r2, [pc, #504]	@ (8003974 <main+0x62c>)
 800377c:	601a      	str	r2, [r3, #0]
 800377e:	4b79      	ldr	r3, [pc, #484]	@ (8003964 <main+0x61c>)
 8003780:	2201      	movs	r2, #1
 8003782:	701a      	strb	r2, [r3, #0]
 8003784:	4b78      	ldr	r3, [pc, #480]	@ (8003968 <main+0x620>)
 8003786:	2202      	movs	r2, #2
 8003788:	701a      	strb	r2, [r3, #0]
 800378a:	bf00      	nop
		switch (position){
 800378c:	f000 bdf0 	b.w	8004370 <main+0x1028>
		}
	}
	else if(symbol[0] == '*' && act_menu == menuKitchenLighting){
 8003790:	4b77      	ldr	r3, [pc, #476]	@ (8003970 <main+0x628>)
 8003792:	781b      	ldrb	r3, [r3, #0]
 8003794:	2b2a      	cmp	r3, #42	@ 0x2a
 8003796:	f040 80bc 	bne.w	8003912 <main+0x5ca>
 800379a:	4b70      	ldr	r3, [pc, #448]	@ (800395c <main+0x614>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a77      	ldr	r2, [pc, #476]	@ (800397c <main+0x634>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	f040 80b6 	bne.w	8003912 <main+0x5ca>
 		 	 		refreshLCD = true;
 80037a6:	4b74      	ldr	r3, [pc, #464]	@ (8003978 <main+0x630>)
 80037a8:	2201      	movs	r2, #1
 80037aa:	701a      	strb	r2, [r3, #0]
 		 	 	  switch (position){
 80037ac:	4b6d      	ldr	r3, [pc, #436]	@ (8003964 <main+0x61c>)
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	2b03      	cmp	r3, #3
 80037b2:	d02c      	beq.n	800380e <main+0x4c6>
 80037b4:	2b03      	cmp	r3, #3
 80037b6:	f300 80a0 	bgt.w	80038fa <main+0x5b2>
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d002      	beq.n	80037c4 <main+0x47c>
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d015      	beq.n	80037ee <main+0x4a6>
 80037c2:	e09a      	b.n	80038fa <main+0x5b2>
 		 	 		case 1: LCD_WriteCommand(HD44780_CLEAR);
 80037c4:	2001      	movs	r0, #1
 80037c6:	f7ff f9cd 	bl	8002b64 <LCD_WriteCommand>
 		 	 				LCD_WriteText("Light");
 80037ca:	486e      	ldr	r0, [pc, #440]	@ (8003984 <main+0x63c>)
 80037cc:	f7ff f9f0 	bl	8002bb0 <LCD_WriteText>
 		 	 				LCD_WriteTextXY("turned on",0,1);
 80037d0:	2201      	movs	r2, #1
 80037d2:	2100      	movs	r1, #0
 80037d4:	486c      	ldr	r0, [pc, #432]	@ (8003988 <main+0x640>)
 80037d6:	f7ff fa1a 	bl	8002c0e <LCD_WriteTextXY>
 		 	 				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, brightnessKitchen);
 80037da:	4b6c      	ldr	r3, [pc, #432]	@ (800398c <main+0x644>)
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	4b5e      	ldr	r3, [pc, #376]	@ (8003958 <main+0x610>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	641a      	str	r2, [r3, #64]	@ 0x40
 		 	 				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80037e4:	210c      	movs	r1, #12
 80037e6:	485c      	ldr	r0, [pc, #368]	@ (8003958 <main+0x610>)
 80037e8:	f005 ff8a 	bl	8009700 <HAL_TIM_PWM_Start>
 		 	 				break;
 80037ec:	e08f      	b.n	800390e <main+0x5c6>

 		 	 		case 2: LCD_WriteCommand(HD44780_CLEAR);
 80037ee:	2001      	movs	r0, #1
 80037f0:	f7ff f9b8 	bl	8002b64 <LCD_WriteCommand>
 				 	 		LCD_WriteText("Light");
 80037f4:	4863      	ldr	r0, [pc, #396]	@ (8003984 <main+0x63c>)
 80037f6:	f7ff f9db 	bl	8002bb0 <LCD_WriteText>
 				 	 		LCD_WriteTextXY("turned off",0,1);
 80037fa:	2201      	movs	r2, #1
 80037fc:	2100      	movs	r1, #0
 80037fe:	4855      	ldr	r0, [pc, #340]	@ (8003954 <main+0x60c>)
 8003800:	f7ff fa05 	bl	8002c0e <LCD_WriteTextXY>
 				 	 		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8003804:	210c      	movs	r1, #12
 8003806:	4854      	ldr	r0, [pc, #336]	@ (8003958 <main+0x610>)
 8003808:	f006 f874 	bl	80098f4 <HAL_TIM_PWM_Stop>
 				 	 		break;
 800380c:	e07f      	b.n	800390e <main+0x5c6>

 		 	 		case 3:
							i = 0;
 800380e:	4b60      	ldr	r3, [pc, #384]	@ (8003990 <main+0x648>)
 8003810:	2200      	movs	r2, #0
 8003812:	601a      	str	r2, [r3, #0]
							HAL_Delay(200);
 8003814:	20c8      	movs	r0, #200	@ 0xc8
 8003816:	f002 f9f9 	bl	8005c0c <HAL_Delay>
							memset(buff, 0, sizeof(buff));
 800381a:	2205      	movs	r2, #5
 800381c:	2100      	movs	r1, #0
 800381e:	485d      	ldr	r0, [pc, #372]	@ (8003994 <main+0x64c>)
 8003820:	f008 fc8e 	bl	800c140 <memset>
							LCD_WriteCommand(HD44780_CLEAR);
 8003824:	2001      	movs	r0, #1
 8003826:	f7ff f99d 	bl	8002b64 <LCD_WriteCommand>
							LCD_WriteText("Write Bright");
 800382a:	485b      	ldr	r0, [pc, #364]	@ (8003998 <main+0x650>)
 800382c:	f7ff f9c0 	bl	8002bb0 <LCD_WriteText>
							while(1) {
								refreshLCD = true;
 8003830:	4b51      	ldr	r3, [pc, #324]	@ (8003978 <main+0x630>)
 8003832:	2201      	movs	r2, #1
 8003834:	701a      	strb	r2, [r3, #0]
								symbol[0] = keypad_readkey();
 8003836:	f7ff f853 	bl	80028e0 <keypad_readkey>
 800383a:	4603      	mov	r3, r0
 800383c:	461a      	mov	r2, r3
 800383e:	4b4c      	ldr	r3, [pc, #304]	@ (8003970 <main+0x628>)
 8003840:	701a      	strb	r2, [r3, #0]
								if(symbol[0] >= '0' && symbol[0] <= '9' && i < sizeof(buff) - 1) {
 8003842:	4b4b      	ldr	r3, [pc, #300]	@ (8003970 <main+0x628>)
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	2b2f      	cmp	r3, #47	@ 0x2f
 8003848:	d922      	bls.n	8003890 <main+0x548>
 800384a:	4b49      	ldr	r3, [pc, #292]	@ (8003970 <main+0x628>)
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	2b39      	cmp	r3, #57	@ 0x39
 8003850:	d81e      	bhi.n	8003890 <main+0x548>
 8003852:	4b4f      	ldr	r3, [pc, #316]	@ (8003990 <main+0x648>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	2b03      	cmp	r3, #3
 8003858:	d81a      	bhi.n	8003890 <main+0x548>
									buff[i] = symbol[0];
 800385a:	4b4d      	ldr	r3, [pc, #308]	@ (8003990 <main+0x648>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a44      	ldr	r2, [pc, #272]	@ (8003970 <main+0x628>)
 8003860:	7811      	ldrb	r1, [r2, #0]
 8003862:	4a4c      	ldr	r2, [pc, #304]	@ (8003994 <main+0x64c>)
 8003864:	54d1      	strb	r1, [r2, r3]
									i++;
 8003866:	4b4a      	ldr	r3, [pc, #296]	@ (8003990 <main+0x648>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	3301      	adds	r3, #1
 800386c:	4a48      	ldr	r2, [pc, #288]	@ (8003990 <main+0x648>)
 800386e:	6013      	str	r3, [r2, #0]
									buff[i] = '\0';
 8003870:	4b47      	ldr	r3, [pc, #284]	@ (8003990 <main+0x648>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a47      	ldr	r2, [pc, #284]	@ (8003994 <main+0x64c>)
 8003876:	2100      	movs	r1, #0
 8003878:	54d1      	strb	r1, [r2, r3]
									LCD_WriteCommand(HD44780_CLEAR);
 800387a:	2001      	movs	r0, #1
 800387c:	f7ff f972 	bl	8002b64 <LCD_WriteCommand>
									LCD_WriteText("Brightness: ");
 8003880:	4846      	ldr	r0, [pc, #280]	@ (800399c <main+0x654>)
 8003882:	f7ff f995 	bl	8002bb0 <LCD_WriteText>
									LCD_WriteTextXY(buff, 0, 1);
 8003886:	2201      	movs	r2, #1
 8003888:	2100      	movs	r1, #0
 800388a:	4842      	ldr	r0, [pc, #264]	@ (8003994 <main+0x64c>)
 800388c:	f7ff f9bf 	bl	8002c0e <LCD_WriteTextXY>
								}
								HAL_Delay(200);
 8003890:	20c8      	movs	r0, #200	@ 0xc8
 8003892:	f002 f9bb 	bl	8005c0c <HAL_Delay>
								symbol[0] = keypad_readkey();
 8003896:	f7ff f823 	bl	80028e0 <keypad_readkey>
 800389a:	4603      	mov	r3, r0
 800389c:	461a      	mov	r2, r3
 800389e:	4b34      	ldr	r3, [pc, #208]	@ (8003970 <main+0x628>)
 80038a0:	701a      	strb	r2, [r3, #0]
								if(symbol[0] == '*') {
 80038a2:	4b33      	ldr	r3, [pc, #204]	@ (8003970 <main+0x628>)
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80038a8:	d123      	bne.n	80038f2 <main+0x5aa>
									brightnessKitchen = atoi(buff)*10;
 80038aa:	483a      	ldr	r0, [pc, #232]	@ (8003994 <main+0x64c>)
 80038ac:	f008 fb8c 	bl	800bfc8 <atoi>
 80038b0:	4602      	mov	r2, r0
 80038b2:	4613      	mov	r3, r2
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	4413      	add	r3, r2
 80038b8:	005b      	lsls	r3, r3, #1
 80038ba:	461a      	mov	r2, r3
 80038bc:	4b33      	ldr	r3, [pc, #204]	@ (800398c <main+0x644>)
 80038be:	601a      	str	r2, [r3, #0]
									if(brightnessKitchen >= 1000) {
 80038c0:	4b32      	ldr	r3, [pc, #200]	@ (800398c <main+0x644>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80038c8:	db03      	blt.n	80038d2 <main+0x58a>
										brightnessKitchen = 999;
 80038ca:	4b30      	ldr	r3, [pc, #192]	@ (800398c <main+0x644>)
 80038cc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80038d0:	601a      	str	r2, [r3, #0]
									}
								   __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, brightnessKitchen);
 80038d2:	4b2e      	ldr	r3, [pc, #184]	@ (800398c <main+0x644>)
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	4b20      	ldr	r3, [pc, #128]	@ (8003958 <main+0x610>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	641a      	str	r2, [r3, #64]	@ 0x40
									act_menu = menuKitchenLighting;
 80038dc:	4b1f      	ldr	r3, [pc, #124]	@ (800395c <main+0x614>)
 80038de:	4a27      	ldr	r2, [pc, #156]	@ (800397c <main+0x634>)
 80038e0:	601a      	str	r2, [r3, #0]
									position = 1;
 80038e2:	4b20      	ldr	r3, [pc, #128]	@ (8003964 <main+0x61c>)
 80038e4:	2201      	movs	r2, #1
 80038e6:	701a      	strb	r2, [r3, #0]
									max_pos = 3;
 80038e8:	4b1f      	ldr	r3, [pc, #124]	@ (8003968 <main+0x620>)
 80038ea:	2203      	movs	r2, #3
 80038ec:	701a      	strb	r2, [r3, #0]
									break;
 80038ee:	bf00      	nop
								}
								HAL_Delay(100);
							}
							break;
 80038f0:	e00d      	b.n	800390e <main+0x5c6>
								HAL_Delay(100);
 80038f2:	2064      	movs	r0, #100	@ 0x64
 80038f4:	f002 f98a 	bl	8005c0c <HAL_Delay>
								refreshLCD = true;
 80038f8:	e79a      	b.n	8003830 <main+0x4e8>
 		 	 		default: act_menu = menuKitchen, position = 1, max_pos = 2; break;
 80038fa:	4b18      	ldr	r3, [pc, #96]	@ (800395c <main+0x614>)
 80038fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003974 <main+0x62c>)
 80038fe:	601a      	str	r2, [r3, #0]
 8003900:	4b18      	ldr	r3, [pc, #96]	@ (8003964 <main+0x61c>)
 8003902:	2201      	movs	r2, #1
 8003904:	701a      	strb	r2, [r3, #0]
 8003906:	4b18      	ldr	r3, [pc, #96]	@ (8003968 <main+0x620>)
 8003908:	2202      	movs	r2, #2
 800390a:	701a      	strb	r2, [r3, #0]
 800390c:	bf00      	nop
 		 	 	  switch (position){
 800390e:	f000 bd2f 	b.w	8004370 <main+0x1028>
 		 	 	  	  }
	}

	else if(symbol[0] == '*' && act_menu == menuKitchenShutter) {
 8003912:	4b17      	ldr	r3, [pc, #92]	@ (8003970 <main+0x628>)
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	2b2a      	cmp	r3, #42	@ 0x2a
 8003918:	d179      	bne.n	8003a0e <main+0x6c6>
 800391a:	4b10      	ldr	r3, [pc, #64]	@ (800395c <main+0x614>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a18      	ldr	r2, [pc, #96]	@ (8003980 <main+0x638>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d174      	bne.n	8003a0e <main+0x6c6>
			refreshLCD = true;
 8003924:	4b14      	ldr	r3, [pc, #80]	@ (8003978 <main+0x630>)
 8003926:	2201      	movs	r2, #1
 8003928:	701a      	strb	r2, [r3, #0]
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800392a:	2100      	movs	r1, #0
 800392c:	481c      	ldr	r0, [pc, #112]	@ (80039a0 <main+0x658>)
 800392e:	f005 fee7 	bl	8009700 <HAL_TIM_PWM_Start>
			switch(position) {
 8003932:	4b0c      	ldr	r3, [pc, #48]	@ (8003964 <main+0x61c>)
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d034      	beq.n	80039a4 <main+0x65c>
 800393a:	2b02      	cmp	r3, #2
 800393c:	d04d      	beq.n	80039da <main+0x692>
 800393e:	f000 bd17 	b.w	8004370 <main+0x1028>
 8003942:	bf00      	nop
 8003944:	200002fe 	.word	0x200002fe
 8003948:	20000303 	.word	0x20000303
 800394c:	200002ff 	.word	0x200002ff
 8003950:	0800cd34 	.word	0x0800cd34
 8003954:	0800cd48 	.word	0x0800cd48
 8003958:	2000043c 	.word	0x2000043c
 800395c:	20000128 	.word	0x20000128
 8003960:	20000058 	.word	0x20000058
 8003964:	20000054 	.word	0x20000054
 8003968:	20000055 	.word	0x20000055
 800396c:	20000118 	.word	0x20000118
 8003970:	20000298 	.word	0x20000298
 8003974:	20000068 	.word	0x20000068
 8003978:	200002fd 	.word	0x200002fd
 800397c:	20000078 	.word	0x20000078
 8003980:	20000088 	.word	0x20000088
 8003984:	0800cd54 	.word	0x0800cd54
 8003988:	0800cd3c 	.word	0x0800cd3c
 800398c:	20000130 	.word	0x20000130
 8003990:	20000308 	.word	0x20000308
 8003994:	2000029c 	.word	0x2000029c
 8003998:	0800cd5c 	.word	0x0800cd5c
 800399c:	0800cd6c 	.word	0x0800cd6c
 80039a0:	200003f0 	.word	0x200003f0
				case 1:
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 500);
 80039a4:	4b9c      	ldr	r3, [pc, #624]	@ (8003c18 <main+0x8d0>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80039ac:	635a      	str	r2, [r3, #52]	@ 0x34
					HAL_Delay(500);
 80039ae:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80039b2:	f002 f92b 	bl	8005c0c <HAL_Delay>
				   __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 0);
 80039b6:	4b98      	ldr	r3, [pc, #608]	@ (8003c18 <main+0x8d0>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2200      	movs	r2, #0
 80039bc:	635a      	str	r2, [r3, #52]	@ 0x34
				   kitchenShutter = true;
 80039be:	4b97      	ldr	r3, [pc, #604]	@ (8003c1c <main+0x8d4>)
 80039c0:	2201      	movs	r2, #1
 80039c2:	701a      	strb	r2, [r3, #0]
				   LCD_WriteText("Shutter");
 80039c4:	4896      	ldr	r0, [pc, #600]	@ (8003c20 <main+0x8d8>)
 80039c6:	f7ff f8f3 	bl	8002bb0 <LCD_WriteText>
				   LCD_WriteTextXY("is lowering",0,1);
 80039ca:	2201      	movs	r2, #1
 80039cc:	2100      	movs	r1, #0
 80039ce:	4895      	ldr	r0, [pc, #596]	@ (8003c24 <main+0x8dc>)
 80039d0:	f7ff f91d 	bl	8002c0e <LCD_WriteTextXY>
				   break;
 80039d4:	bf00      	nop
			switch(position) {
 80039d6:	f000 bccb 	b.w	8004370 <main+0x1028>
				case 2:
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 2000);
 80039da:	4b8f      	ldr	r3, [pc, #572]	@ (8003c18 <main+0x8d0>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80039e2:	635a      	str	r2, [r3, #52]	@ 0x34
					HAL_Delay(500);
 80039e4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80039e8:	f002 f910 	bl	8005c0c <HAL_Delay>
					__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80039ec:	4b8a      	ldr	r3, [pc, #552]	@ (8003c18 <main+0x8d0>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2200      	movs	r2, #0
 80039f2:	635a      	str	r2, [r3, #52]	@ 0x34
					kitchenShutter = false;
 80039f4:	4b89      	ldr	r3, [pc, #548]	@ (8003c1c <main+0x8d4>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	701a      	strb	r2, [r3, #0]
					LCD_WriteText("Shutter");
 80039fa:	4889      	ldr	r0, [pc, #548]	@ (8003c20 <main+0x8d8>)
 80039fc:	f7ff f8d8 	bl	8002bb0 <LCD_WriteText>
					LCD_WriteTextXY("go up",0,1);
 8003a00:	2201      	movs	r2, #1
 8003a02:	2100      	movs	r1, #0
 8003a04:	4888      	ldr	r0, [pc, #544]	@ (8003c28 <main+0x8e0>)
 8003a06:	f7ff f902 	bl	8002c0e <LCD_WriteTextXY>
			switch(position) {
 8003a0a:	f000 bcb1 	b.w	8004370 <main+0x1028>
			}
	}

	else if(symbol[0] == '*' && act_menu == menuLivingroom){
 8003a0e:	4b87      	ldr	r3, [pc, #540]	@ (8003c2c <main+0x8e4>)
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a14:	d13c      	bne.n	8003a90 <main+0x748>
 8003a16:	4b86      	ldr	r3, [pc, #536]	@ (8003c30 <main+0x8e8>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a86      	ldr	r2, [pc, #536]	@ (8003c34 <main+0x8ec>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d137      	bne.n	8003a90 <main+0x748>
					refreshLCD = true;
 8003a20:	4b85      	ldr	r3, [pc, #532]	@ (8003c38 <main+0x8f0>)
 8003a22:	2201      	movs	r2, #1
 8003a24:	701a      	strb	r2, [r3, #0]
				  switch (position){
 8003a26:	4b85      	ldr	r3, [pc, #532]	@ (8003c3c <main+0x8f4>)
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	2b03      	cmp	r3, #3
 8003a2c:	d01a      	beq.n	8003a64 <main+0x71c>
 8003a2e:	2b03      	cmp	r3, #3
 8003a30:	dc22      	bgt.n	8003a78 <main+0x730>
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d002      	beq.n	8003a3c <main+0x6f4>
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d00a      	beq.n	8003a50 <main+0x708>
 8003a3a:	e01d      	b.n	8003a78 <main+0x730>
						case 1: act_menu = menuLivingroomTemperature, position = 1, max_pos = 2; break;
 8003a3c:	4b7c      	ldr	r3, [pc, #496]	@ (8003c30 <main+0x8e8>)
 8003a3e:	4a80      	ldr	r2, [pc, #512]	@ (8003c40 <main+0x8f8>)
 8003a40:	601a      	str	r2, [r3, #0]
 8003a42:	4b7e      	ldr	r3, [pc, #504]	@ (8003c3c <main+0x8f4>)
 8003a44:	2201      	movs	r2, #1
 8003a46:	701a      	strb	r2, [r3, #0]
 8003a48:	4b7e      	ldr	r3, [pc, #504]	@ (8003c44 <main+0x8fc>)
 8003a4a:	2202      	movs	r2, #2
 8003a4c:	701a      	strb	r2, [r3, #0]
 8003a4e:	e01d      	b.n	8003a8c <main+0x744>
						case 2: act_menu = menuLivingroomLighting, position = 1, max_pos = 3; break;
 8003a50:	4b77      	ldr	r3, [pc, #476]	@ (8003c30 <main+0x8e8>)
 8003a52:	4a7d      	ldr	r2, [pc, #500]	@ (8003c48 <main+0x900>)
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	4b79      	ldr	r3, [pc, #484]	@ (8003c3c <main+0x8f4>)
 8003a58:	2201      	movs	r2, #1
 8003a5a:	701a      	strb	r2, [r3, #0]
 8003a5c:	4b79      	ldr	r3, [pc, #484]	@ (8003c44 <main+0x8fc>)
 8003a5e:	2203      	movs	r2, #3
 8003a60:	701a      	strb	r2, [r3, #0]
 8003a62:	e013      	b.n	8003a8c <main+0x744>
						case 3: act_menu = menuLivingroomShutter, position = 1, max_pos = 2; break;
 8003a64:	4b72      	ldr	r3, [pc, #456]	@ (8003c30 <main+0x8e8>)
 8003a66:	4a79      	ldr	r2, [pc, #484]	@ (8003c4c <main+0x904>)
 8003a68:	601a      	str	r2, [r3, #0]
 8003a6a:	4b74      	ldr	r3, [pc, #464]	@ (8003c3c <main+0x8f4>)
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	701a      	strb	r2, [r3, #0]
 8003a70:	4b74      	ldr	r3, [pc, #464]	@ (8003c44 <main+0x8fc>)
 8003a72:	2202      	movs	r2, #2
 8003a74:	701a      	strb	r2, [r3, #0]
 8003a76:	e009      	b.n	8003a8c <main+0x744>
					default: act_menu = menuLivingroom, position = 1, max_pos = 2; break;
 8003a78:	4b6d      	ldr	r3, [pc, #436]	@ (8003c30 <main+0x8e8>)
 8003a7a:	4a6e      	ldr	r2, [pc, #440]	@ (8003c34 <main+0x8ec>)
 8003a7c:	601a      	str	r2, [r3, #0]
 8003a7e:	4b6f      	ldr	r3, [pc, #444]	@ (8003c3c <main+0x8f4>)
 8003a80:	2201      	movs	r2, #1
 8003a82:	701a      	strb	r2, [r3, #0]
 8003a84:	4b6f      	ldr	r3, [pc, #444]	@ (8003c44 <main+0x8fc>)
 8003a86:	2202      	movs	r2, #2
 8003a88:	701a      	strb	r2, [r3, #0]
 8003a8a:	bf00      	nop
				  switch (position){
 8003a8c:	f000 bc70 	b.w	8004370 <main+0x1028>
					  }
	}
	else if(symbol[0] == '*' && act_menu == menuLivingroomLighting){
 8003a90:	4b66      	ldr	r3, [pc, #408]	@ (8003c2c <main+0x8e4>)
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a96:	f040 80ed 	bne.w	8003c74 <main+0x92c>
 8003a9a:	4b65      	ldr	r3, [pc, #404]	@ (8003c30 <main+0x8e8>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a6a      	ldr	r2, [pc, #424]	@ (8003c48 <main+0x900>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	f040 80e7 	bne.w	8003c74 <main+0x92c>
 		 	 		refreshLCD = true;
 8003aa6:	4b64      	ldr	r3, [pc, #400]	@ (8003c38 <main+0x8f0>)
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	701a      	strb	r2, [r3, #0]
 		 	 	  switch (position){
 8003aac:	4b63      	ldr	r3, [pc, #396]	@ (8003c3c <main+0x8f4>)
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	2b03      	cmp	r3, #3
 8003ab2:	d02c      	beq.n	8003b0e <main+0x7c6>
 8003ab4:	2b03      	cmp	r3, #3
 8003ab6:	f300 80a3 	bgt.w	8003c00 <main+0x8b8>
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d002      	beq.n	8003ac4 <main+0x77c>
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d015      	beq.n	8003aee <main+0x7a6>
 8003ac2:	e09d      	b.n	8003c00 <main+0x8b8>
 		 	 		case 1: LCD_WriteCommand(HD44780_CLEAR);
 8003ac4:	2001      	movs	r0, #1
 8003ac6:	f7ff f84d 	bl	8002b64 <LCD_WriteCommand>
 		 	 				LCD_WriteText("Light");
 8003aca:	4861      	ldr	r0, [pc, #388]	@ (8003c50 <main+0x908>)
 8003acc:	f7ff f870 	bl	8002bb0 <LCD_WriteText>
 		 	 				LCD_WriteTextXY("turned on",0,1);
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	485f      	ldr	r0, [pc, #380]	@ (8003c54 <main+0x90c>)
 8003ad6:	f7ff f89a 	bl	8002c0e <LCD_WriteTextXY>
 		 	 				__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, brightnessLivingroom);
 8003ada:	4b5f      	ldr	r3, [pc, #380]	@ (8003c58 <main+0x910>)
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	4b5f      	ldr	r3, [pc, #380]	@ (8003c5c <main+0x914>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	635a      	str	r2, [r3, #52]	@ 0x34
							HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8003ae4:	2100      	movs	r1, #0
 8003ae6:	485d      	ldr	r0, [pc, #372]	@ (8003c5c <main+0x914>)
 8003ae8:	f005 fe0a 	bl	8009700 <HAL_TIM_PWM_Start>
 		 	 				break;
 8003aec:	e092      	b.n	8003c14 <main+0x8cc>

 		 	 		case 2: LCD_WriteCommand(HD44780_CLEAR);
 8003aee:	2001      	movs	r0, #1
 8003af0:	f7ff f838 	bl	8002b64 <LCD_WriteCommand>
 				 	 		LCD_WriteText("Light");
 8003af4:	4856      	ldr	r0, [pc, #344]	@ (8003c50 <main+0x908>)
 8003af6:	f7ff f85b 	bl	8002bb0 <LCD_WriteText>
 				 	 		LCD_WriteTextXY("turned off",0,1);
 8003afa:	2201      	movs	r2, #1
 8003afc:	2100      	movs	r1, #0
 8003afe:	4858      	ldr	r0, [pc, #352]	@ (8003c60 <main+0x918>)
 8003b00:	f7ff f885 	bl	8002c0e <LCD_WriteTextXY>
 				 	 		HAL_TIM_PWM_Stop(&htim4 , TIM_CHANNEL_1);
 8003b04:	2100      	movs	r1, #0
 8003b06:	4855      	ldr	r0, [pc, #340]	@ (8003c5c <main+0x914>)
 8003b08:	f005 fef4 	bl	80098f4 <HAL_TIM_PWM_Stop>
 				 	 		break;
 8003b0c:	e082      	b.n	8003c14 <main+0x8cc>
 		 	 		case 3:
							i = 0;
 8003b0e:	4b55      	ldr	r3, [pc, #340]	@ (8003c64 <main+0x91c>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	601a      	str	r2, [r3, #0]
							refreshLCD = true;
 8003b14:	4b48      	ldr	r3, [pc, #288]	@ (8003c38 <main+0x8f0>)
 8003b16:	2201      	movs	r2, #1
 8003b18:	701a      	strb	r2, [r3, #0]
							HAL_Delay(200);
 8003b1a:	20c8      	movs	r0, #200	@ 0xc8
 8003b1c:	f002 f876 	bl	8005c0c <HAL_Delay>
							memset(buff, 0, sizeof(buff));
 8003b20:	2205      	movs	r2, #5
 8003b22:	2100      	movs	r1, #0
 8003b24:	4850      	ldr	r0, [pc, #320]	@ (8003c68 <main+0x920>)
 8003b26:	f008 fb0b 	bl	800c140 <memset>
							LCD_WriteCommand(HD44780_CLEAR);
 8003b2a:	2001      	movs	r0, #1
 8003b2c:	f7ff f81a 	bl	8002b64 <LCD_WriteCommand>
							LCD_WriteText("Write Bright");
 8003b30:	484e      	ldr	r0, [pc, #312]	@ (8003c6c <main+0x924>)
 8003b32:	f7ff f83d 	bl	8002bb0 <LCD_WriteText>
							while(1) {
								refreshLCD = true;
 8003b36:	4b40      	ldr	r3, [pc, #256]	@ (8003c38 <main+0x8f0>)
 8003b38:	2201      	movs	r2, #1
 8003b3a:	701a      	strb	r2, [r3, #0]
								symbol[0] = keypad_readkey();
 8003b3c:	f7fe fed0 	bl	80028e0 <keypad_readkey>
 8003b40:	4603      	mov	r3, r0
 8003b42:	461a      	mov	r2, r3
 8003b44:	4b39      	ldr	r3, [pc, #228]	@ (8003c2c <main+0x8e4>)
 8003b46:	701a      	strb	r2, [r3, #0]
								if(symbol[0] >= '0' && symbol[0] <= '9' && i < sizeof(buff) - 1) {
 8003b48:	4b38      	ldr	r3, [pc, #224]	@ (8003c2c <main+0x8e4>)
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	2b2f      	cmp	r3, #47	@ 0x2f
 8003b4e:	d922      	bls.n	8003b96 <main+0x84e>
 8003b50:	4b36      	ldr	r3, [pc, #216]	@ (8003c2c <main+0x8e4>)
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	2b39      	cmp	r3, #57	@ 0x39
 8003b56:	d81e      	bhi.n	8003b96 <main+0x84e>
 8003b58:	4b42      	ldr	r3, [pc, #264]	@ (8003c64 <main+0x91c>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2b03      	cmp	r3, #3
 8003b5e:	d81a      	bhi.n	8003b96 <main+0x84e>
									buff[i] = symbol[0];
 8003b60:	4b40      	ldr	r3, [pc, #256]	@ (8003c64 <main+0x91c>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a31      	ldr	r2, [pc, #196]	@ (8003c2c <main+0x8e4>)
 8003b66:	7811      	ldrb	r1, [r2, #0]
 8003b68:	4a3f      	ldr	r2, [pc, #252]	@ (8003c68 <main+0x920>)
 8003b6a:	54d1      	strb	r1, [r2, r3]
									i++;
 8003b6c:	4b3d      	ldr	r3, [pc, #244]	@ (8003c64 <main+0x91c>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	3301      	adds	r3, #1
 8003b72:	4a3c      	ldr	r2, [pc, #240]	@ (8003c64 <main+0x91c>)
 8003b74:	6013      	str	r3, [r2, #0]
									buff[i] = '\0';
 8003b76:	4b3b      	ldr	r3, [pc, #236]	@ (8003c64 <main+0x91c>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a3b      	ldr	r2, [pc, #236]	@ (8003c68 <main+0x920>)
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	54d1      	strb	r1, [r2, r3]
									LCD_WriteCommand(HD44780_CLEAR);
 8003b80:	2001      	movs	r0, #1
 8003b82:	f7fe ffef 	bl	8002b64 <LCD_WriteCommand>
									LCD_WriteText("Brightness: ");
 8003b86:	483a      	ldr	r0, [pc, #232]	@ (8003c70 <main+0x928>)
 8003b88:	f7ff f812 	bl	8002bb0 <LCD_WriteText>
									LCD_WriteTextXY(buff, 0, 1);
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	2100      	movs	r1, #0
 8003b90:	4835      	ldr	r0, [pc, #212]	@ (8003c68 <main+0x920>)
 8003b92:	f7ff f83c 	bl	8002c0e <LCD_WriteTextXY>
								}
								HAL_Delay(200);
 8003b96:	20c8      	movs	r0, #200	@ 0xc8
 8003b98:	f002 f838 	bl	8005c0c <HAL_Delay>
								symbol[0] = keypad_readkey();
 8003b9c:	f7fe fea0 	bl	80028e0 <keypad_readkey>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	4b21      	ldr	r3, [pc, #132]	@ (8003c2c <main+0x8e4>)
 8003ba6:	701a      	strb	r2, [r3, #0]
								if(symbol[0] == '*') {
 8003ba8:	4b20      	ldr	r3, [pc, #128]	@ (8003c2c <main+0x8e4>)
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bae:	d123      	bne.n	8003bf8 <main+0x8b0>
									brightnessLivingroom = atoi(buff)*10;
 8003bb0:	482d      	ldr	r0, [pc, #180]	@ (8003c68 <main+0x920>)
 8003bb2:	f008 fa09 	bl	800bfc8 <atoi>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	4613      	mov	r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	4413      	add	r3, r2
 8003bbe:	005b      	lsls	r3, r3, #1
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	4b25      	ldr	r3, [pc, #148]	@ (8003c58 <main+0x910>)
 8003bc4:	601a      	str	r2, [r3, #0]
									if(brightnessLivingroom >= 1000) {
 8003bc6:	4b24      	ldr	r3, [pc, #144]	@ (8003c58 <main+0x910>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003bce:	db03      	blt.n	8003bd8 <main+0x890>
										brightnessLivingroom = 999;
 8003bd0:	4b21      	ldr	r3, [pc, #132]	@ (8003c58 <main+0x910>)
 8003bd2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003bd6:	601a      	str	r2, [r3, #0]
									}
								   __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, brightnessLivingroom);
 8003bd8:	4b1f      	ldr	r3, [pc, #124]	@ (8003c58 <main+0x910>)
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	4b1f      	ldr	r3, [pc, #124]	@ (8003c5c <main+0x914>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	635a      	str	r2, [r3, #52]	@ 0x34
									act_menu = menuLivingroomLighting;
 8003be2:	4b13      	ldr	r3, [pc, #76]	@ (8003c30 <main+0x8e8>)
 8003be4:	4a18      	ldr	r2, [pc, #96]	@ (8003c48 <main+0x900>)
 8003be6:	601a      	str	r2, [r3, #0]
									position = 1;
 8003be8:	4b14      	ldr	r3, [pc, #80]	@ (8003c3c <main+0x8f4>)
 8003bea:	2201      	movs	r2, #1
 8003bec:	701a      	strb	r2, [r3, #0]
									max_pos = 3;
 8003bee:	4b15      	ldr	r3, [pc, #84]	@ (8003c44 <main+0x8fc>)
 8003bf0:	2203      	movs	r2, #3
 8003bf2:	701a      	strb	r2, [r3, #0]
									break;
 8003bf4:	bf00      	nop
								}
								HAL_Delay(100);
							}
							break;
 8003bf6:	e00d      	b.n	8003c14 <main+0x8cc>
								HAL_Delay(100);
 8003bf8:	2064      	movs	r0, #100	@ 0x64
 8003bfa:	f002 f807 	bl	8005c0c <HAL_Delay>
								refreshLCD = true;
 8003bfe:	e79a      	b.n	8003b36 <main+0x7ee>
 		 	 		default: act_menu = menuLivingroom, position = 1, max_pos = 2; break;
 8003c00:	4b0b      	ldr	r3, [pc, #44]	@ (8003c30 <main+0x8e8>)
 8003c02:	4a0c      	ldr	r2, [pc, #48]	@ (8003c34 <main+0x8ec>)
 8003c04:	601a      	str	r2, [r3, #0]
 8003c06:	4b0d      	ldr	r3, [pc, #52]	@ (8003c3c <main+0x8f4>)
 8003c08:	2201      	movs	r2, #1
 8003c0a:	701a      	strb	r2, [r3, #0]
 8003c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8003c44 <main+0x8fc>)
 8003c0e:	2202      	movs	r2, #2
 8003c10:	701a      	strb	r2, [r3, #0]
 8003c12:	bf00      	nop
 		 	 	  switch (position){
 8003c14:	e3ac      	b.n	8004370 <main+0x1028>
 8003c16:	bf00      	nop
 8003c18:	200003f0 	.word	0x200003f0
 8003c1c:	20000304 	.word	0x20000304
 8003c20:	0800cd7c 	.word	0x0800cd7c
 8003c24:	0800cd84 	.word	0x0800cd84
 8003c28:	0800cd90 	.word	0x0800cd90
 8003c2c:	20000298 	.word	0x20000298
 8003c30:	20000128 	.word	0x20000128
 8003c34:	20000098 	.word	0x20000098
 8003c38:	200002fd 	.word	0x200002fd
 8003c3c:	20000054 	.word	0x20000054
 8003c40:	200000b8 	.word	0x200000b8
 8003c44:	20000055 	.word	0x20000055
 8003c48:	200000a8 	.word	0x200000a8
 8003c4c:	200000c8 	.word	0x200000c8
 8003c50:	0800cd54 	.word	0x0800cd54
 8003c54:	0800cd3c 	.word	0x0800cd3c
 8003c58:	2000012c 	.word	0x2000012c
 8003c5c:	200004d4 	.word	0x200004d4
 8003c60:	0800cd48 	.word	0x0800cd48
 8003c64:	20000308 	.word	0x20000308
 8003c68:	2000029c 	.word	0x2000029c
 8003c6c:	0800cd5c 	.word	0x0800cd5c
 8003c70:	0800cd6c 	.word	0x0800cd6c
 		 	 	  	  }
 		 	 	}
	else if(symbol[0] == '*' && act_menu == menuLivingroomTemperature){
 8003c74:	4ba4      	ldr	r3, [pc, #656]	@ (8003f08 <main+0xbc0>)
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c7a:	f040 8112 	bne.w	8003ea2 <main+0xb5a>
 8003c7e:	4ba3      	ldr	r3, [pc, #652]	@ (8003f0c <main+0xbc4>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4aa3      	ldr	r2, [pc, #652]	@ (8003f10 <main+0xbc8>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	f040 810c 	bne.w	8003ea2 <main+0xb5a>
		refreshLCD = true;
 8003c8a:	4ba2      	ldr	r3, [pc, #648]	@ (8003f14 <main+0xbcc>)
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	701a      	strb	r2, [r3, #0]
		switch (position){
 8003c90:	4ba1      	ldr	r3, [pc, #644]	@ (8003f18 <main+0xbd0>)
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	2b03      	cmp	r3, #3
 8003c96:	f000 8092 	beq.w	8003dbe <main+0xa76>
 8003c9a:	2b03      	cmp	r3, #3
 8003c9c:	f300 80f6 	bgt.w	8003e8c <main+0xb44>
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d002      	beq.n	8003caa <main+0x962>
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d07a      	beq.n	8003d9e <main+0xa56>
 8003ca8:	e0f0      	b.n	8003e8c <main+0xb44>
			case 1:
				while(1) {
					HAL_Delay(500);
 8003caa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003cae:	f001 ffad 	bl	8005c0c <HAL_Delay>
					BMP2_ReadData(&bmp2dev, &press, &temp);
 8003cb2:	4a9a      	ldr	r2, [pc, #616]	@ (8003f1c <main+0xbd4>)
 8003cb4:	499a      	ldr	r1, [pc, #616]	@ (8003f20 <main+0xbd8>)
 8003cb6:	489b      	ldr	r0, [pc, #620]	@ (8003f24 <main+0xbdc>)
 8003cb8:	f7fe fb34 	bl	8002324 <BMP2_ReadData>
					roundedValue = roundToTwoDecimals(temp);
 8003cbc:	4b97      	ldr	r3, [pc, #604]	@ (8003f1c <main+0xbd4>)
 8003cbe:	ed93 7b00 	vldr	d7, [r3]
 8003cc2:	eeb0 0a47 	vmov.f32	s0, s14
 8003cc6:	eef0 0a67 	vmov.f32	s1, s15
 8003cca:	f7ff f89d 	bl	8002e08 <roundToTwoDecimals>
 8003cce:	eeb0 7a40 	vmov.f32	s14, s0
 8003cd2:	eef0 7a60 	vmov.f32	s15, s1
 8003cd6:	4b94      	ldr	r3, [pc, #592]	@ (8003f28 <main+0xbe0>)
 8003cd8:	ed83 7b00 	vstr	d7, [r3]
					intPart = (int)roundedValue;
 8003cdc:	4b92      	ldr	r3, [pc, #584]	@ (8003f28 <main+0xbe0>)
 8003cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce2:	4610      	mov	r0, r2
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	f7fc ff51 	bl	8000b8c <__aeabi_d2iz>
 8003cea:	4603      	mov	r3, r0
 8003cec:	4a8f      	ldr	r2, [pc, #572]	@ (8003f2c <main+0xbe4>)
 8003cee:	6013      	str	r3, [r2, #0]
					fracPart = (int)((roundedValue - intPart) * 100);
 8003cf0:	4b8d      	ldr	r3, [pc, #564]	@ (8003f28 <main+0xbe0>)
 8003cf2:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003cf6:	4b8d      	ldr	r3, [pc, #564]	@ (8003f2c <main+0xbe4>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7fc fc42 	bl	8000584 <__aeabi_i2d>
 8003d00:	4602      	mov	r2, r0
 8003d02:	460b      	mov	r3, r1
 8003d04:	4620      	mov	r0, r4
 8003d06:	4629      	mov	r1, r5
 8003d08:	f7fc faee 	bl	80002e8 <__aeabi_dsub>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	460b      	mov	r3, r1
 8003d10:	4610      	mov	r0, r2
 8003d12:	4619      	mov	r1, r3
 8003d14:	f04f 0200 	mov.w	r2, #0
 8003d18:	4b85      	ldr	r3, [pc, #532]	@ (8003f30 <main+0xbe8>)
 8003d1a:	f7fc fc9d 	bl	8000658 <__aeabi_dmul>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	460b      	mov	r3, r1
 8003d22:	4610      	mov	r0, r2
 8003d24:	4619      	mov	r1, r3
 8003d26:	f7fc ff31 	bl	8000b8c <__aeabi_d2iz>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	4a81      	ldr	r2, [pc, #516]	@ (8003f34 <main+0xbec>)
 8003d2e:	6013      	str	r3, [r2, #0]
					snprintf(result, sizeof(result), "Temp: %d.%04d", intPart, abs(fracPart));
 8003d30:	4b7e      	ldr	r3, [pc, #504]	@ (8003f2c <main+0xbe4>)
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	4b7f      	ldr	r3, [pc, #508]	@ (8003f34 <main+0xbec>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	bfb8      	it	lt
 8003d3c:	425b      	neglt	r3, r3
 8003d3e:	9300      	str	r3, [sp, #0]
 8003d40:	4613      	mov	r3, r2
 8003d42:	4a7d      	ldr	r2, [pc, #500]	@ (8003f38 <main+0xbf0>)
 8003d44:	2132      	movs	r1, #50	@ 0x32
 8003d46:	487d      	ldr	r0, [pc, #500]	@ (8003f3c <main+0xbf4>)
 8003d48:	f008 f9c6 	bl	800c0d8 <sniprintf>
					LCD_WriteCommand(HD44780_CLEAR);
 8003d4c:	2001      	movs	r0, #1
 8003d4e:	f7fe ff09 	bl	8002b64 <LCD_WriteCommand>
					LCD_WriteText(result);
 8003d52:	487a      	ldr	r0, [pc, #488]	@ (8003f3c <main+0xbf4>)
 8003d54:	f7fe ff2c 	bl	8002bb0 <LCD_WriteText>
                    __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_3, PI_output*1000);
 8003d58:	4b79      	ldr	r3, [pc, #484]	@ (8003f40 <main+0xbf8>)
 8003d5a:	edd3 7a00 	vldr	s15, [r3]
 8003d5e:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8003f44 <main+0xbfc>
 8003d62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d66:	4b78      	ldr	r3, [pc, #480]	@ (8003f48 <main+0xc00>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d6e:	ee17 2a90 	vmov	r2, s15
 8003d72:	63da      	str	r2, [r3, #60]	@ 0x3c
                    symbol[0] = keypad_readkey();
 8003d74:	f7fe fdb4 	bl	80028e0 <keypad_readkey>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	4b62      	ldr	r3, [pc, #392]	@ (8003f08 <main+0xbc0>)
 8003d7e:	701a      	strb	r2, [r3, #0]
					if(symbol[0] == '*') {
 8003d80:	4b61      	ldr	r3, [pc, #388]	@ (8003f08 <main+0xbc0>)
 8003d82:	781b      	ldrb	r3, [r3, #0]
 8003d84:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d86:	d190      	bne.n	8003caa <main+0x962>
						act_menu = menuLivingroomTemperature;
 8003d88:	4b60      	ldr	r3, [pc, #384]	@ (8003f0c <main+0xbc4>)
 8003d8a:	4a61      	ldr	r2, [pc, #388]	@ (8003f10 <main+0xbc8>)
 8003d8c:	601a      	str	r2, [r3, #0]
						position = 1;
 8003d8e:	4b62      	ldr	r3, [pc, #392]	@ (8003f18 <main+0xbd0>)
 8003d90:	2201      	movs	r2, #1
 8003d92:	701a      	strb	r2, [r3, #0]
						max_pos = 3;
 8003d94:	4b6d      	ldr	r3, [pc, #436]	@ (8003f4c <main+0xc04>)
 8003d96:	2203      	movs	r2, #3
 8003d98:	701a      	strb	r2, [r3, #0]
						break;
 8003d9a:	bf00      	nop
					}
				}
				break;
 8003d9c:	e080      	b.n	8003ea0 <main+0xb58>
			case 2: LCD_WriteCommand(HD44780_CLEAR);
 8003d9e:	2001      	movs	r0, #1
 8003da0:	f7fe fee0 	bl	8002b64 <LCD_WriteCommand>
					LCD_WriteText("Heat");
 8003da4:	486a      	ldr	r0, [pc, #424]	@ (8003f50 <main+0xc08>)
 8003da6:	f7fe ff03 	bl	8002bb0 <LCD_WriteText>
					LCD_WriteTextXY("Turned off",0,1);
 8003daa:	2201      	movs	r2, #1
 8003dac:	2100      	movs	r1, #0
 8003dae:	4869      	ldr	r0, [pc, #420]	@ (8003f54 <main+0xc0c>)
 8003db0:	f7fe ff2d 	bl	8002c0e <LCD_WriteTextXY>
                    __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_3, 0);
 8003db4:	4b64      	ldr	r3, [pc, #400]	@ (8003f48 <main+0xc00>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	2200      	movs	r2, #0
 8003dba:	63da      	str	r2, [r3, #60]	@ 0x3c
                    break;
 8003dbc:	e070      	b.n	8003ea0 <main+0xb58>
			case 3:
				i = 0;
 8003dbe:	4b66      	ldr	r3, [pc, #408]	@ (8003f58 <main+0xc10>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	601a      	str	r2, [r3, #0]
				HAL_Delay(200);
 8003dc4:	20c8      	movs	r0, #200	@ 0xc8
 8003dc6:	f001 ff21 	bl	8005c0c <HAL_Delay>
				memset(buff, 0, sizeof(buff));
 8003dca:	2205      	movs	r2, #5
 8003dcc:	2100      	movs	r1, #0
 8003dce:	4863      	ldr	r0, [pc, #396]	@ (8003f5c <main+0xc14>)
 8003dd0:	f008 f9b6 	bl	800c140 <memset>
				LCD_WriteCommand(HD44780_CLEAR);
 8003dd4:	2001      	movs	r0, #1
 8003dd6:	f7fe fec5 	bl	8002b64 <LCD_WriteCommand>
				LCD_WriteText("Write Temp");
 8003dda:	4861      	ldr	r0, [pc, #388]	@ (8003f60 <main+0xc18>)
 8003ddc:	f7fe fee8 	bl	8002bb0 <LCD_WriteText>
				while(1) {
					refreshLCD = true;
 8003de0:	4b4c      	ldr	r3, [pc, #304]	@ (8003f14 <main+0xbcc>)
 8003de2:	2201      	movs	r2, #1
 8003de4:	701a      	strb	r2, [r3, #0]
					symbol[0] = keypad_readkey();
 8003de6:	f7fe fd7b 	bl	80028e0 <keypad_readkey>
 8003dea:	4603      	mov	r3, r0
 8003dec:	461a      	mov	r2, r3
 8003dee:	4b46      	ldr	r3, [pc, #280]	@ (8003f08 <main+0xbc0>)
 8003df0:	701a      	strb	r2, [r3, #0]
					if(symbol[0] >= '0' && symbol[0] <= '9' && i < sizeof(buff) - 1) {
 8003df2:	4b45      	ldr	r3, [pc, #276]	@ (8003f08 <main+0xbc0>)
 8003df4:	781b      	ldrb	r3, [r3, #0]
 8003df6:	2b2f      	cmp	r3, #47	@ 0x2f
 8003df8:	d922      	bls.n	8003e40 <main+0xaf8>
 8003dfa:	4b43      	ldr	r3, [pc, #268]	@ (8003f08 <main+0xbc0>)
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	2b39      	cmp	r3, #57	@ 0x39
 8003e00:	d81e      	bhi.n	8003e40 <main+0xaf8>
 8003e02:	4b55      	ldr	r3, [pc, #340]	@ (8003f58 <main+0xc10>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2b03      	cmp	r3, #3
 8003e08:	d81a      	bhi.n	8003e40 <main+0xaf8>
						buff[i] = symbol[0];
 8003e0a:	4b53      	ldr	r3, [pc, #332]	@ (8003f58 <main+0xc10>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a3e      	ldr	r2, [pc, #248]	@ (8003f08 <main+0xbc0>)
 8003e10:	7811      	ldrb	r1, [r2, #0]
 8003e12:	4a52      	ldr	r2, [pc, #328]	@ (8003f5c <main+0xc14>)
 8003e14:	54d1      	strb	r1, [r2, r3]
						i++;
 8003e16:	4b50      	ldr	r3, [pc, #320]	@ (8003f58 <main+0xc10>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	4a4e      	ldr	r2, [pc, #312]	@ (8003f58 <main+0xc10>)
 8003e1e:	6013      	str	r3, [r2, #0]
						buff[i] = '\0';
 8003e20:	4b4d      	ldr	r3, [pc, #308]	@ (8003f58 <main+0xc10>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a4d      	ldr	r2, [pc, #308]	@ (8003f5c <main+0xc14>)
 8003e26:	2100      	movs	r1, #0
 8003e28:	54d1      	strb	r1, [r2, r3]
						LCD_WriteCommand(HD44780_CLEAR);
 8003e2a:	2001      	movs	r0, #1
 8003e2c:	f7fe fe9a 	bl	8002b64 <LCD_WriteCommand>
						LCD_WriteText("Temp: ");
 8003e30:	484c      	ldr	r0, [pc, #304]	@ (8003f64 <main+0xc1c>)
 8003e32:	f7fe febd 	bl	8002bb0 <LCD_WriteText>
						LCD_WriteTextXY(buff, 0, 1);
 8003e36:	2201      	movs	r2, #1
 8003e38:	2100      	movs	r1, #0
 8003e3a:	4848      	ldr	r0, [pc, #288]	@ (8003f5c <main+0xc14>)
 8003e3c:	f7fe fee7 	bl	8002c0e <LCD_WriteTextXY>
					}
					HAL_Delay(200);
 8003e40:	20c8      	movs	r0, #200	@ 0xc8
 8003e42:	f001 fee3 	bl	8005c0c <HAL_Delay>
					symbol[0] = keypad_readkey();
 8003e46:	f7fe fd4b 	bl	80028e0 <keypad_readkey>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	4b2e      	ldr	r3, [pc, #184]	@ (8003f08 <main+0xbc0>)
 8003e50:	701a      	strb	r2, [r3, #0]
					if(symbol[0] == '*') {
 8003e52:	4b2d      	ldr	r3, [pc, #180]	@ (8003f08 <main+0xbc0>)
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e58:	d114      	bne.n	8003e84 <main+0xb3c>
						setpoint = atoi(buff);
 8003e5a:	4840      	ldr	r0, [pc, #256]	@ (8003f5c <main+0xc14>)
 8003e5c:	f008 f8b4 	bl	800bfc8 <atoi>
 8003e60:	ee07 0a90 	vmov	s15, r0
 8003e64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e68:	4b3f      	ldr	r3, [pc, #252]	@ (8003f68 <main+0xc20>)
 8003e6a:	edc3 7a00 	vstr	s15, [r3]
						act_menu = menuLivingroomTemperature;
 8003e6e:	4b27      	ldr	r3, [pc, #156]	@ (8003f0c <main+0xbc4>)
 8003e70:	4a27      	ldr	r2, [pc, #156]	@ (8003f10 <main+0xbc8>)
 8003e72:	601a      	str	r2, [r3, #0]
						position = 1;
 8003e74:	4b28      	ldr	r3, [pc, #160]	@ (8003f18 <main+0xbd0>)
 8003e76:	2201      	movs	r2, #1
 8003e78:	701a      	strb	r2, [r3, #0]
						max_pos = 3;
 8003e7a:	4b34      	ldr	r3, [pc, #208]	@ (8003f4c <main+0xc04>)
 8003e7c:	2203      	movs	r2, #3
 8003e7e:	701a      	strb	r2, [r3, #0]
						break;
 8003e80:	bf00      	nop
					}
					HAL_Delay(100);
				}
			break;
 8003e82:	e00d      	b.n	8003ea0 <main+0xb58>
					HAL_Delay(100);
 8003e84:	2064      	movs	r0, #100	@ 0x64
 8003e86:	f001 fec1 	bl	8005c0c <HAL_Delay>
					refreshLCD = true;
 8003e8a:	e7a9      	b.n	8003de0 <main+0xa98>
			default: act_menu = menuKitchen, position = 1, max_pos = 2; break;
 8003e8c:	4b1f      	ldr	r3, [pc, #124]	@ (8003f0c <main+0xbc4>)
 8003e8e:	4a37      	ldr	r2, [pc, #220]	@ (8003f6c <main+0xc24>)
 8003e90:	601a      	str	r2, [r3, #0]
 8003e92:	4b21      	ldr	r3, [pc, #132]	@ (8003f18 <main+0xbd0>)
 8003e94:	2201      	movs	r2, #1
 8003e96:	701a      	strb	r2, [r3, #0]
 8003e98:	4b2c      	ldr	r3, [pc, #176]	@ (8003f4c <main+0xc04>)
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	701a      	strb	r2, [r3, #0]
 8003e9e:	bf00      	nop
		switch (position){
 8003ea0:	e266      	b.n	8004370 <main+0x1028>
				  }
			}
	else if(symbol[0] == '*' && act_menu == menuLivingroomShutter) {
 8003ea2:	4b19      	ldr	r3, [pc, #100]	@ (8003f08 <main+0xbc0>)
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ea8:	f040 8085 	bne.w	8003fb6 <main+0xc6e>
 8003eac:	4b17      	ldr	r3, [pc, #92]	@ (8003f0c <main+0xbc4>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a2f      	ldr	r2, [pc, #188]	@ (8003f70 <main+0xc28>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d17f      	bne.n	8003fb6 <main+0xc6e>
			refreshLCD = true;
 8003eb6:	4b17      	ldr	r3, [pc, #92]	@ (8003f14 <main+0xbcc>)
 8003eb8:	2201      	movs	r2, #1
 8003eba:	701a      	strb	r2, [r3, #0]
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003ebc:	2104      	movs	r1, #4
 8003ebe:	482d      	ldr	r0, [pc, #180]	@ (8003f74 <main+0xc2c>)
 8003ec0:	f005 fc1e 	bl	8009700 <HAL_TIM_PWM_Start>
			switch(position) {
 8003ec4:	4b14      	ldr	r3, [pc, #80]	@ (8003f18 <main+0xbd0>)
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d002      	beq.n	8003ed2 <main+0xb8a>
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d059      	beq.n	8003f84 <main+0xc3c>
 8003ed0:	e24e      	b.n	8004370 <main+0x1028>
				case 1:
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 500);
 8003ed2:	4b28      	ldr	r3, [pc, #160]	@ (8003f74 <main+0xc2c>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003eda:	639a      	str	r2, [r3, #56]	@ 0x38
					HAL_Delay(500);
 8003edc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003ee0:	f001 fe94 	bl	8005c0c <HAL_Delay>
				   __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 0);
 8003ee4:	4b23      	ldr	r3, [pc, #140]	@ (8003f74 <main+0xc2c>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	639a      	str	r2, [r3, #56]	@ 0x38
				   livingroomShutter = true;
 8003eec:	4b22      	ldr	r3, [pc, #136]	@ (8003f78 <main+0xc30>)
 8003eee:	2201      	movs	r2, #1
 8003ef0:	701a      	strb	r2, [r3, #0]
				   LCD_WriteText("Shutter");
 8003ef2:	4822      	ldr	r0, [pc, #136]	@ (8003f7c <main+0xc34>)
 8003ef4:	f7fe fe5c 	bl	8002bb0 <LCD_WriteText>
				   LCD_WriteTextXY("is lowering",0,1);
 8003ef8:	2201      	movs	r2, #1
 8003efa:	2100      	movs	r1, #0
 8003efc:	4820      	ldr	r0, [pc, #128]	@ (8003f80 <main+0xc38>)
 8003efe:	f7fe fe86 	bl	8002c0e <LCD_WriteTextXY>
				   break;
 8003f02:	bf00      	nop
			switch(position) {
 8003f04:	e234      	b.n	8004370 <main+0x1028>
 8003f06:	bf00      	nop
 8003f08:	20000298 	.word	0x20000298
 8003f0c:	20000128 	.word	0x20000128
 8003f10:	200000b8 	.word	0x200000b8
 8003f14:	200002fd 	.word	0x200002fd
 8003f18:	20000054 	.word	0x20000054
 8003f1c:	20000330 	.word	0x20000330
 8003f20:	20000338 	.word	0x20000338
 8003f24:	20000018 	.word	0x20000018
 8003f28:	20000340 	.word	0x20000340
 8003f2c:	20000310 	.word	0x20000310
 8003f30:	40590000 	.word	0x40590000
 8003f34:	20000314 	.word	0x20000314
 8003f38:	0800cd98 	.word	0x0800cd98
 8003f3c:	200002a4 	.word	0x200002a4
 8003f40:	2000032c 	.word	0x2000032c
 8003f44:	447a0000 	.word	0x447a0000
 8003f48:	200004d4 	.word	0x200004d4
 8003f4c:	20000055 	.word	0x20000055
 8003f50:	0800cda8 	.word	0x0800cda8
 8003f54:	0800cdb0 	.word	0x0800cdb0
 8003f58:	20000308 	.word	0x20000308
 8003f5c:	2000029c 	.word	0x2000029c
 8003f60:	0800cdbc 	.word	0x0800cdbc
 8003f64:	0800cdc8 	.word	0x0800cdc8
 8003f68:	20000138 	.word	0x20000138
 8003f6c:	20000068 	.word	0x20000068
 8003f70:	200000c8 	.word	0x200000c8
 8003f74:	200003f0 	.word	0x200003f0
 8003f78:	20000305 	.word	0x20000305
 8003f7c:	0800cd7c 	.word	0x0800cd7c
 8003f80:	0800cd84 	.word	0x0800cd84
				case 2:
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 2000);
 8003f84:	4b99      	ldr	r3, [pc, #612]	@ (80041ec <main+0xea4>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003f8c:	639a      	str	r2, [r3, #56]	@ 0x38
					HAL_Delay(500);
 8003f8e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003f92:	f001 fe3b 	bl	8005c0c <HAL_Delay>
					__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 0);
 8003f96:	4b95      	ldr	r3, [pc, #596]	@ (80041ec <main+0xea4>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	639a      	str	r2, [r3, #56]	@ 0x38
					livingroomShutter = false;
 8003f9e:	4b94      	ldr	r3, [pc, #592]	@ (80041f0 <main+0xea8>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	701a      	strb	r2, [r3, #0]
					LCD_WriteText("Shutter");
 8003fa4:	4893      	ldr	r0, [pc, #588]	@ (80041f4 <main+0xeac>)
 8003fa6:	f7fe fe03 	bl	8002bb0 <LCD_WriteText>
					LCD_WriteTextXY("go up",0,1);
 8003faa:	2201      	movs	r2, #1
 8003fac:	2100      	movs	r1, #0
 8003fae:	4892      	ldr	r0, [pc, #584]	@ (80041f8 <main+0xeb0>)
 8003fb0:	f7fe fe2d 	bl	8002c0e <LCD_WriteTextXY>
			switch(position) {
 8003fb4:	e1dc      	b.n	8004370 <main+0x1028>
			}
	}
	else if(symbol[0] == '*' && act_menu == menuGarage){
 8003fb6:	4b91      	ldr	r3, [pc, #580]	@ (80041fc <main+0xeb4>)
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fbc:	d13b      	bne.n	8004036 <main+0xcee>
 8003fbe:	4b90      	ldr	r3, [pc, #576]	@ (8004200 <main+0xeb8>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a90      	ldr	r2, [pc, #576]	@ (8004204 <main+0xebc>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d136      	bne.n	8004036 <main+0xcee>
 		 		 	 		refreshLCD = true;
 8003fc8:	4b8f      	ldr	r3, [pc, #572]	@ (8004208 <main+0xec0>)
 8003fca:	2201      	movs	r2, #1
 8003fcc:	701a      	strb	r2, [r3, #0]
 		 		 	 	  switch (position){
 8003fce:	4b8f      	ldr	r3, [pc, #572]	@ (800420c <main+0xec4>)
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	2b03      	cmp	r3, #3
 8003fd4:	d01a      	beq.n	800400c <main+0xcc4>
 8003fd6:	2b03      	cmp	r3, #3
 8003fd8:	dc22      	bgt.n	8004020 <main+0xcd8>
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d002      	beq.n	8003fe4 <main+0xc9c>
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d00a      	beq.n	8003ff8 <main+0xcb0>
 8003fe2:	e01d      	b.n	8004020 <main+0xcd8>
 		 		 	 	  	  	case 1: act_menu = menuGarageLighting, position = 1, max_pos = 3; break;
 8003fe4:	4b86      	ldr	r3, [pc, #536]	@ (8004200 <main+0xeb8>)
 8003fe6:	4a8a      	ldr	r2, [pc, #552]	@ (8004210 <main+0xec8>)
 8003fe8:	601a      	str	r2, [r3, #0]
 8003fea:	4b88      	ldr	r3, [pc, #544]	@ (800420c <main+0xec4>)
 8003fec:	2201      	movs	r2, #1
 8003fee:	701a      	strb	r2, [r3, #0]
 8003ff0:	4b88      	ldr	r3, [pc, #544]	@ (8004214 <main+0xecc>)
 8003ff2:	2203      	movs	r2, #3
 8003ff4:	701a      	strb	r2, [r3, #0]
 8003ff6:	e01d      	b.n	8004034 <main+0xcec>
 		 		 	 	  	  	case 2: act_menu = menuGarageShutter, position = 1, max_pos = 2; break;
 8003ff8:	4b81      	ldr	r3, [pc, #516]	@ (8004200 <main+0xeb8>)
 8003ffa:	4a87      	ldr	r2, [pc, #540]	@ (8004218 <main+0xed0>)
 8003ffc:	601a      	str	r2, [r3, #0]
 8003ffe:	4b83      	ldr	r3, [pc, #524]	@ (800420c <main+0xec4>)
 8004000:	2201      	movs	r2, #1
 8004002:	701a      	strb	r2, [r3, #0]
 8004004:	4b83      	ldr	r3, [pc, #524]	@ (8004214 <main+0xecc>)
 8004006:	2202      	movs	r2, #2
 8004008:	701a      	strb	r2, [r3, #0]
 800400a:	e013      	b.n	8004034 <main+0xcec>
 		 		 	 	  	  	case 3: act_menu = menuGarageGate, position = 1, max_pos = 2; break;
 800400c:	4b7c      	ldr	r3, [pc, #496]	@ (8004200 <main+0xeb8>)
 800400e:	4a83      	ldr	r2, [pc, #524]	@ (800421c <main+0xed4>)
 8004010:	601a      	str	r2, [r3, #0]
 8004012:	4b7e      	ldr	r3, [pc, #504]	@ (800420c <main+0xec4>)
 8004014:	2201      	movs	r2, #1
 8004016:	701a      	strb	r2, [r3, #0]
 8004018:	4b7e      	ldr	r3, [pc, #504]	@ (8004214 <main+0xecc>)
 800401a:	2202      	movs	r2, #2
 800401c:	701a      	strb	r2, [r3, #0]
 800401e:	e009      	b.n	8004034 <main+0xcec>
 		 		 	 		default: act_menu = menuGarage, position = 1, max_pos = 1; break;
 8004020:	4b77      	ldr	r3, [pc, #476]	@ (8004200 <main+0xeb8>)
 8004022:	4a78      	ldr	r2, [pc, #480]	@ (8004204 <main+0xebc>)
 8004024:	601a      	str	r2, [r3, #0]
 8004026:	4b79      	ldr	r3, [pc, #484]	@ (800420c <main+0xec4>)
 8004028:	2201      	movs	r2, #1
 800402a:	701a      	strb	r2, [r3, #0]
 800402c:	4b79      	ldr	r3, [pc, #484]	@ (8004214 <main+0xecc>)
 800402e:	2201      	movs	r2, #1
 8004030:	701a      	strb	r2, [r3, #0]
 8004032:	bf00      	nop
 		 		 	 	  switch (position){
 8004034:	e19c      	b.n	8004370 <main+0x1028>
 		 		 	 	  	  }
 		 		 	 	}
 			else if(symbol[0] == '*' && act_menu == menuGarageLighting){
 8004036:	4b71      	ldr	r3, [pc, #452]	@ (80041fc <main+0xeb4>)
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	2b2a      	cmp	r3, #42	@ 0x2a
 800403c:	f040 80be 	bne.w	80041bc <main+0xe74>
 8004040:	4b6f      	ldr	r3, [pc, #444]	@ (8004200 <main+0xeb8>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a72      	ldr	r2, [pc, #456]	@ (8004210 <main+0xec8>)
 8004046:	4293      	cmp	r3, r2
 8004048:	f040 80b8 	bne.w	80041bc <main+0xe74>
 		 	 		refreshLCD = true;
 800404c:	4b6e      	ldr	r3, [pc, #440]	@ (8004208 <main+0xec0>)
 800404e:	2201      	movs	r2, #1
 8004050:	701a      	strb	r2, [r3, #0]
 		 	 	  switch (position){
 8004052:	4b6e      	ldr	r3, [pc, #440]	@ (800420c <main+0xec4>)
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	2b03      	cmp	r3, #3
 8004058:	d02c      	beq.n	80040b4 <main+0xd6c>
 800405a:	2b03      	cmp	r3, #3
 800405c:	f300 80a3 	bgt.w	80041a6 <main+0xe5e>
 8004060:	2b01      	cmp	r3, #1
 8004062:	d002      	beq.n	800406a <main+0xd22>
 8004064:	2b02      	cmp	r3, #2
 8004066:	d015      	beq.n	8004094 <main+0xd4c>
 8004068:	e09d      	b.n	80041a6 <main+0xe5e>
 		 	 		case 1: LCD_WriteCommand(HD44780_CLEAR);
 800406a:	2001      	movs	r0, #1
 800406c:	f7fe fd7a 	bl	8002b64 <LCD_WriteCommand>
 		 	 				LCD_WriteText("Light");
 8004070:	486b      	ldr	r0, [pc, #428]	@ (8004220 <main+0xed8>)
 8004072:	f7fe fd9d 	bl	8002bb0 <LCD_WriteText>
 		 	 				LCD_WriteTextXY("turned on",0,1);
 8004076:	2201      	movs	r2, #1
 8004078:	2100      	movs	r1, #0
 800407a:	486a      	ldr	r0, [pc, #424]	@ (8004224 <main+0xedc>)
 800407c:	f7fe fdc7 	bl	8002c0e <LCD_WriteTextXY>
 		 	 				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, brightnessGarage);
 8004080:	4b69      	ldr	r3, [pc, #420]	@ (8004228 <main+0xee0>)
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	4b69      	ldr	r3, [pc, #420]	@ (800422c <main+0xee4>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	635a      	str	r2, [r3, #52]	@ 0x34
 		 	 				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800408a:	2100      	movs	r1, #0
 800408c:	4867      	ldr	r0, [pc, #412]	@ (800422c <main+0xee4>)
 800408e:	f005 fb37 	bl	8009700 <HAL_TIM_PWM_Start>
 		 	 				break;
 8004092:	e092      	b.n	80041ba <main+0xe72>

 		 	 		case 2: LCD_WriteCommand(HD44780_CLEAR);
 8004094:	2001      	movs	r0, #1
 8004096:	f7fe fd65 	bl	8002b64 <LCD_WriteCommand>
 				 	 		LCD_WriteText("Light");
 800409a:	4861      	ldr	r0, [pc, #388]	@ (8004220 <main+0xed8>)
 800409c:	f7fe fd88 	bl	8002bb0 <LCD_WriteText>
 				 	 		LCD_WriteTextXY("turned off",0,1);
 80040a0:	2201      	movs	r2, #1
 80040a2:	2100      	movs	r1, #0
 80040a4:	4862      	ldr	r0, [pc, #392]	@ (8004230 <main+0xee8>)
 80040a6:	f7fe fdb2 	bl	8002c0e <LCD_WriteTextXY>
 				 	 		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80040aa:	2100      	movs	r1, #0
 80040ac:	485f      	ldr	r0, [pc, #380]	@ (800422c <main+0xee4>)
 80040ae:	f005 fc21 	bl	80098f4 <HAL_TIM_PWM_Stop>
 				 	 		break;
 80040b2:	e082      	b.n	80041ba <main+0xe72>

 		 	 		case 3:
							i = 0;
 80040b4:	4b5f      	ldr	r3, [pc, #380]	@ (8004234 <main+0xeec>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	601a      	str	r2, [r3, #0]
							refreshLCD = true;
 80040ba:	4b53      	ldr	r3, [pc, #332]	@ (8004208 <main+0xec0>)
 80040bc:	2201      	movs	r2, #1
 80040be:	701a      	strb	r2, [r3, #0]
							HAL_Delay(200);
 80040c0:	20c8      	movs	r0, #200	@ 0xc8
 80040c2:	f001 fda3 	bl	8005c0c <HAL_Delay>
							memset(buff, 0, sizeof(buff));
 80040c6:	2205      	movs	r2, #5
 80040c8:	2100      	movs	r1, #0
 80040ca:	485b      	ldr	r0, [pc, #364]	@ (8004238 <main+0xef0>)
 80040cc:	f008 f838 	bl	800c140 <memset>
							LCD_WriteCommand(HD44780_CLEAR);
 80040d0:	2001      	movs	r0, #1
 80040d2:	f7fe fd47 	bl	8002b64 <LCD_WriteCommand>
							LCD_WriteText("Write Bright");
 80040d6:	4859      	ldr	r0, [pc, #356]	@ (800423c <main+0xef4>)
 80040d8:	f7fe fd6a 	bl	8002bb0 <LCD_WriteText>
							while(1) {
								refreshLCD = true;
 80040dc:	4b4a      	ldr	r3, [pc, #296]	@ (8004208 <main+0xec0>)
 80040de:	2201      	movs	r2, #1
 80040e0:	701a      	strb	r2, [r3, #0]
								symbol[0] = keypad_readkey();
 80040e2:	f7fe fbfd 	bl	80028e0 <keypad_readkey>
 80040e6:	4603      	mov	r3, r0
 80040e8:	461a      	mov	r2, r3
 80040ea:	4b44      	ldr	r3, [pc, #272]	@ (80041fc <main+0xeb4>)
 80040ec:	701a      	strb	r2, [r3, #0]
								if(symbol[0] >= '0' && symbol[0] <= '9' && i < sizeof(buff) - 1) {
 80040ee:	4b43      	ldr	r3, [pc, #268]	@ (80041fc <main+0xeb4>)
 80040f0:	781b      	ldrb	r3, [r3, #0]
 80040f2:	2b2f      	cmp	r3, #47	@ 0x2f
 80040f4:	d922      	bls.n	800413c <main+0xdf4>
 80040f6:	4b41      	ldr	r3, [pc, #260]	@ (80041fc <main+0xeb4>)
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	2b39      	cmp	r3, #57	@ 0x39
 80040fc:	d81e      	bhi.n	800413c <main+0xdf4>
 80040fe:	4b4d      	ldr	r3, [pc, #308]	@ (8004234 <main+0xeec>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2b03      	cmp	r3, #3
 8004104:	d81a      	bhi.n	800413c <main+0xdf4>
									buff[i] = symbol[0];
 8004106:	4b4b      	ldr	r3, [pc, #300]	@ (8004234 <main+0xeec>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a3c      	ldr	r2, [pc, #240]	@ (80041fc <main+0xeb4>)
 800410c:	7811      	ldrb	r1, [r2, #0]
 800410e:	4a4a      	ldr	r2, [pc, #296]	@ (8004238 <main+0xef0>)
 8004110:	54d1      	strb	r1, [r2, r3]
									i++;
 8004112:	4b48      	ldr	r3, [pc, #288]	@ (8004234 <main+0xeec>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	3301      	adds	r3, #1
 8004118:	4a46      	ldr	r2, [pc, #280]	@ (8004234 <main+0xeec>)
 800411a:	6013      	str	r3, [r2, #0]
									buff[i] = '\0';
 800411c:	4b45      	ldr	r3, [pc, #276]	@ (8004234 <main+0xeec>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a45      	ldr	r2, [pc, #276]	@ (8004238 <main+0xef0>)
 8004122:	2100      	movs	r1, #0
 8004124:	54d1      	strb	r1, [r2, r3]
									LCD_WriteCommand(HD44780_CLEAR);
 8004126:	2001      	movs	r0, #1
 8004128:	f7fe fd1c 	bl	8002b64 <LCD_WriteCommand>
									LCD_WriteText("Brightness: ");
 800412c:	4844      	ldr	r0, [pc, #272]	@ (8004240 <main+0xef8>)
 800412e:	f7fe fd3f 	bl	8002bb0 <LCD_WriteText>
									LCD_WriteTextXY(buff, 0, 1);
 8004132:	2201      	movs	r2, #1
 8004134:	2100      	movs	r1, #0
 8004136:	4840      	ldr	r0, [pc, #256]	@ (8004238 <main+0xef0>)
 8004138:	f7fe fd69 	bl	8002c0e <LCD_WriteTextXY>
								}
								HAL_Delay(200);
 800413c:	20c8      	movs	r0, #200	@ 0xc8
 800413e:	f001 fd65 	bl	8005c0c <HAL_Delay>
								symbol[0] = keypad_readkey();
 8004142:	f7fe fbcd 	bl	80028e0 <keypad_readkey>
 8004146:	4603      	mov	r3, r0
 8004148:	461a      	mov	r2, r3
 800414a:	4b2c      	ldr	r3, [pc, #176]	@ (80041fc <main+0xeb4>)
 800414c:	701a      	strb	r2, [r3, #0]
								if(symbol[0] == '*') {
 800414e:	4b2b      	ldr	r3, [pc, #172]	@ (80041fc <main+0xeb4>)
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	2b2a      	cmp	r3, #42	@ 0x2a
 8004154:	d123      	bne.n	800419e <main+0xe56>
									brightnessGarage = atoi(buff)*10;
 8004156:	4838      	ldr	r0, [pc, #224]	@ (8004238 <main+0xef0>)
 8004158:	f007 ff36 	bl	800bfc8 <atoi>
 800415c:	4602      	mov	r2, r0
 800415e:	4613      	mov	r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	4413      	add	r3, r2
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	461a      	mov	r2, r3
 8004168:	4b2f      	ldr	r3, [pc, #188]	@ (8004228 <main+0xee0>)
 800416a:	601a      	str	r2, [r3, #0]
									if(brightnessGarage >= 1000) {
 800416c:	4b2e      	ldr	r3, [pc, #184]	@ (8004228 <main+0xee0>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004174:	db03      	blt.n	800417e <main+0xe36>
										brightnessGarage = 999;
 8004176:	4b2c      	ldr	r3, [pc, #176]	@ (8004228 <main+0xee0>)
 8004178:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800417c:	601a      	str	r2, [r3, #0]
									}
								   __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, brightnessGarage);
 800417e:	4b2a      	ldr	r3, [pc, #168]	@ (8004228 <main+0xee0>)
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	4b2a      	ldr	r3, [pc, #168]	@ (800422c <main+0xee4>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	635a      	str	r2, [r3, #52]	@ 0x34
									act_menu = menuGarageLighting;
 8004188:	4b1d      	ldr	r3, [pc, #116]	@ (8004200 <main+0xeb8>)
 800418a:	4a21      	ldr	r2, [pc, #132]	@ (8004210 <main+0xec8>)
 800418c:	601a      	str	r2, [r3, #0]
									position = 1;
 800418e:	4b1f      	ldr	r3, [pc, #124]	@ (800420c <main+0xec4>)
 8004190:	2201      	movs	r2, #1
 8004192:	701a      	strb	r2, [r3, #0]
									max_pos = 3;
 8004194:	4b1f      	ldr	r3, [pc, #124]	@ (8004214 <main+0xecc>)
 8004196:	2203      	movs	r2, #3
 8004198:	701a      	strb	r2, [r3, #0]
									break;
 800419a:	bf00      	nop
								}
								HAL_Delay(100);
							}
							break;
 800419c:	e00d      	b.n	80041ba <main+0xe72>
								HAL_Delay(100);
 800419e:	2064      	movs	r0, #100	@ 0x64
 80041a0:	f001 fd34 	bl	8005c0c <HAL_Delay>
								refreshLCD = true;
 80041a4:	e79a      	b.n	80040dc <main+0xd94>
 		 	 		default: act_menu = menuGarage, position = 1, max_pos = 2; break;
 80041a6:	4b16      	ldr	r3, [pc, #88]	@ (8004200 <main+0xeb8>)
 80041a8:	4a16      	ldr	r2, [pc, #88]	@ (8004204 <main+0xebc>)
 80041aa:	601a      	str	r2, [r3, #0]
 80041ac:	4b17      	ldr	r3, [pc, #92]	@ (800420c <main+0xec4>)
 80041ae:	2201      	movs	r2, #1
 80041b0:	701a      	strb	r2, [r3, #0]
 80041b2:	4b18      	ldr	r3, [pc, #96]	@ (8004214 <main+0xecc>)
 80041b4:	2202      	movs	r2, #2
 80041b6:	701a      	strb	r2, [r3, #0]
 80041b8:	bf00      	nop
 		 	 	  switch (position){
 80041ba:	e0d9      	b.n	8004370 <main+0x1028>
 		 	 	  }
			}
 			else if(symbol[0] == '*' && act_menu == menuGarageShutter) {
 80041bc:	4b0f      	ldr	r3, [pc, #60]	@ (80041fc <main+0xeb4>)
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80041c2:	d172      	bne.n	80042aa <main+0xf62>
 80041c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004200 <main+0xeb8>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a13      	ldr	r2, [pc, #76]	@ (8004218 <main+0xed0>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d16d      	bne.n	80042aa <main+0xf62>
 						refreshLCD = true;
 80041ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004208 <main+0xec0>)
 80041d0:	2201      	movs	r2, #1
 80041d2:	701a      	strb	r2, [r3, #0]
 						HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80041d4:	2108      	movs	r1, #8
 80041d6:	4805      	ldr	r0, [pc, #20]	@ (80041ec <main+0xea4>)
 80041d8:	f005 fa92 	bl	8009700 <HAL_TIM_PWM_Start>
 						switch(position) {
 80041dc:	4b0b      	ldr	r3, [pc, #44]	@ (800420c <main+0xec4>)
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d02f      	beq.n	8004244 <main+0xefc>
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d047      	beq.n	8004278 <main+0xf30>
 80041e8:	e0c2      	b.n	8004370 <main+0x1028>
 80041ea:	bf00      	nop
 80041ec:	200003f0 	.word	0x200003f0
 80041f0:	20000305 	.word	0x20000305
 80041f4:	0800cd7c 	.word	0x0800cd7c
 80041f8:	0800cd90 	.word	0x0800cd90
 80041fc:	20000298 	.word	0x20000298
 8004200:	20000128 	.word	0x20000128
 8004204:	200000d8 	.word	0x200000d8
 8004208:	200002fd 	.word	0x200002fd
 800420c:	20000054 	.word	0x20000054
 8004210:	200000e8 	.word	0x200000e8
 8004214:	20000055 	.word	0x20000055
 8004218:	200000f8 	.word	0x200000f8
 800421c:	20000108 	.word	0x20000108
 8004220:	0800cd54 	.word	0x0800cd54
 8004224:	0800cd3c 	.word	0x0800cd3c
 8004228:	20000134 	.word	0x20000134
 800422c:	2000043c 	.word	0x2000043c
 8004230:	0800cd48 	.word	0x0800cd48
 8004234:	20000308 	.word	0x20000308
 8004238:	2000029c 	.word	0x2000029c
 800423c:	0800cd5c 	.word	0x0800cd5c
 8004240:	0800cd6c 	.word	0x0800cd6c
 							case 1:
 								__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 500);
 8004244:	4b31      	ldr	r3, [pc, #196]	@ (800430c <main+0xfc4>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800424c:	63da      	str	r2, [r3, #60]	@ 0x3c
 								HAL_Delay(500);
 800424e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004252:	f001 fcdb 	bl	8005c0c <HAL_Delay>
 							   __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 0);
 8004256:	4b2d      	ldr	r3, [pc, #180]	@ (800430c <main+0xfc4>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	2200      	movs	r2, #0
 800425c:	63da      	str	r2, [r3, #60]	@ 0x3c
 							  garageShutter= true;
 800425e:	4b2c      	ldr	r3, [pc, #176]	@ (8004310 <main+0xfc8>)
 8004260:	2201      	movs	r2, #1
 8004262:	701a      	strb	r2, [r3, #0]
 							   LCD_WriteText("Shutter");
 8004264:	482b      	ldr	r0, [pc, #172]	@ (8004314 <main+0xfcc>)
 8004266:	f7fe fca3 	bl	8002bb0 <LCD_WriteText>
 							   LCD_WriteTextXY("is lowering",0,1);
 800426a:	2201      	movs	r2, #1
 800426c:	2100      	movs	r1, #0
 800426e:	482a      	ldr	r0, [pc, #168]	@ (8004318 <main+0xfd0>)
 8004270:	f7fe fccd 	bl	8002c0e <LCD_WriteTextXY>
 							   break;
 8004274:	bf00      	nop
 						switch(position) {
 8004276:	e07b      	b.n	8004370 <main+0x1028>
 							case 2:
 								__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 2000);
 8004278:	4b24      	ldr	r3, [pc, #144]	@ (800430c <main+0xfc4>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004280:	63da      	str	r2, [r3, #60]	@ 0x3c
 								HAL_Delay(500);
 8004282:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004286:	f001 fcc1 	bl	8005c0c <HAL_Delay>
 								__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 0);
 800428a:	4b20      	ldr	r3, [pc, #128]	@ (800430c <main+0xfc4>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	2200      	movs	r2, #0
 8004290:	63da      	str	r2, [r3, #60]	@ 0x3c
 								garageShutter = false;
 8004292:	4b1f      	ldr	r3, [pc, #124]	@ (8004310 <main+0xfc8>)
 8004294:	2200      	movs	r2, #0
 8004296:	701a      	strb	r2, [r3, #0]
 								LCD_WriteText("Shutter");
 8004298:	481e      	ldr	r0, [pc, #120]	@ (8004314 <main+0xfcc>)
 800429a:	f7fe fc89 	bl	8002bb0 <LCD_WriteText>
 								LCD_WriteTextXY("go up",0,1);
 800429e:	2201      	movs	r2, #1
 80042a0:	2100      	movs	r1, #0
 80042a2:	481e      	ldr	r0, [pc, #120]	@ (800431c <main+0xfd4>)
 80042a4:	f7fe fcb3 	bl	8002c0e <LCD_WriteTextXY>
 						switch(position) {
 80042a8:	e062      	b.n	8004370 <main+0x1028>
 						}
 				}
 			else if(symbol[0] == '*' && act_menu == menuGarageGate) {
 80042aa:	4b1d      	ldr	r3, [pc, #116]	@ (8004320 <main+0xfd8>)
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80042b0:	d15e      	bne.n	8004370 <main+0x1028>
 80042b2:	4b1c      	ldr	r3, [pc, #112]	@ (8004324 <main+0xfdc>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a1c      	ldr	r2, [pc, #112]	@ (8004328 <main+0xfe0>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d159      	bne.n	8004370 <main+0x1028>
 			 						refreshLCD = true;
 80042bc:	4b1b      	ldr	r3, [pc, #108]	@ (800432c <main+0xfe4>)
 80042be:	2201      	movs	r2, #1
 80042c0:	701a      	strb	r2, [r3, #0]
 			 						HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80042c2:	2108      	movs	r1, #8
 80042c4:	4811      	ldr	r0, [pc, #68]	@ (800430c <main+0xfc4>)
 80042c6:	f005 fa1b 	bl	8009700 <HAL_TIM_PWM_Start>
 			 						switch(position) {
 80042ca:	4b19      	ldr	r3, [pc, #100]	@ (8004330 <main+0xfe8>)
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d002      	beq.n	80042d8 <main+0xf90>
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d034      	beq.n	8004340 <main+0xff8>
 80042d6:	e04b      	b.n	8004370 <main+0x1028>
 			 							case 1:
 			 								__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 500);
 80042d8:	4b16      	ldr	r3, [pc, #88]	@ (8004334 <main+0xfec>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80042e0:	641a      	str	r2, [r3, #64]	@ 0x40
 			 								HAL_Delay(500);
 80042e2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80042e6:	f001 fc91 	bl	8005c0c <HAL_Delay>
 			 							   __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 0);
 80042ea:	4b12      	ldr	r3, [pc, #72]	@ (8004334 <main+0xfec>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2200      	movs	r2, #0
 80042f0:	641a      	str	r2, [r3, #64]	@ 0x40
 			 							  garageGate= true;
 80042f2:	4b11      	ldr	r3, [pc, #68]	@ (8004338 <main+0xff0>)
 80042f4:	2201      	movs	r2, #1
 80042f6:	701a      	strb	r2, [r3, #0]
 			 							   LCD_WriteText("Gate");
 80042f8:	4810      	ldr	r0, [pc, #64]	@ (800433c <main+0xff4>)
 80042fa:	f7fe fc59 	bl	8002bb0 <LCD_WriteText>
 			 							   LCD_WriteTextXY("is lowering",0,1);
 80042fe:	2201      	movs	r2, #1
 8004300:	2100      	movs	r1, #0
 8004302:	4805      	ldr	r0, [pc, #20]	@ (8004318 <main+0xfd0>)
 8004304:	f7fe fc83 	bl	8002c0e <LCD_WriteTextXY>
 			 							   break;
 8004308:	e032      	b.n	8004370 <main+0x1028>
 800430a:	bf00      	nop
 800430c:	200003f0 	.word	0x200003f0
 8004310:	20000306 	.word	0x20000306
 8004314:	0800cd7c 	.word	0x0800cd7c
 8004318:	0800cd84 	.word	0x0800cd84
 800431c:	0800cd90 	.word	0x0800cd90
 8004320:	20000298 	.word	0x20000298
 8004324:	20000128 	.word	0x20000128
 8004328:	20000108 	.word	0x20000108
 800432c:	200002fd 	.word	0x200002fd
 8004330:	20000054 	.word	0x20000054
 8004334:	20000488 	.word	0x20000488
 8004338:	20000307 	.word	0x20000307
 800433c:	0800cdd0 	.word	0x0800cdd0
 			 							case 2:
 			 								__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 2000);
 8004340:	4bc3      	ldr	r3, [pc, #780]	@ (8004650 <main+0x1308>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004348:	641a      	str	r2, [r3, #64]	@ 0x40
 			 								HAL_Delay(500);
 800434a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800434e:	f001 fc5d 	bl	8005c0c <HAL_Delay>
 			 								__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 0);
 8004352:	4bbf      	ldr	r3, [pc, #764]	@ (8004650 <main+0x1308>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2200      	movs	r2, #0
 8004358:	641a      	str	r2, [r3, #64]	@ 0x40
 			 								garageGate = false;
 800435a:	4bbe      	ldr	r3, [pc, #760]	@ (8004654 <main+0x130c>)
 800435c:	2200      	movs	r2, #0
 800435e:	701a      	strb	r2, [r3, #0]
 			 								LCD_WriteText("Gate");
 8004360:	48bd      	ldr	r0, [pc, #756]	@ (8004658 <main+0x1310>)
 8004362:	f7fe fc25 	bl	8002bb0 <LCD_WriteText>
 			 								LCD_WriteTextXY("go up",0,1);
 8004366:	2201      	movs	r2, #1
 8004368:	2100      	movs	r1, #0
 800436a:	48bc      	ldr	r0, [pc, #752]	@ (800465c <main+0x1314>)
 800436c:	f7fe fc4f 	bl	8002c0e <LCD_WriteTextXY>
 			 						}
 			 				}

 	if (symbol[0] == '#')
 8004370:	4bbb      	ldr	r3, [pc, #748]	@ (8004660 <main+0x1318>)
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	2b23      	cmp	r3, #35	@ 0x23
 8004376:	d10b      	bne.n	8004390 <main+0x1048>
 	{
 		refreshLCD = true;
 8004378:	4bba      	ldr	r3, [pc, #744]	@ (8004664 <main+0x131c>)
 800437a:	2201      	movs	r2, #1
 800437c:	701a      	strb	r2, [r3, #0]
 		act_menu = mainmenu;
 800437e:	4bba      	ldr	r3, [pc, #744]	@ (8004668 <main+0x1320>)
 8004380:	4aba      	ldr	r2, [pc, #744]	@ (800466c <main+0x1324>)
 8004382:	601a      	str	r2, [r3, #0]
 		position = 1;
 8004384:	4bba      	ldr	r3, [pc, #744]	@ (8004670 <main+0x1328>)
 8004386:	2201      	movs	r2, #1
 8004388:	701a      	strb	r2, [r3, #0]
 		max_pos = 4;
 800438a:	4bba      	ldr	r3, [pc, #744]	@ (8004674 <main+0x132c>)
 800438c:	2204      	movs	r2, #4
 800438e:	701a      	strb	r2, [r3, #0]
 	}

 	HAL_Delay(200);
 8004390:	20c8      	movs	r0, #200	@ 0xc8
 8004392:	f001 fc3b 	bl	8005c0c <HAL_Delay>
 	///////////////SYSTEM ZASILANIA///////////////////////////////////////////////////
 	vbus = INA219_ReadBusVoltage(&ina219);
 8004396:	48b8      	ldr	r0, [pc, #736]	@ (8004678 <main+0x1330>)
 8004398:	f7fc fe4e 	bl	8001038 <INA219_ReadBusVoltage>
 800439c:	4603      	mov	r3, r0
 800439e:	461a      	mov	r2, r3
 80043a0:	4bb6      	ldr	r3, [pc, #728]	@ (800467c <main+0x1334>)
 80043a2:	801a      	strh	r2, [r3, #0]
 		 	   vshunt = INA219_ReadShuntVolage(&ina219);
 80043a4:	48b4      	ldr	r0, [pc, #720]	@ (8004678 <main+0x1330>)
 80043a6:	f7fc fe83 	bl	80010b0 <INA219_ReadShuntVolage>
 80043aa:	4603      	mov	r3, r0
 80043ac:	461a      	mov	r2, r3
 80043ae:	4bb4      	ldr	r3, [pc, #720]	@ (8004680 <main+0x1338>)
 80043b0:	801a      	strh	r2, [r3, #0]
 		 	   current = INA219_ReadCurrent(&ina219);
 80043b2:	48b1      	ldr	r0, [pc, #708]	@ (8004678 <main+0x1330>)
 80043b4:	f7fc fe64 	bl	8001080 <INA219_ReadCurrent>
 80043b8:	4603      	mov	r3, r0
 80043ba:	b29a      	uxth	r2, r3
 80043bc:	4bb1      	ldr	r3, [pc, #708]	@ (8004684 <main+0x133c>)
 80043be:	801a      	strh	r2, [r3, #0]
 		 	   power = vbus * current;
 80043c0:	4bae      	ldr	r3, [pc, #696]	@ (800467c <main+0x1334>)
 80043c2:	881a      	ldrh	r2, [r3, #0]
 80043c4:	4baf      	ldr	r3, [pc, #700]	@ (8004684 <main+0x133c>)
 80043c6:	881b      	ldrh	r3, [r3, #0]
 80043c8:	fb12 f303 	smulbb	r3, r2, r3
 80043cc:	b29a      	uxth	r2, r3
 80043ce:	4bae      	ldr	r3, [pc, #696]	@ (8004688 <main+0x1340>)
 80043d0:	801a      	strh	r2, [r3, #0]

 		 	   // Konwersja na jednostki podstawowe (V i A)
 		 	    solar_volts = vbus / 1000.0;  // mV -> V
 80043d2:	4baa      	ldr	r3, [pc, #680]	@ (800467c <main+0x1334>)
 80043d4:	881b      	ldrh	r3, [r3, #0]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7fc f8d4 	bl	8000584 <__aeabi_i2d>
 80043dc:	f04f 0200 	mov.w	r2, #0
 80043e0:	4baa      	ldr	r3, [pc, #680]	@ (800468c <main+0x1344>)
 80043e2:	f7fc fa63 	bl	80008ac <__aeabi_ddiv>
 80043e6:	4602      	mov	r2, r0
 80043e8:	460b      	mov	r3, r1
 80043ea:	4610      	mov	r0, r2
 80043ec:	4619      	mov	r1, r3
 80043ee:	f7fc fc15 	bl	8000c1c <__aeabi_d2f>
 80043f2:	4603      	mov	r3, r0
 80043f4:	4aa6      	ldr	r2, [pc, #664]	@ (8004690 <main+0x1348>)
 80043f6:	6013      	str	r3, [r2, #0]
 		 	    vshunt_volts = vshunt / 1000.0; // mV -> V
 80043f8:	4ba1      	ldr	r3, [pc, #644]	@ (8004680 <main+0x1338>)
 80043fa:	881b      	ldrh	r3, [r3, #0]
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7fc f8c1 	bl	8000584 <__aeabi_i2d>
 8004402:	f04f 0200 	mov.w	r2, #0
 8004406:	4ba1      	ldr	r3, [pc, #644]	@ (800468c <main+0x1344>)
 8004408:	f7fc fa50 	bl	80008ac <__aeabi_ddiv>
 800440c:	4602      	mov	r2, r0
 800440e:	460b      	mov	r3, r1
 8004410:	4610      	mov	r0, r2
 8004412:	4619      	mov	r1, r3
 8004414:	f7fc fc02 	bl	8000c1c <__aeabi_d2f>
 8004418:	4603      	mov	r3, r0
 800441a:	4a9e      	ldr	r2, [pc, #632]	@ (8004694 <main+0x134c>)
 800441c:	6013      	str	r3, [r2, #0]
 		 	    solar_amps = current / 1000.0; // mA -> A
 800441e:	4b99      	ldr	r3, [pc, #612]	@ (8004684 <main+0x133c>)
 8004420:	881b      	ldrh	r3, [r3, #0]
 8004422:	4618      	mov	r0, r3
 8004424:	f7fc f8ae 	bl	8000584 <__aeabi_i2d>
 8004428:	f04f 0200 	mov.w	r2, #0
 800442c:	4b97      	ldr	r3, [pc, #604]	@ (800468c <main+0x1344>)
 800442e:	f7fc fa3d 	bl	80008ac <__aeabi_ddiv>
 8004432:	4602      	mov	r2, r0
 8004434:	460b      	mov	r3, r1
 8004436:	4610      	mov	r0, r2
 8004438:	4619      	mov	r1, r3
 800443a:	f7fc fbef 	bl	8000c1c <__aeabi_d2f>
 800443e:	4603      	mov	r3, r0
 8004440:	4a95      	ldr	r2, [pc, #596]	@ (8004698 <main+0x1350>)
 8004442:	6013      	str	r3, [r2, #0]

 		 	//        Zaokrąglanie do 3 miejsc po przecinku
 		 	       solar_volts = round(solar_volts * 1000) / 1000;
 8004444:	4b92      	ldr	r3, [pc, #584]	@ (8004690 <main+0x1348>)
 8004446:	edd3 7a00 	vldr	s15, [r3]
 800444a:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 800469c <main+0x1354>
 800444e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004452:	ee17 0a90 	vmov	r0, s15
 8004456:	f7fc f8a7 	bl	80005a8 <__aeabi_f2d>
 800445a:	4602      	mov	r2, r0
 800445c:	460b      	mov	r3, r1
 800445e:	ec43 2b10 	vmov	d0, r2, r3
 8004462:	f008 fb69 	bl	800cb38 <round>
 8004466:	ec51 0b10 	vmov	r0, r1, d0
 800446a:	f04f 0200 	mov.w	r2, #0
 800446e:	4b87      	ldr	r3, [pc, #540]	@ (800468c <main+0x1344>)
 8004470:	f7fc fa1c 	bl	80008ac <__aeabi_ddiv>
 8004474:	4602      	mov	r2, r0
 8004476:	460b      	mov	r3, r1
 8004478:	4610      	mov	r0, r2
 800447a:	4619      	mov	r1, r3
 800447c:	f7fc fbce 	bl	8000c1c <__aeabi_d2f>
 8004480:	4603      	mov	r3, r0
 8004482:	4a83      	ldr	r2, [pc, #524]	@ (8004690 <main+0x1348>)
 8004484:	6013      	str	r3, [r2, #0]
 		 	       vshunt_volts = round(vshunt_volts * 1000) / 1000;
 8004486:	4b83      	ldr	r3, [pc, #524]	@ (8004694 <main+0x134c>)
 8004488:	edd3 7a00 	vldr	s15, [r3]
 800448c:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 800469c <main+0x1354>
 8004490:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004494:	ee17 0a90 	vmov	r0, s15
 8004498:	f7fc f886 	bl	80005a8 <__aeabi_f2d>
 800449c:	4602      	mov	r2, r0
 800449e:	460b      	mov	r3, r1
 80044a0:	ec43 2b10 	vmov	d0, r2, r3
 80044a4:	f008 fb48 	bl	800cb38 <round>
 80044a8:	ec51 0b10 	vmov	r0, r1, d0
 80044ac:	f04f 0200 	mov.w	r2, #0
 80044b0:	4b76      	ldr	r3, [pc, #472]	@ (800468c <main+0x1344>)
 80044b2:	f7fc f9fb 	bl	80008ac <__aeabi_ddiv>
 80044b6:	4602      	mov	r2, r0
 80044b8:	460b      	mov	r3, r1
 80044ba:	4610      	mov	r0, r2
 80044bc:	4619      	mov	r1, r3
 80044be:	f7fc fbad 	bl	8000c1c <__aeabi_d2f>
 80044c2:	4603      	mov	r3, r0
 80044c4:	4a73      	ldr	r2, [pc, #460]	@ (8004694 <main+0x134c>)
 80044c6:	6013      	str	r3, [r2, #0]
 		 	       solar_amps = round(solar_amps * 1000) / 1000;
 80044c8:	4b73      	ldr	r3, [pc, #460]	@ (8004698 <main+0x1350>)
 80044ca:	edd3 7a00 	vldr	s15, [r3]
 80044ce:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 800469c <main+0x1354>
 80044d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80044d6:	ee17 0a90 	vmov	r0, s15
 80044da:	f7fc f865 	bl	80005a8 <__aeabi_f2d>
 80044de:	4602      	mov	r2, r0
 80044e0:	460b      	mov	r3, r1
 80044e2:	ec43 2b10 	vmov	d0, r2, r3
 80044e6:	f008 fb27 	bl	800cb38 <round>
 80044ea:	ec51 0b10 	vmov	r0, r1, d0
 80044ee:	f04f 0200 	mov.w	r2, #0
 80044f2:	4b66      	ldr	r3, [pc, #408]	@ (800468c <main+0x1344>)
 80044f4:	f7fc f9da 	bl	80008ac <__aeabi_ddiv>
 80044f8:	4602      	mov	r2, r0
 80044fa:	460b      	mov	r3, r1
 80044fc:	4610      	mov	r0, r2
 80044fe:	4619      	mov	r1, r3
 8004500:	f7fc fb8c 	bl	8000c1c <__aeabi_d2f>
 8004504:	4603      	mov	r3, r0
 8004506:	4a64      	ldr	r2, [pc, #400]	@ (8004698 <main+0x1350>)
 8004508:	6013      	str	r3, [r2, #0]
 		 	       solar_power = solar_volts * solar_amps;
 800450a:	4b61      	ldr	r3, [pc, #388]	@ (8004690 <main+0x1348>)
 800450c:	ed93 7a00 	vldr	s14, [r3]
 8004510:	4b61      	ldr	r3, [pc, #388]	@ (8004698 <main+0x1350>)
 8004512:	edd3 7a00 	vldr	s15, [r3]
 8004516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800451a:	4b61      	ldr	r3, [pc, #388]	@ (80046a0 <main+0x1358>)
 800451c:	edc3 7a00 	vstr	s15, [r3]

 		  vbus2 = INA219_ReadBusVoltage(&ina219_2);
 8004520:	4860      	ldr	r0, [pc, #384]	@ (80046a4 <main+0x135c>)
 8004522:	f7fc fd89 	bl	8001038 <INA219_ReadBusVoltage>
 8004526:	4603      	mov	r3, r0
 8004528:	461a      	mov	r2, r3
 800452a:	4b5f      	ldr	r3, [pc, #380]	@ (80046a8 <main+0x1360>)
 800452c:	801a      	strh	r2, [r3, #0]
 		   vshunt2 = INA219_ReadShuntVolage(&ina219_2);
 800452e:	485d      	ldr	r0, [pc, #372]	@ (80046a4 <main+0x135c>)
 8004530:	f7fc fdbe 	bl	80010b0 <INA219_ReadShuntVolage>
 8004534:	4603      	mov	r3, r0
 8004536:	461a      	mov	r2, r3
 8004538:	4b5c      	ldr	r3, [pc, #368]	@ (80046ac <main+0x1364>)
 800453a:	801a      	strh	r2, [r3, #0]
 			   current2 = INA219_ReadCurrent(&ina219_2);
 800453c:	4859      	ldr	r0, [pc, #356]	@ (80046a4 <main+0x135c>)
 800453e:	f7fc fd9f 	bl	8001080 <INA219_ReadCurrent>
 8004542:	4603      	mov	r3, r0
 8004544:	b29a      	uxth	r2, r3
 8004546:	4b5a      	ldr	r3, [pc, #360]	@ (80046b0 <main+0x1368>)
 8004548:	801a      	strh	r2, [r3, #0]
 			   power2 = vbus2 * current2;
 800454a:	4b57      	ldr	r3, [pc, #348]	@ (80046a8 <main+0x1360>)
 800454c:	881a      	ldrh	r2, [r3, #0]
 800454e:	4b58      	ldr	r3, [pc, #352]	@ (80046b0 <main+0x1368>)
 8004550:	881b      	ldrh	r3, [r3, #0]
 8004552:	fb12 f303 	smulbb	r3, r2, r3
 8004556:	b29a      	uxth	r2, r3
 8004558:	4b56      	ldr	r3, [pc, #344]	@ (80046b4 <main+0x136c>)
 800455a:	801a      	strh	r2, [r3, #0]

 			   // Konwersja na jednostki podstawowe (V i A)
 			   	 	    output_volts = vbus2 / 1000.0;  // mV -> V
 800455c:	4b52      	ldr	r3, [pc, #328]	@ (80046a8 <main+0x1360>)
 800455e:	881b      	ldrh	r3, [r3, #0]
 8004560:	4618      	mov	r0, r3
 8004562:	f7fc f80f 	bl	8000584 <__aeabi_i2d>
 8004566:	f04f 0200 	mov.w	r2, #0
 800456a:	4b48      	ldr	r3, [pc, #288]	@ (800468c <main+0x1344>)
 800456c:	f7fc f99e 	bl	80008ac <__aeabi_ddiv>
 8004570:	4602      	mov	r2, r0
 8004572:	460b      	mov	r3, r1
 8004574:	4610      	mov	r0, r2
 8004576:	4619      	mov	r1, r3
 8004578:	f7fc fb50 	bl	8000c1c <__aeabi_d2f>
 800457c:	4603      	mov	r3, r0
 800457e:	4a4e      	ldr	r2, [pc, #312]	@ (80046b8 <main+0x1370>)
 8004580:	6013      	str	r3, [r2, #0]
 			   	 	    vshunt_volts2 = vshunt2 / 1000.0; // mV -> V
 8004582:	4b4a      	ldr	r3, [pc, #296]	@ (80046ac <main+0x1364>)
 8004584:	881b      	ldrh	r3, [r3, #0]
 8004586:	4618      	mov	r0, r3
 8004588:	f7fb fffc 	bl	8000584 <__aeabi_i2d>
 800458c:	f04f 0200 	mov.w	r2, #0
 8004590:	4b3e      	ldr	r3, [pc, #248]	@ (800468c <main+0x1344>)
 8004592:	f7fc f98b 	bl	80008ac <__aeabi_ddiv>
 8004596:	4602      	mov	r2, r0
 8004598:	460b      	mov	r3, r1
 800459a:	4610      	mov	r0, r2
 800459c:	4619      	mov	r1, r3
 800459e:	f7fc fb3d 	bl	8000c1c <__aeabi_d2f>
 80045a2:	4603      	mov	r3, r0
 80045a4:	4a45      	ldr	r2, [pc, #276]	@ (80046bc <main+0x1374>)
 80045a6:	6013      	str	r3, [r2, #0]
 			   	 	    current_amps2 = current2 / 1000.0; // mA -> A
 80045a8:	4b41      	ldr	r3, [pc, #260]	@ (80046b0 <main+0x1368>)
 80045aa:	881b      	ldrh	r3, [r3, #0]
 80045ac:	4618      	mov	r0, r3
 80045ae:	f7fb ffe9 	bl	8000584 <__aeabi_i2d>
 80045b2:	f04f 0200 	mov.w	r2, #0
 80045b6:	4b35      	ldr	r3, [pc, #212]	@ (800468c <main+0x1344>)
 80045b8:	f7fc f978 	bl	80008ac <__aeabi_ddiv>
 80045bc:	4602      	mov	r2, r0
 80045be:	460b      	mov	r3, r1
 80045c0:	4610      	mov	r0, r2
 80045c2:	4619      	mov	r1, r3
 80045c4:	f7fc fb2a 	bl	8000c1c <__aeabi_d2f>
 80045c8:	4603      	mov	r3, r0
 80045ca:	4a3d      	ldr	r2, [pc, #244]	@ (80046c0 <main+0x1378>)
 80045cc:	6013      	str	r3, [r2, #0]

 			   	 	      //  Zaokrąglanie do 3 miejsc po przecinku
 			   	 	       output_volts = round(output_volts * 1000) / 1000;
 80045ce:	4b3a      	ldr	r3, [pc, #232]	@ (80046b8 <main+0x1370>)
 80045d0:	edd3 7a00 	vldr	s15, [r3]
 80045d4:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800469c <main+0x1354>
 80045d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80045dc:	ee17 0a90 	vmov	r0, s15
 80045e0:	f7fb ffe2 	bl	80005a8 <__aeabi_f2d>
 80045e4:	4602      	mov	r2, r0
 80045e6:	460b      	mov	r3, r1
 80045e8:	ec43 2b10 	vmov	d0, r2, r3
 80045ec:	f008 faa4 	bl	800cb38 <round>
 80045f0:	ec51 0b10 	vmov	r0, r1, d0
 80045f4:	f04f 0200 	mov.w	r2, #0
 80045f8:	4b24      	ldr	r3, [pc, #144]	@ (800468c <main+0x1344>)
 80045fa:	f7fc f957 	bl	80008ac <__aeabi_ddiv>
 80045fe:	4602      	mov	r2, r0
 8004600:	460b      	mov	r3, r1
 8004602:	4610      	mov	r0, r2
 8004604:	4619      	mov	r1, r3
 8004606:	f7fc fb09 	bl	8000c1c <__aeabi_d2f>
 800460a:	4603      	mov	r3, r0
 800460c:	4a2a      	ldr	r2, [pc, #168]	@ (80046b8 <main+0x1370>)
 800460e:	6013      	str	r3, [r2, #0]
 			   	 	       vshunt_volts2 = round(vshunt_volts2 * 1000) / 1000;
 8004610:	4b2a      	ldr	r3, [pc, #168]	@ (80046bc <main+0x1374>)
 8004612:	edd3 7a00 	vldr	s15, [r3]
 8004616:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800469c <main+0x1354>
 800461a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800461e:	ee17 0a90 	vmov	r0, s15
 8004622:	f7fb ffc1 	bl	80005a8 <__aeabi_f2d>
 8004626:	4602      	mov	r2, r0
 8004628:	460b      	mov	r3, r1
 800462a:	ec43 2b10 	vmov	d0, r2, r3
 800462e:	f008 fa83 	bl	800cb38 <round>
 8004632:	ec51 0b10 	vmov	r0, r1, d0
 8004636:	f04f 0200 	mov.w	r2, #0
 800463a:	4b14      	ldr	r3, [pc, #80]	@ (800468c <main+0x1344>)
 800463c:	f7fc f936 	bl	80008ac <__aeabi_ddiv>
 8004640:	4602      	mov	r2, r0
 8004642:	460b      	mov	r3, r1
 8004644:	4610      	mov	r0, r2
 8004646:	4619      	mov	r1, r3
 8004648:	f7fc fae8 	bl	8000c1c <__aeabi_d2f>
 800464c:	4603      	mov	r3, r0
 800464e:	e039      	b.n	80046c4 <main+0x137c>
 8004650:	20000488 	.word	0x20000488
 8004654:	20000307 	.word	0x20000307
 8004658:	0800cdd0 	.word	0x0800cdd0
 800465c:	0800cd90 	.word	0x0800cd90
 8004660:	20000298 	.word	0x20000298
 8004664:	200002fd 	.word	0x200002fd
 8004668:	20000128 	.word	0x20000128
 800466c:	20000058 	.word	0x20000058
 8004670:	20000054 	.word	0x20000054
 8004674:	20000055 	.word	0x20000055
 8004678:	20000348 	.word	0x20000348
 800467c:	20000358 	.word	0x20000358
 8004680:	2000035a 	.word	0x2000035a
 8004684:	2000035c 	.word	0x2000035c
 8004688:	2000035e 	.word	0x2000035e
 800468c:	408f4000 	.word	0x408f4000
 8004690:	2000036c 	.word	0x2000036c
 8004694:	20000370 	.word	0x20000370
 8004698:	20000374 	.word	0x20000374
 800469c:	447a0000 	.word	0x447a0000
 80046a0:	20000384 	.word	0x20000384
 80046a4:	20000350 	.word	0x20000350
 80046a8:	20000360 	.word	0x20000360
 80046ac:	20000362 	.word	0x20000362
 80046b0:	20000364 	.word	0x20000364
 80046b4:	20000366 	.word	0x20000366
 80046b8:	20000378 	.word	0x20000378
 80046bc:	2000037c 	.word	0x2000037c
 80046c0:	20000380 	.word	0x20000380
 80046c4:	4a4e      	ldr	r2, [pc, #312]	@ (8004800 <main+0x14b8>)
 80046c6:	6013      	str	r3, [r2, #0]
 			   	 	       current_amps2 = round(current_amps2 * 1000) /  1000;
 80046c8:	4b4e      	ldr	r3, [pc, #312]	@ (8004804 <main+0x14bc>)
 80046ca:	edd3 7a00 	vldr	s15, [r3]
 80046ce:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8004808 <main+0x14c0>
 80046d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046d6:	ee17 0a90 	vmov	r0, s15
 80046da:	f7fb ff65 	bl	80005a8 <__aeabi_f2d>
 80046de:	4602      	mov	r2, r0
 80046e0:	460b      	mov	r3, r1
 80046e2:	ec43 2b10 	vmov	d0, r2, r3
 80046e6:	f008 fa27 	bl	800cb38 <round>
 80046ea:	ec51 0b10 	vmov	r0, r1, d0
 80046ee:	f04f 0200 	mov.w	r2, #0
 80046f2:	4b46      	ldr	r3, [pc, #280]	@ (800480c <main+0x14c4>)
 80046f4:	f7fc f8da 	bl	80008ac <__aeabi_ddiv>
 80046f8:	4602      	mov	r2, r0
 80046fa:	460b      	mov	r3, r1
 80046fc:	4610      	mov	r0, r2
 80046fe:	4619      	mov	r1, r3
 8004700:	f7fc fa8c 	bl	8000c1c <__aeabi_d2f>
 8004704:	4603      	mov	r3, r0
 8004706:	4a3f      	ldr	r2, [pc, #252]	@ (8004804 <main+0x14bc>)
 8004708:	6013      	str	r3, [r2, #0]
 	    if(Output == true)
 800470a:	4b41      	ldr	r3, [pc, #260]	@ (8004810 <main+0x14c8>)
 800470c:	781b      	ldrb	r3, [r3, #0]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d035      	beq.n	800477e <main+0x1436>
 	    {
 		if(solar_volts >= 4.6) energymode = 1;
 8004712:	4b40      	ldr	r3, [pc, #256]	@ (8004814 <main+0x14cc>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4618      	mov	r0, r3
 8004718:	f7fb ff46 	bl	80005a8 <__aeabi_f2d>
 800471c:	a336      	add	r3, pc, #216	@ (adr r3, 80047f8 <main+0x14b0>)
 800471e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004722:	f7fc fa1f 	bl	8000b64 <__aeabi_dcmpge>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d003      	beq.n	8004734 <main+0x13ec>
 800472c:	4b3a      	ldr	r3, [pc, #232]	@ (8004818 <main+0x14d0>)
 800472e:	2201      	movs	r2, #1
 8004730:	801a      	strh	r2, [r3, #0]
 8004732:	e017      	b.n	8004764 <main+0x141c>
 		else if(PowerSupply == false && solar_volts < 4.5 && energymode != 2) energymode = 2;
 8004734:	4b39      	ldr	r3, [pc, #228]	@ (800481c <main+0x14d4>)
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	f083 0301 	eor.w	r3, r3, #1
 800473c:	b2db      	uxtb	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d010      	beq.n	8004764 <main+0x141c>
 8004742:	4b34      	ldr	r3, [pc, #208]	@ (8004814 <main+0x14cc>)
 8004744:	edd3 7a00 	vldr	s15, [r3]
 8004748:	eeb1 7a02 	vmov.f32	s14, #18	@ 0x40900000  4.5
 800474c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004754:	d506      	bpl.n	8004764 <main+0x141c>
 8004756:	4b30      	ldr	r3, [pc, #192]	@ (8004818 <main+0x14d0>)
 8004758:	881b      	ldrh	r3, [r3, #0]
 800475a:	2b02      	cmp	r3, #2
 800475c:	d002      	beq.n	8004764 <main+0x141c>
 800475e:	4b2e      	ldr	r3, [pc, #184]	@ (8004818 <main+0x14d0>)
 8004760:	2202      	movs	r2, #2
 8004762:	801a      	strh	r2, [r3, #0]
 		if(output_volts < 4) energymode = 3;
 8004764:	4b2e      	ldr	r3, [pc, #184]	@ (8004820 <main+0x14d8>)
 8004766:	edd3 7a00 	vldr	s15, [r3]
 800476a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800476e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004776:	d502      	bpl.n	800477e <main+0x1436>
 8004778:	4b27      	ldr	r3, [pc, #156]	@ (8004818 <main+0x14d0>)
 800477a:	2203      	movs	r2, #3
 800477c:	801a      	strh	r2, [r3, #0]
 	    }
 		if(Output == false) energymode = 4; //wylaczenie zasilania, panel jesli jest w stanie to ładuje akumulator
 800477e:	4b24      	ldr	r3, [pc, #144]	@ (8004810 <main+0x14c8>)
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	f083 0301 	eor.w	r3, r3, #1
 8004786:	b2db      	uxtb	r3, r3
 8004788:	2b00      	cmp	r3, #0
 800478a:	d002      	beq.n	8004792 <main+0x144a>
 800478c:	4b22      	ldr	r3, [pc, #136]	@ (8004818 <main+0x14d0>)
 800478e:	2204      	movs	r2, #4
 8004790:	801a      	strh	r2, [r3, #0]
 		switch (energymode) {
 8004792:	4b21      	ldr	r3, [pc, #132]	@ (8004818 <main+0x14d0>)
 8004794:	881b      	ldrh	r3, [r3, #0]
 8004796:	3b01      	subs	r3, #1
 8004798:	2b03      	cmp	r3, #3
 800479a:	d829      	bhi.n	80047f0 <main+0x14a8>
 800479c:	a201      	add	r2, pc, #4	@ (adr r2, 80047a4 <main+0x145c>)
 800479e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047a2:	bf00      	nop
 80047a4:	080047b5 	.word	0x080047b5
 80047a8:	080047c5 	.word	0x080047c5
 80047ac:	080047d1 	.word	0x080047d1
 80047b0:	080047e1 	.word	0x080047e1
 		case 1:
 			PowerSupply_Off();
 80047b4:	f7fe fc60 	bl	8003078 <PowerSupply_Off>
 			Battery_Off();
 80047b8:	f7fe fc98 	bl	80030ec <Battery_Off>
 			Solar = true;
 80047bc:	4b19      	ldr	r3, [pc, #100]	@ (8004824 <main+0x14dc>)
 80047be:	2201      	movs	r2, #1
 80047c0:	701a      	strb	r2, [r3, #0]
 			break;
 80047c2:	e015      	b.n	80047f0 <main+0x14a8>
 		case 2:
 			Battery_On();
 80047c4:	f7fe fca6 	bl	8003114 <Battery_On>
 			Solar = false;
 80047c8:	4b16      	ldr	r3, [pc, #88]	@ (8004824 <main+0x14dc>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	701a      	strb	r2, [r3, #0]
 			break;
 80047ce:	e00f      	b.n	80047f0 <main+0x14a8>

 		case 3:
 			Battery_Off();
 80047d0:	f7fe fc8c 	bl	80030ec <Battery_Off>
 			PowerSupply_On();
 80047d4:	f7fe fc64 	bl	80030a0 <PowerSupply_On>
 			Solar = false;
 80047d8:	4b12      	ldr	r3, [pc, #72]	@ (8004824 <main+0x14dc>)
 80047da:	2200      	movs	r2, #0
 80047dc:	701a      	strb	r2, [r3, #0]

 			break;
 80047de:	e007      	b.n	80047f0 <main+0x14a8>
 		case 4:
 			PowerSupply_Off();
 80047e0:	f7fe fc4a 	bl	8003078 <PowerSupply_Off>
 			Battery_Off();
 80047e4:	f7fe fc82 	bl	80030ec <Battery_Off>
 			Solar = false;
 80047e8:	4b0e      	ldr	r3, [pc, #56]	@ (8004824 <main+0x14dc>)
 80047ea:	2200      	movs	r2, #0
 80047ec:	701a      	strb	r2, [r3, #0]
 			break;
 80047ee:	bf00      	nop
 		}
 	////////////////////////////////////////////////////////////////////////////////////
 	for (int i = 0; i < RX_BUFFER_SIZE; i++) {
 80047f0:	2300      	movs	r3, #0
 80047f2:	607b      	str	r3, [r7, #4]
 80047f4:	e024      	b.n	8004840 <main+0x14f8>
 80047f6:	bf00      	nop
 80047f8:	66666666 	.word	0x66666666
 80047fc:	40126666 	.word	0x40126666
 8004800:	2000037c 	.word	0x2000037c
 8004804:	20000380 	.word	0x20000380
 8004808:	447a0000 	.word	0x447a0000
 800480c:	408f4000 	.word	0x408f4000
 8004810:	2000036a 	.word	0x2000036a
 8004814:	2000036c 	.word	0x2000036c
 8004818:	20000154 	.word	0x20000154
 800481c:	20000368 	.word	0x20000368
 8004820:	20000378 	.word	0x20000378
 8004824:	2000036b 	.word	0x2000036b
 	    received[i] = rxBuffer[i]; // Kopiuj dane
 8004828:	4aa7      	ldr	r2, [pc, #668]	@ (8004ac8 <main+0x1780>)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4413      	add	r3, r2
 800482e:	7819      	ldrb	r1, [r3, #0]
 8004830:	4aa6      	ldr	r2, [pc, #664]	@ (8004acc <main+0x1784>)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4413      	add	r3, r2
 8004836:	460a      	mov	r2, r1
 8004838:	701a      	strb	r2, [r3, #0]
 	for (int i = 0; i < RX_BUFFER_SIZE; i++) {
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	3301      	adds	r3, #1
 800483e:	607b      	str	r3, [r7, #4]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2b03      	cmp	r3, #3
 8004844:	ddf0      	ble.n	8004828 <main+0x14e0>
 	}
 	received[RX_BUFFER_SIZE] = '\0'; // Dodaj znak końca stringa
 8004846:	4ba1      	ldr	r3, [pc, #644]	@ (8004acc <main+0x1784>)
 8004848:	2200      	movs	r2, #0
 800484a:	711a      	strb	r2, [r3, #4]
 	//Wyłączenie światła w kuchnii
 	if (strcmp(received, "LK00") == 0 && strcmp(lastMessage, "LK00") != 0) {
 800484c:	49a0      	ldr	r1, [pc, #640]	@ (8004ad0 <main+0x1788>)
 800484e:	489f      	ldr	r0, [pc, #636]	@ (8004acc <main+0x1784>)
 8004850:	f7fb fcde 	bl	8000210 <strcmp>
 8004854:	4603      	mov	r3, r0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d111      	bne.n	800487e <main+0x1536>
 800485a:	499d      	ldr	r1, [pc, #628]	@ (8004ad0 <main+0x1788>)
 800485c:	489d      	ldr	r0, [pc, #628]	@ (8004ad4 <main+0x178c>)
 800485e:	f7fb fcd7 	bl	8000210 <strcmp>
 8004862:	4603      	mov	r3, r0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d00a      	beq.n	800487e <main+0x1536>
 	    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8004868:	210c      	movs	r1, #12
 800486a:	489b      	ldr	r0, [pc, #620]	@ (8004ad8 <main+0x1790>)
 800486c:	f005 f842 	bl	80098f4 <HAL_TIM_PWM_Stop>
 	    strcpy(lastMessage, "LK00");
 8004870:	4b98      	ldr	r3, [pc, #608]	@ (8004ad4 <main+0x178c>)
 8004872:	4a97      	ldr	r2, [pc, #604]	@ (8004ad0 <main+0x1788>)
 8004874:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004878:	6018      	str	r0, [r3, #0]
 800487a:	3304      	adds	r3, #4
 800487c:	7019      	strb	r1, [r3, #0]
 	}
 	//Włączenie światła w kuchnii
 	if (strcmp(received, "LK01") == 0 && strcmp(lastMessage, "LK01") != 0) {
 800487e:	4997      	ldr	r1, [pc, #604]	@ (8004adc <main+0x1794>)
 8004880:	4892      	ldr	r0, [pc, #584]	@ (8004acc <main+0x1784>)
 8004882:	f7fb fcc5 	bl	8000210 <strcmp>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d116      	bne.n	80048ba <main+0x1572>
 800488c:	4993      	ldr	r1, [pc, #588]	@ (8004adc <main+0x1794>)
 800488e:	4891      	ldr	r0, [pc, #580]	@ (8004ad4 <main+0x178c>)
 8004890:	f7fb fcbe 	bl	8000210 <strcmp>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00f      	beq.n	80048ba <main+0x1572>
 	 	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, brightnessKitchen);
 800489a:	4b91      	ldr	r3, [pc, #580]	@ (8004ae0 <main+0x1798>)
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	4b8e      	ldr	r3, [pc, #568]	@ (8004ad8 <main+0x1790>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	641a      	str	r2, [r3, #64]	@ 0x40
 	 	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80048a4:	210c      	movs	r1, #12
 80048a6:	488c      	ldr	r0, [pc, #560]	@ (8004ad8 <main+0x1790>)
 80048a8:	f004 ff2a 	bl	8009700 <HAL_TIM_PWM_Start>
 	 	strcpy(lastMessage, "LK01");
 80048ac:	4b89      	ldr	r3, [pc, #548]	@ (8004ad4 <main+0x178c>)
 80048ae:	4a8b      	ldr	r2, [pc, #556]	@ (8004adc <main+0x1794>)
 80048b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80048b4:	6018      	str	r0, [r3, #0]
 80048b6:	3304      	adds	r3, #4
 80048b8:	7019      	strb	r1, [r3, #0]
 	}
 	//Wyłączenie światła w salonie
 	if (strcmp(received, "LL00") == 0 && strcmp(lastMessage, "LL00") != 0) {
 80048ba:	498a      	ldr	r1, [pc, #552]	@ (8004ae4 <main+0x179c>)
 80048bc:	4883      	ldr	r0, [pc, #524]	@ (8004acc <main+0x1784>)
 80048be:	f7fb fca7 	bl	8000210 <strcmp>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d111      	bne.n	80048ec <main+0x15a4>
 80048c8:	4986      	ldr	r1, [pc, #536]	@ (8004ae4 <main+0x179c>)
 80048ca:	4882      	ldr	r0, [pc, #520]	@ (8004ad4 <main+0x178c>)
 80048cc:	f7fb fca0 	bl	8000210 <strcmp>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00a      	beq.n	80048ec <main+0x15a4>
 	 	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 80048d6:	2100      	movs	r1, #0
 80048d8:	4883      	ldr	r0, [pc, #524]	@ (8004ae8 <main+0x17a0>)
 80048da:	f005 f80b 	bl	80098f4 <HAL_TIM_PWM_Stop>
 	 	strcpy(lastMessage, "LL00");
 80048de:	4b7d      	ldr	r3, [pc, #500]	@ (8004ad4 <main+0x178c>)
 80048e0:	4a80      	ldr	r2, [pc, #512]	@ (8004ae4 <main+0x179c>)
 80048e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80048e6:	6018      	str	r0, [r3, #0]
 80048e8:	3304      	adds	r3, #4
 80048ea:	7019      	strb	r1, [r3, #0]
 	}
 	//Włączenie światła w salonie
 	if (strcmp(received, "LL01") == 0 && strcmp(lastMessage, "LL01") != 0) {
 80048ec:	497f      	ldr	r1, [pc, #508]	@ (8004aec <main+0x17a4>)
 80048ee:	4877      	ldr	r0, [pc, #476]	@ (8004acc <main+0x1784>)
 80048f0:	f7fb fc8e 	bl	8000210 <strcmp>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d116      	bne.n	8004928 <main+0x15e0>
 80048fa:	497c      	ldr	r1, [pc, #496]	@ (8004aec <main+0x17a4>)
 80048fc:	4875      	ldr	r0, [pc, #468]	@ (8004ad4 <main+0x178c>)
 80048fe:	f7fb fc87 	bl	8000210 <strcmp>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00f      	beq.n	8004928 <main+0x15e0>
 	 	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, brightnessLivingroom);
 8004908:	4b79      	ldr	r3, [pc, #484]	@ (8004af0 <main+0x17a8>)
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	4b76      	ldr	r3, [pc, #472]	@ (8004ae8 <main+0x17a0>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	635a      	str	r2, [r3, #52]	@ 0x34
 	 	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8004912:	2100      	movs	r1, #0
 8004914:	4874      	ldr	r0, [pc, #464]	@ (8004ae8 <main+0x17a0>)
 8004916:	f004 fef3 	bl	8009700 <HAL_TIM_PWM_Start>
 	 	strcpy(lastMessage, "LL01");
 800491a:	4b6e      	ldr	r3, [pc, #440]	@ (8004ad4 <main+0x178c>)
 800491c:	4a73      	ldr	r2, [pc, #460]	@ (8004aec <main+0x17a4>)
 800491e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004922:	6018      	str	r0, [r3, #0]
 8004924:	3304      	adds	r3, #4
 8004926:	7019      	strb	r1, [r3, #0]
 	}

 	if (strcmp(received, "LG00") == 0 && strcmp(lastMessage, "LG00") != 0) {
 8004928:	4972      	ldr	r1, [pc, #456]	@ (8004af4 <main+0x17ac>)
 800492a:	4868      	ldr	r0, [pc, #416]	@ (8004acc <main+0x1784>)
 800492c:	f7fb fc70 	bl	8000210 <strcmp>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d111      	bne.n	800495a <main+0x1612>
 8004936:	496f      	ldr	r1, [pc, #444]	@ (8004af4 <main+0x17ac>)
 8004938:	4866      	ldr	r0, [pc, #408]	@ (8004ad4 <main+0x178c>)
 800493a:	f7fb fc69 	bl	8000210 <strcmp>
 800493e:	4603      	mov	r3, r0
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00a      	beq.n	800495a <main+0x1612>
 	 	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8004944:	2100      	movs	r1, #0
 8004946:	4864      	ldr	r0, [pc, #400]	@ (8004ad8 <main+0x1790>)
 8004948:	f004 ffd4 	bl	80098f4 <HAL_TIM_PWM_Stop>
 	 	strcpy(lastMessage, "LG00");
 800494c:	4b61      	ldr	r3, [pc, #388]	@ (8004ad4 <main+0x178c>)
 800494e:	4a69      	ldr	r2, [pc, #420]	@ (8004af4 <main+0x17ac>)
 8004950:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004954:	6018      	str	r0, [r3, #0]
 8004956:	3304      	adds	r3, #4
 8004958:	7019      	strb	r1, [r3, #0]
 	}

 	if (strcmp(received, "LG01") == 0 && strcmp(lastMessage, "LG01") != 0) {
 800495a:	4967      	ldr	r1, [pc, #412]	@ (8004af8 <main+0x17b0>)
 800495c:	485b      	ldr	r0, [pc, #364]	@ (8004acc <main+0x1784>)
 800495e:	f7fb fc57 	bl	8000210 <strcmp>
 8004962:	4603      	mov	r3, r0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d116      	bne.n	8004996 <main+0x164e>
 8004968:	4963      	ldr	r1, [pc, #396]	@ (8004af8 <main+0x17b0>)
 800496a:	485a      	ldr	r0, [pc, #360]	@ (8004ad4 <main+0x178c>)
 800496c:	f7fb fc50 	bl	8000210 <strcmp>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00f      	beq.n	8004996 <main+0x164e>
 	 	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, brightnessGarage);
 8004976:	4b61      	ldr	r3, [pc, #388]	@ (8004afc <main+0x17b4>)
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	4b57      	ldr	r3, [pc, #348]	@ (8004ad8 <main+0x1790>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	635a      	str	r2, [r3, #52]	@ 0x34
 	 	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8004980:	2100      	movs	r1, #0
 8004982:	4855      	ldr	r0, [pc, #340]	@ (8004ad8 <main+0x1790>)
 8004984:	f004 febc 	bl	8009700 <HAL_TIM_PWM_Start>
 	 	strcpy(lastMessage, "LG01");
 8004988:	4b52      	ldr	r3, [pc, #328]	@ (8004ad4 <main+0x178c>)
 800498a:	4a5b      	ldr	r2, [pc, #364]	@ (8004af8 <main+0x17b0>)
 800498c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004990:	6018      	str	r0, [r3, #0]
 8004992:	3304      	adds	r3, #4
 8004994:	7019      	strb	r1, [r3, #0]
 	}

 	if(rxBuffer[0]=='1')  //Suwak jasności kuchnia
 8004996:	4b4c      	ldr	r3, [pc, #304]	@ (8004ac8 <main+0x1780>)
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	2b31      	cmp	r3, #49	@ 0x31
 800499c:	d11d      	bne.n	80049da <main+0x1692>
 	{
 		brightnessKitchen = (received[1] - '0') * 1000
 800499e:	4b4b      	ldr	r3, [pc, #300]	@ (8004acc <main+0x1784>)
 80049a0:	785b      	ldrb	r3, [r3, #1]
 80049a2:	3b30      	subs	r3, #48	@ 0x30
 80049a4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80049a8:	fb03 f202 	mul.w	r2, r3, r2
 		                  + (received[2] - '0') * 100
 80049ac:	4b47      	ldr	r3, [pc, #284]	@ (8004acc <main+0x1784>)
 80049ae:	789b      	ldrb	r3, [r3, #2]
 80049b0:	3b30      	subs	r3, #48	@ 0x30
 80049b2:	2164      	movs	r1, #100	@ 0x64
 80049b4:	fb01 f303 	mul.w	r3, r1, r3
 80049b8:	18d1      	adds	r1, r2, r3
 		                  + (received[3] - '0')* 10;
 80049ba:	4b44      	ldr	r3, [pc, #272]	@ (8004acc <main+0x1784>)
 80049bc:	78db      	ldrb	r3, [r3, #3]
 80049be:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80049c2:	4613      	mov	r3, r2
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	4413      	add	r3, r2
 80049c8:	005b      	lsls	r3, r3, #1
 80049ca:	440b      	add	r3, r1
 		brightnessKitchen = (received[1] - '0') * 1000
 80049cc:	4a44      	ldr	r2, [pc, #272]	@ (8004ae0 <main+0x1798>)
 80049ce:	6013      	str	r3, [r2, #0]
 		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, brightnessKitchen);
 80049d0:	4b43      	ldr	r3, [pc, #268]	@ (8004ae0 <main+0x1798>)
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	4b40      	ldr	r3, [pc, #256]	@ (8004ad8 <main+0x1790>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	641a      	str	r2, [r3, #64]	@ 0x40
 	}

 	if(received[0]=='2')	//Suwak jasności salon
 80049da:	4b3c      	ldr	r3, [pc, #240]	@ (8004acc <main+0x1784>)
 80049dc:	781b      	ldrb	r3, [r3, #0]
 80049de:	2b32      	cmp	r3, #50	@ 0x32
 80049e0:	d11d      	bne.n	8004a1e <main+0x16d6>
 	{
 		brightnessLivingroom = (received[1] - '0') * 1000
 80049e2:	4b3a      	ldr	r3, [pc, #232]	@ (8004acc <main+0x1784>)
 80049e4:	785b      	ldrb	r3, [r3, #1]
 80049e6:	3b30      	subs	r3, #48	@ 0x30
 80049e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80049ec:	fb03 f202 	mul.w	r2, r3, r2
                 + (received[2] - '0') * 100
 80049f0:	4b36      	ldr	r3, [pc, #216]	@ (8004acc <main+0x1784>)
 80049f2:	789b      	ldrb	r3, [r3, #2]
 80049f4:	3b30      	subs	r3, #48	@ 0x30
 80049f6:	2164      	movs	r1, #100	@ 0x64
 80049f8:	fb01 f303 	mul.w	r3, r1, r3
 80049fc:	18d1      	adds	r1, r2, r3
                 + (received[3] - '0') * 10;
 80049fe:	4b33      	ldr	r3, [pc, #204]	@ (8004acc <main+0x1784>)
 8004a00:	78db      	ldrb	r3, [r3, #3]
 8004a02:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8004a06:	4613      	mov	r3, r2
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	4413      	add	r3, r2
 8004a0c:	005b      	lsls	r3, r3, #1
 8004a0e:	440b      	add	r3, r1
 		brightnessLivingroom = (received[1] - '0') * 1000
 8004a10:	4a37      	ldr	r2, [pc, #220]	@ (8004af0 <main+0x17a8>)
 8004a12:	6013      	str	r3, [r2, #0]
 		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, brightnessLivingroom);
 8004a14:	4b36      	ldr	r3, [pc, #216]	@ (8004af0 <main+0x17a8>)
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	4b33      	ldr	r3, [pc, #204]	@ (8004ae8 <main+0x17a0>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	635a      	str	r2, [r3, #52]	@ 0x34
 	}
 	if(received[0]=='3')	//Suwak jasności garaż
 8004a1e:	4b2b      	ldr	r3, [pc, #172]	@ (8004acc <main+0x1784>)
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	2b33      	cmp	r3, #51	@ 0x33
 8004a24:	d11d      	bne.n	8004a62 <main+0x171a>
 	{
 		brightnessGarage = (received[1] - '0') * 1000
 8004a26:	4b29      	ldr	r3, [pc, #164]	@ (8004acc <main+0x1784>)
 8004a28:	785b      	ldrb	r3, [r3, #1]
 8004a2a:	3b30      	subs	r3, #48	@ 0x30
 8004a2c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004a30:	fb03 f202 	mul.w	r2, r3, r2
                 + (received[2] - '0') * 100
 8004a34:	4b25      	ldr	r3, [pc, #148]	@ (8004acc <main+0x1784>)
 8004a36:	789b      	ldrb	r3, [r3, #2]
 8004a38:	3b30      	subs	r3, #48	@ 0x30
 8004a3a:	2164      	movs	r1, #100	@ 0x64
 8004a3c:	fb01 f303 	mul.w	r3, r1, r3
 8004a40:	18d1      	adds	r1, r2, r3
                 + (received[3] - '0') * 10;
 8004a42:	4b22      	ldr	r3, [pc, #136]	@ (8004acc <main+0x1784>)
 8004a44:	78db      	ldrb	r3, [r3, #3]
 8004a46:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	4413      	add	r3, r2
 8004a50:	005b      	lsls	r3, r3, #1
 8004a52:	440b      	add	r3, r1
 		brightnessGarage = (received[1] - '0') * 1000
 8004a54:	4a29      	ldr	r2, [pc, #164]	@ (8004afc <main+0x17b4>)
 8004a56:	6013      	str	r3, [r2, #0]
 		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, brightnessGarage);
 8004a58:	4b28      	ldr	r3, [pc, #160]	@ (8004afc <main+0x17b4>)
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ad8 <main+0x1790>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	635a      	str	r2, [r3, #52]	@ 0x34
 	}
 	//Włączenie alarmu
 	if (strcmp(received, "AL01") == 0 && strcmp(lastMessage, "AL01") != 0)
 8004a62:	4927      	ldr	r1, [pc, #156]	@ (8004b00 <main+0x17b8>)
 8004a64:	4819      	ldr	r0, [pc, #100]	@ (8004acc <main+0x1784>)
 8004a66:	f7fb fbd3 	bl	8000210 <strcmp>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d112      	bne.n	8004a96 <main+0x174e>
 8004a70:	4923      	ldr	r1, [pc, #140]	@ (8004b00 <main+0x17b8>)
 8004a72:	4818      	ldr	r0, [pc, #96]	@ (8004ad4 <main+0x178c>)
 8004a74:	f7fb fbcc 	bl	8000210 <strcmp>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d00b      	beq.n	8004a96 <main+0x174e>
 	{
 		alarm = true;
 8004a7e:	4b21      	ldr	r3, [pc, #132]	@ (8004b04 <main+0x17bc>)
 8004a80:	2201      	movs	r2, #1
 8004a82:	701a      	strb	r2, [r3, #0]
		PIR_detected = false;
 8004a84:	4b20      	ldr	r3, [pc, #128]	@ (8004b08 <main+0x17c0>)
 8004a86:	2200      	movs	r2, #0
 8004a88:	701a      	strb	r2, [r3, #0]
		alarmLED = false;
 8004a8a:	4b20      	ldr	r3, [pc, #128]	@ (8004b0c <main+0x17c4>)
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim2);
 8004a90:	4811      	ldr	r0, [pc, #68]	@ (8004ad8 <main+0x1790>)
 8004a92:	f004 fd2d 	bl	80094f0 <HAL_TIM_Base_Start_IT>
 	}
 	//Wyłączenie alarmu
 	if (strcmp(received, "AL00") == 0 && strcmp(lastMessage, "AL00") != 0)
 8004a96:	491e      	ldr	r1, [pc, #120]	@ (8004b10 <main+0x17c8>)
 8004a98:	480c      	ldr	r0, [pc, #48]	@ (8004acc <main+0x1784>)
 8004a9a:	f7fb fbb9 	bl	8000210 <strcmp>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d13e      	bne.n	8004b22 <main+0x17da>
 8004aa4:	491a      	ldr	r1, [pc, #104]	@ (8004b10 <main+0x17c8>)
 8004aa6:	480b      	ldr	r0, [pc, #44]	@ (8004ad4 <main+0x178c>)
 8004aa8:	f7fb fbb2 	bl	8000210 <strcmp>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d037      	beq.n	8004b22 <main+0x17da>
 	{
 		alarm = false;
 8004ab2:	4b14      	ldr	r3, [pc, #80]	@ (8004b04 <main+0x17bc>)
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	701a      	strb	r2, [r3, #0]
		PIR_detected = false;
 8004ab8:	4b13      	ldr	r3, [pc, #76]	@ (8004b08 <main+0x17c0>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	701a      	strb	r2, [r3, #0]
		alarmLED = false;
 8004abe:	4b13      	ldr	r3, [pc, #76]	@ (8004b0c <main+0x17c4>)
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	701a      	strb	r2, [r3, #0]
 8004ac4:	e026      	b.n	8004b14 <main+0x17cc>
 8004ac6:	bf00      	nop
 8004ac8:	200002e4 	.word	0x200002e4
 8004acc:	200002f0 	.word	0x200002f0
 8004ad0:	0800cdd8 	.word	0x0800cdd8
 8004ad4:	200002f8 	.word	0x200002f8
 8004ad8:	2000043c 	.word	0x2000043c
 8004adc:	0800cde0 	.word	0x0800cde0
 8004ae0:	20000130 	.word	0x20000130
 8004ae4:	0800cde8 	.word	0x0800cde8
 8004ae8:	200004d4 	.word	0x200004d4
 8004aec:	0800cdf0 	.word	0x0800cdf0
 8004af0:	2000012c 	.word	0x2000012c
 8004af4:	0800cdf8 	.word	0x0800cdf8
 8004af8:	0800ce00 	.word	0x0800ce00
 8004afc:	20000134 	.word	0x20000134
 8004b00:	0800ce08 	.word	0x0800ce08
 8004b04:	200002fe 	.word	0x200002fe
 8004b08:	20000303 	.word	0x20000303
 8004b0c:	200002ff 	.word	0x200002ff
 8004b10:	0800ce10 	.word	0x0800ce10
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8004b14:	2108      	movs	r1, #8
 8004b16:	48a9      	ldr	r0, [pc, #676]	@ (8004dbc <main+0x1a74>)
 8004b18:	f004 feec 	bl	80098f4 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop_IT(&htim2);
 8004b1c:	48a7      	ldr	r0, [pc, #668]	@ (8004dbc <main+0x1a74>)
 8004b1e:	f004 fd5f 	bl	80095e0 <HAL_TIM_Base_Stop_IT>
 	}
 	//Zamknięcie drzwi
	if (strcmp(received, "DM00") == 0 && strcmp(lastMessage, "DM00") != 0)
 8004b22:	49a7      	ldr	r1, [pc, #668]	@ (8004dc0 <main+0x1a78>)
 8004b24:	48a7      	ldr	r0, [pc, #668]	@ (8004dc4 <main+0x1a7c>)
 8004b26:	f7fb fb73 	bl	8000210 <strcmp>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d10d      	bne.n	8004b4c <main+0x1804>
 8004b30:	49a3      	ldr	r1, [pc, #652]	@ (8004dc0 <main+0x1a78>)
 8004b32:	48a5      	ldr	r0, [pc, #660]	@ (8004dc8 <main+0x1a80>)
 8004b34:	f7fb fb6c 	bl	8000210 <strcmp>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d006      	beq.n	8004b4c <main+0x1804>
	{
		//Logika do napisanie

		strcpy(lastMessage, "DM00");
 8004b3e:	4ba2      	ldr	r3, [pc, #648]	@ (8004dc8 <main+0x1a80>)
 8004b40:	4a9f      	ldr	r2, [pc, #636]	@ (8004dc0 <main+0x1a78>)
 8004b42:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004b46:	6018      	str	r0, [r3, #0]
 8004b48:	3304      	adds	r3, #4
 8004b4a:	7019      	strb	r1, [r3, #0]
	}

	//Otwarcie drzwi
	 if (strcmp(received, "DM01") == 0 && strcmp(lastMessage, "DM01") != 0)
 8004b4c:	499f      	ldr	r1, [pc, #636]	@ (8004dcc <main+0x1a84>)
 8004b4e:	489d      	ldr	r0, [pc, #628]	@ (8004dc4 <main+0x1a7c>)
 8004b50:	f7fb fb5e 	bl	8000210 <strcmp>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10d      	bne.n	8004b76 <main+0x182e>
 8004b5a:	499c      	ldr	r1, [pc, #624]	@ (8004dcc <main+0x1a84>)
 8004b5c:	489a      	ldr	r0, [pc, #616]	@ (8004dc8 <main+0x1a80>)
 8004b5e:	f7fb fb57 	bl	8000210 <strcmp>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d006      	beq.n	8004b76 <main+0x182e>
	 {
		//Logika do napisania

		strcpy(lastMessage, "DM01");
 8004b68:	4b97      	ldr	r3, [pc, #604]	@ (8004dc8 <main+0x1a80>)
 8004b6a:	4a98      	ldr	r2, [pc, #608]	@ (8004dcc <main+0x1a84>)
 8004b6c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004b70:	6018      	str	r0, [r3, #0]
 8004b72:	3304      	adds	r3, #4
 8004b74:	7019      	strb	r1, [r3, #0]
	 }

	 //Zamknięcie bramy
	if (strcmp(received, "GM00") == 0 && strcmp(lastMessage, "GM00") != 0)
 8004b76:	4996      	ldr	r1, [pc, #600]	@ (8004dd0 <main+0x1a88>)
 8004b78:	4892      	ldr	r0, [pc, #584]	@ (8004dc4 <main+0x1a7c>)
 8004b7a:	f7fb fb49 	bl	8000210 <strcmp>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d11d      	bne.n	8004bc0 <main+0x1878>
 8004b84:	4992      	ldr	r1, [pc, #584]	@ (8004dd0 <main+0x1a88>)
 8004b86:	4890      	ldr	r0, [pc, #576]	@ (8004dc8 <main+0x1a80>)
 8004b88:	f7fb fb42 	bl	8000210 <strcmp>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d016      	beq.n	8004bc0 <main+0x1878>
	{
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 500);
 8004b92:	4b90      	ldr	r3, [pc, #576]	@ (8004dd4 <main+0x1a8c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004b9a:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_Delay(500);
 8004b9c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004ba0:	f001 f834 	bl	8005c0c <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 0);
 8004ba4:	4b8b      	ldr	r3, [pc, #556]	@ (8004dd4 <main+0x1a8c>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	641a      	str	r2, [r3, #64]	@ 0x40
		garageGate= true;
 8004bac:	4b8a      	ldr	r3, [pc, #552]	@ (8004dd8 <main+0x1a90>)
 8004bae:	2201      	movs	r2, #1
 8004bb0:	701a      	strb	r2, [r3, #0]

		strcpy(lastMessage, "GM00");
 8004bb2:	4b85      	ldr	r3, [pc, #532]	@ (8004dc8 <main+0x1a80>)
 8004bb4:	4a86      	ldr	r2, [pc, #536]	@ (8004dd0 <main+0x1a88>)
 8004bb6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004bba:	6018      	str	r0, [r3, #0]
 8004bbc:	3304      	adds	r3, #4
 8004bbe:	7019      	strb	r1, [r3, #0]
	}

	//Otwarcie bramy
	if (strcmp(received, "GM01") == 0 && strcmp(lastMessage, "GM01") != 0)
 8004bc0:	4986      	ldr	r1, [pc, #536]	@ (8004ddc <main+0x1a94>)
 8004bc2:	4880      	ldr	r0, [pc, #512]	@ (8004dc4 <main+0x1a7c>)
 8004bc4:	f7fb fb24 	bl	8000210 <strcmp>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d11d      	bne.n	8004c0a <main+0x18c2>
 8004bce:	4983      	ldr	r1, [pc, #524]	@ (8004ddc <main+0x1a94>)
 8004bd0:	487d      	ldr	r0, [pc, #500]	@ (8004dc8 <main+0x1a80>)
 8004bd2:	f7fb fb1d 	bl	8000210 <strcmp>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d016      	beq.n	8004c0a <main+0x18c2>
	{
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 2000);
 8004bdc:	4b7d      	ldr	r3, [pc, #500]	@ (8004dd4 <main+0x1a8c>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004be4:	641a      	str	r2, [r3, #64]	@ 0x40
		HAL_Delay(500);
 8004be6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004bea:	f001 f80f 	bl	8005c0c <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4, 0);
 8004bee:	4b79      	ldr	r3, [pc, #484]	@ (8004dd4 <main+0x1a8c>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	641a      	str	r2, [r3, #64]	@ 0x40
		garageGate = false;
 8004bf6:	4b78      	ldr	r3, [pc, #480]	@ (8004dd8 <main+0x1a90>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	701a      	strb	r2, [r3, #0]

		strcpy(lastMessage, "GM01");
 8004bfc:	4b72      	ldr	r3, [pc, #456]	@ (8004dc8 <main+0x1a80>)
 8004bfe:	4a77      	ldr	r2, [pc, #476]	@ (8004ddc <main+0x1a94>)
 8004c00:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004c04:	6018      	str	r0, [r3, #0]
 8004c06:	3304      	adds	r3, #4
 8004c08:	7019      	strb	r1, [r3, #0]
	}

	//Zamknięcie rolety w kuchnii
	if (strcmp(received, "SK00") == 0 && strcmp(lastMessage, "SK00") != 0)
 8004c0a:	4975      	ldr	r1, [pc, #468]	@ (8004de0 <main+0x1a98>)
 8004c0c:	486d      	ldr	r0, [pc, #436]	@ (8004dc4 <main+0x1a7c>)
 8004c0e:	f7fb faff 	bl	8000210 <strcmp>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d11d      	bne.n	8004c54 <main+0x190c>
 8004c18:	4971      	ldr	r1, [pc, #452]	@ (8004de0 <main+0x1a98>)
 8004c1a:	486b      	ldr	r0, [pc, #428]	@ (8004dc8 <main+0x1a80>)
 8004c1c:	f7fb faf8 	bl	8000210 <strcmp>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d016      	beq.n	8004c54 <main+0x190c>
	{

		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 500);
 8004c26:	4b6f      	ldr	r3, [pc, #444]	@ (8004de4 <main+0x1a9c>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004c2e:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(500);
 8004c30:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004c34:	f000 ffea 	bl	8005c0c <HAL_Delay>
	   __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 0);
 8004c38:	4b6a      	ldr	r3, [pc, #424]	@ (8004de4 <main+0x1a9c>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	635a      	str	r2, [r3, #52]	@ 0x34
	   kitchenShutter = true;
 8004c40:	4b69      	ldr	r3, [pc, #420]	@ (8004de8 <main+0x1aa0>)
 8004c42:	2201      	movs	r2, #1
 8004c44:	701a      	strb	r2, [r3, #0]
		strcpy(lastMessage, "SK00");
 8004c46:	4b60      	ldr	r3, [pc, #384]	@ (8004dc8 <main+0x1a80>)
 8004c48:	4a65      	ldr	r2, [pc, #404]	@ (8004de0 <main+0x1a98>)
 8004c4a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004c4e:	6018      	str	r0, [r3, #0]
 8004c50:	3304      	adds	r3, #4
 8004c52:	7019      	strb	r1, [r3, #0]
	}

	//Otwarcie rolety w kuchnii
	if (strcmp(received, "SK01") == 0 && strcmp(lastMessage, "SK01") != 0)
 8004c54:	4965      	ldr	r1, [pc, #404]	@ (8004dec <main+0x1aa4>)
 8004c56:	485b      	ldr	r0, [pc, #364]	@ (8004dc4 <main+0x1a7c>)
 8004c58:	f7fb fada 	bl	8000210 <strcmp>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d11d      	bne.n	8004c9e <main+0x1956>
 8004c62:	4962      	ldr	r1, [pc, #392]	@ (8004dec <main+0x1aa4>)
 8004c64:	4858      	ldr	r0, [pc, #352]	@ (8004dc8 <main+0x1a80>)
 8004c66:	f7fb fad3 	bl	8000210 <strcmp>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d016      	beq.n	8004c9e <main+0x1956>
	{
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 2000);
 8004c70:	4b5c      	ldr	r3, [pc, #368]	@ (8004de4 <main+0x1a9c>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004c78:	635a      	str	r2, [r3, #52]	@ 0x34
		HAL_Delay(500);
 8004c7a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004c7e:	f000 ffc5 	bl	8005c0c <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8004c82:	4b58      	ldr	r3, [pc, #352]	@ (8004de4 <main+0x1a9c>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2200      	movs	r2, #0
 8004c88:	635a      	str	r2, [r3, #52]	@ 0x34
		kitchenShutter = false;
 8004c8a:	4b57      	ldr	r3, [pc, #348]	@ (8004de8 <main+0x1aa0>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	701a      	strb	r2, [r3, #0]
		strcpy(lastMessage, "SK01");
 8004c90:	4b4d      	ldr	r3, [pc, #308]	@ (8004dc8 <main+0x1a80>)
 8004c92:	4a56      	ldr	r2, [pc, #344]	@ (8004dec <main+0x1aa4>)
 8004c94:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004c98:	6018      	str	r0, [r3, #0]
 8004c9a:	3304      	adds	r3, #4
 8004c9c:	7019      	strb	r1, [r3, #0]
	}

	//Zamknięcie rolety w salonie
	if (strcmp(received, "SL00") == 0 && strcmp(lastMessage, "SL00") != 0)
 8004c9e:	4954      	ldr	r1, [pc, #336]	@ (8004df0 <main+0x1aa8>)
 8004ca0:	4848      	ldr	r0, [pc, #288]	@ (8004dc4 <main+0x1a7c>)
 8004ca2:	f7fb fab5 	bl	8000210 <strcmp>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d11d      	bne.n	8004ce8 <main+0x19a0>
 8004cac:	4950      	ldr	r1, [pc, #320]	@ (8004df0 <main+0x1aa8>)
 8004cae:	4846      	ldr	r0, [pc, #280]	@ (8004dc8 <main+0x1a80>)
 8004cb0:	f7fb faae 	bl	8000210 <strcmp>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d016      	beq.n	8004ce8 <main+0x19a0>
	{

		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 500);
 8004cba:	4b4a      	ldr	r3, [pc, #296]	@ (8004de4 <main+0x1a9c>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004cc2:	639a      	str	r2, [r3, #56]	@ 0x38
		HAL_Delay(500);
 8004cc4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004cc8:	f000 ffa0 	bl	8005c0c <HAL_Delay>
	   __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 0);
 8004ccc:	4b45      	ldr	r3, [pc, #276]	@ (8004de4 <main+0x1a9c>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	639a      	str	r2, [r3, #56]	@ 0x38
	   livingroomShutter = true;
 8004cd4:	4b47      	ldr	r3, [pc, #284]	@ (8004df4 <main+0x1aac>)
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	701a      	strb	r2, [r3, #0]
		strcpy(lastMessage, "SL00");
 8004cda:	4b3b      	ldr	r3, [pc, #236]	@ (8004dc8 <main+0x1a80>)
 8004cdc:	4a44      	ldr	r2, [pc, #272]	@ (8004df0 <main+0x1aa8>)
 8004cde:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004ce2:	6018      	str	r0, [r3, #0]
 8004ce4:	3304      	adds	r3, #4
 8004ce6:	7019      	strb	r1, [r3, #0]
	}

	//Otwarcie rolety w salonie
	if (strcmp(received, "SL01") == 0 && strcmp(lastMessage, "SL01") != 0)
 8004ce8:	4943      	ldr	r1, [pc, #268]	@ (8004df8 <main+0x1ab0>)
 8004cea:	4836      	ldr	r0, [pc, #216]	@ (8004dc4 <main+0x1a7c>)
 8004cec:	f7fb fa90 	bl	8000210 <strcmp>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d11d      	bne.n	8004d32 <main+0x19ea>
 8004cf6:	4940      	ldr	r1, [pc, #256]	@ (8004df8 <main+0x1ab0>)
 8004cf8:	4833      	ldr	r0, [pc, #204]	@ (8004dc8 <main+0x1a80>)
 8004cfa:	f7fb fa89 	bl	8000210 <strcmp>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d016      	beq.n	8004d32 <main+0x19ea>
	{
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 2000);
 8004d04:	4b37      	ldr	r3, [pc, #220]	@ (8004de4 <main+0x1a9c>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004d0c:	639a      	str	r2, [r3, #56]	@ 0x38
		HAL_Delay(500);
 8004d0e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004d12:	f000 ff7b 	bl	8005c0c <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, 0);
 8004d16:	4b33      	ldr	r3, [pc, #204]	@ (8004de4 <main+0x1a9c>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	639a      	str	r2, [r3, #56]	@ 0x38
		livingroomShutter = false;
 8004d1e:	4b35      	ldr	r3, [pc, #212]	@ (8004df4 <main+0x1aac>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	701a      	strb	r2, [r3, #0]
		strcpy(lastMessage, "SL01");
 8004d24:	4b28      	ldr	r3, [pc, #160]	@ (8004dc8 <main+0x1a80>)
 8004d26:	4a34      	ldr	r2, [pc, #208]	@ (8004df8 <main+0x1ab0>)
 8004d28:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004d2c:	6018      	str	r0, [r3, #0]
 8004d2e:	3304      	adds	r3, #4
 8004d30:	7019      	strb	r1, [r3, #0]
	}


	//Zamknięcie rolety w garażu
	if (strcmp(received, "SG00") == 0 && strcmp(lastMessage, "SG00") != 0)
 8004d32:	4932      	ldr	r1, [pc, #200]	@ (8004dfc <main+0x1ab4>)
 8004d34:	4823      	ldr	r0, [pc, #140]	@ (8004dc4 <main+0x1a7c>)
 8004d36:	f7fb fa6b 	bl	8000210 <strcmp>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d11d      	bne.n	8004d7c <main+0x1a34>
 8004d40:	492e      	ldr	r1, [pc, #184]	@ (8004dfc <main+0x1ab4>)
 8004d42:	4821      	ldr	r0, [pc, #132]	@ (8004dc8 <main+0x1a80>)
 8004d44:	f7fb fa64 	bl	8000210 <strcmp>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d016      	beq.n	8004d7c <main+0x1a34>
	{
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 500);
 8004d4e:	4b25      	ldr	r3, [pc, #148]	@ (8004de4 <main+0x1a9c>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004d56:	63da      	str	r2, [r3, #60]	@ 0x3c
		HAL_Delay(500);
 8004d58:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004d5c:	f000 ff56 	bl	8005c0c <HAL_Delay>
	    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 0);
 8004d60:	4b20      	ldr	r3, [pc, #128]	@ (8004de4 <main+0x1a9c>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2200      	movs	r2, #0
 8004d66:	63da      	str	r2, [r3, #60]	@ 0x3c
	   	garageShutter= true;
 8004d68:	4b25      	ldr	r3, [pc, #148]	@ (8004e00 <main+0x1ab8>)
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	701a      	strb	r2, [r3, #0]
		strcpy(lastMessage, "SG00");
 8004d6e:	4b16      	ldr	r3, [pc, #88]	@ (8004dc8 <main+0x1a80>)
 8004d70:	4a22      	ldr	r2, [pc, #136]	@ (8004dfc <main+0x1ab4>)
 8004d72:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004d76:	6018      	str	r0, [r3, #0]
 8004d78:	3304      	adds	r3, #4
 8004d7a:	7019      	strb	r1, [r3, #0]
	}

	//Otwarcie rolety w garażu
	if (strcmp(received, "SG01") == 0 && strcmp(lastMessage, "SG01") != 0)
 8004d7c:	4921      	ldr	r1, [pc, #132]	@ (8004e04 <main+0x1abc>)
 8004d7e:	4811      	ldr	r0, [pc, #68]	@ (8004dc4 <main+0x1a7c>)
 8004d80:	f7fb fa46 	bl	8000210 <strcmp>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d144      	bne.n	8004e14 <main+0x1acc>
 8004d8a:	491e      	ldr	r1, [pc, #120]	@ (8004e04 <main+0x1abc>)
 8004d8c:	480e      	ldr	r0, [pc, #56]	@ (8004dc8 <main+0x1a80>)
 8004d8e:	f7fb fa3f 	bl	8000210 <strcmp>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d03d      	beq.n	8004e14 <main+0x1acc>
	{
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 2000);
 8004d98:	4b12      	ldr	r3, [pc, #72]	@ (8004de4 <main+0x1a9c>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004da0:	63da      	str	r2, [r3, #60]	@ 0x3c
		HAL_Delay(500);
 8004da2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004da6:	f000 ff31 	bl	8005c0c <HAL_Delay>
		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 0);
 8004daa:	4b0e      	ldr	r3, [pc, #56]	@ (8004de4 <main+0x1a9c>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2200      	movs	r2, #0
 8004db0:	63da      	str	r2, [r3, #60]	@ 0x3c
		garageShutter = false;
 8004db2:	4b13      	ldr	r3, [pc, #76]	@ (8004e00 <main+0x1ab8>)
 8004db4:	2200      	movs	r2, #0
 8004db6:	701a      	strb	r2, [r3, #0]
		strcpy(lastMessage, "SG01");
 8004db8:	4b03      	ldr	r3, [pc, #12]	@ (8004dc8 <main+0x1a80>)
 8004dba:	e025      	b.n	8004e08 <main+0x1ac0>
 8004dbc:	2000043c 	.word	0x2000043c
 8004dc0:	0800ce18 	.word	0x0800ce18
 8004dc4:	200002f0 	.word	0x200002f0
 8004dc8:	200002f8 	.word	0x200002f8
 8004dcc:	0800ce20 	.word	0x0800ce20
 8004dd0:	0800ce28 	.word	0x0800ce28
 8004dd4:	20000488 	.word	0x20000488
 8004dd8:	20000307 	.word	0x20000307
 8004ddc:	0800ce30 	.word	0x0800ce30
 8004de0:	0800ce38 	.word	0x0800ce38
 8004de4:	200003f0 	.word	0x200003f0
 8004de8:	20000304 	.word	0x20000304
 8004dec:	0800ce40 	.word	0x0800ce40
 8004df0:	0800ce48 	.word	0x0800ce48
 8004df4:	20000305 	.word	0x20000305
 8004df8:	0800ce50 	.word	0x0800ce50
 8004dfc:	0800ce58 	.word	0x0800ce58
 8004e00:	20000306 	.word	0x20000306
 8004e04:	0800ce60 	.word	0x0800ce60
 8004e08:	4a1f      	ldr	r2, [pc, #124]	@ (8004e88 <main+0x1b40>)
 8004e0a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004e0e:	6018      	str	r0, [r3, #0]
 8004e10:	3304      	adds	r3, #4
 8004e12:	7019      	strb	r1, [r3, #0]
	}

	//Wyłączenie systemu zasilania
	if (strcmp(received, "PW00") == 0 && strcmp(lastMessage, "PW00") != 0)
 8004e14:	491d      	ldr	r1, [pc, #116]	@ (8004e8c <main+0x1b44>)
 8004e16:	481e      	ldr	r0, [pc, #120]	@ (8004e90 <main+0x1b48>)
 8004e18:	f7fb f9fa 	bl	8000210 <strcmp>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d10f      	bne.n	8004e42 <main+0x1afa>
 8004e22:	491a      	ldr	r1, [pc, #104]	@ (8004e8c <main+0x1b44>)
 8004e24:	481b      	ldr	r0, [pc, #108]	@ (8004e94 <main+0x1b4c>)
 8004e26:	f7fb f9f3 	bl	8000210 <strcmp>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d008      	beq.n	8004e42 <main+0x1afa>
	{
		Output_Off();
 8004e30:	f7fe f996 	bl	8003160 <Output_Off>

		strcpy(lastMessage, "PW00");
 8004e34:	4b17      	ldr	r3, [pc, #92]	@ (8004e94 <main+0x1b4c>)
 8004e36:	4a15      	ldr	r2, [pc, #84]	@ (8004e8c <main+0x1b44>)
 8004e38:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004e3c:	6018      	str	r0, [r3, #0]
 8004e3e:	3304      	adds	r3, #4
 8004e40:	7019      	strb	r1, [r3, #0]
	}

	//Włączenie systemu zasilania
	if (strcmp(received, "PW01") == 0 && strcmp(lastMessage, "PW01") != 0)
 8004e42:	4915      	ldr	r1, [pc, #84]	@ (8004e98 <main+0x1b50>)
 8004e44:	4812      	ldr	r0, [pc, #72]	@ (8004e90 <main+0x1b48>)
 8004e46:	f7fb f9e3 	bl	8000210 <strcmp>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d10f      	bne.n	8004e70 <main+0x1b28>
 8004e50:	4911      	ldr	r1, [pc, #68]	@ (8004e98 <main+0x1b50>)
 8004e52:	4810      	ldr	r0, [pc, #64]	@ (8004e94 <main+0x1b4c>)
 8004e54:	f7fb f9dc 	bl	8000210 <strcmp>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d008      	beq.n	8004e70 <main+0x1b28>
	{
		Output_On();
 8004e5e:	f7fe f98d 	bl	800317c <Output_On>

		strcpy(lastMessage, "PW01");
 8004e62:	4b0c      	ldr	r3, [pc, #48]	@ (8004e94 <main+0x1b4c>)
 8004e64:	4a0c      	ldr	r2, [pc, #48]	@ (8004e98 <main+0x1b50>)
 8004e66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004e6a:	6018      	str	r0, [r3, #0]
 8004e6c:	3304      	adds	r3, #4
 8004e6e:	7019      	strb	r1, [r3, #0]
	}

	//Odbieranie zadanej temperatury
	if(received[0]=='T' && received[1]=='M' )	//Suwak jasności garaż
 8004e70:	4b07      	ldr	r3, [pc, #28]	@ (8004e90 <main+0x1b48>)
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	2b54      	cmp	r3, #84	@ 0x54
 	////////////////////////////////////////////////////////////////////////////////////
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

 	sendBluetoothData("TM70");
 8004e76:	4809      	ldr	r0, [pc, #36]	@ (8004e9c <main+0x1b54>)
 8004e78:	f7fe f98e 	bl	8003198 <sendBluetoothData>
 	sendBluetoothData("TM23");
 8004e7c:	4808      	ldr	r0, [pc, #32]	@ (8004ea0 <main+0x1b58>)
 8004e7e:	f7fe f98b 	bl	8003198 <sendBluetoothData>
      BMP2_ReadData(&bmp2dev, &press, &temp);
 8004e82:	f7fe bab3 	b.w	80033ec <main+0xa4>
 8004e86:	bf00      	nop
 8004e88:	0800ce60 	.word	0x0800ce60
 8004e8c:	0800ce68 	.word	0x0800ce68
 8004e90:	200002f0 	.word	0x200002f0
 8004e94:	200002f8 	.word	0x200002f8
 8004e98:	0800ce70 	.word	0x0800ce70
 8004e9c:	0800ce78 	.word	0x0800ce78
 8004ea0:	0800ce80 	.word	0x0800ce80

08004ea4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b094      	sub	sp, #80	@ 0x50
 8004ea8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004eaa:	f107 0320 	add.w	r3, r7, #32
 8004eae:	2230      	movs	r2, #48	@ 0x30
 8004eb0:	2100      	movs	r1, #0
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f007 f944 	bl	800c140 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004eb8:	f107 030c 	add.w	r3, r7, #12
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	605a      	str	r2, [r3, #4]
 8004ec2:	609a      	str	r2, [r3, #8]
 8004ec4:	60da      	str	r2, [r3, #12]
 8004ec6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8004ec8:	f002 f97c 	bl	80071c4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004ecc:	4b27      	ldr	r3, [pc, #156]	@ (8004f6c <SystemClock_Config+0xc8>)
 8004ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ed0:	4a26      	ldr	r2, [pc, #152]	@ (8004f6c <SystemClock_Config+0xc8>)
 8004ed2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ed6:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ed8:	4b24      	ldr	r3, [pc, #144]	@ (8004f6c <SystemClock_Config+0xc8>)
 8004eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004edc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ee0:	60bb      	str	r3, [r7, #8]
 8004ee2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8004ee4:	4b22      	ldr	r3, [pc, #136]	@ (8004f70 <SystemClock_Config+0xcc>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004eec:	4a20      	ldr	r2, [pc, #128]	@ (8004f70 <SystemClock_Config+0xcc>)
 8004eee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004ef2:	6013      	str	r3, [r2, #0]
 8004ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8004f70 <SystemClock_Config+0xcc>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004efc:	607b      	str	r3, [r7, #4]
 8004efe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004f00:	2302      	movs	r3, #2
 8004f02:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004f04:	2301      	movs	r3, #1
 8004f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004f08:	2310      	movs	r3, #16
 8004f0a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004f10:	2300      	movs	r3, #0
 8004f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004f14:	2308      	movs	r3, #8
 8004f16:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8004f18:	2348      	movs	r3, #72	@ 0x48
 8004f1a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004f1c:	2302      	movs	r3, #2
 8004f1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8004f20:	2303      	movs	r3, #3
 8004f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004f24:	f107 0320 	add.w	r3, r7, #32
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f002 f95b 	bl	80071e4 <HAL_RCC_OscConfig>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d001      	beq.n	8004f38 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004f34:	f000 f81e 	bl	8004f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004f38:	230f      	movs	r3, #15
 8004f3a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004f3c:	2302      	movs	r3, #2
 8004f3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004f40:	2300      	movs	r3, #0
 8004f42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004f44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f48:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004f4e:	f107 030c 	add.w	r3, r7, #12
 8004f52:	2102      	movs	r1, #2
 8004f54:	4618      	mov	r0, r3
 8004f56:	f002 fbe9 	bl	800772c <HAL_RCC_ClockConfig>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d001      	beq.n	8004f64 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8004f60:	f000 f808 	bl	8004f74 <Error_Handler>
  }
}
 8004f64:	bf00      	nop
 8004f66:	3750      	adds	r7, #80	@ 0x50
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	40023800 	.word	0x40023800
 8004f70:	40007000 	.word	0x40007000

08004f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004f74:	b480      	push	{r7}
 8004f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004f78:	b672      	cpsid	i
}
 8004f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004f7c:	bf00      	nop
 8004f7e:	e7fd      	b.n	8004f7c <Error_Handler+0x8>

08004f80 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8004f84:	4b1b      	ldr	r3, [pc, #108]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004f86:	4a1c      	ldr	r2, [pc, #112]	@ (8004ff8 <MX_SPI4_Init+0x78>)
 8004f88:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8004f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004f8c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004f90:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8004f92:	4b18      	ldr	r3, [pc, #96]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004f94:	2200      	movs	r2, #0
 8004f96:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8004f98:	4b16      	ldr	r3, [pc, #88]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004f9a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004f9e:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004fa0:	4b14      	ldr	r3, [pc, #80]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004fa2:	2202      	movs	r2, #2
 8004fa4:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004fa6:	4b13      	ldr	r3, [pc, #76]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004fa8:	2201      	movs	r2, #1
 8004faa:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8004fac:	4b11      	ldr	r3, [pc, #68]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004fae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fb2:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004fb4:	4b0f      	ldr	r3, [pc, #60]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004fb6:	2210      	movs	r2, #16
 8004fb8:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004fba:	4b0e      	ldr	r3, [pc, #56]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8004fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004fc8:	2200      	movs	r2, #0
 8004fca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8004fcc:	4b09      	ldr	r3, [pc, #36]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004fce:	2207      	movs	r2, #7
 8004fd0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004fd2:	4b08      	ldr	r3, [pc, #32]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004fd8:	4b06      	ldr	r3, [pc, #24]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004fda:	2200      	movs	r2, #0
 8004fdc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8004fde:	4805      	ldr	r0, [pc, #20]	@ (8004ff4 <MX_SPI4_Init+0x74>)
 8004fe0:	f003 f9ba 	bl	8008358 <HAL_SPI_Init>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d001      	beq.n	8004fee <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8004fea:	f7ff ffc3 	bl	8004f74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8004fee:	bf00      	nop
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	20000388 	.word	0x20000388
 8004ff8:	40013400 	.word	0x40013400

08004ffc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b08a      	sub	sp, #40	@ 0x28
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005004:	f107 0314 	add.w	r3, r7, #20
 8005008:	2200      	movs	r2, #0
 800500a:	601a      	str	r2, [r3, #0]
 800500c:	605a      	str	r2, [r3, #4]
 800500e:	609a      	str	r2, [r3, #8]
 8005010:	60da      	str	r2, [r3, #12]
 8005012:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a1b      	ldr	r2, [pc, #108]	@ (8005088 <HAL_SPI_MspInit+0x8c>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d12f      	bne.n	800507e <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 800501e:	4b1b      	ldr	r3, [pc, #108]	@ (800508c <HAL_SPI_MspInit+0x90>)
 8005020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005022:	4a1a      	ldr	r2, [pc, #104]	@ (800508c <HAL_SPI_MspInit+0x90>)
 8005024:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005028:	6453      	str	r3, [r2, #68]	@ 0x44
 800502a:	4b18      	ldr	r3, [pc, #96]	@ (800508c <HAL_SPI_MspInit+0x90>)
 800502c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800502e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005032:	613b      	str	r3, [r7, #16]
 8005034:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005036:	4b15      	ldr	r3, [pc, #84]	@ (800508c <HAL_SPI_MspInit+0x90>)
 8005038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800503a:	4a14      	ldr	r2, [pc, #80]	@ (800508c <HAL_SPI_MspInit+0x90>)
 800503c:	f043 0310 	orr.w	r3, r3, #16
 8005040:	6313      	str	r3, [r2, #48]	@ 0x30
 8005042:	4b12      	ldr	r3, [pc, #72]	@ (800508c <HAL_SPI_MspInit+0x90>)
 8005044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005046:	f003 0310 	and.w	r3, r3, #16
 800504a:	60fb      	str	r3, [r7, #12]
 800504c:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = SPI4_SCK_temperature_Pin|SPI4_MISO_temperature_Pin|SPI4_MOSI_temperature_Pin;
 800504e:	2364      	movs	r3, #100	@ 0x64
 8005050:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005052:	2302      	movs	r3, #2
 8005054:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005056:	2300      	movs	r3, #0
 8005058:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800505a:	2303      	movs	r3, #3
 800505c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800505e:	2305      	movs	r3, #5
 8005060:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005062:	f107 0314 	add.w	r3, r7, #20
 8005066:	4619      	mov	r1, r3
 8005068:	4809      	ldr	r0, [pc, #36]	@ (8005090 <HAL_SPI_MspInit+0x94>)
 800506a:	f000 ff97 	bl	8005f9c <HAL_GPIO_Init>

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 800506e:	2200      	movs	r2, #0
 8005070:	2100      	movs	r1, #0
 8005072:	2054      	movs	r0, #84	@ 0x54
 8005074:	f000 fec9 	bl	8005e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8005078:	2054      	movs	r0, #84	@ 0x54
 800507a:	f000 fee2 	bl	8005e42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800507e:	bf00      	nop
 8005080:	3728      	adds	r7, #40	@ 0x28
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
 8005086:	bf00      	nop
 8005088:	40013400 	.word	0x40013400
 800508c:	40023800 	.word	0x40023800
 8005090:	40021000 	.word	0x40021000

08005094 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800509a:	4b0f      	ldr	r3, [pc, #60]	@ (80050d8 <HAL_MspInit+0x44>)
 800509c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509e:	4a0e      	ldr	r2, [pc, #56]	@ (80050d8 <HAL_MspInit+0x44>)
 80050a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80050a6:	4b0c      	ldr	r3, [pc, #48]	@ (80050d8 <HAL_MspInit+0x44>)
 80050a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050ae:	607b      	str	r3, [r7, #4]
 80050b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050b2:	4b09      	ldr	r3, [pc, #36]	@ (80050d8 <HAL_MspInit+0x44>)
 80050b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050b6:	4a08      	ldr	r2, [pc, #32]	@ (80050d8 <HAL_MspInit+0x44>)
 80050b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80050bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80050be:	4b06      	ldr	r3, [pc, #24]	@ (80050d8 <HAL_MspInit+0x44>)
 80050c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050c6:	603b      	str	r3, [r7, #0]
 80050c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80050ca:	bf00      	nop
 80050cc:	370c      	adds	r7, #12
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	40023800 	.word	0x40023800

080050dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80050dc:	b480      	push	{r7}
 80050de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80050e0:	bf00      	nop
 80050e2:	e7fd      	b.n	80050e0 <NMI_Handler+0x4>

080050e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80050e4:	b480      	push	{r7}
 80050e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80050e8:	bf00      	nop
 80050ea:	e7fd      	b.n	80050e8 <HardFault_Handler+0x4>

080050ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80050ec:	b480      	push	{r7}
 80050ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80050f0:	bf00      	nop
 80050f2:	e7fd      	b.n	80050f0 <MemManage_Handler+0x4>

080050f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80050f4:	b480      	push	{r7}
 80050f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80050f8:	bf00      	nop
 80050fa:	e7fd      	b.n	80050f8 <BusFault_Handler+0x4>

080050fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80050fc:	b480      	push	{r7}
 80050fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005100:	bf00      	nop
 8005102:	e7fd      	b.n	8005100 <UsageFault_Handler+0x4>

08005104 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005104:	b480      	push	{r7}
 8005106:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005108:	bf00      	nop
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr

08005112 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005112:	b480      	push	{r7}
 8005114:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005116:	bf00      	nop
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr

08005120 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005120:	b480      	push	{r7}
 8005122:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005124:	bf00      	nop
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr

0800512e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800512e:	b580      	push	{r7, lr}
 8005130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005132:	f000 fd4b 	bl	8005bcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005136:	bf00      	nop
 8005138:	bd80      	pop	{r7, pc}
	...

0800513c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005140:	4802      	ldr	r0, [pc, #8]	@ (800514c <TIM1_CC_IRQHandler+0x10>)
 8005142:	f004 fc57 	bl	80099f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8005146:	bf00      	nop
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	200003f0 	.word	0x200003f0

08005150 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005154:	4802      	ldr	r0, [pc, #8]	@ (8005160 <TIM2_IRQHandler+0x10>)
 8005156:	f004 fc4d 	bl	80099f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800515a:	bf00      	nop
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	2000043c 	.word	0x2000043c

08005164 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005168:	4802      	ldr	r0, [pc, #8]	@ (8005174 <TIM3_IRQHandler+0x10>)
 800516a:	f004 fc43 	bl	80099f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800516e:	bf00      	nop
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	20000488 	.word	0x20000488

08005178 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800517c:	4802      	ldr	r0, [pc, #8]	@ (8005188 <TIM4_IRQHandler+0x10>)
 800517e:	f004 fc39 	bl	80099f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005182:	bf00      	nop
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	200004d4 	.word	0x200004d4

0800518c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8005190:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8005194:	f001 f8fa 	bl	800638c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005198:	bf00      	nop
 800519a:	bd80      	pop	{r7, pc}

0800519c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80051a0:	4802      	ldr	r0, [pc, #8]	@ (80051ac <USART6_IRQHandler+0x10>)
 80051a2:	f005 fd4b 	bl	800ac3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80051a6:	bf00      	nop
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	bf00      	nop
 80051ac:	20000520 	.word	0x20000520

080051b0 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 80051b4:	4802      	ldr	r0, [pc, #8]	@ (80051c0 <SPI4_IRQHandler+0x10>)
 80051b6:	f003 fe2b 	bl	8008e10 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 80051ba:	bf00      	nop
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	20000388 	.word	0x20000388

080051c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b086      	sub	sp, #24
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80051cc:	4a14      	ldr	r2, [pc, #80]	@ (8005220 <_sbrk+0x5c>)
 80051ce:	4b15      	ldr	r3, [pc, #84]	@ (8005224 <_sbrk+0x60>)
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80051d8:	4b13      	ldr	r3, [pc, #76]	@ (8005228 <_sbrk+0x64>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d102      	bne.n	80051e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80051e0:	4b11      	ldr	r3, [pc, #68]	@ (8005228 <_sbrk+0x64>)
 80051e2:	4a12      	ldr	r2, [pc, #72]	@ (800522c <_sbrk+0x68>)
 80051e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80051e6:	4b10      	ldr	r3, [pc, #64]	@ (8005228 <_sbrk+0x64>)
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4413      	add	r3, r2
 80051ee:	693a      	ldr	r2, [r7, #16]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d207      	bcs.n	8005204 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80051f4:	f006 ffac 	bl	800c150 <__errno>
 80051f8:	4603      	mov	r3, r0
 80051fa:	220c      	movs	r2, #12
 80051fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005202:	e009      	b.n	8005218 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005204:	4b08      	ldr	r3, [pc, #32]	@ (8005228 <_sbrk+0x64>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800520a:	4b07      	ldr	r3, [pc, #28]	@ (8005228 <_sbrk+0x64>)
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4413      	add	r3, r2
 8005212:	4a05      	ldr	r2, [pc, #20]	@ (8005228 <_sbrk+0x64>)
 8005214:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005216:	68fb      	ldr	r3, [r7, #12]
}
 8005218:	4618      	mov	r0, r3
 800521a:	3718      	adds	r7, #24
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}
 8005220:	20050000 	.word	0x20050000
 8005224:	00000400 	.word	0x00000400
 8005228:	200003ec 	.word	0x200003ec
 800522c:	200006f8 	.word	0x200006f8

08005230 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005230:	b480      	push	{r7}
 8005232:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005234:	4b06      	ldr	r3, [pc, #24]	@ (8005250 <SystemInit+0x20>)
 8005236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800523a:	4a05      	ldr	r2, [pc, #20]	@ (8005250 <SystemInit+0x20>)
 800523c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005240:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005244:	bf00      	nop
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr
 800524e:	bf00      	nop
 8005250:	e000ed00 	.word	0xe000ed00

08005254 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b09a      	sub	sp, #104	@ 0x68
 8005258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800525a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800525e:	2200      	movs	r2, #0
 8005260:	601a      	str	r2, [r3, #0]
 8005262:	605a      	str	r2, [r3, #4]
 8005264:	609a      	str	r2, [r3, #8]
 8005266:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005268:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800526c:	2200      	movs	r2, #0
 800526e:	601a      	str	r2, [r3, #0]
 8005270:	605a      	str	r2, [r3, #4]
 8005272:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005274:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005278:	2200      	movs	r2, #0
 800527a:	601a      	str	r2, [r3, #0]
 800527c:	605a      	str	r2, [r3, #4]
 800527e:	609a      	str	r2, [r3, #8]
 8005280:	60da      	str	r2, [r3, #12]
 8005282:	611a      	str	r2, [r3, #16]
 8005284:	615a      	str	r2, [r3, #20]
 8005286:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005288:	1d3b      	adds	r3, r7, #4
 800528a:	222c      	movs	r2, #44	@ 0x2c
 800528c:	2100      	movs	r1, #0
 800528e:	4618      	mov	r0, r3
 8005290:	f006 ff56 	bl	800c140 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005294:	4b55      	ldr	r3, [pc, #340]	@ (80053ec <MX_TIM1_Init+0x198>)
 8005296:	4a56      	ldr	r2, [pc, #344]	@ (80053f0 <MX_TIM1_Init+0x19c>)
 8005298:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 800529a:	4b54      	ldr	r3, [pc, #336]	@ (80053ec <MX_TIM1_Init+0x198>)
 800529c:	2247      	movs	r2, #71	@ 0x47
 800529e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052a0:	4b52      	ldr	r3, [pc, #328]	@ (80053ec <MX_TIM1_Init+0x198>)
 80052a2:	2200      	movs	r2, #0
 80052a4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 80052a6:	4b51      	ldr	r3, [pc, #324]	@ (80053ec <MX_TIM1_Init+0x198>)
 80052a8:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80052ac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80052ae:	4b4f      	ldr	r3, [pc, #316]	@ (80053ec <MX_TIM1_Init+0x198>)
 80052b0:	2200      	movs	r2, #0
 80052b2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80052b4:	4b4d      	ldr	r3, [pc, #308]	@ (80053ec <MX_TIM1_Init+0x198>)
 80052b6:	2200      	movs	r2, #0
 80052b8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80052ba:	4b4c      	ldr	r3, [pc, #304]	@ (80053ec <MX_TIM1_Init+0x198>)
 80052bc:	2200      	movs	r2, #0
 80052be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80052c0:	484a      	ldr	r0, [pc, #296]	@ (80053ec <MX_TIM1_Init+0x198>)
 80052c2:	f004 f8bd 	bl	8009440 <HAL_TIM_Base_Init>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d001      	beq.n	80052d0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80052cc:	f7ff fe52 	bl	8004f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80052d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80052d4:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80052d6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80052da:	4619      	mov	r1, r3
 80052dc:	4843      	ldr	r0, [pc, #268]	@ (80053ec <MX_TIM1_Init+0x198>)
 80052de:	f004 fdbd 	bl	8009e5c <HAL_TIM_ConfigClockSource>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d001      	beq.n	80052ec <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80052e8:	f7ff fe44 	bl	8004f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80052ec:	483f      	ldr	r0, [pc, #252]	@ (80053ec <MX_TIM1_Init+0x198>)
 80052ee:	f004 f9a6 	bl	800963e <HAL_TIM_PWM_Init>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d001      	beq.n	80052fc <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80052f8:	f7ff fe3c 	bl	8004f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80052fc:	2300      	movs	r3, #0
 80052fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005300:	2300      	movs	r3, #0
 8005302:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005304:	2300      	movs	r3, #0
 8005306:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005308:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800530c:	4619      	mov	r1, r3
 800530e:	4837      	ldr	r0, [pc, #220]	@ (80053ec <MX_TIM1_Init+0x198>)
 8005310:	f005 fa54 	bl	800a7bc <HAL_TIMEx_MasterConfigSynchronization>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d001      	beq.n	800531e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800531a:	f7ff fe2b 	bl	8004f74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800531e:	2360      	movs	r3, #96	@ 0x60
 8005320:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8005322:	2300      	movs	r3, #0
 8005324:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005326:	2300      	movs	r3, #0
 8005328:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800532a:	2300      	movs	r3, #0
 800532c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800532e:	2300      	movs	r3, #0
 8005330:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005332:	2300      	movs	r3, #0
 8005334:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005336:	2300      	movs	r3, #0
 8005338:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800533a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800533e:	2200      	movs	r2, #0
 8005340:	4619      	mov	r1, r3
 8005342:	482a      	ldr	r0, [pc, #168]	@ (80053ec <MX_TIM1_Init+0x198>)
 8005344:	f004 fc76 	bl	8009c34 <HAL_TIM_PWM_ConfigChannel>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d001      	beq.n	8005352 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800534e:	f7ff fe11 	bl	8004f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005352:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005356:	2204      	movs	r2, #4
 8005358:	4619      	mov	r1, r3
 800535a:	4824      	ldr	r0, [pc, #144]	@ (80053ec <MX_TIM1_Init+0x198>)
 800535c:	f004 fc6a 	bl	8009c34 <HAL_TIM_PWM_ConfigChannel>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d001      	beq.n	800536a <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8005366:	f7ff fe05 	bl	8004f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800536a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800536e:	2208      	movs	r2, #8
 8005370:	4619      	mov	r1, r3
 8005372:	481e      	ldr	r0, [pc, #120]	@ (80053ec <MX_TIM1_Init+0x198>)
 8005374:	f004 fc5e 	bl	8009c34 <HAL_TIM_PWM_ConfigChannel>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 800537e:	f7ff fdf9 	bl	8004f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005382:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005386:	220c      	movs	r2, #12
 8005388:	4619      	mov	r1, r3
 800538a:	4818      	ldr	r0, [pc, #96]	@ (80053ec <MX_TIM1_Init+0x198>)
 800538c:	f004 fc52 	bl	8009c34 <HAL_TIM_PWM_ConfigChannel>
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8005396:	f7ff fded 	bl	8004f74 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800539a:	2300      	movs	r3, #0
 800539c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800539e:	2300      	movs	r3, #0
 80053a0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80053a2:	2300      	movs	r3, #0
 80053a4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80053a6:	2300      	movs	r3, #0
 80053a8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80053aa:	2300      	movs	r3, #0
 80053ac:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80053ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80053b2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80053b4:	2300      	movs	r3, #0
 80053b6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80053b8:	2300      	movs	r3, #0
 80053ba:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80053bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80053c0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80053c2:	2300      	movs	r3, #0
 80053c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80053c6:	2300      	movs	r3, #0
 80053c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80053ca:	1d3b      	adds	r3, r7, #4
 80053cc:	4619      	mov	r1, r3
 80053ce:	4807      	ldr	r0, [pc, #28]	@ (80053ec <MX_TIM1_Init+0x198>)
 80053d0:	f005 fa82 	bl	800a8d8 <HAL_TIMEx_ConfigBreakDeadTime>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d001      	beq.n	80053de <MX_TIM1_Init+0x18a>
  {
    Error_Handler();
 80053da:	f7ff fdcb 	bl	8004f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80053de:	4803      	ldr	r0, [pc, #12]	@ (80053ec <MX_TIM1_Init+0x198>)
 80053e0:	f000 fa10 	bl	8005804 <HAL_TIM_MspPostInit>

}
 80053e4:	bf00      	nop
 80053e6:	3768      	adds	r7, #104	@ 0x68
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}
 80053ec:	200003f0 	.word	0x200003f0
 80053f0:	40010000 	.word	0x40010000

080053f4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b08e      	sub	sp, #56	@ 0x38
 80053f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80053fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80053fe:	2200      	movs	r2, #0
 8005400:	601a      	str	r2, [r3, #0]
 8005402:	605a      	str	r2, [r3, #4]
 8005404:	609a      	str	r2, [r3, #8]
 8005406:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005408:	f107 031c 	add.w	r3, r7, #28
 800540c:	2200      	movs	r2, #0
 800540e:	601a      	str	r2, [r3, #0]
 8005410:	605a      	str	r2, [r3, #4]
 8005412:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005414:	463b      	mov	r3, r7
 8005416:	2200      	movs	r2, #0
 8005418:	601a      	str	r2, [r3, #0]
 800541a:	605a      	str	r2, [r3, #4]
 800541c:	609a      	str	r2, [r3, #8]
 800541e:	60da      	str	r2, [r3, #12]
 8005420:	611a      	str	r2, [r3, #16]
 8005422:	615a      	str	r2, [r3, #20]
 8005424:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005426:	4b3b      	ldr	r3, [pc, #236]	@ (8005514 <MX_TIM2_Init+0x120>)
 8005428:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800542c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 800542e:	4b39      	ldr	r3, [pc, #228]	@ (8005514 <MX_TIM2_Init+0x120>)
 8005430:	2247      	movs	r2, #71	@ 0x47
 8005432:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005434:	4b37      	ldr	r3, [pc, #220]	@ (8005514 <MX_TIM2_Init+0x120>)
 8005436:	2200      	movs	r2, #0
 8005438:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800543a:	4b36      	ldr	r3, [pc, #216]	@ (8005514 <MX_TIM2_Init+0x120>)
 800543c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005440:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005442:	4b34      	ldr	r3, [pc, #208]	@ (8005514 <MX_TIM2_Init+0x120>)
 8005444:	2200      	movs	r2, #0
 8005446:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005448:	4b32      	ldr	r3, [pc, #200]	@ (8005514 <MX_TIM2_Init+0x120>)
 800544a:	2200      	movs	r2, #0
 800544c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800544e:	4831      	ldr	r0, [pc, #196]	@ (8005514 <MX_TIM2_Init+0x120>)
 8005450:	f003 fff6 	bl	8009440 <HAL_TIM_Base_Init>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d001      	beq.n	800545e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800545a:	f7ff fd8b 	bl	8004f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800545e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005462:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005464:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005468:	4619      	mov	r1, r3
 800546a:	482a      	ldr	r0, [pc, #168]	@ (8005514 <MX_TIM2_Init+0x120>)
 800546c:	f004 fcf6 	bl	8009e5c <HAL_TIM_ConfigClockSource>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d001      	beq.n	800547a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8005476:	f7ff fd7d 	bl	8004f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800547a:	4826      	ldr	r0, [pc, #152]	@ (8005514 <MX_TIM2_Init+0x120>)
 800547c:	f004 f8df 	bl	800963e <HAL_TIM_PWM_Init>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d001      	beq.n	800548a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8005486:	f7ff fd75 	bl	8004f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800548a:	2300      	movs	r3, #0
 800548c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800548e:	2300      	movs	r3, #0
 8005490:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005492:	f107 031c 	add.w	r3, r7, #28
 8005496:	4619      	mov	r1, r3
 8005498:	481e      	ldr	r0, [pc, #120]	@ (8005514 <MX_TIM2_Init+0x120>)
 800549a:	f005 f98f 	bl	800a7bc <HAL_TIMEx_MasterConfigSynchronization>
 800549e:	4603      	mov	r3, r0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d001      	beq.n	80054a8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80054a4:	f7ff fd66 	bl	8004f74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80054a8:	2360      	movs	r3, #96	@ 0x60
 80054aa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 80054ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80054b0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80054b2:	2300      	movs	r3, #0
 80054b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80054b6:	2300      	movs	r3, #0
 80054b8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80054ba:	463b      	mov	r3, r7
 80054bc:	2200      	movs	r2, #0
 80054be:	4619      	mov	r1, r3
 80054c0:	4814      	ldr	r0, [pc, #80]	@ (8005514 <MX_TIM2_Init+0x120>)
 80054c2:	f004 fbb7 	bl	8009c34 <HAL_TIM_PWM_ConfigChannel>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d001      	beq.n	80054d0 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80054cc:	f7ff fd52 	bl	8004f74 <Error_Handler>
  }
  sConfigOC.Pulse = 10;
 80054d0:	230a      	movs	r3, #10
 80054d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80054d4:	463b      	mov	r3, r7
 80054d6:	2208      	movs	r2, #8
 80054d8:	4619      	mov	r1, r3
 80054da:	480e      	ldr	r0, [pc, #56]	@ (8005514 <MX_TIM2_Init+0x120>)
 80054dc:	f004 fbaa 	bl	8009c34 <HAL_TIM_PWM_ConfigChannel>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d001      	beq.n	80054ea <MX_TIM2_Init+0xf6>
  {
    Error_Handler();
 80054e6:	f7ff fd45 	bl	8004f74 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 80054ea:	2300      	movs	r3, #0
 80054ec:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80054ee:	463b      	mov	r3, r7
 80054f0:	220c      	movs	r2, #12
 80054f2:	4619      	mov	r1, r3
 80054f4:	4807      	ldr	r0, [pc, #28]	@ (8005514 <MX_TIM2_Init+0x120>)
 80054f6:	f004 fb9d 	bl	8009c34 <HAL_TIM_PWM_ConfigChannel>
 80054fa:	4603      	mov	r3, r0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d001      	beq.n	8005504 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 8005500:	f7ff fd38 	bl	8004f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005504:	4803      	ldr	r0, [pc, #12]	@ (8005514 <MX_TIM2_Init+0x120>)
 8005506:	f000 f97d 	bl	8005804 <HAL_TIM_MspPostInit>

}
 800550a:	bf00      	nop
 800550c:	3738      	adds	r7, #56	@ 0x38
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}
 8005512:	bf00      	nop
 8005514:	2000043c 	.word	0x2000043c

08005518 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b08e      	sub	sp, #56	@ 0x38
 800551c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800551e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005522:	2200      	movs	r2, #0
 8005524:	601a      	str	r2, [r3, #0]
 8005526:	605a      	str	r2, [r3, #4]
 8005528:	609a      	str	r2, [r3, #8]
 800552a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800552c:	f107 031c 	add.w	r3, r7, #28
 8005530:	2200      	movs	r2, #0
 8005532:	601a      	str	r2, [r3, #0]
 8005534:	605a      	str	r2, [r3, #4]
 8005536:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005538:	463b      	mov	r3, r7
 800553a:	2200      	movs	r2, #0
 800553c:	601a      	str	r2, [r3, #0]
 800553e:	605a      	str	r2, [r3, #4]
 8005540:	609a      	str	r2, [r3, #8]
 8005542:	60da      	str	r2, [r3, #12]
 8005544:	611a      	str	r2, [r3, #16]
 8005546:	615a      	str	r2, [r3, #20]
 8005548:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800554a:	4b2d      	ldr	r3, [pc, #180]	@ (8005600 <MX_TIM3_Init+0xe8>)
 800554c:	4a2d      	ldr	r2, [pc, #180]	@ (8005604 <MX_TIM3_Init+0xec>)
 800554e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8005550:	4b2b      	ldr	r3, [pc, #172]	@ (8005600 <MX_TIM3_Init+0xe8>)
 8005552:	2247      	movs	r2, #71	@ 0x47
 8005554:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005556:	4b2a      	ldr	r3, [pc, #168]	@ (8005600 <MX_TIM3_Init+0xe8>)
 8005558:	2200      	movs	r2, #0
 800555a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 800555c:	4b28      	ldr	r3, [pc, #160]	@ (8005600 <MX_TIM3_Init+0xe8>)
 800555e:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8005562:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005564:	4b26      	ldr	r3, [pc, #152]	@ (8005600 <MX_TIM3_Init+0xe8>)
 8005566:	2200      	movs	r2, #0
 8005568:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800556a:	4b25      	ldr	r3, [pc, #148]	@ (8005600 <MX_TIM3_Init+0xe8>)
 800556c:	2200      	movs	r2, #0
 800556e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005570:	4823      	ldr	r0, [pc, #140]	@ (8005600 <MX_TIM3_Init+0xe8>)
 8005572:	f003 ff65 	bl	8009440 <HAL_TIM_Base_Init>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d001      	beq.n	8005580 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800557c:	f7ff fcfa 	bl	8004f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005580:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005584:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005586:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800558a:	4619      	mov	r1, r3
 800558c:	481c      	ldr	r0, [pc, #112]	@ (8005600 <MX_TIM3_Init+0xe8>)
 800558e:	f004 fc65 	bl	8009e5c <HAL_TIM_ConfigClockSource>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d001      	beq.n	800559c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8005598:	f7ff fcec 	bl	8004f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800559c:	4818      	ldr	r0, [pc, #96]	@ (8005600 <MX_TIM3_Init+0xe8>)
 800559e:	f004 f84e 	bl	800963e <HAL_TIM_PWM_Init>
 80055a2:	4603      	mov	r3, r0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d001      	beq.n	80055ac <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80055a8:	f7ff fce4 	bl	8004f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80055ac:	2300      	movs	r3, #0
 80055ae:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80055b0:	2300      	movs	r3, #0
 80055b2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80055b4:	f107 031c 	add.w	r3, r7, #28
 80055b8:	4619      	mov	r1, r3
 80055ba:	4811      	ldr	r0, [pc, #68]	@ (8005600 <MX_TIM3_Init+0xe8>)
 80055bc:	f005 f8fe 	bl	800a7bc <HAL_TIMEx_MasterConfigSynchronization>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d001      	beq.n	80055ca <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80055c6:	f7ff fcd5 	bl	8004f74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80055ca:	2360      	movs	r3, #96	@ 0x60
 80055cc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80055ce:	2300      	movs	r3, #0
 80055d0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80055d2:	2300      	movs	r3, #0
 80055d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80055d6:	2300      	movs	r3, #0
 80055d8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80055da:	463b      	mov	r3, r7
 80055dc:	220c      	movs	r2, #12
 80055de:	4619      	mov	r1, r3
 80055e0:	4807      	ldr	r0, [pc, #28]	@ (8005600 <MX_TIM3_Init+0xe8>)
 80055e2:	f004 fb27 	bl	8009c34 <HAL_TIM_PWM_ConfigChannel>
 80055e6:	4603      	mov	r3, r0
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d001      	beq.n	80055f0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80055ec:	f7ff fcc2 	bl	8004f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80055f0:	4803      	ldr	r0, [pc, #12]	@ (8005600 <MX_TIM3_Init+0xe8>)
 80055f2:	f000 f907 	bl	8005804 <HAL_TIM_MspPostInit>

}
 80055f6:	bf00      	nop
 80055f8:	3738      	adds	r7, #56	@ 0x38
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	20000488 	.word	0x20000488
 8005604:	40000400 	.word	0x40000400

08005608 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b08e      	sub	sp, #56	@ 0x38
 800560c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800560e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005612:	2200      	movs	r2, #0
 8005614:	601a      	str	r2, [r3, #0]
 8005616:	605a      	str	r2, [r3, #4]
 8005618:	609a      	str	r2, [r3, #8]
 800561a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800561c:	f107 031c 	add.w	r3, r7, #28
 8005620:	2200      	movs	r2, #0
 8005622:	601a      	str	r2, [r3, #0]
 8005624:	605a      	str	r2, [r3, #4]
 8005626:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005628:	463b      	mov	r3, r7
 800562a:	2200      	movs	r2, #0
 800562c:	601a      	str	r2, [r3, #0]
 800562e:	605a      	str	r2, [r3, #4]
 8005630:	609a      	str	r2, [r3, #8]
 8005632:	60da      	str	r2, [r3, #12]
 8005634:	611a      	str	r2, [r3, #16]
 8005636:	615a      	str	r2, [r3, #20]
 8005638:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800563a:	4b34      	ldr	r3, [pc, #208]	@ (800570c <MX_TIM4_Init+0x104>)
 800563c:	4a34      	ldr	r2, [pc, #208]	@ (8005710 <MX_TIM4_Init+0x108>)
 800563e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8005640:	4b32      	ldr	r3, [pc, #200]	@ (800570c <MX_TIM4_Init+0x104>)
 8005642:	2247      	movs	r2, #71	@ 0x47
 8005644:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005646:	4b31      	ldr	r3, [pc, #196]	@ (800570c <MX_TIM4_Init+0x104>)
 8005648:	2200      	movs	r2, #0
 800564a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 800564c:	4b2f      	ldr	r3, [pc, #188]	@ (800570c <MX_TIM4_Init+0x104>)
 800564e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005652:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005654:	4b2d      	ldr	r3, [pc, #180]	@ (800570c <MX_TIM4_Init+0x104>)
 8005656:	2200      	movs	r2, #0
 8005658:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800565a:	4b2c      	ldr	r3, [pc, #176]	@ (800570c <MX_TIM4_Init+0x104>)
 800565c:	2200      	movs	r2, #0
 800565e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005660:	482a      	ldr	r0, [pc, #168]	@ (800570c <MX_TIM4_Init+0x104>)
 8005662:	f003 feed 	bl	8009440 <HAL_TIM_Base_Init>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d001      	beq.n	8005670 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 800566c:	f7ff fc82 	bl	8004f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005670:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005674:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005676:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800567a:	4619      	mov	r1, r3
 800567c:	4823      	ldr	r0, [pc, #140]	@ (800570c <MX_TIM4_Init+0x104>)
 800567e:	f004 fbed 	bl	8009e5c <HAL_TIM_ConfigClockSource>
 8005682:	4603      	mov	r3, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d001      	beq.n	800568c <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8005688:	f7ff fc74 	bl	8004f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800568c:	481f      	ldr	r0, [pc, #124]	@ (800570c <MX_TIM4_Init+0x104>)
 800568e:	f003 ffd6 	bl	800963e <HAL_TIM_PWM_Init>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d001      	beq.n	800569c <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8005698:	f7ff fc6c 	bl	8004f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800569c:	2300      	movs	r3, #0
 800569e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056a0:	2300      	movs	r3, #0
 80056a2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80056a4:	f107 031c 	add.w	r3, r7, #28
 80056a8:	4619      	mov	r1, r3
 80056aa:	4818      	ldr	r0, [pc, #96]	@ (800570c <MX_TIM4_Init+0x104>)
 80056ac:	f005 f886 	bl	800a7bc <HAL_TIMEx_MasterConfigSynchronization>
 80056b0:	4603      	mov	r3, r0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d001      	beq.n	80056ba <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80056b6:	f7ff fc5d 	bl	8004f74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80056ba:	2360      	movs	r3, #96	@ 0x60
 80056bc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 80056be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80056c2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80056c4:	2300      	movs	r3, #0
 80056c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80056c8:	2300      	movs	r3, #0
 80056ca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80056cc:	463b      	mov	r3, r7
 80056ce:	2200      	movs	r2, #0
 80056d0:	4619      	mov	r1, r3
 80056d2:	480e      	ldr	r0, [pc, #56]	@ (800570c <MX_TIM4_Init+0x104>)
 80056d4:	f004 faae 	bl	8009c34 <HAL_TIM_PWM_ConfigChannel>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d001      	beq.n	80056e2 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 80056de:	f7ff fc49 	bl	8004f74 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 80056e2:	2300      	movs	r3, #0
 80056e4:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80056e6:	463b      	mov	r3, r7
 80056e8:	2208      	movs	r2, #8
 80056ea:	4619      	mov	r1, r3
 80056ec:	4807      	ldr	r0, [pc, #28]	@ (800570c <MX_TIM4_Init+0x104>)
 80056ee:	f004 faa1 	bl	8009c34 <HAL_TIM_PWM_ConfigChannel>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d001      	beq.n	80056fc <MX_TIM4_Init+0xf4>
  {
    Error_Handler();
 80056f8:	f7ff fc3c 	bl	8004f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80056fc:	4803      	ldr	r0, [pc, #12]	@ (800570c <MX_TIM4_Init+0x104>)
 80056fe:	f000 f881 	bl	8005804 <HAL_TIM_MspPostInit>

}
 8005702:	bf00      	nop
 8005704:	3738      	adds	r7, #56	@ 0x38
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	bf00      	nop
 800570c:	200004d4 	.word	0x200004d4
 8005710:	40000800 	.word	0x40000800

08005714 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b086      	sub	sp, #24
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a34      	ldr	r2, [pc, #208]	@ (80057f4 <HAL_TIM_Base_MspInit+0xe0>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d114      	bne.n	8005750 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005726:	4b34      	ldr	r3, [pc, #208]	@ (80057f8 <HAL_TIM_Base_MspInit+0xe4>)
 8005728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800572a:	4a33      	ldr	r2, [pc, #204]	@ (80057f8 <HAL_TIM_Base_MspInit+0xe4>)
 800572c:	f043 0301 	orr.w	r3, r3, #1
 8005730:	6453      	str	r3, [r2, #68]	@ 0x44
 8005732:	4b31      	ldr	r3, [pc, #196]	@ (80057f8 <HAL_TIM_Base_MspInit+0xe4>)
 8005734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	617b      	str	r3, [r7, #20]
 800573c:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800573e:	2200      	movs	r2, #0
 8005740:	2100      	movs	r1, #0
 8005742:	201b      	movs	r0, #27
 8005744:	f000 fb61 	bl	8005e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8005748:	201b      	movs	r0, #27
 800574a:	f000 fb7a 	bl	8005e42 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800574e:	e04c      	b.n	80057ea <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM2)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005758:	d114      	bne.n	8005784 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800575a:	4b27      	ldr	r3, [pc, #156]	@ (80057f8 <HAL_TIM_Base_MspInit+0xe4>)
 800575c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800575e:	4a26      	ldr	r2, [pc, #152]	@ (80057f8 <HAL_TIM_Base_MspInit+0xe4>)
 8005760:	f043 0301 	orr.w	r3, r3, #1
 8005764:	6413      	str	r3, [r2, #64]	@ 0x40
 8005766:	4b24      	ldr	r3, [pc, #144]	@ (80057f8 <HAL_TIM_Base_MspInit+0xe4>)
 8005768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800576a:	f003 0301 	and.w	r3, r3, #1
 800576e:	613b      	str	r3, [r7, #16]
 8005770:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005772:	2200      	movs	r2, #0
 8005774:	2100      	movs	r1, #0
 8005776:	201c      	movs	r0, #28
 8005778:	f000 fb47 	bl	8005e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800577c:	201c      	movs	r0, #28
 800577e:	f000 fb60 	bl	8005e42 <HAL_NVIC_EnableIRQ>
}
 8005782:	e032      	b.n	80057ea <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM3)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a1c      	ldr	r2, [pc, #112]	@ (80057fc <HAL_TIM_Base_MspInit+0xe8>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d114      	bne.n	80057b8 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800578e:	4b1a      	ldr	r3, [pc, #104]	@ (80057f8 <HAL_TIM_Base_MspInit+0xe4>)
 8005790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005792:	4a19      	ldr	r2, [pc, #100]	@ (80057f8 <HAL_TIM_Base_MspInit+0xe4>)
 8005794:	f043 0302 	orr.w	r3, r3, #2
 8005798:	6413      	str	r3, [r2, #64]	@ 0x40
 800579a:	4b17      	ldr	r3, [pc, #92]	@ (80057f8 <HAL_TIM_Base_MspInit+0xe4>)
 800579c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800579e:	f003 0302 	and.w	r3, r3, #2
 80057a2:	60fb      	str	r3, [r7, #12]
 80057a4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80057a6:	2200      	movs	r2, #0
 80057a8:	2100      	movs	r1, #0
 80057aa:	201d      	movs	r0, #29
 80057ac:	f000 fb2d 	bl	8005e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80057b0:	201d      	movs	r0, #29
 80057b2:	f000 fb46 	bl	8005e42 <HAL_NVIC_EnableIRQ>
}
 80057b6:	e018      	b.n	80057ea <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a10      	ldr	r2, [pc, #64]	@ (8005800 <HAL_TIM_Base_MspInit+0xec>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d113      	bne.n	80057ea <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80057c2:	4b0d      	ldr	r3, [pc, #52]	@ (80057f8 <HAL_TIM_Base_MspInit+0xe4>)
 80057c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c6:	4a0c      	ldr	r2, [pc, #48]	@ (80057f8 <HAL_TIM_Base_MspInit+0xe4>)
 80057c8:	f043 0304 	orr.w	r3, r3, #4
 80057cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80057ce:	4b0a      	ldr	r3, [pc, #40]	@ (80057f8 <HAL_TIM_Base_MspInit+0xe4>)
 80057d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d2:	f003 0304 	and.w	r3, r3, #4
 80057d6:	60bb      	str	r3, [r7, #8]
 80057d8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80057da:	2200      	movs	r2, #0
 80057dc:	2100      	movs	r1, #0
 80057de:	201e      	movs	r0, #30
 80057e0:	f000 fb13 	bl	8005e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80057e4:	201e      	movs	r0, #30
 80057e6:	f000 fb2c 	bl	8005e42 <HAL_NVIC_EnableIRQ>
}
 80057ea:	bf00      	nop
 80057ec:	3718      	adds	r7, #24
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	40010000 	.word	0x40010000
 80057f8:	40023800 	.word	0x40023800
 80057fc:	40000400 	.word	0x40000400
 8005800:	40000800 	.word	0x40000800

08005804 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b08e      	sub	sp, #56	@ 0x38
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800580c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005810:	2200      	movs	r2, #0
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	605a      	str	r2, [r3, #4]
 8005816:	609a      	str	r2, [r3, #8]
 8005818:	60da      	str	r2, [r3, #12]
 800581a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a62      	ldr	r2, [pc, #392]	@ (80059ac <HAL_TIM_MspPostInit+0x1a8>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d13a      	bne.n	800589c <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005826:	4b62      	ldr	r3, [pc, #392]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 8005828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800582a:	4a61      	ldr	r2, [pc, #388]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 800582c:	f043 0310 	orr.w	r3, r3, #16
 8005830:	6313      	str	r3, [r2, #48]	@ 0x30
 8005832:	4b5f      	ldr	r3, [pc, #380]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 8005834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005836:	f003 0310 	and.w	r3, r3, #16
 800583a:	623b      	str	r3, [r7, #32]
 800583c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800583e:	4b5c      	ldr	r3, [pc, #368]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 8005840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005842:	4a5b      	ldr	r2, [pc, #364]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 8005844:	f043 0301 	orr.w	r3, r3, #1
 8005848:	6313      	str	r3, [r2, #48]	@ 0x30
 800584a:	4b59      	ldr	r3, [pc, #356]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 800584c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800584e:	f003 0301 	and.w	r3, r3, #1
 8005852:	61fb      	str	r3, [r7, #28]
 8005854:	69fb      	ldr	r3, [r7, #28]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = TIM1_CH1_Kitchen_Shutter_Pin|TIM1_CH2_LivingRoom_Shutter_Pin|TIM1_CH3_Garage_Shutter_Pin;
 8005856:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 800585a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800585c:	2302      	movs	r3, #2
 800585e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005860:	2300      	movs	r3, #0
 8005862:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005864:	2300      	movs	r3, #0
 8005866:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005868:	2301      	movs	r3, #1
 800586a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800586c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005870:	4619      	mov	r1, r3
 8005872:	4850      	ldr	r0, [pc, #320]	@ (80059b4 <HAL_TIM_MspPostInit+0x1b0>)
 8005874:	f000 fb92 	bl	8005f9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TIM1_CH4_Door_Pin;
 8005878:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800587c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800587e:	2302      	movs	r3, #2
 8005880:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005882:	2300      	movs	r3, #0
 8005884:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005886:	2300      	movs	r3, #0
 8005888:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800588a:	2301      	movs	r3, #1
 800588c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(TIM1_CH4_Door_GPIO_Port, &GPIO_InitStruct);
 800588e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005892:	4619      	mov	r1, r3
 8005894:	4848      	ldr	r0, [pc, #288]	@ (80059b8 <HAL_TIM_MspPostInit+0x1b4>)
 8005896:	f000 fb81 	bl	8005f9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800589a:	e083      	b.n	80059a4 <HAL_TIM_MspPostInit+0x1a0>
  else if(timHandle->Instance==TIM2)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058a4:	d139      	bne.n	800591a <HAL_TIM_MspPostInit+0x116>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058a6:	4b42      	ldr	r3, [pc, #264]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 80058a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058aa:	4a41      	ldr	r2, [pc, #260]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 80058ac:	f043 0301 	orr.w	r3, r3, #1
 80058b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80058b2:	4b3f      	ldr	r3, [pc, #252]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 80058b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058b6:	f003 0301 	and.w	r3, r3, #1
 80058ba:	61bb      	str	r3, [r7, #24]
 80058bc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058be:	4b3c      	ldr	r3, [pc, #240]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 80058c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058c2:	4a3b      	ldr	r2, [pc, #236]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 80058c4:	f043 0302 	orr.w	r3, r3, #2
 80058c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80058ca:	4b39      	ldr	r3, [pc, #228]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 80058cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ce:	f003 0302 	and.w	r3, r3, #2
 80058d2:	617b      	str	r3, [r7, #20]
 80058d4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = TIM2_CH1_RGB_Garage_Pin;
 80058d6:	2301      	movs	r3, #1
 80058d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058da:	2302      	movs	r3, #2
 80058dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058de:	2300      	movs	r3, #0
 80058e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058e2:	2300      	movs	r3, #0
 80058e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80058e6:	2301      	movs	r3, #1
 80058e8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(TIM2_CH1_RGB_Garage_GPIO_Port, &GPIO_InitStruct);
 80058ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80058ee:	4619      	mov	r1, r3
 80058f0:	4831      	ldr	r0, [pc, #196]	@ (80059b8 <HAL_TIM_MspPostInit+0x1b4>)
 80058f2:	f000 fb53 	bl	8005f9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TIM2_CH3_Alarm_Buzzer_Pin|TIM2_CH4_RGB_Kitchen_Pin;
 80058f6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80058fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058fc:	2302      	movs	r3, #2
 80058fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005900:	2300      	movs	r3, #0
 8005902:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005904:	2300      	movs	r3, #0
 8005906:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005908:	2301      	movs	r3, #1
 800590a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800590c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005910:	4619      	mov	r1, r3
 8005912:	482a      	ldr	r0, [pc, #168]	@ (80059bc <HAL_TIM_MspPostInit+0x1b8>)
 8005914:	f000 fb42 	bl	8005f9c <HAL_GPIO_Init>
}
 8005918:	e044      	b.n	80059a4 <HAL_TIM_MspPostInit+0x1a0>
  else if(timHandle->Instance==TIM3)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a28      	ldr	r2, [pc, #160]	@ (80059c0 <HAL_TIM_MspPostInit+0x1bc>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d11d      	bne.n	8005960 <HAL_TIM_MspPostInit+0x15c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005924:	4b22      	ldr	r3, [pc, #136]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 8005926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005928:	4a21      	ldr	r2, [pc, #132]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 800592a:	f043 0304 	orr.w	r3, r3, #4
 800592e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005930:	4b1f      	ldr	r3, [pc, #124]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 8005932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005934:	f003 0304 	and.w	r3, r3, #4
 8005938:	613b      	str	r3, [r7, #16]
 800593a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = TIM3_CH4_Garage_Pin;
 800593c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005940:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005942:	2302      	movs	r3, #2
 8005944:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005946:	2300      	movs	r3, #0
 8005948:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800594a:	2300      	movs	r3, #0
 800594c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800594e:	2302      	movs	r3, #2
 8005950:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(TIM3_CH4_Garage_GPIO_Port, &GPIO_InitStruct);
 8005952:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005956:	4619      	mov	r1, r3
 8005958:	481a      	ldr	r0, [pc, #104]	@ (80059c4 <HAL_TIM_MspPostInit+0x1c0>)
 800595a:	f000 fb1f 	bl	8005f9c <HAL_GPIO_Init>
}
 800595e:	e021      	b.n	80059a4 <HAL_TIM_MspPostInit+0x1a0>
  else if(timHandle->Instance==TIM4)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a18      	ldr	r2, [pc, #96]	@ (80059c8 <HAL_TIM_MspPostInit+0x1c4>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d11c      	bne.n	80059a4 <HAL_TIM_MspPostInit+0x1a0>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800596a:	4b11      	ldr	r3, [pc, #68]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 800596c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800596e:	4a10      	ldr	r2, [pc, #64]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 8005970:	f043 0308 	orr.w	r3, r3, #8
 8005974:	6313      	str	r3, [r2, #48]	@ 0x30
 8005976:	4b0e      	ldr	r3, [pc, #56]	@ (80059b0 <HAL_TIM_MspPostInit+0x1ac>)
 8005978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800597a:	f003 0308 	and.w	r3, r3, #8
 800597e:	60fb      	str	r3, [r7, #12]
 8005980:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_CH1_RGB_LivingRoom_Pin|TIM4_CH3_heating_Pin;
 8005982:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8005986:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005988:	2302      	movs	r3, #2
 800598a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800598c:	2300      	movs	r3, #0
 800598e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005990:	2300      	movs	r3, #0
 8005992:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005994:	2302      	movs	r3, #2
 8005996:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005998:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800599c:	4619      	mov	r1, r3
 800599e:	480b      	ldr	r0, [pc, #44]	@ (80059cc <HAL_TIM_MspPostInit+0x1c8>)
 80059a0:	f000 fafc 	bl	8005f9c <HAL_GPIO_Init>
}
 80059a4:	bf00      	nop
 80059a6:	3738      	adds	r7, #56	@ 0x38
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	40010000 	.word	0x40010000
 80059b0:	40023800 	.word	0x40023800
 80059b4:	40021000 	.word	0x40021000
 80059b8:	40020000 	.word	0x40020000
 80059bc:	40020400 	.word	0x40020400
 80059c0:	40000400 	.word	0x40000400
 80059c4:	40020800 	.word	0x40020800
 80059c8:	40000800 	.word	0x40000800
 80059cc:	40020c00 	.word	0x40020c00

080059d0 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80059d4:	4b14      	ldr	r3, [pc, #80]	@ (8005a28 <MX_USART6_UART_Init+0x58>)
 80059d6:	4a15      	ldr	r2, [pc, #84]	@ (8005a2c <MX_USART6_UART_Init+0x5c>)
 80059d8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80059da:	4b13      	ldr	r3, [pc, #76]	@ (8005a28 <MX_USART6_UART_Init+0x58>)
 80059dc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80059e0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80059e2:	4b11      	ldr	r3, [pc, #68]	@ (8005a28 <MX_USART6_UART_Init+0x58>)
 80059e4:	2200      	movs	r2, #0
 80059e6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80059e8:	4b0f      	ldr	r3, [pc, #60]	@ (8005a28 <MX_USART6_UART_Init+0x58>)
 80059ea:	2200      	movs	r2, #0
 80059ec:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80059ee:	4b0e      	ldr	r3, [pc, #56]	@ (8005a28 <MX_USART6_UART_Init+0x58>)
 80059f0:	2200      	movs	r2, #0
 80059f2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80059f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005a28 <MX_USART6_UART_Init+0x58>)
 80059f6:	220c      	movs	r2, #12
 80059f8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80059fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005a28 <MX_USART6_UART_Init+0x58>)
 80059fc:	2200      	movs	r2, #0
 80059fe:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a00:	4b09      	ldr	r3, [pc, #36]	@ (8005a28 <MX_USART6_UART_Init+0x58>)
 8005a02:	2200      	movs	r2, #0
 8005a04:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005a06:	4b08      	ldr	r3, [pc, #32]	@ (8005a28 <MX_USART6_UART_Init+0x58>)
 8005a08:	2200      	movs	r2, #0
 8005a0a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005a0c:	4b06      	ldr	r3, [pc, #24]	@ (8005a28 <MX_USART6_UART_Init+0x58>)
 8005a0e:	2200      	movs	r2, #0
 8005a10:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8005a12:	4805      	ldr	r0, [pc, #20]	@ (8005a28 <MX_USART6_UART_Init+0x58>)
 8005a14:	f004 fffc 	bl	800aa10 <HAL_UART_Init>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d001      	beq.n	8005a22 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8005a1e:	f7ff faa9 	bl	8004f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8005a22:	bf00      	nop
 8005a24:	bd80      	pop	{r7, pc}
 8005a26:	bf00      	nop
 8005a28:	20000520 	.word	0x20000520
 8005a2c:	40011400 	.word	0x40011400

08005a30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b0aa      	sub	sp, #168	@ 0xa8
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a38:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	601a      	str	r2, [r3, #0]
 8005a40:	605a      	str	r2, [r3, #4]
 8005a42:	609a      	str	r2, [r3, #8]
 8005a44:	60da      	str	r2, [r3, #12]
 8005a46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005a48:	f107 0310 	add.w	r3, r7, #16
 8005a4c:	2284      	movs	r2, #132	@ 0x84
 8005a4e:	2100      	movs	r1, #0
 8005a50:	4618      	mov	r0, r3
 8005a52:	f006 fb75 	bl	800c140 <memset>
  if(uartHandle->Instance==USART6)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a26      	ldr	r2, [pc, #152]	@ (8005af4 <HAL_UART_MspInit+0xc4>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d144      	bne.n	8005aea <HAL_UART_MspInit+0xba>

  /* USER CODE END USART6_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8005a60:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005a64:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8005a66:	2300      	movs	r3, #0
 8005a68:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005a6a:	f107 0310 	add.w	r3, r7, #16
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f002 f882 	bl	8007b78 <HAL_RCCEx_PeriphCLKConfig>
 8005a74:	4603      	mov	r3, r0
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d001      	beq.n	8005a7e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005a7a:	f7ff fa7b 	bl	8004f74 <Error_Handler>
    }

    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8005a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8005af8 <HAL_UART_MspInit+0xc8>)
 8005a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a82:	4a1d      	ldr	r2, [pc, #116]	@ (8005af8 <HAL_UART_MspInit+0xc8>)
 8005a84:	f043 0320 	orr.w	r3, r3, #32
 8005a88:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a8a:	4b1b      	ldr	r3, [pc, #108]	@ (8005af8 <HAL_UART_MspInit+0xc8>)
 8005a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a8e:	f003 0320 	and.w	r3, r3, #32
 8005a92:	60fb      	str	r3, [r7, #12]
 8005a94:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8005a96:	4b18      	ldr	r3, [pc, #96]	@ (8005af8 <HAL_UART_MspInit+0xc8>)
 8005a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a9a:	4a17      	ldr	r2, [pc, #92]	@ (8005af8 <HAL_UART_MspInit+0xc8>)
 8005a9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005aa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8005aa2:	4b15      	ldr	r3, [pc, #84]	@ (8005af8 <HAL_UART_MspInit+0xc8>)
 8005aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aaa:	60bb      	str	r3, [r7, #8]
 8005aac:	68bb      	ldr	r3, [r7, #8]
    /**USART6 GPIO Configuration
    PG9     ------> USART6_RX
    PG14     ------> USART6_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8005aae:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8005ab2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ab6:	2302      	movs	r3, #2
 8005ab8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005abc:	2300      	movs	r3, #0
 8005abe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005ac8:	2308      	movs	r3, #8
 8005aca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005ace:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8005ad2:	4619      	mov	r1, r3
 8005ad4:	4809      	ldr	r0, [pc, #36]	@ (8005afc <HAL_UART_MspInit+0xcc>)
 8005ad6:	f000 fa61 	bl	8005f9c <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8005ada:	2200      	movs	r2, #0
 8005adc:	2100      	movs	r1, #0
 8005ade:	2047      	movs	r0, #71	@ 0x47
 8005ae0:	f000 f993 	bl	8005e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005ae4:	2047      	movs	r0, #71	@ 0x47
 8005ae6:	f000 f9ac 	bl	8005e42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8005aea:	bf00      	nop
 8005aec:	37a8      	adds	r7, #168	@ 0xa8
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop
 8005af4:	40011400 	.word	0x40011400
 8005af8:	40023800 	.word	0x40023800
 8005afc:	40021800 	.word	0x40021800

08005b00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005b00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005b38 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005b04:	480d      	ldr	r0, [pc, #52]	@ (8005b3c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005b06:	490e      	ldr	r1, [pc, #56]	@ (8005b40 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005b08:	4a0e      	ldr	r2, [pc, #56]	@ (8005b44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005b0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005b0c:	e002      	b.n	8005b14 <LoopCopyDataInit>

08005b0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005b0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005b10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005b12:	3304      	adds	r3, #4

08005b14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005b14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005b16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005b18:	d3f9      	bcc.n	8005b0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005b1a:	4a0b      	ldr	r2, [pc, #44]	@ (8005b48 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005b1c:	4c0b      	ldr	r4, [pc, #44]	@ (8005b4c <LoopFillZerobss+0x26>)
  movs r3, #0
 8005b1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005b20:	e001      	b.n	8005b26 <LoopFillZerobss>

08005b22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005b22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005b24:	3204      	adds	r2, #4

08005b26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005b26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005b28:	d3fb      	bcc.n	8005b22 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005b2a:	f7ff fb81 	bl	8005230 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005b2e:	f006 fb15 	bl	800c15c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005b32:	f7fd fc09 	bl	8003348 <main>
  bx  lr    
 8005b36:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005b38:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8005b3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005b40:	200001b4 	.word	0x200001b4
  ldr r2, =_sidata
 8005b44:	0800cffc 	.word	0x0800cffc
  ldr r2, =_sbss
 8005b48:	200001b8 	.word	0x200001b8
  ldr r4, =_ebss
 8005b4c:	200006f4 	.word	0x200006f4

08005b50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005b50:	e7fe      	b.n	8005b50 <ADC_IRQHandler>

08005b52 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005b52:	b580      	push	{r7, lr}
 8005b54:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005b56:	2003      	movs	r0, #3
 8005b58:	f000 f94c 	bl	8005df4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005b5c:	2000      	movs	r0, #0
 8005b5e:	f000 f805 	bl	8005b6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005b62:	f7ff fa97 	bl	8005094 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005b66:	2300      	movs	r3, #0
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b082      	sub	sp, #8
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005b74:	4b12      	ldr	r3, [pc, #72]	@ (8005bc0 <HAL_InitTick+0x54>)
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	4b12      	ldr	r3, [pc, #72]	@ (8005bc4 <HAL_InitTick+0x58>)
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005b82:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f000 f967 	bl	8005e5e <HAL_SYSTICK_Config>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d001      	beq.n	8005b9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e00e      	b.n	8005bb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2b0f      	cmp	r3, #15
 8005b9e:	d80a      	bhi.n	8005bb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	6879      	ldr	r1, [r7, #4]
 8005ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ba8:	f000 f92f 	bl	8005e0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005bac:	4a06      	ldr	r2, [pc, #24]	@ (8005bc8 <HAL_InitTick+0x5c>)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	e000      	b.n	8005bb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3708      	adds	r7, #8
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	20000158 	.word	0x20000158
 8005bc4:	20000160 	.word	0x20000160
 8005bc8:	2000015c 	.word	0x2000015c

08005bcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005bd0:	4b06      	ldr	r3, [pc, #24]	@ (8005bec <HAL_IncTick+0x20>)
 8005bd2:	781b      	ldrb	r3, [r3, #0]
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	4b06      	ldr	r3, [pc, #24]	@ (8005bf0 <HAL_IncTick+0x24>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4413      	add	r3, r2
 8005bdc:	4a04      	ldr	r2, [pc, #16]	@ (8005bf0 <HAL_IncTick+0x24>)
 8005bde:	6013      	str	r3, [r2, #0]
}
 8005be0:	bf00      	nop
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	20000160 	.word	0x20000160
 8005bf0:	200005a8 	.word	0x200005a8

08005bf4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	af00      	add	r7, sp, #0
  return uwTick;
 8005bf8:	4b03      	ldr	r3, [pc, #12]	@ (8005c08 <HAL_GetTick+0x14>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr
 8005c06:	bf00      	nop
 8005c08:	200005a8 	.word	0x200005a8

08005c0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005c14:	f7ff ffee 	bl	8005bf4 <HAL_GetTick>
 8005c18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c24:	d005      	beq.n	8005c32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005c26:	4b0a      	ldr	r3, [pc, #40]	@ (8005c50 <HAL_Delay+0x44>)
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	4413      	add	r3, r2
 8005c30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005c32:	bf00      	nop
 8005c34:	f7ff ffde 	bl	8005bf4 <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	68fa      	ldr	r2, [r7, #12]
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d8f7      	bhi.n	8005c34 <HAL_Delay+0x28>
  {
  }
}
 8005c44:	bf00      	nop
 8005c46:	bf00      	nop
 8005c48:	3710      	adds	r7, #16
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	20000160 	.word	0x20000160

08005c54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b085      	sub	sp, #20
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f003 0307 	and.w	r3, r3, #7
 8005c62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c64:	4b0b      	ldr	r3, [pc, #44]	@ (8005c94 <__NVIC_SetPriorityGrouping+0x40>)
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c6a:	68ba      	ldr	r2, [r7, #8]
 8005c6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005c70:	4013      	ands	r3, r2
 8005c72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005c7c:	4b06      	ldr	r3, [pc, #24]	@ (8005c98 <__NVIC_SetPriorityGrouping+0x44>)
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c82:	4a04      	ldr	r2, [pc, #16]	@ (8005c94 <__NVIC_SetPriorityGrouping+0x40>)
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	60d3      	str	r3, [r2, #12]
}
 8005c88:	bf00      	nop
 8005c8a:	3714      	adds	r7, #20
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr
 8005c94:	e000ed00 	.word	0xe000ed00
 8005c98:	05fa0000 	.word	0x05fa0000

08005c9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005ca0:	4b04      	ldr	r3, [pc, #16]	@ (8005cb4 <__NVIC_GetPriorityGrouping+0x18>)
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	0a1b      	lsrs	r3, r3, #8
 8005ca6:	f003 0307 	and.w	r3, r3, #7
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr
 8005cb4:	e000ed00 	.word	0xe000ed00

08005cb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b083      	sub	sp, #12
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	db0b      	blt.n	8005ce2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005cca:	79fb      	ldrb	r3, [r7, #7]
 8005ccc:	f003 021f 	and.w	r2, r3, #31
 8005cd0:	4907      	ldr	r1, [pc, #28]	@ (8005cf0 <__NVIC_EnableIRQ+0x38>)
 8005cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cd6:	095b      	lsrs	r3, r3, #5
 8005cd8:	2001      	movs	r0, #1
 8005cda:	fa00 f202 	lsl.w	r2, r0, r2
 8005cde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005ce2:	bf00      	nop
 8005ce4:	370c      	adds	r7, #12
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	e000e100 	.word	0xe000e100

08005cf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	6039      	str	r1, [r7, #0]
 8005cfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	db0a      	blt.n	8005d1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	b2da      	uxtb	r2, r3
 8005d0c:	490c      	ldr	r1, [pc, #48]	@ (8005d40 <__NVIC_SetPriority+0x4c>)
 8005d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d12:	0112      	lsls	r2, r2, #4
 8005d14:	b2d2      	uxtb	r2, r2
 8005d16:	440b      	add	r3, r1
 8005d18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d1c:	e00a      	b.n	8005d34 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	b2da      	uxtb	r2, r3
 8005d22:	4908      	ldr	r1, [pc, #32]	@ (8005d44 <__NVIC_SetPriority+0x50>)
 8005d24:	79fb      	ldrb	r3, [r7, #7]
 8005d26:	f003 030f 	and.w	r3, r3, #15
 8005d2a:	3b04      	subs	r3, #4
 8005d2c:	0112      	lsls	r2, r2, #4
 8005d2e:	b2d2      	uxtb	r2, r2
 8005d30:	440b      	add	r3, r1
 8005d32:	761a      	strb	r2, [r3, #24]
}
 8005d34:	bf00      	nop
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr
 8005d40:	e000e100 	.word	0xe000e100
 8005d44:	e000ed00 	.word	0xe000ed00

08005d48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b089      	sub	sp, #36	@ 0x24
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	60b9      	str	r1, [r7, #8]
 8005d52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f003 0307 	and.w	r3, r3, #7
 8005d5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	f1c3 0307 	rsb	r3, r3, #7
 8005d62:	2b04      	cmp	r3, #4
 8005d64:	bf28      	it	cs
 8005d66:	2304      	movcs	r3, #4
 8005d68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	3304      	adds	r3, #4
 8005d6e:	2b06      	cmp	r3, #6
 8005d70:	d902      	bls.n	8005d78 <NVIC_EncodePriority+0x30>
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	3b03      	subs	r3, #3
 8005d76:	e000      	b.n	8005d7a <NVIC_EncodePriority+0x32>
 8005d78:	2300      	movs	r3, #0
 8005d7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	fa02 f303 	lsl.w	r3, r2, r3
 8005d86:	43da      	mvns	r2, r3
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	401a      	ands	r2, r3
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d90:	f04f 31ff 	mov.w	r1, #4294967295
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	fa01 f303 	lsl.w	r3, r1, r3
 8005d9a:	43d9      	mvns	r1, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005da0:	4313      	orrs	r3, r2
         );
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3724      	adds	r7, #36	@ 0x24
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
	...

08005db0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b082      	sub	sp, #8
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005dc0:	d301      	bcc.n	8005dc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e00f      	b.n	8005de6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8005df0 <SysTick_Config+0x40>)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	3b01      	subs	r3, #1
 8005dcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005dce:	210f      	movs	r1, #15
 8005dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8005dd4:	f7ff ff8e 	bl	8005cf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005dd8:	4b05      	ldr	r3, [pc, #20]	@ (8005df0 <SysTick_Config+0x40>)
 8005dda:	2200      	movs	r2, #0
 8005ddc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005dde:	4b04      	ldr	r3, [pc, #16]	@ (8005df0 <SysTick_Config+0x40>)
 8005de0:	2207      	movs	r2, #7
 8005de2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3708      	adds	r7, #8
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	e000e010 	.word	0xe000e010

08005df4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b082      	sub	sp, #8
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f7ff ff29 	bl	8005c54 <__NVIC_SetPriorityGrouping>
}
 8005e02:	bf00      	nop
 8005e04:	3708      	adds	r7, #8
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}

08005e0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005e0a:	b580      	push	{r7, lr}
 8005e0c:	b086      	sub	sp, #24
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	4603      	mov	r3, r0
 8005e12:	60b9      	str	r1, [r7, #8]
 8005e14:	607a      	str	r2, [r7, #4]
 8005e16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e1c:	f7ff ff3e 	bl	8005c9c <__NVIC_GetPriorityGrouping>
 8005e20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	68b9      	ldr	r1, [r7, #8]
 8005e26:	6978      	ldr	r0, [r7, #20]
 8005e28:	f7ff ff8e 	bl	8005d48 <NVIC_EncodePriority>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e32:	4611      	mov	r1, r2
 8005e34:	4618      	mov	r0, r3
 8005e36:	f7ff ff5d 	bl	8005cf4 <__NVIC_SetPriority>
}
 8005e3a:	bf00      	nop
 8005e3c:	3718      	adds	r7, #24
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}

08005e42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e42:	b580      	push	{r7, lr}
 8005e44:	b082      	sub	sp, #8
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	4603      	mov	r3, r0
 8005e4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e50:	4618      	mov	r0, r3
 8005e52:	f7ff ff31 	bl	8005cb8 <__NVIC_EnableIRQ>
}
 8005e56:	bf00      	nop
 8005e58:	3708      	adds	r7, #8
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}

08005e5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e5e:	b580      	push	{r7, lr}
 8005e60:	b082      	sub	sp, #8
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f7ff ffa2 	bl	8005db0 <SysTick_Config>
 8005e6c:	4603      	mov	r3, r0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3708      	adds	r7, #8
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}

08005e76 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005e76:	b580      	push	{r7, lr}
 8005e78:	b084      	sub	sp, #16
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e82:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005e84:	f7ff feb6 	bl	8005bf4 <HAL_GetTick>
 8005e88:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b02      	cmp	r3, #2
 8005e94:	d008      	beq.n	8005ea8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2280      	movs	r2, #128	@ 0x80
 8005e9a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e052      	b.n	8005f4e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f022 0216 	bic.w	r2, r2, #22
 8005eb6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	695a      	ldr	r2, [r3, #20]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005ec6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d103      	bne.n	8005ed8 <HAL_DMA_Abort+0x62>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d007      	beq.n	8005ee8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f022 0208 	bic.w	r2, r2, #8
 8005ee6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f022 0201 	bic.w	r2, r2, #1
 8005ef6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ef8:	e013      	b.n	8005f22 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005efa:	f7ff fe7b 	bl	8005bf4 <HAL_GetTick>
 8005efe:	4602      	mov	r2, r0
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	1ad3      	subs	r3, r2, r3
 8005f04:	2b05      	cmp	r3, #5
 8005f06:	d90c      	bls.n	8005f22 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2220      	movs	r2, #32
 8005f0c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2203      	movs	r2, #3
 8005f12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8005f1e:	2303      	movs	r3, #3
 8005f20:	e015      	b.n	8005f4e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0301 	and.w	r3, r3, #1
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d1e4      	bne.n	8005efa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f34:	223f      	movs	r2, #63	@ 0x3f
 8005f36:	409a      	lsls	r2, r3
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3710      	adds	r7, #16
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005f56:	b480      	push	{r7}
 8005f58:	b083      	sub	sp, #12
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	2b02      	cmp	r3, #2
 8005f68:	d004      	beq.n	8005f74 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2280      	movs	r2, #128	@ 0x80
 8005f6e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e00c      	b.n	8005f8e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2205      	movs	r2, #5
 8005f78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f022 0201 	bic.w	r2, r2, #1
 8005f8a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	370c      	adds	r7, #12
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr
	...

08005f9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b089      	sub	sp, #36	@ 0x24
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005faa:	2300      	movs	r3, #0
 8005fac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	61fb      	str	r3, [r7, #28]
 8005fba:	e175      	b.n	80062a8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	69fb      	ldr	r3, [r7, #28]
 8005fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	4013      	ands	r3, r2
 8005fce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	f040 8164 	bne.w	80062a2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	f003 0303 	and.w	r3, r3, #3
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d005      	beq.n	8005ff2 <HAL_GPIO_Init+0x56>
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	f003 0303 	and.w	r3, r3, #3
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d130      	bne.n	8006054 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	005b      	lsls	r3, r3, #1
 8005ffc:	2203      	movs	r2, #3
 8005ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8006002:	43db      	mvns	r3, r3
 8006004:	69ba      	ldr	r2, [r7, #24]
 8006006:	4013      	ands	r3, r2
 8006008:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	68da      	ldr	r2, [r3, #12]
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	005b      	lsls	r3, r3, #1
 8006012:	fa02 f303 	lsl.w	r3, r2, r3
 8006016:	69ba      	ldr	r2, [r7, #24]
 8006018:	4313      	orrs	r3, r2
 800601a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	69ba      	ldr	r2, [r7, #24]
 8006020:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006028:	2201      	movs	r2, #1
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	fa02 f303 	lsl.w	r3, r2, r3
 8006030:	43db      	mvns	r3, r3
 8006032:	69ba      	ldr	r2, [r7, #24]
 8006034:	4013      	ands	r3, r2
 8006036:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	091b      	lsrs	r3, r3, #4
 800603e:	f003 0201 	and.w	r2, r3, #1
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	fa02 f303 	lsl.w	r3, r2, r3
 8006048:	69ba      	ldr	r2, [r7, #24]
 800604a:	4313      	orrs	r3, r2
 800604c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	69ba      	ldr	r2, [r7, #24]
 8006052:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	f003 0303 	and.w	r3, r3, #3
 800605c:	2b03      	cmp	r3, #3
 800605e:	d017      	beq.n	8006090 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	005b      	lsls	r3, r3, #1
 800606a:	2203      	movs	r2, #3
 800606c:	fa02 f303 	lsl.w	r3, r2, r3
 8006070:	43db      	mvns	r3, r3
 8006072:	69ba      	ldr	r2, [r7, #24]
 8006074:	4013      	ands	r3, r2
 8006076:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	689a      	ldr	r2, [r3, #8]
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	005b      	lsls	r3, r3, #1
 8006080:	fa02 f303 	lsl.w	r3, r2, r3
 8006084:	69ba      	ldr	r2, [r7, #24]
 8006086:	4313      	orrs	r3, r2
 8006088:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	69ba      	ldr	r2, [r7, #24]
 800608e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	f003 0303 	and.w	r3, r3, #3
 8006098:	2b02      	cmp	r3, #2
 800609a:	d123      	bne.n	80060e4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800609c:	69fb      	ldr	r3, [r7, #28]
 800609e:	08da      	lsrs	r2, r3, #3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	3208      	adds	r2, #8
 80060a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80060aa:	69fb      	ldr	r3, [r7, #28]
 80060ac:	f003 0307 	and.w	r3, r3, #7
 80060b0:	009b      	lsls	r3, r3, #2
 80060b2:	220f      	movs	r2, #15
 80060b4:	fa02 f303 	lsl.w	r3, r2, r3
 80060b8:	43db      	mvns	r3, r3
 80060ba:	69ba      	ldr	r2, [r7, #24]
 80060bc:	4013      	ands	r3, r2
 80060be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	691a      	ldr	r2, [r3, #16]
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	f003 0307 	and.w	r3, r3, #7
 80060ca:	009b      	lsls	r3, r3, #2
 80060cc:	fa02 f303 	lsl.w	r3, r2, r3
 80060d0:	69ba      	ldr	r2, [r7, #24]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	08da      	lsrs	r2, r3, #3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	3208      	adds	r2, #8
 80060de:	69b9      	ldr	r1, [r7, #24]
 80060e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80060ea:	69fb      	ldr	r3, [r7, #28]
 80060ec:	005b      	lsls	r3, r3, #1
 80060ee:	2203      	movs	r2, #3
 80060f0:	fa02 f303 	lsl.w	r3, r2, r3
 80060f4:	43db      	mvns	r3, r3
 80060f6:	69ba      	ldr	r2, [r7, #24]
 80060f8:	4013      	ands	r3, r2
 80060fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	f003 0203 	and.w	r2, r3, #3
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	005b      	lsls	r3, r3, #1
 8006108:	fa02 f303 	lsl.w	r3, r2, r3
 800610c:	69ba      	ldr	r2, [r7, #24]
 800610e:	4313      	orrs	r3, r2
 8006110:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	69ba      	ldr	r2, [r7, #24]
 8006116:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006120:	2b00      	cmp	r3, #0
 8006122:	f000 80be 	beq.w	80062a2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006126:	4b66      	ldr	r3, [pc, #408]	@ (80062c0 <HAL_GPIO_Init+0x324>)
 8006128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800612a:	4a65      	ldr	r2, [pc, #404]	@ (80062c0 <HAL_GPIO_Init+0x324>)
 800612c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006130:	6453      	str	r3, [r2, #68]	@ 0x44
 8006132:	4b63      	ldr	r3, [pc, #396]	@ (80062c0 <HAL_GPIO_Init+0x324>)
 8006134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006136:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800613a:	60fb      	str	r3, [r7, #12]
 800613c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800613e:	4a61      	ldr	r2, [pc, #388]	@ (80062c4 <HAL_GPIO_Init+0x328>)
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	089b      	lsrs	r3, r3, #2
 8006144:	3302      	adds	r3, #2
 8006146:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800614a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800614c:	69fb      	ldr	r3, [r7, #28]
 800614e:	f003 0303 	and.w	r3, r3, #3
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	220f      	movs	r2, #15
 8006156:	fa02 f303 	lsl.w	r3, r2, r3
 800615a:	43db      	mvns	r3, r3
 800615c:	69ba      	ldr	r2, [r7, #24]
 800615e:	4013      	ands	r3, r2
 8006160:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	4a58      	ldr	r2, [pc, #352]	@ (80062c8 <HAL_GPIO_Init+0x32c>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d037      	beq.n	80061da <HAL_GPIO_Init+0x23e>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a57      	ldr	r2, [pc, #348]	@ (80062cc <HAL_GPIO_Init+0x330>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d031      	beq.n	80061d6 <HAL_GPIO_Init+0x23a>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4a56      	ldr	r2, [pc, #344]	@ (80062d0 <HAL_GPIO_Init+0x334>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d02b      	beq.n	80061d2 <HAL_GPIO_Init+0x236>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4a55      	ldr	r2, [pc, #340]	@ (80062d4 <HAL_GPIO_Init+0x338>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d025      	beq.n	80061ce <HAL_GPIO_Init+0x232>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a54      	ldr	r2, [pc, #336]	@ (80062d8 <HAL_GPIO_Init+0x33c>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d01f      	beq.n	80061ca <HAL_GPIO_Init+0x22e>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a53      	ldr	r2, [pc, #332]	@ (80062dc <HAL_GPIO_Init+0x340>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d019      	beq.n	80061c6 <HAL_GPIO_Init+0x22a>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4a52      	ldr	r2, [pc, #328]	@ (80062e0 <HAL_GPIO_Init+0x344>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d013      	beq.n	80061c2 <HAL_GPIO_Init+0x226>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a51      	ldr	r2, [pc, #324]	@ (80062e4 <HAL_GPIO_Init+0x348>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d00d      	beq.n	80061be <HAL_GPIO_Init+0x222>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a50      	ldr	r2, [pc, #320]	@ (80062e8 <HAL_GPIO_Init+0x34c>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d007      	beq.n	80061ba <HAL_GPIO_Init+0x21e>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a4f      	ldr	r2, [pc, #316]	@ (80062ec <HAL_GPIO_Init+0x350>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d101      	bne.n	80061b6 <HAL_GPIO_Init+0x21a>
 80061b2:	2309      	movs	r3, #9
 80061b4:	e012      	b.n	80061dc <HAL_GPIO_Init+0x240>
 80061b6:	230a      	movs	r3, #10
 80061b8:	e010      	b.n	80061dc <HAL_GPIO_Init+0x240>
 80061ba:	2308      	movs	r3, #8
 80061bc:	e00e      	b.n	80061dc <HAL_GPIO_Init+0x240>
 80061be:	2307      	movs	r3, #7
 80061c0:	e00c      	b.n	80061dc <HAL_GPIO_Init+0x240>
 80061c2:	2306      	movs	r3, #6
 80061c4:	e00a      	b.n	80061dc <HAL_GPIO_Init+0x240>
 80061c6:	2305      	movs	r3, #5
 80061c8:	e008      	b.n	80061dc <HAL_GPIO_Init+0x240>
 80061ca:	2304      	movs	r3, #4
 80061cc:	e006      	b.n	80061dc <HAL_GPIO_Init+0x240>
 80061ce:	2303      	movs	r3, #3
 80061d0:	e004      	b.n	80061dc <HAL_GPIO_Init+0x240>
 80061d2:	2302      	movs	r3, #2
 80061d4:	e002      	b.n	80061dc <HAL_GPIO_Init+0x240>
 80061d6:	2301      	movs	r3, #1
 80061d8:	e000      	b.n	80061dc <HAL_GPIO_Init+0x240>
 80061da:	2300      	movs	r3, #0
 80061dc:	69fa      	ldr	r2, [r7, #28]
 80061de:	f002 0203 	and.w	r2, r2, #3
 80061e2:	0092      	lsls	r2, r2, #2
 80061e4:	4093      	lsls	r3, r2
 80061e6:	69ba      	ldr	r2, [r7, #24]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80061ec:	4935      	ldr	r1, [pc, #212]	@ (80062c4 <HAL_GPIO_Init+0x328>)
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	089b      	lsrs	r3, r3, #2
 80061f2:	3302      	adds	r3, #2
 80061f4:	69ba      	ldr	r2, [r7, #24]
 80061f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80061fa:	4b3d      	ldr	r3, [pc, #244]	@ (80062f0 <HAL_GPIO_Init+0x354>)
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	43db      	mvns	r3, r3
 8006204:	69ba      	ldr	r2, [r7, #24]
 8006206:	4013      	ands	r3, r2
 8006208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006212:	2b00      	cmp	r3, #0
 8006214:	d003      	beq.n	800621e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006216:	69ba      	ldr	r2, [r7, #24]
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	4313      	orrs	r3, r2
 800621c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800621e:	4a34      	ldr	r2, [pc, #208]	@ (80062f0 <HAL_GPIO_Init+0x354>)
 8006220:	69bb      	ldr	r3, [r7, #24]
 8006222:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006224:	4b32      	ldr	r3, [pc, #200]	@ (80062f0 <HAL_GPIO_Init+0x354>)
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	43db      	mvns	r3, r3
 800622e:	69ba      	ldr	r2, [r7, #24]
 8006230:	4013      	ands	r3, r2
 8006232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800623c:	2b00      	cmp	r3, #0
 800623e:	d003      	beq.n	8006248 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006240:	69ba      	ldr	r2, [r7, #24]
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	4313      	orrs	r3, r2
 8006246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006248:	4a29      	ldr	r2, [pc, #164]	@ (80062f0 <HAL_GPIO_Init+0x354>)
 800624a:	69bb      	ldr	r3, [r7, #24]
 800624c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800624e:	4b28      	ldr	r3, [pc, #160]	@ (80062f0 <HAL_GPIO_Init+0x354>)
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	43db      	mvns	r3, r3
 8006258:	69ba      	ldr	r2, [r7, #24]
 800625a:	4013      	ands	r3, r2
 800625c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006266:	2b00      	cmp	r3, #0
 8006268:	d003      	beq.n	8006272 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800626a:	69ba      	ldr	r2, [r7, #24]
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	4313      	orrs	r3, r2
 8006270:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006272:	4a1f      	ldr	r2, [pc, #124]	@ (80062f0 <HAL_GPIO_Init+0x354>)
 8006274:	69bb      	ldr	r3, [r7, #24]
 8006276:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006278:	4b1d      	ldr	r3, [pc, #116]	@ (80062f0 <HAL_GPIO_Init+0x354>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	43db      	mvns	r3, r3
 8006282:	69ba      	ldr	r2, [r7, #24]
 8006284:	4013      	ands	r3, r2
 8006286:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006290:	2b00      	cmp	r3, #0
 8006292:	d003      	beq.n	800629c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006294:	69ba      	ldr	r2, [r7, #24]
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	4313      	orrs	r3, r2
 800629a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800629c:	4a14      	ldr	r2, [pc, #80]	@ (80062f0 <HAL_GPIO_Init+0x354>)
 800629e:	69bb      	ldr	r3, [r7, #24]
 80062a0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	3301      	adds	r3, #1
 80062a6:	61fb      	str	r3, [r7, #28]
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	2b0f      	cmp	r3, #15
 80062ac:	f67f ae86 	bls.w	8005fbc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80062b0:	bf00      	nop
 80062b2:	bf00      	nop
 80062b4:	3724      	adds	r7, #36	@ 0x24
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	40023800 	.word	0x40023800
 80062c4:	40013800 	.word	0x40013800
 80062c8:	40020000 	.word	0x40020000
 80062cc:	40020400 	.word	0x40020400
 80062d0:	40020800 	.word	0x40020800
 80062d4:	40020c00 	.word	0x40020c00
 80062d8:	40021000 	.word	0x40021000
 80062dc:	40021400 	.word	0x40021400
 80062e0:	40021800 	.word	0x40021800
 80062e4:	40021c00 	.word	0x40021c00
 80062e8:	40022000 	.word	0x40022000
 80062ec:	40022400 	.word	0x40022400
 80062f0:	40013c00 	.word	0x40013c00

080062f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b085      	sub	sp, #20
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	460b      	mov	r3, r1
 80062fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	691a      	ldr	r2, [r3, #16]
 8006304:	887b      	ldrh	r3, [r7, #2]
 8006306:	4013      	ands	r3, r2
 8006308:	2b00      	cmp	r3, #0
 800630a:	d002      	beq.n	8006312 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800630c:	2301      	movs	r3, #1
 800630e:	73fb      	strb	r3, [r7, #15]
 8006310:	e001      	b.n	8006316 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006312:	2300      	movs	r3, #0
 8006314:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006316:	7bfb      	ldrb	r3, [r7, #15]
}
 8006318:	4618      	mov	r0, r3
 800631a:	3714      	adds	r7, #20
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	460b      	mov	r3, r1
 800632e:	807b      	strh	r3, [r7, #2]
 8006330:	4613      	mov	r3, r2
 8006332:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006334:	787b      	ldrb	r3, [r7, #1]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d003      	beq.n	8006342 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800633a:	887a      	ldrh	r2, [r7, #2]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006340:	e003      	b.n	800634a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006342:	887b      	ldrh	r3, [r7, #2]
 8006344:	041a      	lsls	r2, r3, #16
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	619a      	str	r2, [r3, #24]
}
 800634a:	bf00      	nop
 800634c:	370c      	adds	r7, #12
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006356:	b480      	push	{r7}
 8006358:	b085      	sub	sp, #20
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
 800635e:	460b      	mov	r3, r1
 8006360:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	695b      	ldr	r3, [r3, #20]
 8006366:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006368:	887a      	ldrh	r2, [r7, #2]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	4013      	ands	r3, r2
 800636e:	041a      	lsls	r2, r3, #16
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	43d9      	mvns	r1, r3
 8006374:	887b      	ldrh	r3, [r7, #2]
 8006376:	400b      	ands	r3, r1
 8006378:	431a      	orrs	r2, r3
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	619a      	str	r2, [r3, #24]
}
 800637e:	bf00      	nop
 8006380:	3714      	adds	r7, #20
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr
	...

0800638c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b082      	sub	sp, #8
 8006390:	af00      	add	r7, sp, #0
 8006392:	4603      	mov	r3, r0
 8006394:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006396:	4b08      	ldr	r3, [pc, #32]	@ (80063b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006398:	695a      	ldr	r2, [r3, #20]
 800639a:	88fb      	ldrh	r3, [r7, #6]
 800639c:	4013      	ands	r3, r2
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d006      	beq.n	80063b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80063a2:	4a05      	ldr	r2, [pc, #20]	@ (80063b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80063a4:	88fb      	ldrh	r3, [r7, #6]
 80063a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80063a8:	88fb      	ldrh	r3, [r7, #6]
 80063aa:	4618      	mov	r0, r3
 80063ac:	f000 f806 	bl	80063bc <HAL_GPIO_EXTI_Callback>
  }
}
 80063b0:	bf00      	nop
 80063b2:	3708      	adds	r7, #8
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}
 80063b8:	40013c00 	.word	0x40013c00

080063bc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	4603      	mov	r3, r0
 80063c4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80063c6:	bf00      	nop
 80063c8:	370c      	adds	r7, #12
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
	...

080063d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d101      	bne.n	80063e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e07f      	b.n	80064e6 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d106      	bne.n	8006400 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f7fc f996 	bl	800272c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2224      	movs	r2, #36	@ 0x24
 8006404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f022 0201 	bic.w	r2, r2, #1
 8006416:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	685a      	ldr	r2, [r3, #4]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006424:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	689a      	ldr	r2, [r3, #8]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006434:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	2b01      	cmp	r3, #1
 800643c:	d107      	bne.n	800644e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	689a      	ldr	r2, [r3, #8]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800644a:	609a      	str	r2, [r3, #8]
 800644c:	e006      	b.n	800645c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	689a      	ldr	r2, [r3, #8]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800645a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	2b02      	cmp	r3, #2
 8006462:	d104      	bne.n	800646e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800646c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	6859      	ldr	r1, [r3, #4]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	4b1d      	ldr	r3, [pc, #116]	@ (80064f0 <HAL_I2C_Init+0x11c>)
 800647a:	430b      	orrs	r3, r1
 800647c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	68da      	ldr	r2, [r3, #12]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800648c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	691a      	ldr	r2, [r3, #16]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	695b      	ldr	r3, [r3, #20]
 8006496:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	699b      	ldr	r3, [r3, #24]
 800649e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	430a      	orrs	r2, r1
 80064a6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	69d9      	ldr	r1, [r3, #28]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6a1a      	ldr	r2, [r3, #32]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	430a      	orrs	r2, r1
 80064b6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f042 0201 	orr.w	r2, r2, #1
 80064c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2220      	movs	r2, #32
 80064d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2200      	movs	r2, #0
 80064e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80064e4:	2300      	movs	r3, #0
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3708      	adds	r7, #8
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
 80064ee:	bf00      	nop
 80064f0:	02008000 	.word	0x02008000

080064f4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b088      	sub	sp, #32
 80064f8:	af02      	add	r7, sp, #8
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	4608      	mov	r0, r1
 80064fe:	4611      	mov	r1, r2
 8006500:	461a      	mov	r2, r3
 8006502:	4603      	mov	r3, r0
 8006504:	817b      	strh	r3, [r7, #10]
 8006506:	460b      	mov	r3, r1
 8006508:	813b      	strh	r3, [r7, #8]
 800650a:	4613      	mov	r3, r2
 800650c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006514:	b2db      	uxtb	r3, r3
 8006516:	2b20      	cmp	r3, #32
 8006518:	f040 80f9 	bne.w	800670e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800651c:	6a3b      	ldr	r3, [r7, #32]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d002      	beq.n	8006528 <HAL_I2C_Mem_Write+0x34>
 8006522:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006524:	2b00      	cmp	r3, #0
 8006526:	d105      	bne.n	8006534 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800652e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006530:	2301      	movs	r3, #1
 8006532:	e0ed      	b.n	8006710 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800653a:	2b01      	cmp	r3, #1
 800653c:	d101      	bne.n	8006542 <HAL_I2C_Mem_Write+0x4e>
 800653e:	2302      	movs	r3, #2
 8006540:	e0e6      	b.n	8006710 <HAL_I2C_Mem_Write+0x21c>
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2201      	movs	r2, #1
 8006546:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800654a:	f7ff fb53 	bl	8005bf4 <HAL_GetTick>
 800654e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	9300      	str	r3, [sp, #0]
 8006554:	2319      	movs	r3, #25
 8006556:	2201      	movs	r2, #1
 8006558:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800655c:	68f8      	ldr	r0, [r7, #12]
 800655e:	f000 fbcb 	bl	8006cf8 <I2C_WaitOnFlagUntilTimeout>
 8006562:	4603      	mov	r3, r0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d001      	beq.n	800656c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e0d1      	b.n	8006710 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2221      	movs	r2, #33	@ 0x21
 8006570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2240      	movs	r2, #64	@ 0x40
 8006578:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2200      	movs	r2, #0
 8006580:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6a3a      	ldr	r2, [r7, #32]
 8006586:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800658c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2200      	movs	r2, #0
 8006592:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006594:	88f8      	ldrh	r0, [r7, #6]
 8006596:	893a      	ldrh	r2, [r7, #8]
 8006598:	8979      	ldrh	r1, [r7, #10]
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	9301      	str	r3, [sp, #4]
 800659e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a0:	9300      	str	r3, [sp, #0]
 80065a2:	4603      	mov	r3, r0
 80065a4:	68f8      	ldr	r0, [r7, #12]
 80065a6:	f000 fadb 	bl	8006b60 <I2C_RequestMemoryWrite>
 80065aa:	4603      	mov	r3, r0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d005      	beq.n	80065bc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	e0a9      	b.n	8006710 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	2bff      	cmp	r3, #255	@ 0xff
 80065c4:	d90e      	bls.n	80065e4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	22ff      	movs	r2, #255	@ 0xff
 80065ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065d0:	b2da      	uxtb	r2, r3
 80065d2:	8979      	ldrh	r1, [r7, #10]
 80065d4:	2300      	movs	r3, #0
 80065d6:	9300      	str	r3, [sp, #0]
 80065d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80065dc:	68f8      	ldr	r0, [r7, #12]
 80065de:	f000 fd27 	bl	8007030 <I2C_TransferConfig>
 80065e2:	e00f      	b.n	8006604 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065e8:	b29a      	uxth	r2, r3
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065f2:	b2da      	uxtb	r2, r3
 80065f4:	8979      	ldrh	r1, [r7, #10]
 80065f6:	2300      	movs	r3, #0
 80065f8:	9300      	str	r3, [sp, #0]
 80065fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80065fe:	68f8      	ldr	r0, [r7, #12]
 8006600:	f000 fd16 	bl	8007030 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006604:	697a      	ldr	r2, [r7, #20]
 8006606:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006608:	68f8      	ldr	r0, [r7, #12]
 800660a:	f000 fbb5 	bl	8006d78 <I2C_WaitOnTXISFlagUntilTimeout>
 800660e:	4603      	mov	r3, r0
 8006610:	2b00      	cmp	r3, #0
 8006612:	d001      	beq.n	8006618 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	e07b      	b.n	8006710 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800661c:	781a      	ldrb	r2, [r3, #0]
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006628:	1c5a      	adds	r2, r3, #1
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006632:	b29b      	uxth	r3, r3
 8006634:	3b01      	subs	r3, #1
 8006636:	b29a      	uxth	r2, r3
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006640:	3b01      	subs	r3, #1
 8006642:	b29a      	uxth	r2, r3
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800664c:	b29b      	uxth	r3, r3
 800664e:	2b00      	cmp	r3, #0
 8006650:	d034      	beq.n	80066bc <HAL_I2C_Mem_Write+0x1c8>
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006656:	2b00      	cmp	r3, #0
 8006658:	d130      	bne.n	80066bc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	9300      	str	r3, [sp, #0]
 800665e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006660:	2200      	movs	r2, #0
 8006662:	2180      	movs	r1, #128	@ 0x80
 8006664:	68f8      	ldr	r0, [r7, #12]
 8006666:	f000 fb47 	bl	8006cf8 <I2C_WaitOnFlagUntilTimeout>
 800666a:	4603      	mov	r3, r0
 800666c:	2b00      	cmp	r3, #0
 800666e:	d001      	beq.n	8006674 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	e04d      	b.n	8006710 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006678:	b29b      	uxth	r3, r3
 800667a:	2bff      	cmp	r3, #255	@ 0xff
 800667c:	d90e      	bls.n	800669c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	22ff      	movs	r2, #255	@ 0xff
 8006682:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006688:	b2da      	uxtb	r2, r3
 800668a:	8979      	ldrh	r1, [r7, #10]
 800668c:	2300      	movs	r3, #0
 800668e:	9300      	str	r3, [sp, #0]
 8006690:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006694:	68f8      	ldr	r0, [r7, #12]
 8006696:	f000 fccb 	bl	8007030 <I2C_TransferConfig>
 800669a:	e00f      	b.n	80066bc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066a0:	b29a      	uxth	r2, r3
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066aa:	b2da      	uxtb	r2, r3
 80066ac:	8979      	ldrh	r1, [r7, #10]
 80066ae:	2300      	movs	r3, #0
 80066b0:	9300      	str	r3, [sp, #0]
 80066b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80066b6:	68f8      	ldr	r0, [r7, #12]
 80066b8:	f000 fcba 	bl	8007030 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d19e      	bne.n	8006604 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066c6:	697a      	ldr	r2, [r7, #20]
 80066c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066ca:	68f8      	ldr	r0, [r7, #12]
 80066cc:	f000 fb94 	bl	8006df8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d001      	beq.n	80066da <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80066d6:	2301      	movs	r3, #1
 80066d8:	e01a      	b.n	8006710 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2220      	movs	r2, #32
 80066e0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	6859      	ldr	r1, [r3, #4]
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006718 <HAL_I2C_Mem_Write+0x224>)
 80066ee:	400b      	ands	r3, r1
 80066f0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2220      	movs	r2, #32
 80066f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800670a:	2300      	movs	r3, #0
 800670c:	e000      	b.n	8006710 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800670e:	2302      	movs	r3, #2
  }
}
 8006710:	4618      	mov	r0, r3
 8006712:	3718      	adds	r7, #24
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}
 8006718:	fe00e800 	.word	0xfe00e800

0800671c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b088      	sub	sp, #32
 8006720:	af02      	add	r7, sp, #8
 8006722:	60f8      	str	r0, [r7, #12]
 8006724:	4608      	mov	r0, r1
 8006726:	4611      	mov	r1, r2
 8006728:	461a      	mov	r2, r3
 800672a:	4603      	mov	r3, r0
 800672c:	817b      	strh	r3, [r7, #10]
 800672e:	460b      	mov	r3, r1
 8006730:	813b      	strh	r3, [r7, #8]
 8006732:	4613      	mov	r3, r2
 8006734:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800673c:	b2db      	uxtb	r3, r3
 800673e:	2b20      	cmp	r3, #32
 8006740:	f040 80fd 	bne.w	800693e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006744:	6a3b      	ldr	r3, [r7, #32]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d002      	beq.n	8006750 <HAL_I2C_Mem_Read+0x34>
 800674a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800674c:	2b00      	cmp	r3, #0
 800674e:	d105      	bne.n	800675c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006756:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	e0f1      	b.n	8006940 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006762:	2b01      	cmp	r3, #1
 8006764:	d101      	bne.n	800676a <HAL_I2C_Mem_Read+0x4e>
 8006766:	2302      	movs	r3, #2
 8006768:	e0ea      	b.n	8006940 <HAL_I2C_Mem_Read+0x224>
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2201      	movs	r2, #1
 800676e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006772:	f7ff fa3f 	bl	8005bf4 <HAL_GetTick>
 8006776:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	9300      	str	r3, [sp, #0]
 800677c:	2319      	movs	r3, #25
 800677e:	2201      	movs	r2, #1
 8006780:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006784:	68f8      	ldr	r0, [r7, #12]
 8006786:	f000 fab7 	bl	8006cf8 <I2C_WaitOnFlagUntilTimeout>
 800678a:	4603      	mov	r3, r0
 800678c:	2b00      	cmp	r3, #0
 800678e:	d001      	beq.n	8006794 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006790:	2301      	movs	r3, #1
 8006792:	e0d5      	b.n	8006940 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2222      	movs	r2, #34	@ 0x22
 8006798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2240      	movs	r2, #64	@ 0x40
 80067a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2200      	movs	r2, #0
 80067a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6a3a      	ldr	r2, [r7, #32]
 80067ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80067b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2200      	movs	r2, #0
 80067ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80067bc:	88f8      	ldrh	r0, [r7, #6]
 80067be:	893a      	ldrh	r2, [r7, #8]
 80067c0:	8979      	ldrh	r1, [r7, #10]
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	9301      	str	r3, [sp, #4]
 80067c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067c8:	9300      	str	r3, [sp, #0]
 80067ca:	4603      	mov	r3, r0
 80067cc:	68f8      	ldr	r0, [r7, #12]
 80067ce:	f000 fa1b 	bl	8006c08 <I2C_RequestMemoryRead>
 80067d2:	4603      	mov	r3, r0
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d005      	beq.n	80067e4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	e0ad      	b.n	8006940 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	2bff      	cmp	r3, #255	@ 0xff
 80067ec:	d90e      	bls.n	800680c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	22ff      	movs	r2, #255	@ 0xff
 80067f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067f8:	b2da      	uxtb	r2, r3
 80067fa:	8979      	ldrh	r1, [r7, #10]
 80067fc:	4b52      	ldr	r3, [pc, #328]	@ (8006948 <HAL_I2C_Mem_Read+0x22c>)
 80067fe:	9300      	str	r3, [sp, #0]
 8006800:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006804:	68f8      	ldr	r0, [r7, #12]
 8006806:	f000 fc13 	bl	8007030 <I2C_TransferConfig>
 800680a:	e00f      	b.n	800682c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006810:	b29a      	uxth	r2, r3
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800681a:	b2da      	uxtb	r2, r3
 800681c:	8979      	ldrh	r1, [r7, #10]
 800681e:	4b4a      	ldr	r3, [pc, #296]	@ (8006948 <HAL_I2C_Mem_Read+0x22c>)
 8006820:	9300      	str	r3, [sp, #0]
 8006822:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006826:	68f8      	ldr	r0, [r7, #12]
 8006828:	f000 fc02 	bl	8007030 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	9300      	str	r3, [sp, #0]
 8006830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006832:	2200      	movs	r2, #0
 8006834:	2104      	movs	r1, #4
 8006836:	68f8      	ldr	r0, [r7, #12]
 8006838:	f000 fa5e 	bl	8006cf8 <I2C_WaitOnFlagUntilTimeout>
 800683c:	4603      	mov	r3, r0
 800683e:	2b00      	cmp	r3, #0
 8006840:	d001      	beq.n	8006846 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	e07c      	b.n	8006940 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006850:	b2d2      	uxtb	r2, r2
 8006852:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006858:	1c5a      	adds	r2, r3, #1
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006862:	3b01      	subs	r3, #1
 8006864:	b29a      	uxth	r2, r3
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800686e:	b29b      	uxth	r3, r3
 8006870:	3b01      	subs	r3, #1
 8006872:	b29a      	uxth	r2, r3
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800687c:	b29b      	uxth	r3, r3
 800687e:	2b00      	cmp	r3, #0
 8006880:	d034      	beq.n	80068ec <HAL_I2C_Mem_Read+0x1d0>
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006886:	2b00      	cmp	r3, #0
 8006888:	d130      	bne.n	80068ec <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	9300      	str	r3, [sp, #0]
 800688e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006890:	2200      	movs	r2, #0
 8006892:	2180      	movs	r1, #128	@ 0x80
 8006894:	68f8      	ldr	r0, [r7, #12]
 8006896:	f000 fa2f 	bl	8006cf8 <I2C_WaitOnFlagUntilTimeout>
 800689a:	4603      	mov	r3, r0
 800689c:	2b00      	cmp	r3, #0
 800689e:	d001      	beq.n	80068a4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	e04d      	b.n	8006940 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068a8:	b29b      	uxth	r3, r3
 80068aa:	2bff      	cmp	r3, #255	@ 0xff
 80068ac:	d90e      	bls.n	80068cc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	22ff      	movs	r2, #255	@ 0xff
 80068b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068b8:	b2da      	uxtb	r2, r3
 80068ba:	8979      	ldrh	r1, [r7, #10]
 80068bc:	2300      	movs	r3, #0
 80068be:	9300      	str	r3, [sp, #0]
 80068c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80068c4:	68f8      	ldr	r0, [r7, #12]
 80068c6:	f000 fbb3 	bl	8007030 <I2C_TransferConfig>
 80068ca:	e00f      	b.n	80068ec <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068d0:	b29a      	uxth	r2, r3
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068da:	b2da      	uxtb	r2, r3
 80068dc:	8979      	ldrh	r1, [r7, #10]
 80068de:	2300      	movs	r3, #0
 80068e0:	9300      	str	r3, [sp, #0]
 80068e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80068e6:	68f8      	ldr	r0, [r7, #12]
 80068e8:	f000 fba2 	bl	8007030 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d19a      	bne.n	800682c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068f6:	697a      	ldr	r2, [r7, #20]
 80068f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80068fa:	68f8      	ldr	r0, [r7, #12]
 80068fc:	f000 fa7c 	bl	8006df8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d001      	beq.n	800690a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e01a      	b.n	8006940 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	2220      	movs	r2, #32
 8006910:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	6859      	ldr	r1, [r3, #4]
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	4b0b      	ldr	r3, [pc, #44]	@ (800694c <HAL_I2C_Mem_Read+0x230>)
 800691e:	400b      	ands	r3, r1
 8006920:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	2220      	movs	r2, #32
 8006926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2200      	movs	r2, #0
 800692e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2200      	movs	r2, #0
 8006936:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800693a:	2300      	movs	r3, #0
 800693c:	e000      	b.n	8006940 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800693e:	2302      	movs	r3, #2
  }
}
 8006940:	4618      	mov	r0, r3
 8006942:	3718      	adds	r7, #24
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}
 8006948:	80002400 	.word	0x80002400
 800694c:	fe00e800 	.word	0xfe00e800

08006950 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b08a      	sub	sp, #40	@ 0x28
 8006954:	af02      	add	r7, sp, #8
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	607a      	str	r2, [r7, #4]
 800695a:	603b      	str	r3, [r7, #0]
 800695c:	460b      	mov	r3, r1
 800695e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8006960:	2300      	movs	r3, #0
 8006962:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800696a:	b2db      	uxtb	r3, r3
 800696c:	2b20      	cmp	r3, #32
 800696e:	f040 80ef 	bne.w	8006b50 <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	699b      	ldr	r3, [r3, #24]
 8006978:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800697c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006980:	d101      	bne.n	8006986 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8006982:	2302      	movs	r3, #2
 8006984:	e0e5      	b.n	8006b52 <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800698c:	2b01      	cmp	r3, #1
 800698e:	d101      	bne.n	8006994 <HAL_I2C_IsDeviceReady+0x44>
 8006990:	2302      	movs	r3, #2
 8006992:	e0de      	b.n	8006b52 <HAL_I2C_IsDeviceReady+0x202>
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2201      	movs	r2, #1
 8006998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2224      	movs	r2, #36	@ 0x24
 80069a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2200      	movs	r2, #0
 80069a8:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d105      	bne.n	80069be <HAL_I2C_IsDeviceReady+0x6e>
 80069b2:	897b      	ldrh	r3, [r7, #10]
 80069b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80069b8:	4b68      	ldr	r3, [pc, #416]	@ (8006b5c <HAL_I2C_IsDeviceReady+0x20c>)
 80069ba:	4313      	orrs	r3, r2
 80069bc:	e004      	b.n	80069c8 <HAL_I2C_IsDeviceReady+0x78>
 80069be:	897b      	ldrh	r3, [r7, #10]
 80069c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069c4:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 80069c8:	68fa      	ldr	r2, [r7, #12]
 80069ca:	6812      	ldr	r2, [r2, #0]
 80069cc:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80069ce:	f7ff f911 	bl	8005bf4 <HAL_GetTick>
 80069d2:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	699b      	ldr	r3, [r3, #24]
 80069da:	f003 0320 	and.w	r3, r3, #32
 80069de:	2b20      	cmp	r3, #32
 80069e0:	bf0c      	ite	eq
 80069e2:	2301      	moveq	r3, #1
 80069e4:	2300      	movne	r3, #0
 80069e6:	b2db      	uxtb	r3, r3
 80069e8:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	699b      	ldr	r3, [r3, #24]
 80069f0:	f003 0310 	and.w	r3, r3, #16
 80069f4:	2b10      	cmp	r3, #16
 80069f6:	bf0c      	ite	eq
 80069f8:	2301      	moveq	r3, #1
 80069fa:	2300      	movne	r3, #0
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006a00:	e034      	b.n	8006a6c <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a08:	d01a      	beq.n	8006a40 <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006a0a:	f7ff f8f3 	bl	8005bf4 <HAL_GetTick>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	1ad3      	subs	r3, r2, r3
 8006a14:	683a      	ldr	r2, [r7, #0]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d302      	bcc.n	8006a20 <HAL_I2C_IsDeviceReady+0xd0>
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d10f      	bne.n	8006a40 <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	2220      	movs	r2, #32
 8006a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a2c:	f043 0220 	orr.w	r2, r3, #32
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	e088      	b.n	8006b52 <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	699b      	ldr	r3, [r3, #24]
 8006a46:	f003 0320 	and.w	r3, r3, #32
 8006a4a:	2b20      	cmp	r3, #32
 8006a4c:	bf0c      	ite	eq
 8006a4e:	2301      	moveq	r3, #1
 8006a50:	2300      	movne	r3, #0
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	699b      	ldr	r3, [r3, #24]
 8006a5c:	f003 0310 	and.w	r3, r3, #16
 8006a60:	2b10      	cmp	r3, #16
 8006a62:	bf0c      	ite	eq
 8006a64:	2301      	moveq	r3, #1
 8006a66:	2300      	movne	r3, #0
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006a6c:	7ffb      	ldrb	r3, [r7, #31]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d102      	bne.n	8006a78 <HAL_I2C_IsDeviceReady+0x128>
 8006a72:	7fbb      	ldrb	r3, [r7, #30]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d0c4      	beq.n	8006a02 <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	699b      	ldr	r3, [r3, #24]
 8006a7e:	f003 0310 	and.w	r3, r3, #16
 8006a82:	2b10      	cmp	r3, #16
 8006a84:	d01a      	beq.n	8006abc <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006a86:	69bb      	ldr	r3, [r7, #24]
 8006a88:	9300      	str	r3, [sp, #0]
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	2120      	movs	r1, #32
 8006a90:	68f8      	ldr	r0, [r7, #12]
 8006a92:	f000 f931 	bl	8006cf8 <I2C_WaitOnFlagUntilTimeout>
 8006a96:	4603      	mov	r3, r0
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d001      	beq.n	8006aa0 <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e058      	b.n	8006b52 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2220      	movs	r2, #32
 8006aa6:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2220      	movs	r2, #32
 8006aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	e04a      	b.n	8006b52 <HAL_I2C_IsDeviceReady+0x202>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	9300      	str	r3, [sp, #0]
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	2120      	movs	r1, #32
 8006ac6:	68f8      	ldr	r0, [r7, #12]
 8006ac8:	f000 f916 	bl	8006cf8 <I2C_WaitOnFlagUntilTimeout>
 8006acc:	4603      	mov	r3, r0
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d001      	beq.n	8006ad6 <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e03d      	b.n	8006b52 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	2210      	movs	r2, #16
 8006adc:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	2220      	movs	r2, #32
 8006ae4:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	429a      	cmp	r2, r3
 8006aec:	d118      	bne.n	8006b20 <HAL_I2C_IsDeviceReady+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	685a      	ldr	r2, [r3, #4]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006afc:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006afe:	69bb      	ldr	r3, [r7, #24]
 8006b00:	9300      	str	r3, [sp, #0]
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	2200      	movs	r2, #0
 8006b06:	2120      	movs	r1, #32
 8006b08:	68f8      	ldr	r0, [r7, #12]
 8006b0a:	f000 f8f5 	bl	8006cf8 <I2C_WaitOnFlagUntilTimeout>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d001      	beq.n	8006b18 <HAL_I2C_IsDeviceReady+0x1c8>
        {
          return HAL_ERROR;
 8006b14:	2301      	movs	r3, #1
 8006b16:	e01c      	b.n	8006b52 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2220      	movs	r2, #32
 8006b1e:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	3301      	adds	r3, #1
 8006b24:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	f63f af3d 	bhi.w	80069aa <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2220      	movs	r2, #32
 8006b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b3c:	f043 0220 	orr.w	r2, r3, #32
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2200      	movs	r2, #0
 8006b48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e000      	b.n	8006b52 <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 8006b50:	2302      	movs	r3, #2
  }
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3720      	adds	r7, #32
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	02002000 	.word	0x02002000

08006b60 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b086      	sub	sp, #24
 8006b64:	af02      	add	r7, sp, #8
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	4608      	mov	r0, r1
 8006b6a:	4611      	mov	r1, r2
 8006b6c:	461a      	mov	r2, r3
 8006b6e:	4603      	mov	r3, r0
 8006b70:	817b      	strh	r3, [r7, #10]
 8006b72:	460b      	mov	r3, r1
 8006b74:	813b      	strh	r3, [r7, #8]
 8006b76:	4613      	mov	r3, r2
 8006b78:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006b7a:	88fb      	ldrh	r3, [r7, #6]
 8006b7c:	b2da      	uxtb	r2, r3
 8006b7e:	8979      	ldrh	r1, [r7, #10]
 8006b80:	4b20      	ldr	r3, [pc, #128]	@ (8006c04 <I2C_RequestMemoryWrite+0xa4>)
 8006b82:	9300      	str	r3, [sp, #0]
 8006b84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006b88:	68f8      	ldr	r0, [r7, #12]
 8006b8a:	f000 fa51 	bl	8007030 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b8e:	69fa      	ldr	r2, [r7, #28]
 8006b90:	69b9      	ldr	r1, [r7, #24]
 8006b92:	68f8      	ldr	r0, [r7, #12]
 8006b94:	f000 f8f0 	bl	8006d78 <I2C_WaitOnTXISFlagUntilTimeout>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d001      	beq.n	8006ba2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e02c      	b.n	8006bfc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ba2:	88fb      	ldrh	r3, [r7, #6]
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d105      	bne.n	8006bb4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006ba8:	893b      	ldrh	r3, [r7, #8]
 8006baa:	b2da      	uxtb	r2, r3
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	629a      	str	r2, [r3, #40]	@ 0x28
 8006bb2:	e015      	b.n	8006be0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006bb4:	893b      	ldrh	r3, [r7, #8]
 8006bb6:	0a1b      	lsrs	r3, r3, #8
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	b2da      	uxtb	r2, r3
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bc2:	69fa      	ldr	r2, [r7, #28]
 8006bc4:	69b9      	ldr	r1, [r7, #24]
 8006bc6:	68f8      	ldr	r0, [r7, #12]
 8006bc8:	f000 f8d6 	bl	8006d78 <I2C_WaitOnTXISFlagUntilTimeout>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d001      	beq.n	8006bd6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e012      	b.n	8006bfc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006bd6:	893b      	ldrh	r3, [r7, #8]
 8006bd8:	b2da      	uxtb	r2, r3
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006be0:	69fb      	ldr	r3, [r7, #28]
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	69bb      	ldr	r3, [r7, #24]
 8006be6:	2200      	movs	r2, #0
 8006be8:	2180      	movs	r1, #128	@ 0x80
 8006bea:	68f8      	ldr	r0, [r7, #12]
 8006bec:	f000 f884 	bl	8006cf8 <I2C_WaitOnFlagUntilTimeout>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d001      	beq.n	8006bfa <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e000      	b.n	8006bfc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006bfa:	2300      	movs	r3, #0
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3710      	adds	r7, #16
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	80002000 	.word	0x80002000

08006c08 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b086      	sub	sp, #24
 8006c0c:	af02      	add	r7, sp, #8
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	4608      	mov	r0, r1
 8006c12:	4611      	mov	r1, r2
 8006c14:	461a      	mov	r2, r3
 8006c16:	4603      	mov	r3, r0
 8006c18:	817b      	strh	r3, [r7, #10]
 8006c1a:	460b      	mov	r3, r1
 8006c1c:	813b      	strh	r3, [r7, #8]
 8006c1e:	4613      	mov	r3, r2
 8006c20:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006c22:	88fb      	ldrh	r3, [r7, #6]
 8006c24:	b2da      	uxtb	r2, r3
 8006c26:	8979      	ldrh	r1, [r7, #10]
 8006c28:	4b20      	ldr	r3, [pc, #128]	@ (8006cac <I2C_RequestMemoryRead+0xa4>)
 8006c2a:	9300      	str	r3, [sp, #0]
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	68f8      	ldr	r0, [r7, #12]
 8006c30:	f000 f9fe 	bl	8007030 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c34:	69fa      	ldr	r2, [r7, #28]
 8006c36:	69b9      	ldr	r1, [r7, #24]
 8006c38:	68f8      	ldr	r0, [r7, #12]
 8006c3a:	f000 f89d 	bl	8006d78 <I2C_WaitOnTXISFlagUntilTimeout>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d001      	beq.n	8006c48 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e02c      	b.n	8006ca2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c48:	88fb      	ldrh	r3, [r7, #6]
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d105      	bne.n	8006c5a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006c4e:	893b      	ldrh	r3, [r7, #8]
 8006c50:	b2da      	uxtb	r2, r3
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	629a      	str	r2, [r3, #40]	@ 0x28
 8006c58:	e015      	b.n	8006c86 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006c5a:	893b      	ldrh	r3, [r7, #8]
 8006c5c:	0a1b      	lsrs	r3, r3, #8
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	b2da      	uxtb	r2, r3
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c68:	69fa      	ldr	r2, [r7, #28]
 8006c6a:	69b9      	ldr	r1, [r7, #24]
 8006c6c:	68f8      	ldr	r0, [r7, #12]
 8006c6e:	f000 f883 	bl	8006d78 <I2C_WaitOnTXISFlagUntilTimeout>
 8006c72:	4603      	mov	r3, r0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d001      	beq.n	8006c7c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e012      	b.n	8006ca2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006c7c:	893b      	ldrh	r3, [r7, #8]
 8006c7e:	b2da      	uxtb	r2, r3
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	9300      	str	r3, [sp, #0]
 8006c8a:	69bb      	ldr	r3, [r7, #24]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	2140      	movs	r1, #64	@ 0x40
 8006c90:	68f8      	ldr	r0, [r7, #12]
 8006c92:	f000 f831 	bl	8006cf8 <I2C_WaitOnFlagUntilTimeout>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d001      	beq.n	8006ca0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	e000      	b.n	8006ca2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3710      	adds	r7, #16
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
 8006caa:	bf00      	nop
 8006cac:	80002000 	.word	0x80002000

08006cb0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b083      	sub	sp, #12
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	699b      	ldr	r3, [r3, #24]
 8006cbe:	f003 0302 	and.w	r3, r3, #2
 8006cc2:	2b02      	cmp	r3, #2
 8006cc4:	d103      	bne.n	8006cce <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	699b      	ldr	r3, [r3, #24]
 8006cd4:	f003 0301 	and.w	r3, r3, #1
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d007      	beq.n	8006cec <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	699a      	ldr	r2, [r3, #24]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f042 0201 	orr.w	r2, r2, #1
 8006cea:	619a      	str	r2, [r3, #24]
  }
}
 8006cec:	bf00      	nop
 8006cee:	370c      	adds	r7, #12
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr

08006cf8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b084      	sub	sp, #16
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	603b      	str	r3, [r7, #0]
 8006d04:	4613      	mov	r3, r2
 8006d06:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d08:	e022      	b.n	8006d50 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d10:	d01e      	beq.n	8006d50 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d12:	f7fe ff6f 	bl	8005bf4 <HAL_GetTick>
 8006d16:	4602      	mov	r2, r0
 8006d18:	69bb      	ldr	r3, [r7, #24]
 8006d1a:	1ad3      	subs	r3, r2, r3
 8006d1c:	683a      	ldr	r2, [r7, #0]
 8006d1e:	429a      	cmp	r2, r3
 8006d20:	d302      	bcc.n	8006d28 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d113      	bne.n	8006d50 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d2c:	f043 0220 	orr.w	r2, r3, #32
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2220      	movs	r2, #32
 8006d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e00f      	b.n	8006d70 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	699a      	ldr	r2, [r3, #24]
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	4013      	ands	r3, r2
 8006d5a:	68ba      	ldr	r2, [r7, #8]
 8006d5c:	429a      	cmp	r2, r3
 8006d5e:	bf0c      	ite	eq
 8006d60:	2301      	moveq	r3, #1
 8006d62:	2300      	movne	r3, #0
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	461a      	mov	r2, r3
 8006d68:	79fb      	ldrb	r3, [r7, #7]
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d0cd      	beq.n	8006d0a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006d6e:	2300      	movs	r3, #0
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3710      	adds	r7, #16
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}

08006d78 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	60f8      	str	r0, [r7, #12]
 8006d80:	60b9      	str	r1, [r7, #8]
 8006d82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006d84:	e02c      	b.n	8006de0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	68b9      	ldr	r1, [r7, #8]
 8006d8a:	68f8      	ldr	r0, [r7, #12]
 8006d8c:	f000 f870 	bl	8006e70 <I2C_IsErrorOccurred>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d001      	beq.n	8006d9a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e02a      	b.n	8006df0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006da0:	d01e      	beq.n	8006de0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006da2:	f7fe ff27 	bl	8005bf4 <HAL_GetTick>
 8006da6:	4602      	mov	r2, r0
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	1ad3      	subs	r3, r2, r3
 8006dac:	68ba      	ldr	r2, [r7, #8]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d302      	bcc.n	8006db8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d113      	bne.n	8006de0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dbc:	f043 0220 	orr.w	r2, r3, #32
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2220      	movs	r2, #32
 8006dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	e007      	b.n	8006df0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	699b      	ldr	r3, [r3, #24]
 8006de6:	f003 0302 	and.w	r3, r3, #2
 8006dea:	2b02      	cmp	r3, #2
 8006dec:	d1cb      	bne.n	8006d86 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006dee:	2300      	movs	r3, #0
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3710      	adds	r7, #16
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}

08006df8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	60f8      	str	r0, [r7, #12]
 8006e00:	60b9      	str	r1, [r7, #8]
 8006e02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006e04:	e028      	b.n	8006e58 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e06:	687a      	ldr	r2, [r7, #4]
 8006e08:	68b9      	ldr	r1, [r7, #8]
 8006e0a:	68f8      	ldr	r0, [r7, #12]
 8006e0c:	f000 f830 	bl	8006e70 <I2C_IsErrorOccurred>
 8006e10:	4603      	mov	r3, r0
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d001      	beq.n	8006e1a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	e026      	b.n	8006e68 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e1a:	f7fe feeb 	bl	8005bf4 <HAL_GetTick>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	1ad3      	subs	r3, r2, r3
 8006e24:	68ba      	ldr	r2, [r7, #8]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d302      	bcc.n	8006e30 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d113      	bne.n	8006e58 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e34:	f043 0220 	orr.w	r2, r3, #32
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2220      	movs	r2, #32
 8006e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2200      	movs	r2, #0
 8006e48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8006e54:	2301      	movs	r3, #1
 8006e56:	e007      	b.n	8006e68 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	699b      	ldr	r3, [r3, #24]
 8006e5e:	f003 0320 	and.w	r3, r3, #32
 8006e62:	2b20      	cmp	r3, #32
 8006e64:	d1cf      	bne.n	8006e06 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006e66:	2300      	movs	r3, #0
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3710      	adds	r7, #16
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}

08006e70 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b08a      	sub	sp, #40	@ 0x28
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	60f8      	str	r0, [r7, #12]
 8006e78:	60b9      	str	r1, [r7, #8]
 8006e7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	699b      	ldr	r3, [r3, #24]
 8006e88:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	f003 0310 	and.w	r3, r3, #16
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d068      	beq.n	8006f6e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	2210      	movs	r2, #16
 8006ea2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006ea4:	e049      	b.n	8006f3a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eac:	d045      	beq.n	8006f3a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006eae:	f7fe fea1 	bl	8005bf4 <HAL_GetTick>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	69fb      	ldr	r3, [r7, #28]
 8006eb6:	1ad3      	subs	r3, r2, r3
 8006eb8:	68ba      	ldr	r2, [r7, #8]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d302      	bcc.n	8006ec4 <I2C_IsErrorOccurred+0x54>
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d13a      	bne.n	8006f3a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ece:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ed6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	699b      	ldr	r3, [r3, #24]
 8006ede:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ee2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ee6:	d121      	bne.n	8006f2c <I2C_IsErrorOccurred+0xbc>
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006eee:	d01d      	beq.n	8006f2c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006ef0:	7cfb      	ldrb	r3, [r7, #19]
 8006ef2:	2b20      	cmp	r3, #32
 8006ef4:	d01a      	beq.n	8006f2c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	685a      	ldr	r2, [r3, #4]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006f04:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006f06:	f7fe fe75 	bl	8005bf4 <HAL_GetTick>
 8006f0a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006f0c:	e00e      	b.n	8006f2c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006f0e:	f7fe fe71 	bl	8005bf4 <HAL_GetTick>
 8006f12:	4602      	mov	r2, r0
 8006f14:	69fb      	ldr	r3, [r7, #28]
 8006f16:	1ad3      	subs	r3, r2, r3
 8006f18:	2b19      	cmp	r3, #25
 8006f1a:	d907      	bls.n	8006f2c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8006f1c:	6a3b      	ldr	r3, [r7, #32]
 8006f1e:	f043 0320 	orr.w	r3, r3, #32
 8006f22:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006f2a:	e006      	b.n	8006f3a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	699b      	ldr	r3, [r3, #24]
 8006f32:	f003 0320 	and.w	r3, r3, #32
 8006f36:	2b20      	cmp	r3, #32
 8006f38:	d1e9      	bne.n	8006f0e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	699b      	ldr	r3, [r3, #24]
 8006f40:	f003 0320 	and.w	r3, r3, #32
 8006f44:	2b20      	cmp	r3, #32
 8006f46:	d003      	beq.n	8006f50 <I2C_IsErrorOccurred+0xe0>
 8006f48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d0aa      	beq.n	8006ea6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006f50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d103      	bne.n	8006f60 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	2220      	movs	r2, #32
 8006f5e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006f60:	6a3b      	ldr	r3, [r7, #32]
 8006f62:	f043 0304 	orr.w	r3, r3, #4
 8006f66:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	699b      	ldr	r3, [r3, #24]
 8006f74:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006f76:	69bb      	ldr	r3, [r7, #24]
 8006f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d00b      	beq.n	8006f98 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006f80:	6a3b      	ldr	r3, [r7, #32]
 8006f82:	f043 0301 	orr.w	r3, r3, #1
 8006f86:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006f90:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006f92:	2301      	movs	r3, #1
 8006f94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006f98:	69bb      	ldr	r3, [r7, #24]
 8006f9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d00b      	beq.n	8006fba <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006fa2:	6a3b      	ldr	r3, [r7, #32]
 8006fa4:	f043 0308 	orr.w	r3, r3, #8
 8006fa8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006fb2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006fba:	69bb      	ldr	r3, [r7, #24]
 8006fbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d00b      	beq.n	8006fdc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006fc4:	6a3b      	ldr	r3, [r7, #32]
 8006fc6:	f043 0302 	orr.w	r3, r3, #2
 8006fca:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006fd4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006fdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d01c      	beq.n	800701e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006fe4:	68f8      	ldr	r0, [r7, #12]
 8006fe6:	f7ff fe63 	bl	8006cb0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	6859      	ldr	r1, [r3, #4]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681a      	ldr	r2, [r3, #0]
 8006ff4:	4b0d      	ldr	r3, [pc, #52]	@ (800702c <I2C_IsErrorOccurred+0x1bc>)
 8006ff6:	400b      	ands	r3, r1
 8006ff8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ffe:	6a3b      	ldr	r3, [r7, #32]
 8007000:	431a      	orrs	r2, r3
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2220      	movs	r2, #32
 800700a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2200      	movs	r2, #0
 8007012:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2200      	movs	r2, #0
 800701a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800701e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007022:	4618      	mov	r0, r3
 8007024:	3728      	adds	r7, #40	@ 0x28
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}
 800702a:	bf00      	nop
 800702c:	fe00e800 	.word	0xfe00e800

08007030 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007030:	b480      	push	{r7}
 8007032:	b087      	sub	sp, #28
 8007034:	af00      	add	r7, sp, #0
 8007036:	60f8      	str	r0, [r7, #12]
 8007038:	607b      	str	r3, [r7, #4]
 800703a:	460b      	mov	r3, r1
 800703c:	817b      	strh	r3, [r7, #10]
 800703e:	4613      	mov	r3, r2
 8007040:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007042:	897b      	ldrh	r3, [r7, #10]
 8007044:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007048:	7a7b      	ldrb	r3, [r7, #9]
 800704a:	041b      	lsls	r3, r3, #16
 800704c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007050:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007056:	6a3b      	ldr	r3, [r7, #32]
 8007058:	4313      	orrs	r3, r2
 800705a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800705e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	685a      	ldr	r2, [r3, #4]
 8007066:	6a3b      	ldr	r3, [r7, #32]
 8007068:	0d5b      	lsrs	r3, r3, #21
 800706a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800706e:	4b08      	ldr	r3, [pc, #32]	@ (8007090 <I2C_TransferConfig+0x60>)
 8007070:	430b      	orrs	r3, r1
 8007072:	43db      	mvns	r3, r3
 8007074:	ea02 0103 	and.w	r1, r2, r3
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	697a      	ldr	r2, [r7, #20]
 800707e:	430a      	orrs	r2, r1
 8007080:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007082:	bf00      	nop
 8007084:	371c      	adds	r7, #28
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr
 800708e:	bf00      	nop
 8007090:	03ff63ff 	.word	0x03ff63ff

08007094 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	2b20      	cmp	r3, #32
 80070a8:	d138      	bne.n	800711c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d101      	bne.n	80070b8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80070b4:	2302      	movs	r3, #2
 80070b6:	e032      	b.n	800711e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2224      	movs	r2, #36	@ 0x24
 80070c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f022 0201 	bic.w	r2, r2, #1
 80070d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80070e6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	6819      	ldr	r1, [r3, #0]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	683a      	ldr	r2, [r7, #0]
 80070f4:	430a      	orrs	r2, r1
 80070f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f042 0201 	orr.w	r2, r2, #1
 8007106:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2220      	movs	r2, #32
 800710c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007118:	2300      	movs	r3, #0
 800711a:	e000      	b.n	800711e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800711c:	2302      	movs	r3, #2
  }
}
 800711e:	4618      	mov	r0, r3
 8007120:	370c      	adds	r7, #12
 8007122:	46bd      	mov	sp, r7
 8007124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007128:	4770      	bx	lr

0800712a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800712a:	b480      	push	{r7}
 800712c:	b085      	sub	sp, #20
 800712e:	af00      	add	r7, sp, #0
 8007130:	6078      	str	r0, [r7, #4]
 8007132:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800713a:	b2db      	uxtb	r3, r3
 800713c:	2b20      	cmp	r3, #32
 800713e:	d139      	bne.n	80071b4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007146:	2b01      	cmp	r3, #1
 8007148:	d101      	bne.n	800714e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800714a:	2302      	movs	r3, #2
 800714c:	e033      	b.n	80071b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2201      	movs	r2, #1
 8007152:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2224      	movs	r2, #36	@ 0x24
 800715a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f022 0201 	bic.w	r2, r2, #1
 800716c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800717c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	021b      	lsls	r3, r3, #8
 8007182:	68fa      	ldr	r2, [r7, #12]
 8007184:	4313      	orrs	r3, r2
 8007186:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68fa      	ldr	r2, [r7, #12]
 800718e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	681a      	ldr	r2, [r3, #0]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f042 0201 	orr.w	r2, r2, #1
 800719e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2220      	movs	r2, #32
 80071a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80071b0:	2300      	movs	r3, #0
 80071b2:	e000      	b.n	80071b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80071b4:	2302      	movs	r3, #2
  }
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3714      	adds	r7, #20
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
	...

080071c4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80071c4:	b480      	push	{r7}
 80071c6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80071c8:	4b05      	ldr	r3, [pc, #20]	@ (80071e0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a04      	ldr	r2, [pc, #16]	@ (80071e0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80071ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071d2:	6013      	str	r3, [r2, #0]
}
 80071d4:	bf00      	nop
 80071d6:	46bd      	mov	sp, r7
 80071d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071dc:	4770      	bx	lr
 80071de:	bf00      	nop
 80071e0:	40007000 	.word	0x40007000

080071e4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b086      	sub	sp, #24
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80071ec:	2300      	movs	r3, #0
 80071ee:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d101      	bne.n	80071fa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80071f6:	2301      	movs	r3, #1
 80071f8:	e291      	b.n	800771e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f003 0301 	and.w	r3, r3, #1
 8007202:	2b00      	cmp	r3, #0
 8007204:	f000 8087 	beq.w	8007316 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007208:	4b96      	ldr	r3, [pc, #600]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 800720a:	689b      	ldr	r3, [r3, #8]
 800720c:	f003 030c 	and.w	r3, r3, #12
 8007210:	2b04      	cmp	r3, #4
 8007212:	d00c      	beq.n	800722e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007214:	4b93      	ldr	r3, [pc, #588]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	f003 030c 	and.w	r3, r3, #12
 800721c:	2b08      	cmp	r3, #8
 800721e:	d112      	bne.n	8007246 <HAL_RCC_OscConfig+0x62>
 8007220:	4b90      	ldr	r3, [pc, #576]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007228:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800722c:	d10b      	bne.n	8007246 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800722e:	4b8d      	ldr	r3, [pc, #564]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007236:	2b00      	cmp	r3, #0
 8007238:	d06c      	beq.n	8007314 <HAL_RCC_OscConfig+0x130>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d168      	bne.n	8007314 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	e26b      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800724e:	d106      	bne.n	800725e <HAL_RCC_OscConfig+0x7a>
 8007250:	4b84      	ldr	r3, [pc, #528]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a83      	ldr	r2, [pc, #524]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007256:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800725a:	6013      	str	r3, [r2, #0]
 800725c:	e02e      	b.n	80072bc <HAL_RCC_OscConfig+0xd8>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d10c      	bne.n	8007280 <HAL_RCC_OscConfig+0x9c>
 8007266:	4b7f      	ldr	r3, [pc, #508]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a7e      	ldr	r2, [pc, #504]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 800726c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007270:	6013      	str	r3, [r2, #0]
 8007272:	4b7c      	ldr	r3, [pc, #496]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a7b      	ldr	r2, [pc, #492]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007278:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800727c:	6013      	str	r3, [r2, #0]
 800727e:	e01d      	b.n	80072bc <HAL_RCC_OscConfig+0xd8>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007288:	d10c      	bne.n	80072a4 <HAL_RCC_OscConfig+0xc0>
 800728a:	4b76      	ldr	r3, [pc, #472]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a75      	ldr	r2, [pc, #468]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007290:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007294:	6013      	str	r3, [r2, #0]
 8007296:	4b73      	ldr	r3, [pc, #460]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a72      	ldr	r2, [pc, #456]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 800729c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072a0:	6013      	str	r3, [r2, #0]
 80072a2:	e00b      	b.n	80072bc <HAL_RCC_OscConfig+0xd8>
 80072a4:	4b6f      	ldr	r3, [pc, #444]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a6e      	ldr	r2, [pc, #440]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 80072aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072ae:	6013      	str	r3, [r2, #0]
 80072b0:	4b6c      	ldr	r3, [pc, #432]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a6b      	ldr	r2, [pc, #428]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 80072b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80072ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d013      	beq.n	80072ec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072c4:	f7fe fc96 	bl	8005bf4 <HAL_GetTick>
 80072c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072ca:	e008      	b.n	80072de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80072cc:	f7fe fc92 	bl	8005bf4 <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	2b64      	cmp	r3, #100	@ 0x64
 80072d8:	d901      	bls.n	80072de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e21f      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072de:	4b61      	ldr	r3, [pc, #388]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d0f0      	beq.n	80072cc <HAL_RCC_OscConfig+0xe8>
 80072ea:	e014      	b.n	8007316 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072ec:	f7fe fc82 	bl	8005bf4 <HAL_GetTick>
 80072f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072f2:	e008      	b.n	8007306 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80072f4:	f7fe fc7e 	bl	8005bf4 <HAL_GetTick>
 80072f8:	4602      	mov	r2, r0
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	1ad3      	subs	r3, r2, r3
 80072fe:	2b64      	cmp	r3, #100	@ 0x64
 8007300:	d901      	bls.n	8007306 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	e20b      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007306:	4b57      	ldr	r3, [pc, #348]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800730e:	2b00      	cmp	r3, #0
 8007310:	d1f0      	bne.n	80072f4 <HAL_RCC_OscConfig+0x110>
 8007312:	e000      	b.n	8007316 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007314:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f003 0302 	and.w	r3, r3, #2
 800731e:	2b00      	cmp	r3, #0
 8007320:	d069      	beq.n	80073f6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007322:	4b50      	ldr	r3, [pc, #320]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	f003 030c 	and.w	r3, r3, #12
 800732a:	2b00      	cmp	r3, #0
 800732c:	d00b      	beq.n	8007346 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800732e:	4b4d      	ldr	r3, [pc, #308]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	f003 030c 	and.w	r3, r3, #12
 8007336:	2b08      	cmp	r3, #8
 8007338:	d11c      	bne.n	8007374 <HAL_RCC_OscConfig+0x190>
 800733a:	4b4a      	ldr	r3, [pc, #296]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007342:	2b00      	cmp	r3, #0
 8007344:	d116      	bne.n	8007374 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007346:	4b47      	ldr	r3, [pc, #284]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f003 0302 	and.w	r3, r3, #2
 800734e:	2b00      	cmp	r3, #0
 8007350:	d005      	beq.n	800735e <HAL_RCC_OscConfig+0x17a>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	68db      	ldr	r3, [r3, #12]
 8007356:	2b01      	cmp	r3, #1
 8007358:	d001      	beq.n	800735e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	e1df      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800735e:	4b41      	ldr	r3, [pc, #260]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	691b      	ldr	r3, [r3, #16]
 800736a:	00db      	lsls	r3, r3, #3
 800736c:	493d      	ldr	r1, [pc, #244]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 800736e:	4313      	orrs	r3, r2
 8007370:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007372:	e040      	b.n	80073f6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d023      	beq.n	80073c4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800737c:	4b39      	ldr	r3, [pc, #228]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a38      	ldr	r2, [pc, #224]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007382:	f043 0301 	orr.w	r3, r3, #1
 8007386:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007388:	f7fe fc34 	bl	8005bf4 <HAL_GetTick>
 800738c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800738e:	e008      	b.n	80073a2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007390:	f7fe fc30 	bl	8005bf4 <HAL_GetTick>
 8007394:	4602      	mov	r2, r0
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	1ad3      	subs	r3, r2, r3
 800739a:	2b02      	cmp	r3, #2
 800739c:	d901      	bls.n	80073a2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800739e:	2303      	movs	r3, #3
 80073a0:	e1bd      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073a2:	4b30      	ldr	r3, [pc, #192]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f003 0302 	and.w	r3, r3, #2
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d0f0      	beq.n	8007390 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073ae:	4b2d      	ldr	r3, [pc, #180]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	691b      	ldr	r3, [r3, #16]
 80073ba:	00db      	lsls	r3, r3, #3
 80073bc:	4929      	ldr	r1, [pc, #164]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 80073be:	4313      	orrs	r3, r2
 80073c0:	600b      	str	r3, [r1, #0]
 80073c2:	e018      	b.n	80073f6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80073c4:	4b27      	ldr	r3, [pc, #156]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a26      	ldr	r2, [pc, #152]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 80073ca:	f023 0301 	bic.w	r3, r3, #1
 80073ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073d0:	f7fe fc10 	bl	8005bf4 <HAL_GetTick>
 80073d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80073d6:	e008      	b.n	80073ea <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073d8:	f7fe fc0c 	bl	8005bf4 <HAL_GetTick>
 80073dc:	4602      	mov	r2, r0
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	1ad3      	subs	r3, r2, r3
 80073e2:	2b02      	cmp	r3, #2
 80073e4:	d901      	bls.n	80073ea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80073e6:	2303      	movs	r3, #3
 80073e8:	e199      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80073ea:	4b1e      	ldr	r3, [pc, #120]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f003 0302 	and.w	r3, r3, #2
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1f0      	bne.n	80073d8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f003 0308 	and.w	r3, r3, #8
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d038      	beq.n	8007474 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	695b      	ldr	r3, [r3, #20]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d019      	beq.n	800743e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800740a:	4b16      	ldr	r3, [pc, #88]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 800740c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800740e:	4a15      	ldr	r2, [pc, #84]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007410:	f043 0301 	orr.w	r3, r3, #1
 8007414:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007416:	f7fe fbed 	bl	8005bf4 <HAL_GetTick>
 800741a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800741c:	e008      	b.n	8007430 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800741e:	f7fe fbe9 	bl	8005bf4 <HAL_GetTick>
 8007422:	4602      	mov	r2, r0
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	1ad3      	subs	r3, r2, r3
 8007428:	2b02      	cmp	r3, #2
 800742a:	d901      	bls.n	8007430 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800742c:	2303      	movs	r3, #3
 800742e:	e176      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007430:	4b0c      	ldr	r3, [pc, #48]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007432:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007434:	f003 0302 	and.w	r3, r3, #2
 8007438:	2b00      	cmp	r3, #0
 800743a:	d0f0      	beq.n	800741e <HAL_RCC_OscConfig+0x23a>
 800743c:	e01a      	b.n	8007474 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800743e:	4b09      	ldr	r3, [pc, #36]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007440:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007442:	4a08      	ldr	r2, [pc, #32]	@ (8007464 <HAL_RCC_OscConfig+0x280>)
 8007444:	f023 0301 	bic.w	r3, r3, #1
 8007448:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800744a:	f7fe fbd3 	bl	8005bf4 <HAL_GetTick>
 800744e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007450:	e00a      	b.n	8007468 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007452:	f7fe fbcf 	bl	8005bf4 <HAL_GetTick>
 8007456:	4602      	mov	r2, r0
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	1ad3      	subs	r3, r2, r3
 800745c:	2b02      	cmp	r3, #2
 800745e:	d903      	bls.n	8007468 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007460:	2303      	movs	r3, #3
 8007462:	e15c      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
 8007464:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007468:	4b91      	ldr	r3, [pc, #580]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 800746a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800746c:	f003 0302 	and.w	r3, r3, #2
 8007470:	2b00      	cmp	r3, #0
 8007472:	d1ee      	bne.n	8007452 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f003 0304 	and.w	r3, r3, #4
 800747c:	2b00      	cmp	r3, #0
 800747e:	f000 80a4 	beq.w	80075ca <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007482:	4b8b      	ldr	r3, [pc, #556]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10d      	bne.n	80074aa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800748e:	4b88      	ldr	r3, [pc, #544]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007492:	4a87      	ldr	r2, [pc, #540]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007494:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007498:	6413      	str	r3, [r2, #64]	@ 0x40
 800749a:	4b85      	ldr	r3, [pc, #532]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 800749c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800749e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074a2:	60bb      	str	r3, [r7, #8]
 80074a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074a6:	2301      	movs	r3, #1
 80074a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074aa:	4b82      	ldr	r3, [pc, #520]	@ (80076b4 <HAL_RCC_OscConfig+0x4d0>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d118      	bne.n	80074e8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80074b6:	4b7f      	ldr	r3, [pc, #508]	@ (80076b4 <HAL_RCC_OscConfig+0x4d0>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a7e      	ldr	r2, [pc, #504]	@ (80076b4 <HAL_RCC_OscConfig+0x4d0>)
 80074bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074c2:	f7fe fb97 	bl	8005bf4 <HAL_GetTick>
 80074c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074c8:	e008      	b.n	80074dc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074ca:	f7fe fb93 	bl	8005bf4 <HAL_GetTick>
 80074ce:	4602      	mov	r2, r0
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	1ad3      	subs	r3, r2, r3
 80074d4:	2b64      	cmp	r3, #100	@ 0x64
 80074d6:	d901      	bls.n	80074dc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80074d8:	2303      	movs	r3, #3
 80074da:	e120      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074dc:	4b75      	ldr	r3, [pc, #468]	@ (80076b4 <HAL_RCC_OscConfig+0x4d0>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d0f0      	beq.n	80074ca <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d106      	bne.n	80074fe <HAL_RCC_OscConfig+0x31a>
 80074f0:	4b6f      	ldr	r3, [pc, #444]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 80074f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074f4:	4a6e      	ldr	r2, [pc, #440]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 80074f6:	f043 0301 	orr.w	r3, r3, #1
 80074fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80074fc:	e02d      	b.n	800755a <HAL_RCC_OscConfig+0x376>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	689b      	ldr	r3, [r3, #8]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d10c      	bne.n	8007520 <HAL_RCC_OscConfig+0x33c>
 8007506:	4b6a      	ldr	r3, [pc, #424]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007508:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800750a:	4a69      	ldr	r2, [pc, #420]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 800750c:	f023 0301 	bic.w	r3, r3, #1
 8007510:	6713      	str	r3, [r2, #112]	@ 0x70
 8007512:	4b67      	ldr	r3, [pc, #412]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007514:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007516:	4a66      	ldr	r2, [pc, #408]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007518:	f023 0304 	bic.w	r3, r3, #4
 800751c:	6713      	str	r3, [r2, #112]	@ 0x70
 800751e:	e01c      	b.n	800755a <HAL_RCC_OscConfig+0x376>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	689b      	ldr	r3, [r3, #8]
 8007524:	2b05      	cmp	r3, #5
 8007526:	d10c      	bne.n	8007542 <HAL_RCC_OscConfig+0x35e>
 8007528:	4b61      	ldr	r3, [pc, #388]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 800752a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800752c:	4a60      	ldr	r2, [pc, #384]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 800752e:	f043 0304 	orr.w	r3, r3, #4
 8007532:	6713      	str	r3, [r2, #112]	@ 0x70
 8007534:	4b5e      	ldr	r3, [pc, #376]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007538:	4a5d      	ldr	r2, [pc, #372]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 800753a:	f043 0301 	orr.w	r3, r3, #1
 800753e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007540:	e00b      	b.n	800755a <HAL_RCC_OscConfig+0x376>
 8007542:	4b5b      	ldr	r3, [pc, #364]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007546:	4a5a      	ldr	r2, [pc, #360]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007548:	f023 0301 	bic.w	r3, r3, #1
 800754c:	6713      	str	r3, [r2, #112]	@ 0x70
 800754e:	4b58      	ldr	r3, [pc, #352]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007550:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007552:	4a57      	ldr	r2, [pc, #348]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007554:	f023 0304 	bic.w	r3, r3, #4
 8007558:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d015      	beq.n	800758e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007562:	f7fe fb47 	bl	8005bf4 <HAL_GetTick>
 8007566:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007568:	e00a      	b.n	8007580 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800756a:	f7fe fb43 	bl	8005bf4 <HAL_GetTick>
 800756e:	4602      	mov	r2, r0
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	1ad3      	subs	r3, r2, r3
 8007574:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007578:	4293      	cmp	r3, r2
 800757a:	d901      	bls.n	8007580 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800757c:	2303      	movs	r3, #3
 800757e:	e0ce      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007580:	4b4b      	ldr	r3, [pc, #300]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007582:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007584:	f003 0302 	and.w	r3, r3, #2
 8007588:	2b00      	cmp	r3, #0
 800758a:	d0ee      	beq.n	800756a <HAL_RCC_OscConfig+0x386>
 800758c:	e014      	b.n	80075b8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800758e:	f7fe fb31 	bl	8005bf4 <HAL_GetTick>
 8007592:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007594:	e00a      	b.n	80075ac <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007596:	f7fe fb2d 	bl	8005bf4 <HAL_GetTick>
 800759a:	4602      	mov	r2, r0
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	1ad3      	subs	r3, r2, r3
 80075a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d901      	bls.n	80075ac <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80075a8:	2303      	movs	r3, #3
 80075aa:	e0b8      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075ac:	4b40      	ldr	r3, [pc, #256]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 80075ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075b0:	f003 0302 	and.w	r3, r3, #2
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d1ee      	bne.n	8007596 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80075b8:	7dfb      	ldrb	r3, [r7, #23]
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d105      	bne.n	80075ca <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075be:	4b3c      	ldr	r3, [pc, #240]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 80075c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075c2:	4a3b      	ldr	r2, [pc, #236]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 80075c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80075c8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	699b      	ldr	r3, [r3, #24]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	f000 80a4 	beq.w	800771c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80075d4:	4b36      	ldr	r3, [pc, #216]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	f003 030c 	and.w	r3, r3, #12
 80075dc:	2b08      	cmp	r3, #8
 80075de:	d06b      	beq.n	80076b8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	699b      	ldr	r3, [r3, #24]
 80075e4:	2b02      	cmp	r3, #2
 80075e6:	d149      	bne.n	800767c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075e8:	4b31      	ldr	r3, [pc, #196]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a30      	ldr	r2, [pc, #192]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 80075ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80075f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075f4:	f7fe fafe 	bl	8005bf4 <HAL_GetTick>
 80075f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075fa:	e008      	b.n	800760e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075fc:	f7fe fafa 	bl	8005bf4 <HAL_GetTick>
 8007600:	4602      	mov	r2, r0
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	1ad3      	subs	r3, r2, r3
 8007606:	2b02      	cmp	r3, #2
 8007608:	d901      	bls.n	800760e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800760a:	2303      	movs	r3, #3
 800760c:	e087      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800760e:	4b28      	ldr	r3, [pc, #160]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007616:	2b00      	cmp	r3, #0
 8007618:	d1f0      	bne.n	80075fc <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	69da      	ldr	r2, [r3, #28]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6a1b      	ldr	r3, [r3, #32]
 8007622:	431a      	orrs	r2, r3
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007628:	019b      	lsls	r3, r3, #6
 800762a:	431a      	orrs	r2, r3
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007630:	085b      	lsrs	r3, r3, #1
 8007632:	3b01      	subs	r3, #1
 8007634:	041b      	lsls	r3, r3, #16
 8007636:	431a      	orrs	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800763c:	061b      	lsls	r3, r3, #24
 800763e:	4313      	orrs	r3, r2
 8007640:	4a1b      	ldr	r2, [pc, #108]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007642:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007646:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007648:	4b19      	ldr	r3, [pc, #100]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a18      	ldr	r2, [pc, #96]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 800764e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007652:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007654:	f7fe face 	bl	8005bf4 <HAL_GetTick>
 8007658:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800765a:	e008      	b.n	800766e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800765c:	f7fe faca 	bl	8005bf4 <HAL_GetTick>
 8007660:	4602      	mov	r2, r0
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	1ad3      	subs	r3, r2, r3
 8007666:	2b02      	cmp	r3, #2
 8007668:	d901      	bls.n	800766e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800766a:	2303      	movs	r3, #3
 800766c:	e057      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800766e:	4b10      	ldr	r3, [pc, #64]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007676:	2b00      	cmp	r3, #0
 8007678:	d0f0      	beq.n	800765c <HAL_RCC_OscConfig+0x478>
 800767a:	e04f      	b.n	800771c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800767c:	4b0c      	ldr	r3, [pc, #48]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a0b      	ldr	r2, [pc, #44]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 8007682:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007686:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007688:	f7fe fab4 	bl	8005bf4 <HAL_GetTick>
 800768c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800768e:	e008      	b.n	80076a2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007690:	f7fe fab0 	bl	8005bf4 <HAL_GetTick>
 8007694:	4602      	mov	r2, r0
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	1ad3      	subs	r3, r2, r3
 800769a:	2b02      	cmp	r3, #2
 800769c:	d901      	bls.n	80076a2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800769e:	2303      	movs	r3, #3
 80076a0:	e03d      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076a2:	4b03      	ldr	r3, [pc, #12]	@ (80076b0 <HAL_RCC_OscConfig+0x4cc>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d1f0      	bne.n	8007690 <HAL_RCC_OscConfig+0x4ac>
 80076ae:	e035      	b.n	800771c <HAL_RCC_OscConfig+0x538>
 80076b0:	40023800 	.word	0x40023800
 80076b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80076b8:	4b1b      	ldr	r3, [pc, #108]	@ (8007728 <HAL_RCC_OscConfig+0x544>)
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	699b      	ldr	r3, [r3, #24]
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d028      	beq.n	8007718 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076d0:	429a      	cmp	r2, r3
 80076d2:	d121      	bne.n	8007718 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076de:	429a      	cmp	r2, r3
 80076e0:	d11a      	bne.n	8007718 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80076e2:	68fa      	ldr	r2, [r7, #12]
 80076e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80076e8:	4013      	ands	r3, r2
 80076ea:	687a      	ldr	r2, [r7, #4]
 80076ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80076ee:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d111      	bne.n	8007718 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076fe:	085b      	lsrs	r3, r3, #1
 8007700:	3b01      	subs	r3, #1
 8007702:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007704:	429a      	cmp	r2, r3
 8007706:	d107      	bne.n	8007718 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007712:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007714:	429a      	cmp	r2, r3
 8007716:	d001      	beq.n	800771c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007718:	2301      	movs	r3, #1
 800771a:	e000      	b.n	800771e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800771c:	2300      	movs	r3, #0
}
 800771e:	4618      	mov	r0, r3
 8007720:	3718      	adds	r7, #24
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	40023800 	.word	0x40023800

0800772c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007736:	2300      	movs	r3, #0
 8007738:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d101      	bne.n	8007744 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007740:	2301      	movs	r3, #1
 8007742:	e0d0      	b.n	80078e6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007744:	4b6a      	ldr	r3, [pc, #424]	@ (80078f0 <HAL_RCC_ClockConfig+0x1c4>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f003 030f 	and.w	r3, r3, #15
 800774c:	683a      	ldr	r2, [r7, #0]
 800774e:	429a      	cmp	r2, r3
 8007750:	d910      	bls.n	8007774 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007752:	4b67      	ldr	r3, [pc, #412]	@ (80078f0 <HAL_RCC_ClockConfig+0x1c4>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f023 020f 	bic.w	r2, r3, #15
 800775a:	4965      	ldr	r1, [pc, #404]	@ (80078f0 <HAL_RCC_ClockConfig+0x1c4>)
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	4313      	orrs	r3, r2
 8007760:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007762:	4b63      	ldr	r3, [pc, #396]	@ (80078f0 <HAL_RCC_ClockConfig+0x1c4>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f003 030f 	and.w	r3, r3, #15
 800776a:	683a      	ldr	r2, [r7, #0]
 800776c:	429a      	cmp	r2, r3
 800776e:	d001      	beq.n	8007774 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	e0b8      	b.n	80078e6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 0302 	and.w	r3, r3, #2
 800777c:	2b00      	cmp	r3, #0
 800777e:	d020      	beq.n	80077c2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f003 0304 	and.w	r3, r3, #4
 8007788:	2b00      	cmp	r3, #0
 800778a:	d005      	beq.n	8007798 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800778c:	4b59      	ldr	r3, [pc, #356]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	4a58      	ldr	r2, [pc, #352]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 8007792:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007796:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f003 0308 	and.w	r3, r3, #8
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d005      	beq.n	80077b0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80077a4:	4b53      	ldr	r3, [pc, #332]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	4a52      	ldr	r2, [pc, #328]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 80077aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80077ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077b0:	4b50      	ldr	r3, [pc, #320]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	494d      	ldr	r1, [pc, #308]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 80077be:	4313      	orrs	r3, r2
 80077c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f003 0301 	and.w	r3, r3, #1
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d040      	beq.n	8007850 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d107      	bne.n	80077e6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077d6:	4b47      	ldr	r3, [pc, #284]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d115      	bne.n	800780e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	e07f      	b.n	80078e6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	2b02      	cmp	r3, #2
 80077ec:	d107      	bne.n	80077fe <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077ee:	4b41      	ldr	r3, [pc, #260]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d109      	bne.n	800780e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	e073      	b.n	80078e6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077fe:	4b3d      	ldr	r3, [pc, #244]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f003 0302 	and.w	r3, r3, #2
 8007806:	2b00      	cmp	r3, #0
 8007808:	d101      	bne.n	800780e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e06b      	b.n	80078e6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800780e:	4b39      	ldr	r3, [pc, #228]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 8007810:	689b      	ldr	r3, [r3, #8]
 8007812:	f023 0203 	bic.w	r2, r3, #3
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	4936      	ldr	r1, [pc, #216]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 800781c:	4313      	orrs	r3, r2
 800781e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007820:	f7fe f9e8 	bl	8005bf4 <HAL_GetTick>
 8007824:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007826:	e00a      	b.n	800783e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007828:	f7fe f9e4 	bl	8005bf4 <HAL_GetTick>
 800782c:	4602      	mov	r2, r0
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	1ad3      	subs	r3, r2, r3
 8007832:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007836:	4293      	cmp	r3, r2
 8007838:	d901      	bls.n	800783e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800783a:	2303      	movs	r3, #3
 800783c:	e053      	b.n	80078e6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800783e:	4b2d      	ldr	r3, [pc, #180]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	f003 020c 	and.w	r2, r3, #12
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	009b      	lsls	r3, r3, #2
 800784c:	429a      	cmp	r2, r3
 800784e:	d1eb      	bne.n	8007828 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007850:	4b27      	ldr	r3, [pc, #156]	@ (80078f0 <HAL_RCC_ClockConfig+0x1c4>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f003 030f 	and.w	r3, r3, #15
 8007858:	683a      	ldr	r2, [r7, #0]
 800785a:	429a      	cmp	r2, r3
 800785c:	d210      	bcs.n	8007880 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800785e:	4b24      	ldr	r3, [pc, #144]	@ (80078f0 <HAL_RCC_ClockConfig+0x1c4>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f023 020f 	bic.w	r2, r3, #15
 8007866:	4922      	ldr	r1, [pc, #136]	@ (80078f0 <HAL_RCC_ClockConfig+0x1c4>)
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	4313      	orrs	r3, r2
 800786c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800786e:	4b20      	ldr	r3, [pc, #128]	@ (80078f0 <HAL_RCC_ClockConfig+0x1c4>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f003 030f 	and.w	r3, r3, #15
 8007876:	683a      	ldr	r2, [r7, #0]
 8007878:	429a      	cmp	r2, r3
 800787a:	d001      	beq.n	8007880 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	e032      	b.n	80078e6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f003 0304 	and.w	r3, r3, #4
 8007888:	2b00      	cmp	r3, #0
 800788a:	d008      	beq.n	800789e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800788c:	4b19      	ldr	r3, [pc, #100]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	4916      	ldr	r1, [pc, #88]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 800789a:	4313      	orrs	r3, r2
 800789c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 0308 	and.w	r3, r3, #8
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d009      	beq.n	80078be <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80078aa:	4b12      	ldr	r3, [pc, #72]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	691b      	ldr	r3, [r3, #16]
 80078b6:	00db      	lsls	r3, r3, #3
 80078b8:	490e      	ldr	r1, [pc, #56]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 80078ba:	4313      	orrs	r3, r2
 80078bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80078be:	f000 f821 	bl	8007904 <HAL_RCC_GetSysClockFreq>
 80078c2:	4602      	mov	r2, r0
 80078c4:	4b0b      	ldr	r3, [pc, #44]	@ (80078f4 <HAL_RCC_ClockConfig+0x1c8>)
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	091b      	lsrs	r3, r3, #4
 80078ca:	f003 030f 	and.w	r3, r3, #15
 80078ce:	490a      	ldr	r1, [pc, #40]	@ (80078f8 <HAL_RCC_ClockConfig+0x1cc>)
 80078d0:	5ccb      	ldrb	r3, [r1, r3]
 80078d2:	fa22 f303 	lsr.w	r3, r2, r3
 80078d6:	4a09      	ldr	r2, [pc, #36]	@ (80078fc <HAL_RCC_ClockConfig+0x1d0>)
 80078d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80078da:	4b09      	ldr	r3, [pc, #36]	@ (8007900 <HAL_RCC_ClockConfig+0x1d4>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4618      	mov	r0, r3
 80078e0:	f7fe f944 	bl	8005b6c <HAL_InitTick>

  return HAL_OK;
 80078e4:	2300      	movs	r3, #0
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3710      	adds	r7, #16
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	bf00      	nop
 80078f0:	40023c00 	.word	0x40023c00
 80078f4:	40023800 	.word	0x40023800
 80078f8:	0800cea0 	.word	0x0800cea0
 80078fc:	20000158 	.word	0x20000158
 8007900:	2000015c 	.word	0x2000015c

08007904 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007904:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007908:	b094      	sub	sp, #80	@ 0x50
 800790a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800790c:	2300      	movs	r3, #0
 800790e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007910:	2300      	movs	r3, #0
 8007912:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007914:	2300      	movs	r3, #0
 8007916:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8007918:	2300      	movs	r3, #0
 800791a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800791c:	4b79      	ldr	r3, [pc, #484]	@ (8007b04 <HAL_RCC_GetSysClockFreq+0x200>)
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	f003 030c 	and.w	r3, r3, #12
 8007924:	2b08      	cmp	r3, #8
 8007926:	d00d      	beq.n	8007944 <HAL_RCC_GetSysClockFreq+0x40>
 8007928:	2b08      	cmp	r3, #8
 800792a:	f200 80e1 	bhi.w	8007af0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800792e:	2b00      	cmp	r3, #0
 8007930:	d002      	beq.n	8007938 <HAL_RCC_GetSysClockFreq+0x34>
 8007932:	2b04      	cmp	r3, #4
 8007934:	d003      	beq.n	800793e <HAL_RCC_GetSysClockFreq+0x3a>
 8007936:	e0db      	b.n	8007af0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007938:	4b73      	ldr	r3, [pc, #460]	@ (8007b08 <HAL_RCC_GetSysClockFreq+0x204>)
 800793a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800793c:	e0db      	b.n	8007af6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800793e:	4b73      	ldr	r3, [pc, #460]	@ (8007b0c <HAL_RCC_GetSysClockFreq+0x208>)
 8007940:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007942:	e0d8      	b.n	8007af6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007944:	4b6f      	ldr	r3, [pc, #444]	@ (8007b04 <HAL_RCC_GetSysClockFreq+0x200>)
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800794c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800794e:	4b6d      	ldr	r3, [pc, #436]	@ (8007b04 <HAL_RCC_GetSysClockFreq+0x200>)
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007956:	2b00      	cmp	r3, #0
 8007958:	d063      	beq.n	8007a22 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800795a:	4b6a      	ldr	r3, [pc, #424]	@ (8007b04 <HAL_RCC_GetSysClockFreq+0x200>)
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	099b      	lsrs	r3, r3, #6
 8007960:	2200      	movs	r2, #0
 8007962:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007964:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007968:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800796c:	633b      	str	r3, [r7, #48]	@ 0x30
 800796e:	2300      	movs	r3, #0
 8007970:	637b      	str	r3, [r7, #52]	@ 0x34
 8007972:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007976:	4622      	mov	r2, r4
 8007978:	462b      	mov	r3, r5
 800797a:	f04f 0000 	mov.w	r0, #0
 800797e:	f04f 0100 	mov.w	r1, #0
 8007982:	0159      	lsls	r1, r3, #5
 8007984:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007988:	0150      	lsls	r0, r2, #5
 800798a:	4602      	mov	r2, r0
 800798c:	460b      	mov	r3, r1
 800798e:	4621      	mov	r1, r4
 8007990:	1a51      	subs	r1, r2, r1
 8007992:	6139      	str	r1, [r7, #16]
 8007994:	4629      	mov	r1, r5
 8007996:	eb63 0301 	sbc.w	r3, r3, r1
 800799a:	617b      	str	r3, [r7, #20]
 800799c:	f04f 0200 	mov.w	r2, #0
 80079a0:	f04f 0300 	mov.w	r3, #0
 80079a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80079a8:	4659      	mov	r1, fp
 80079aa:	018b      	lsls	r3, r1, #6
 80079ac:	4651      	mov	r1, sl
 80079ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80079b2:	4651      	mov	r1, sl
 80079b4:	018a      	lsls	r2, r1, #6
 80079b6:	4651      	mov	r1, sl
 80079b8:	ebb2 0801 	subs.w	r8, r2, r1
 80079bc:	4659      	mov	r1, fp
 80079be:	eb63 0901 	sbc.w	r9, r3, r1
 80079c2:	f04f 0200 	mov.w	r2, #0
 80079c6:	f04f 0300 	mov.w	r3, #0
 80079ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80079ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80079d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80079d6:	4690      	mov	r8, r2
 80079d8:	4699      	mov	r9, r3
 80079da:	4623      	mov	r3, r4
 80079dc:	eb18 0303 	adds.w	r3, r8, r3
 80079e0:	60bb      	str	r3, [r7, #8]
 80079e2:	462b      	mov	r3, r5
 80079e4:	eb49 0303 	adc.w	r3, r9, r3
 80079e8:	60fb      	str	r3, [r7, #12]
 80079ea:	f04f 0200 	mov.w	r2, #0
 80079ee:	f04f 0300 	mov.w	r3, #0
 80079f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80079f6:	4629      	mov	r1, r5
 80079f8:	024b      	lsls	r3, r1, #9
 80079fa:	4621      	mov	r1, r4
 80079fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007a00:	4621      	mov	r1, r4
 8007a02:	024a      	lsls	r2, r1, #9
 8007a04:	4610      	mov	r0, r2
 8007a06:	4619      	mov	r1, r3
 8007a08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007a14:	f7f9 f952 	bl	8000cbc <__aeabi_uldivmod>
 8007a18:	4602      	mov	r2, r0
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	4613      	mov	r3, r2
 8007a1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a20:	e058      	b.n	8007ad4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a22:	4b38      	ldr	r3, [pc, #224]	@ (8007b04 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	099b      	lsrs	r3, r3, #6
 8007a28:	2200      	movs	r2, #0
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	4611      	mov	r1, r2
 8007a2e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007a32:	623b      	str	r3, [r7, #32]
 8007a34:	2300      	movs	r3, #0
 8007a36:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a38:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007a3c:	4642      	mov	r2, r8
 8007a3e:	464b      	mov	r3, r9
 8007a40:	f04f 0000 	mov.w	r0, #0
 8007a44:	f04f 0100 	mov.w	r1, #0
 8007a48:	0159      	lsls	r1, r3, #5
 8007a4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a4e:	0150      	lsls	r0, r2, #5
 8007a50:	4602      	mov	r2, r0
 8007a52:	460b      	mov	r3, r1
 8007a54:	4641      	mov	r1, r8
 8007a56:	ebb2 0a01 	subs.w	sl, r2, r1
 8007a5a:	4649      	mov	r1, r9
 8007a5c:	eb63 0b01 	sbc.w	fp, r3, r1
 8007a60:	f04f 0200 	mov.w	r2, #0
 8007a64:	f04f 0300 	mov.w	r3, #0
 8007a68:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007a6c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007a70:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007a74:	ebb2 040a 	subs.w	r4, r2, sl
 8007a78:	eb63 050b 	sbc.w	r5, r3, fp
 8007a7c:	f04f 0200 	mov.w	r2, #0
 8007a80:	f04f 0300 	mov.w	r3, #0
 8007a84:	00eb      	lsls	r3, r5, #3
 8007a86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a8a:	00e2      	lsls	r2, r4, #3
 8007a8c:	4614      	mov	r4, r2
 8007a8e:	461d      	mov	r5, r3
 8007a90:	4643      	mov	r3, r8
 8007a92:	18e3      	adds	r3, r4, r3
 8007a94:	603b      	str	r3, [r7, #0]
 8007a96:	464b      	mov	r3, r9
 8007a98:	eb45 0303 	adc.w	r3, r5, r3
 8007a9c:	607b      	str	r3, [r7, #4]
 8007a9e:	f04f 0200 	mov.w	r2, #0
 8007aa2:	f04f 0300 	mov.w	r3, #0
 8007aa6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007aaa:	4629      	mov	r1, r5
 8007aac:	028b      	lsls	r3, r1, #10
 8007aae:	4621      	mov	r1, r4
 8007ab0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007ab4:	4621      	mov	r1, r4
 8007ab6:	028a      	lsls	r2, r1, #10
 8007ab8:	4610      	mov	r0, r2
 8007aba:	4619      	mov	r1, r3
 8007abc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007abe:	2200      	movs	r2, #0
 8007ac0:	61bb      	str	r3, [r7, #24]
 8007ac2:	61fa      	str	r2, [r7, #28]
 8007ac4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ac8:	f7f9 f8f8 	bl	8000cbc <__aeabi_uldivmod>
 8007acc:	4602      	mov	r2, r0
 8007ace:	460b      	mov	r3, r1
 8007ad0:	4613      	mov	r3, r2
 8007ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8007b04 <HAL_RCC_GetSysClockFreq+0x200>)
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	0c1b      	lsrs	r3, r3, #16
 8007ada:	f003 0303 	and.w	r3, r3, #3
 8007ade:	3301      	adds	r3, #1
 8007ae0:	005b      	lsls	r3, r3, #1
 8007ae2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007ae4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007ae6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007aec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007aee:	e002      	b.n	8007af6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007af0:	4b05      	ldr	r3, [pc, #20]	@ (8007b08 <HAL_RCC_GetSysClockFreq+0x204>)
 8007af2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007af4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007af6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3750      	adds	r7, #80	@ 0x50
 8007afc:	46bd      	mov	sp, r7
 8007afe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b02:	bf00      	nop
 8007b04:	40023800 	.word	0x40023800
 8007b08:	00f42400 	.word	0x00f42400
 8007b0c:	007a1200 	.word	0x007a1200

08007b10 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b10:	b480      	push	{r7}
 8007b12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b14:	4b03      	ldr	r3, [pc, #12]	@ (8007b24 <HAL_RCC_GetHCLKFreq+0x14>)
 8007b16:	681b      	ldr	r3, [r3, #0]
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr
 8007b22:	bf00      	nop
 8007b24:	20000158 	.word	0x20000158

08007b28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007b2c:	f7ff fff0 	bl	8007b10 <HAL_RCC_GetHCLKFreq>
 8007b30:	4602      	mov	r2, r0
 8007b32:	4b05      	ldr	r3, [pc, #20]	@ (8007b48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	0a9b      	lsrs	r3, r3, #10
 8007b38:	f003 0307 	and.w	r3, r3, #7
 8007b3c:	4903      	ldr	r1, [pc, #12]	@ (8007b4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b3e:	5ccb      	ldrb	r3, [r1, r3]
 8007b40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	bd80      	pop	{r7, pc}
 8007b48:	40023800 	.word	0x40023800
 8007b4c:	0800ceb0 	.word	0x0800ceb0

08007b50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007b54:	f7ff ffdc 	bl	8007b10 <HAL_RCC_GetHCLKFreq>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	4b05      	ldr	r3, [pc, #20]	@ (8007b70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	0b5b      	lsrs	r3, r3, #13
 8007b60:	f003 0307 	and.w	r3, r3, #7
 8007b64:	4903      	ldr	r1, [pc, #12]	@ (8007b74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b66:	5ccb      	ldrb	r3, [r1, r3]
 8007b68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	bd80      	pop	{r7, pc}
 8007b70:	40023800 	.word	0x40023800
 8007b74:	0800ceb0 	.word	0x0800ceb0

08007b78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b088      	sub	sp, #32
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007b80:	2300      	movs	r3, #0
 8007b82:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007b84:	2300      	movs	r3, #0
 8007b86:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007b90:	2300      	movs	r3, #0
 8007b92:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f003 0301 	and.w	r3, r3, #1
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d012      	beq.n	8007bc6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007ba0:	4b69      	ldr	r3, [pc, #420]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ba2:	689b      	ldr	r3, [r3, #8]
 8007ba4:	4a68      	ldr	r2, [pc, #416]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ba6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007baa:	6093      	str	r3, [r2, #8]
 8007bac:	4b66      	ldr	r3, [pc, #408]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bae:	689a      	ldr	r2, [r3, #8]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bb4:	4964      	ldr	r1, [pc, #400]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d101      	bne.n	8007bc6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d017      	beq.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007bd2:	4b5d      	ldr	r3, [pc, #372]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007bd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007bd8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007be0:	4959      	ldr	r1, [pc, #356]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007be2:	4313      	orrs	r3, r2
 8007be4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007bf0:	d101      	bne.n	8007bf6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d101      	bne.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d017      	beq.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007c0e:	4b4e      	ldr	r3, [pc, #312]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c14:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c1c:	494a      	ldr	r1, [pc, #296]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c2c:	d101      	bne.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d101      	bne.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d001      	beq.n	8007c4e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f003 0320 	and.w	r3, r3, #32
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	f000 808b 	beq.w	8007d72 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007c5c:	4b3a      	ldr	r3, [pc, #232]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c60:	4a39      	ldr	r2, [pc, #228]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c66:	6413      	str	r3, [r2, #64]	@ 0x40
 8007c68:	4b37      	ldr	r3, [pc, #220]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c70:	60bb      	str	r3, [r7, #8]
 8007c72:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007c74:	4b35      	ldr	r3, [pc, #212]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4a34      	ldr	r2, [pc, #208]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007c7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c80:	f7fd ffb8 	bl	8005bf4 <HAL_GetTick>
 8007c84:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007c86:	e008      	b.n	8007c9a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c88:	f7fd ffb4 	bl	8005bf4 <HAL_GetTick>
 8007c8c:	4602      	mov	r2, r0
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	1ad3      	subs	r3, r2, r3
 8007c92:	2b64      	cmp	r3, #100	@ 0x64
 8007c94:	d901      	bls.n	8007c9a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007c96:	2303      	movs	r3, #3
 8007c98:	e357      	b.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007c9a:	4b2c      	ldr	r3, [pc, #176]	@ (8007d4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d0f0      	beq.n	8007c88 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007ca6:	4b28      	ldr	r3, [pc, #160]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007caa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cae:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d035      	beq.n	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cbe:	693a      	ldr	r2, [r7, #16]
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d02e      	beq.n	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007cc4:	4b20      	ldr	r3, [pc, #128]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ccc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007cce:	4b1e      	ldr	r3, [pc, #120]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cd2:	4a1d      	ldr	r2, [pc, #116]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cd8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007cda:	4b1b      	ldr	r3, [pc, #108]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cde:	4a1a      	ldr	r2, [pc, #104]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ce0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ce4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007ce6:	4a18      	ldr	r2, [pc, #96]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007cec:	4b16      	ldr	r3, [pc, #88]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cf0:	f003 0301 	and.w	r3, r3, #1
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d114      	bne.n	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cf8:	f7fd ff7c 	bl	8005bf4 <HAL_GetTick>
 8007cfc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007cfe:	e00a      	b.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007d00:	f7fd ff78 	bl	8005bf4 <HAL_GetTick>
 8007d04:	4602      	mov	r2, r0
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	1ad3      	subs	r3, r2, r3
 8007d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d901      	bls.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007d12:	2303      	movs	r3, #3
 8007d14:	e319      	b.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d16:	4b0c      	ldr	r3, [pc, #48]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d1a:	f003 0302 	and.w	r3, r3, #2
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d0ee      	beq.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d2e:	d111      	bne.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007d30:	4b05      	ldr	r3, [pc, #20]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d32:	689b      	ldr	r3, [r3, #8]
 8007d34:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007d3c:	4b04      	ldr	r3, [pc, #16]	@ (8007d50 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007d3e:	400b      	ands	r3, r1
 8007d40:	4901      	ldr	r1, [pc, #4]	@ (8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d42:	4313      	orrs	r3, r2
 8007d44:	608b      	str	r3, [r1, #8]
 8007d46:	e00b      	b.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007d48:	40023800 	.word	0x40023800
 8007d4c:	40007000 	.word	0x40007000
 8007d50:	0ffffcff 	.word	0x0ffffcff
 8007d54:	4baa      	ldr	r3, [pc, #680]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d56:	689b      	ldr	r3, [r3, #8]
 8007d58:	4aa9      	ldr	r2, [pc, #676]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d5a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007d5e:	6093      	str	r3, [r2, #8]
 8007d60:	4ba7      	ldr	r3, [pc, #668]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d62:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d6c:	49a4      	ldr	r1, [pc, #656]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f003 0310 	and.w	r3, r3, #16
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d010      	beq.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007d7e:	4ba0      	ldr	r3, [pc, #640]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d84:	4a9e      	ldr	r2, [pc, #632]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007d8a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007d8e:	4b9c      	ldr	r3, [pc, #624]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d90:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d98:	4999      	ldr	r1, [pc, #612]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d00a      	beq.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007dac:	4b94      	ldr	r3, [pc, #592]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007db2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007dba:	4991      	ldr	r1, [pc, #580]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d00a      	beq.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007dce:	4b8c      	ldr	r3, [pc, #560]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dd4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007ddc:	4988      	ldr	r1, [pc, #544]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007dde:	4313      	orrs	r3, r2
 8007de0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d00a      	beq.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007df0:	4b83      	ldr	r3, [pc, #524]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007df6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007dfe:	4980      	ldr	r1, [pc, #512]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e00:	4313      	orrs	r3, r2
 8007e02:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d00a      	beq.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007e12:	4b7b      	ldr	r3, [pc, #492]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e18:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e20:	4977      	ldr	r1, [pc, #476]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e22:	4313      	orrs	r3, r2
 8007e24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00a      	beq.n	8007e4a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007e34:	4b72      	ldr	r3, [pc, #456]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e3a:	f023 0203 	bic.w	r2, r3, #3
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e42:	496f      	ldr	r1, [pc, #444]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e44:	4313      	orrs	r3, r2
 8007e46:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d00a      	beq.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007e56:	4b6a      	ldr	r3, [pc, #424]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e5c:	f023 020c 	bic.w	r2, r3, #12
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e64:	4966      	ldr	r1, [pc, #408]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e66:	4313      	orrs	r3, r2
 8007e68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d00a      	beq.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007e78:	4b61      	ldr	r3, [pc, #388]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e7e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e86:	495e      	ldr	r1, [pc, #376]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d00a      	beq.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007e9a:	4b59      	ldr	r3, [pc, #356]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ea0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ea8:	4955      	ldr	r1, [pc, #340]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d00a      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007ebc:	4b50      	ldr	r3, [pc, #320]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ec2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007eca:	494d      	ldr	r1, [pc, #308]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d00a      	beq.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007ede:	4b48      	ldr	r3, [pc, #288]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ee4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007eec:	4944      	ldr	r1, [pc, #272]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d00a      	beq.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007f00:	4b3f      	ldr	r3, [pc, #252]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f06:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f0e:	493c      	ldr	r1, [pc, #240]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f10:	4313      	orrs	r3, r2
 8007f12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d00a      	beq.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007f22:	4b37      	ldr	r3, [pc, #220]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f28:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f30:	4933      	ldr	r1, [pc, #204]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f32:	4313      	orrs	r3, r2
 8007f34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d00a      	beq.n	8007f5a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007f44:	4b2e      	ldr	r3, [pc, #184]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f4a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007f52:	492b      	ldr	r1, [pc, #172]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f54:	4313      	orrs	r3, r2
 8007f56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d011      	beq.n	8007f8a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007f66:	4b26      	ldr	r3, [pc, #152]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f6c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f74:	4922      	ldr	r1, [pc, #136]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007f76:	4313      	orrs	r3, r2
 8007f78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f84:	d101      	bne.n	8007f8a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007f86:	2301      	movs	r3, #1
 8007f88:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f003 0308 	and.w	r3, r3, #8
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d001      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007f96:	2301      	movs	r3, #1
 8007f98:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d00a      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007fa6:	4b16      	ldr	r3, [pc, #88]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fac:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fb4:	4912      	ldr	r1, [pc, #72]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00b      	beq.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007fc8:	4b0d      	ldr	r3, [pc, #52]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fce:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fd8:	4909      	ldr	r1, [pc, #36]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	2b01      	cmp	r3, #1
 8007fe4:	d006      	beq.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	f000 80d9 	beq.w	80081a6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007ff4:	4b02      	ldr	r3, [pc, #8]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a01      	ldr	r2, [pc, #4]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ffa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007ffe:	e001      	b.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8008000:	40023800 	.word	0x40023800
 8008004:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008006:	f7fd fdf5 	bl	8005bf4 <HAL_GetTick>
 800800a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800800c:	e008      	b.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800800e:	f7fd fdf1 	bl	8005bf4 <HAL_GetTick>
 8008012:	4602      	mov	r2, r0
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	1ad3      	subs	r3, r2, r3
 8008018:	2b64      	cmp	r3, #100	@ 0x64
 800801a:	d901      	bls.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800801c:	2303      	movs	r3, #3
 800801e:	e194      	b.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008020:	4b6c      	ldr	r3, [pc, #432]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008028:	2b00      	cmp	r3, #0
 800802a:	d1f0      	bne.n	800800e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f003 0301 	and.w	r3, r3, #1
 8008034:	2b00      	cmp	r3, #0
 8008036:	d021      	beq.n	800807c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800803c:	2b00      	cmp	r3, #0
 800803e:	d11d      	bne.n	800807c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008040:	4b64      	ldr	r3, [pc, #400]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008042:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008046:	0c1b      	lsrs	r3, r3, #16
 8008048:	f003 0303 	and.w	r3, r3, #3
 800804c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800804e:	4b61      	ldr	r3, [pc, #388]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008050:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008054:	0e1b      	lsrs	r3, r3, #24
 8008056:	f003 030f 	and.w	r3, r3, #15
 800805a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	019a      	lsls	r2, r3, #6
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	041b      	lsls	r3, r3, #16
 8008066:	431a      	orrs	r2, r3
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	061b      	lsls	r3, r3, #24
 800806c:	431a      	orrs	r2, r3
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	071b      	lsls	r3, r3, #28
 8008074:	4957      	ldr	r1, [pc, #348]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008076:	4313      	orrs	r3, r2
 8008078:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008084:	2b00      	cmp	r3, #0
 8008086:	d004      	beq.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800808c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008090:	d00a      	beq.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800809a:	2b00      	cmp	r3, #0
 800809c:	d02e      	beq.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80080a6:	d129      	bne.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80080a8:	4b4a      	ldr	r3, [pc, #296]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80080aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080ae:	0c1b      	lsrs	r3, r3, #16
 80080b0:	f003 0303 	and.w	r3, r3, #3
 80080b4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80080b6:	4b47      	ldr	r3, [pc, #284]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80080b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080bc:	0f1b      	lsrs	r3, r3, #28
 80080be:	f003 0307 	and.w	r3, r3, #7
 80080c2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	685b      	ldr	r3, [r3, #4]
 80080c8:	019a      	lsls	r2, r3, #6
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	041b      	lsls	r3, r3, #16
 80080ce:	431a      	orrs	r2, r3
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	68db      	ldr	r3, [r3, #12]
 80080d4:	061b      	lsls	r3, r3, #24
 80080d6:	431a      	orrs	r2, r3
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	071b      	lsls	r3, r3, #28
 80080dc:	493d      	ldr	r1, [pc, #244]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80080de:	4313      	orrs	r3, r2
 80080e0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80080e4:	4b3b      	ldr	r3, [pc, #236]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80080e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080ea:	f023 021f 	bic.w	r2, r3, #31
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080f2:	3b01      	subs	r3, #1
 80080f4:	4937      	ldr	r1, [pc, #220]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80080f6:	4313      	orrs	r3, r2
 80080f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008104:	2b00      	cmp	r3, #0
 8008106:	d01d      	beq.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008108:	4b32      	ldr	r3, [pc, #200]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800810a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800810e:	0e1b      	lsrs	r3, r3, #24
 8008110:	f003 030f 	and.w	r3, r3, #15
 8008114:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008116:	4b2f      	ldr	r3, [pc, #188]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008118:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800811c:	0f1b      	lsrs	r3, r3, #28
 800811e:	f003 0307 	and.w	r3, r3, #7
 8008122:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	019a      	lsls	r2, r3, #6
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	041b      	lsls	r3, r3, #16
 8008130:	431a      	orrs	r2, r3
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	061b      	lsls	r3, r3, #24
 8008136:	431a      	orrs	r2, r3
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	071b      	lsls	r3, r3, #28
 800813c:	4925      	ldr	r1, [pc, #148]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800813e:	4313      	orrs	r3, r2
 8008140:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800814c:	2b00      	cmp	r3, #0
 800814e:	d011      	beq.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	019a      	lsls	r2, r3, #6
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	691b      	ldr	r3, [r3, #16]
 800815a:	041b      	lsls	r3, r3, #16
 800815c:	431a      	orrs	r2, r3
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	68db      	ldr	r3, [r3, #12]
 8008162:	061b      	lsls	r3, r3, #24
 8008164:	431a      	orrs	r2, r3
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	071b      	lsls	r3, r3, #28
 800816c:	4919      	ldr	r1, [pc, #100]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800816e:	4313      	orrs	r3, r2
 8008170:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008174:	4b17      	ldr	r3, [pc, #92]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a16      	ldr	r2, [pc, #88]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800817a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800817e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008180:	f7fd fd38 	bl	8005bf4 <HAL_GetTick>
 8008184:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008186:	e008      	b.n	800819a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008188:	f7fd fd34 	bl	8005bf4 <HAL_GetTick>
 800818c:	4602      	mov	r2, r0
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	1ad3      	subs	r3, r2, r3
 8008192:	2b64      	cmp	r3, #100	@ 0x64
 8008194:	d901      	bls.n	800819a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008196:	2303      	movs	r3, #3
 8008198:	e0d7      	b.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800819a:	4b0e      	ldr	r3, [pc, #56]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d0f0      	beq.n	8008188 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80081a6:	69bb      	ldr	r3, [r7, #24]
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	f040 80cd 	bne.w	8008348 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80081ae:	4b09      	ldr	r3, [pc, #36]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	4a08      	ldr	r2, [pc, #32]	@ (80081d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80081b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081ba:	f7fd fd1b 	bl	8005bf4 <HAL_GetTick>
 80081be:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80081c0:	e00a      	b.n	80081d8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80081c2:	f7fd fd17 	bl	8005bf4 <HAL_GetTick>
 80081c6:	4602      	mov	r2, r0
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	1ad3      	subs	r3, r2, r3
 80081cc:	2b64      	cmp	r3, #100	@ 0x64
 80081ce:	d903      	bls.n	80081d8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80081d0:	2303      	movs	r3, #3
 80081d2:	e0ba      	b.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80081d4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80081d8:	4b5e      	ldr	r3, [pc, #376]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081e4:	d0ed      	beq.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d003      	beq.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0x682>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d009      	beq.n	800820e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008202:	2b00      	cmp	r3, #0
 8008204:	d02e      	beq.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800820a:	2b00      	cmp	r3, #0
 800820c:	d12a      	bne.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800820e:	4b51      	ldr	r3, [pc, #324]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008214:	0c1b      	lsrs	r3, r3, #16
 8008216:	f003 0303 	and.w	r3, r3, #3
 800821a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800821c:	4b4d      	ldr	r3, [pc, #308]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800821e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008222:	0f1b      	lsrs	r3, r3, #28
 8008224:	f003 0307 	and.w	r3, r3, #7
 8008228:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	695b      	ldr	r3, [r3, #20]
 800822e:	019a      	lsls	r2, r3, #6
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	041b      	lsls	r3, r3, #16
 8008234:	431a      	orrs	r2, r3
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	699b      	ldr	r3, [r3, #24]
 800823a:	061b      	lsls	r3, r3, #24
 800823c:	431a      	orrs	r2, r3
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	071b      	lsls	r3, r3, #28
 8008242:	4944      	ldr	r1, [pc, #272]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008244:	4313      	orrs	r3, r2
 8008246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800824a:	4b42      	ldr	r3, [pc, #264]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800824c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008250:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008258:	3b01      	subs	r3, #1
 800825a:	021b      	lsls	r3, r3, #8
 800825c:	493d      	ldr	r1, [pc, #244]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800825e:	4313      	orrs	r3, r2
 8008260:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800826c:	2b00      	cmp	r3, #0
 800826e:	d022      	beq.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008274:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008278:	d11d      	bne.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800827a:	4b36      	ldr	r3, [pc, #216]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800827c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008280:	0e1b      	lsrs	r3, r3, #24
 8008282:	f003 030f 	and.w	r3, r3, #15
 8008286:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008288:	4b32      	ldr	r3, [pc, #200]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800828a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800828e:	0f1b      	lsrs	r3, r3, #28
 8008290:	f003 0307 	and.w	r3, r3, #7
 8008294:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	695b      	ldr	r3, [r3, #20]
 800829a:	019a      	lsls	r2, r3, #6
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6a1b      	ldr	r3, [r3, #32]
 80082a0:	041b      	lsls	r3, r3, #16
 80082a2:	431a      	orrs	r2, r3
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	061b      	lsls	r3, r3, #24
 80082a8:	431a      	orrs	r2, r3
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	071b      	lsls	r3, r3, #28
 80082ae:	4929      	ldr	r1, [pc, #164]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80082b0:	4313      	orrs	r3, r2
 80082b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f003 0308 	and.w	r3, r3, #8
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d028      	beq.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80082c2:	4b24      	ldr	r3, [pc, #144]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80082c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082c8:	0e1b      	lsrs	r3, r3, #24
 80082ca:	f003 030f 	and.w	r3, r3, #15
 80082ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80082d0:	4b20      	ldr	r3, [pc, #128]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80082d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082d6:	0c1b      	lsrs	r3, r3, #16
 80082d8:	f003 0303 	and.w	r3, r3, #3
 80082dc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	695b      	ldr	r3, [r3, #20]
 80082e2:	019a      	lsls	r2, r3, #6
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	041b      	lsls	r3, r3, #16
 80082e8:	431a      	orrs	r2, r3
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	061b      	lsls	r3, r3, #24
 80082ee:	431a      	orrs	r2, r3
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	69db      	ldr	r3, [r3, #28]
 80082f4:	071b      	lsls	r3, r3, #28
 80082f6:	4917      	ldr	r1, [pc, #92]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80082f8:	4313      	orrs	r3, r2
 80082fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80082fe:	4b15      	ldr	r3, [pc, #84]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008300:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008304:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800830c:	4911      	ldr	r1, [pc, #68]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800830e:	4313      	orrs	r3, r2
 8008310:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008314:	4b0f      	ldr	r3, [pc, #60]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a0e      	ldr	r2, [pc, #56]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800831a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800831e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008320:	f7fd fc68 	bl	8005bf4 <HAL_GetTick>
 8008324:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008326:	e008      	b.n	800833a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008328:	f7fd fc64 	bl	8005bf4 <HAL_GetTick>
 800832c:	4602      	mov	r2, r0
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	1ad3      	subs	r3, r2, r3
 8008332:	2b64      	cmp	r3, #100	@ 0x64
 8008334:	d901      	bls.n	800833a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008336:	2303      	movs	r3, #3
 8008338:	e007      	b.n	800834a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800833a:	4b06      	ldr	r3, [pc, #24]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008342:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008346:	d1ef      	bne.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8008348:	2300      	movs	r3, #0
}
 800834a:	4618      	mov	r0, r3
 800834c:	3720      	adds	r7, #32
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}
 8008352:	bf00      	nop
 8008354:	40023800 	.word	0x40023800

08008358 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b084      	sub	sp, #16
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d101      	bne.n	800836a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008366:	2301      	movs	r3, #1
 8008368:	e09d      	b.n	80084a6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800836e:	2b00      	cmp	r3, #0
 8008370:	d108      	bne.n	8008384 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800837a:	d009      	beq.n	8008390 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2200      	movs	r2, #0
 8008380:	61da      	str	r2, [r3, #28]
 8008382:	e005      	b.n	8008390 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2200      	movs	r2, #0
 8008394:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800839c:	b2db      	uxtb	r3, r3
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d106      	bne.n	80083b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2200      	movs	r2, #0
 80083a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f7fc fe26 	bl	8004ffc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2202      	movs	r2, #2
 80083b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	681a      	ldr	r2, [r3, #0]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80083c6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	68db      	ldr	r3, [r3, #12]
 80083cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80083d0:	d902      	bls.n	80083d8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80083d2:	2300      	movs	r3, #0
 80083d4:	60fb      	str	r3, [r7, #12]
 80083d6:	e002      	b.n	80083de <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80083d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80083dc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80083e6:	d007      	beq.n	80083f8 <HAL_SPI_Init+0xa0>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	68db      	ldr	r3, [r3, #12]
 80083ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80083f0:	d002      	beq.n	80083f8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2200      	movs	r2, #0
 80083f6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008408:	431a      	orrs	r2, r3
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	691b      	ldr	r3, [r3, #16]
 800840e:	f003 0302 	and.w	r3, r3, #2
 8008412:	431a      	orrs	r2, r3
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	695b      	ldr	r3, [r3, #20]
 8008418:	f003 0301 	and.w	r3, r3, #1
 800841c:	431a      	orrs	r2, r3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	699b      	ldr	r3, [r3, #24]
 8008422:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008426:	431a      	orrs	r2, r3
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	69db      	ldr	r3, [r3, #28]
 800842c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008430:	431a      	orrs	r2, r3
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6a1b      	ldr	r3, [r3, #32]
 8008436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800843a:	ea42 0103 	orr.w	r1, r2, r3
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008442:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	430a      	orrs	r2, r1
 800844c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	699b      	ldr	r3, [r3, #24]
 8008452:	0c1b      	lsrs	r3, r3, #16
 8008454:	f003 0204 	and.w	r2, r3, #4
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800845c:	f003 0310 	and.w	r3, r3, #16
 8008460:	431a      	orrs	r2, r3
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008466:	f003 0308 	and.w	r3, r3, #8
 800846a:	431a      	orrs	r2, r3
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	68db      	ldr	r3, [r3, #12]
 8008470:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008474:	ea42 0103 	orr.w	r1, r2, r3
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	430a      	orrs	r2, r1
 8008484:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	69da      	ldr	r2, [r3, #28]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008494:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2200      	movs	r2, #0
 800849a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2201      	movs	r2, #1
 80084a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80084a4:	2300      	movs	r3, #0
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3710      	adds	r7, #16
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bd80      	pop	{r7, pc}

080084ae <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084ae:	b580      	push	{r7, lr}
 80084b0:	b088      	sub	sp, #32
 80084b2:	af00      	add	r7, sp, #0
 80084b4:	60f8      	str	r0, [r7, #12]
 80084b6:	60b9      	str	r1, [r7, #8]
 80084b8:	603b      	str	r3, [r7, #0]
 80084ba:	4613      	mov	r3, r2
 80084bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80084be:	2300      	movs	r3, #0
 80084c0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80084c8:	2b01      	cmp	r3, #1
 80084ca:	d101      	bne.n	80084d0 <HAL_SPI_Transmit+0x22>
 80084cc:	2302      	movs	r3, #2
 80084ce:	e158      	b.n	8008782 <HAL_SPI_Transmit+0x2d4>
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	2201      	movs	r2, #1
 80084d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80084d8:	f7fd fb8c 	bl	8005bf4 <HAL_GetTick>
 80084dc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80084de:	88fb      	ldrh	r3, [r7, #6]
 80084e0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	2b01      	cmp	r3, #1
 80084ec:	d002      	beq.n	80084f4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80084ee:	2302      	movs	r3, #2
 80084f0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80084f2:	e13d      	b.n	8008770 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d002      	beq.n	8008500 <HAL_SPI_Transmit+0x52>
 80084fa:	88fb      	ldrh	r3, [r7, #6]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d102      	bne.n	8008506 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008504:	e134      	b.n	8008770 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2203      	movs	r2, #3
 800850a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2200      	movs	r2, #0
 8008512:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	68ba      	ldr	r2, [r7, #8]
 8008518:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	88fa      	ldrh	r2, [r7, #6]
 800851e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	88fa      	ldrh	r2, [r7, #6]
 8008524:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2200      	movs	r2, #0
 800852a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2200      	movs	r2, #0
 8008530:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	2200      	movs	r2, #0
 8008538:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2200      	movs	r2, #0
 8008540:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2200      	movs	r2, #0
 8008546:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	689b      	ldr	r3, [r3, #8]
 800854c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008550:	d10f      	bne.n	8008572 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008560:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	681a      	ldr	r2, [r3, #0]
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008570:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800857c:	2b40      	cmp	r3, #64	@ 0x40
 800857e:	d007      	beq.n	8008590 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800858e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	68db      	ldr	r3, [r3, #12]
 8008594:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008598:	d94b      	bls.n	8008632 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d002      	beq.n	80085a8 <HAL_SPI_Transmit+0xfa>
 80085a2:	8afb      	ldrh	r3, [r7, #22]
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	d13e      	bne.n	8008626 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ac:	881a      	ldrh	r2, [r3, #0]
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085b8:	1c9a      	adds	r2, r3, #2
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	3b01      	subs	r3, #1
 80085c6:	b29a      	uxth	r2, r3
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80085cc:	e02b      	b.n	8008626 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	689b      	ldr	r3, [r3, #8]
 80085d4:	f003 0302 	and.w	r3, r3, #2
 80085d8:	2b02      	cmp	r3, #2
 80085da:	d112      	bne.n	8008602 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085e0:	881a      	ldrh	r2, [r3, #0]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ec:	1c9a      	adds	r2, r3, #2
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	3b01      	subs	r3, #1
 80085fa:	b29a      	uxth	r2, r3
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008600:	e011      	b.n	8008626 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008602:	f7fd faf7 	bl	8005bf4 <HAL_GetTick>
 8008606:	4602      	mov	r2, r0
 8008608:	69bb      	ldr	r3, [r7, #24]
 800860a:	1ad3      	subs	r3, r2, r3
 800860c:	683a      	ldr	r2, [r7, #0]
 800860e:	429a      	cmp	r2, r3
 8008610:	d803      	bhi.n	800861a <HAL_SPI_Transmit+0x16c>
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008618:	d102      	bne.n	8008620 <HAL_SPI_Transmit+0x172>
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d102      	bne.n	8008626 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8008620:	2303      	movs	r3, #3
 8008622:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008624:	e0a4      	b.n	8008770 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800862a:	b29b      	uxth	r3, r3
 800862c:	2b00      	cmp	r3, #0
 800862e:	d1ce      	bne.n	80085ce <HAL_SPI_Transmit+0x120>
 8008630:	e07c      	b.n	800872c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d002      	beq.n	8008640 <HAL_SPI_Transmit+0x192>
 800863a:	8afb      	ldrh	r3, [r7, #22]
 800863c:	2b01      	cmp	r3, #1
 800863e:	d170      	bne.n	8008722 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008644:	b29b      	uxth	r3, r3
 8008646:	2b01      	cmp	r3, #1
 8008648:	d912      	bls.n	8008670 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800864e:	881a      	ldrh	r2, [r3, #0]
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800865a:	1c9a      	adds	r2, r3, #2
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008664:	b29b      	uxth	r3, r3
 8008666:	3b02      	subs	r3, #2
 8008668:	b29a      	uxth	r2, r3
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800866e:	e058      	b.n	8008722 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	330c      	adds	r3, #12
 800867a:	7812      	ldrb	r2, [r2, #0]
 800867c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008682:	1c5a      	adds	r2, r3, #1
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800868c:	b29b      	uxth	r3, r3
 800868e:	3b01      	subs	r3, #1
 8008690:	b29a      	uxth	r2, r3
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008696:	e044      	b.n	8008722 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	f003 0302 	and.w	r3, r3, #2
 80086a2:	2b02      	cmp	r3, #2
 80086a4:	d12b      	bne.n	80086fe <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086aa:	b29b      	uxth	r3, r3
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d912      	bls.n	80086d6 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086b4:	881a      	ldrh	r2, [r3, #0]
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086c0:	1c9a      	adds	r2, r3, #2
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086ca:	b29b      	uxth	r3, r3
 80086cc:	3b02      	subs	r3, #2
 80086ce:	b29a      	uxth	r2, r3
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80086d4:	e025      	b.n	8008722 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	330c      	adds	r3, #12
 80086e0:	7812      	ldrb	r2, [r2, #0]
 80086e2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086e8:	1c5a      	adds	r2, r3, #1
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	3b01      	subs	r3, #1
 80086f6:	b29a      	uxth	r2, r3
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80086fc:	e011      	b.n	8008722 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80086fe:	f7fd fa79 	bl	8005bf4 <HAL_GetTick>
 8008702:	4602      	mov	r2, r0
 8008704:	69bb      	ldr	r3, [r7, #24]
 8008706:	1ad3      	subs	r3, r2, r3
 8008708:	683a      	ldr	r2, [r7, #0]
 800870a:	429a      	cmp	r2, r3
 800870c:	d803      	bhi.n	8008716 <HAL_SPI_Transmit+0x268>
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008714:	d102      	bne.n	800871c <HAL_SPI_Transmit+0x26e>
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d102      	bne.n	8008722 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800871c:	2303      	movs	r3, #3
 800871e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008720:	e026      	b.n	8008770 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008726:	b29b      	uxth	r3, r3
 8008728:	2b00      	cmp	r3, #0
 800872a:	d1b5      	bne.n	8008698 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800872c:	69ba      	ldr	r2, [r7, #24]
 800872e:	6839      	ldr	r1, [r7, #0]
 8008730:	68f8      	ldr	r0, [r7, #12]
 8008732:	f000 fe1b 	bl	800936c <SPI_EndRxTxTransaction>
 8008736:	4603      	mov	r3, r0
 8008738:	2b00      	cmp	r3, #0
 800873a:	d002      	beq.n	8008742 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2220      	movs	r2, #32
 8008740:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	689b      	ldr	r3, [r3, #8]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d10a      	bne.n	8008760 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800874a:	2300      	movs	r3, #0
 800874c:	613b      	str	r3, [r7, #16]
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	68db      	ldr	r3, [r3, #12]
 8008754:	613b      	str	r3, [r7, #16]
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	689b      	ldr	r3, [r3, #8]
 800875c:	613b      	str	r3, [r7, #16]
 800875e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008764:	2b00      	cmp	r3, #0
 8008766:	d002      	beq.n	800876e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8008768:	2301      	movs	r3, #1
 800876a:	77fb      	strb	r3, [r7, #31]
 800876c:	e000      	b.n	8008770 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800876e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2201      	movs	r2, #1
 8008774:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	2200      	movs	r2, #0
 800877c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008780:	7ffb      	ldrb	r3, [r7, #31]
}
 8008782:	4618      	mov	r0, r3
 8008784:	3720      	adds	r7, #32
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}

0800878a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800878a:	b580      	push	{r7, lr}
 800878c:	b088      	sub	sp, #32
 800878e:	af02      	add	r7, sp, #8
 8008790:	60f8      	str	r0, [r7, #12]
 8008792:	60b9      	str	r1, [r7, #8]
 8008794:	603b      	str	r3, [r7, #0]
 8008796:	4613      	mov	r3, r2
 8008798:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800879a:	2300      	movs	r3, #0
 800879c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80087a6:	d112      	bne.n	80087ce <HAL_SPI_Receive+0x44>
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d10e      	bne.n	80087ce <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2204      	movs	r2, #4
 80087b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80087b8:	88fa      	ldrh	r2, [r7, #6]
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	9300      	str	r3, [sp, #0]
 80087be:	4613      	mov	r3, r2
 80087c0:	68ba      	ldr	r2, [r7, #8]
 80087c2:	68b9      	ldr	r1, [r7, #8]
 80087c4:	68f8      	ldr	r0, [r7, #12]
 80087c6:	f000 f910 	bl	80089ea <HAL_SPI_TransmitReceive>
 80087ca:	4603      	mov	r3, r0
 80087cc:	e109      	b.n	80089e2 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	d101      	bne.n	80087dc <HAL_SPI_Receive+0x52>
 80087d8:	2302      	movs	r3, #2
 80087da:	e102      	b.n	80089e2 <HAL_SPI_Receive+0x258>
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2201      	movs	r2, #1
 80087e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80087e4:	f7fd fa06 	bl	8005bf4 <HAL_GetTick>
 80087e8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80087f0:	b2db      	uxtb	r3, r3
 80087f2:	2b01      	cmp	r3, #1
 80087f4:	d002      	beq.n	80087fc <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80087f6:	2302      	movs	r3, #2
 80087f8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80087fa:	e0e9      	b.n	80089d0 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d002      	beq.n	8008808 <HAL_SPI_Receive+0x7e>
 8008802:	88fb      	ldrh	r3, [r7, #6]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d102      	bne.n	800880e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800880c:	e0e0      	b.n	80089d0 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2204      	movs	r2, #4
 8008812:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	2200      	movs	r2, #0
 800881a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	68ba      	ldr	r2, [r7, #8]
 8008820:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	88fa      	ldrh	r2, [r7, #6]
 8008826:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	88fa      	ldrh	r2, [r7, #6]
 800882e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2200      	movs	r2, #0
 8008836:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2200      	movs	r2, #0
 800883c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2200      	movs	r2, #0
 8008842:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2200      	movs	r2, #0
 8008848:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2200      	movs	r2, #0
 800884e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008858:	d908      	bls.n	800886c <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	685a      	ldr	r2, [r3, #4]
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008868:	605a      	str	r2, [r3, #4]
 800886a:	e007      	b.n	800887c <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	685a      	ldr	r2, [r3, #4]
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800887a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008884:	d10f      	bne.n	80088a6 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	681a      	ldr	r2, [r3, #0]
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008894:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	681a      	ldr	r2, [r3, #0]
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80088a4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088b0:	2b40      	cmp	r3, #64	@ 0x40
 80088b2:	d007      	beq.n	80088c4 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088c2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	68db      	ldr	r3, [r3, #12]
 80088c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80088cc:	d867      	bhi.n	800899e <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80088ce:	e030      	b.n	8008932 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	689b      	ldr	r3, [r3, #8]
 80088d6:	f003 0301 	and.w	r3, r3, #1
 80088da:	2b01      	cmp	r3, #1
 80088dc:	d117      	bne.n	800890e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f103 020c 	add.w	r2, r3, #12
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ea:	7812      	ldrb	r2, [r2, #0]
 80088ec:	b2d2      	uxtb	r2, r2
 80088ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088f4:	1c5a      	adds	r2, r3, #1
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008900:	b29b      	uxth	r3, r3
 8008902:	3b01      	subs	r3, #1
 8008904:	b29a      	uxth	r2, r3
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800890c:	e011      	b.n	8008932 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800890e:	f7fd f971 	bl	8005bf4 <HAL_GetTick>
 8008912:	4602      	mov	r2, r0
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	1ad3      	subs	r3, r2, r3
 8008918:	683a      	ldr	r2, [r7, #0]
 800891a:	429a      	cmp	r2, r3
 800891c:	d803      	bhi.n	8008926 <HAL_SPI_Receive+0x19c>
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008924:	d102      	bne.n	800892c <HAL_SPI_Receive+0x1a2>
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d102      	bne.n	8008932 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800892c:	2303      	movs	r3, #3
 800892e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008930:	e04e      	b.n	80089d0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008938:	b29b      	uxth	r3, r3
 800893a:	2b00      	cmp	r3, #0
 800893c:	d1c8      	bne.n	80088d0 <HAL_SPI_Receive+0x146>
 800893e:	e034      	b.n	80089aa <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	689b      	ldr	r3, [r3, #8]
 8008946:	f003 0301 	and.w	r3, r3, #1
 800894a:	2b01      	cmp	r3, #1
 800894c:	d115      	bne.n	800897a <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	68da      	ldr	r2, [r3, #12]
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008958:	b292      	uxth	r2, r2
 800895a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008960:	1c9a      	adds	r2, r3, #2
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800896c:	b29b      	uxth	r3, r3
 800896e:	3b01      	subs	r3, #1
 8008970:	b29a      	uxth	r2, r3
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008978:	e011      	b.n	800899e <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800897a:	f7fd f93b 	bl	8005bf4 <HAL_GetTick>
 800897e:	4602      	mov	r2, r0
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	1ad3      	subs	r3, r2, r3
 8008984:	683a      	ldr	r2, [r7, #0]
 8008986:	429a      	cmp	r2, r3
 8008988:	d803      	bhi.n	8008992 <HAL_SPI_Receive+0x208>
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008990:	d102      	bne.n	8008998 <HAL_SPI_Receive+0x20e>
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d102      	bne.n	800899e <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8008998:	2303      	movs	r3, #3
 800899a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800899c:	e018      	b.n	80089d0 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80089a4:	b29b      	uxth	r3, r3
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d1ca      	bne.n	8008940 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80089aa:	693a      	ldr	r2, [r7, #16]
 80089ac:	6839      	ldr	r1, [r7, #0]
 80089ae:	68f8      	ldr	r0, [r7, #12]
 80089b0:	f000 fc60 	bl	8009274 <SPI_EndRxTransaction>
 80089b4:	4603      	mov	r3, r0
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d002      	beq.n	80089c0 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2220      	movs	r2, #32
 80089be:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d002      	beq.n	80089ce <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 80089c8:	2301      	movs	r3, #1
 80089ca:	75fb      	strb	r3, [r7, #23]
 80089cc:	e000      	b.n	80089d0 <HAL_SPI_Receive+0x246>
  }

error :
 80089ce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2201      	movs	r2, #1
 80089d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2200      	movs	r2, #0
 80089dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80089e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3718      	adds	r7, #24
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}

080089ea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80089ea:	b580      	push	{r7, lr}
 80089ec:	b08a      	sub	sp, #40	@ 0x28
 80089ee:	af00      	add	r7, sp, #0
 80089f0:	60f8      	str	r0, [r7, #12]
 80089f2:	60b9      	str	r1, [r7, #8]
 80089f4:	607a      	str	r2, [r7, #4]
 80089f6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80089f8:	2301      	movs	r3, #1
 80089fa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80089fc:	2300      	movs	r3, #0
 80089fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008a08:	2b01      	cmp	r3, #1
 8008a0a:	d101      	bne.n	8008a10 <HAL_SPI_TransmitReceive+0x26>
 8008a0c:	2302      	movs	r3, #2
 8008a0e:	e1fb      	b.n	8008e08 <HAL_SPI_TransmitReceive+0x41e>
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2201      	movs	r2, #1
 8008a14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008a18:	f7fd f8ec 	bl	8005bf4 <HAL_GetTick>
 8008a1c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008a24:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	685b      	ldr	r3, [r3, #4]
 8008a2a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008a2c:	887b      	ldrh	r3, [r7, #2]
 8008a2e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008a30:	887b      	ldrh	r3, [r7, #2]
 8008a32:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008a34:	7efb      	ldrb	r3, [r7, #27]
 8008a36:	2b01      	cmp	r3, #1
 8008a38:	d00e      	beq.n	8008a58 <HAL_SPI_TransmitReceive+0x6e>
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008a40:	d106      	bne.n	8008a50 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	689b      	ldr	r3, [r3, #8]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d102      	bne.n	8008a50 <HAL_SPI_TransmitReceive+0x66>
 8008a4a:	7efb      	ldrb	r3, [r7, #27]
 8008a4c:	2b04      	cmp	r3, #4
 8008a4e:	d003      	beq.n	8008a58 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008a50:	2302      	movs	r3, #2
 8008a52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8008a56:	e1cd      	b.n	8008df4 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d005      	beq.n	8008a6a <HAL_SPI_TransmitReceive+0x80>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d002      	beq.n	8008a6a <HAL_SPI_TransmitReceive+0x80>
 8008a64:	887b      	ldrh	r3, [r7, #2]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d103      	bne.n	8008a72 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8008a70:	e1c0      	b.n	8008df4 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008a78:	b2db      	uxtb	r3, r3
 8008a7a:	2b04      	cmp	r3, #4
 8008a7c:	d003      	beq.n	8008a86 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	2205      	movs	r2, #5
 8008a82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	887a      	ldrh	r2, [r7, #2]
 8008a96:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	887a      	ldrh	r2, [r7, #2]
 8008a9e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	68ba      	ldr	r2, [r7, #8]
 8008aa6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	887a      	ldrh	r2, [r7, #2]
 8008aac:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	887a      	ldrh	r2, [r7, #2]
 8008ab2:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2200      	movs	r2, #0
 8008abe:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	68db      	ldr	r3, [r3, #12]
 8008ac4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008ac8:	d802      	bhi.n	8008ad0 <HAL_SPI_TransmitReceive+0xe6>
 8008aca:	8a3b      	ldrh	r3, [r7, #16]
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	d908      	bls.n	8008ae2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	685a      	ldr	r2, [r3, #4]
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008ade:	605a      	str	r2, [r3, #4]
 8008ae0:	e007      	b.n	8008af2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	685a      	ldr	r2, [r3, #4]
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008af0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008afc:	2b40      	cmp	r3, #64	@ 0x40
 8008afe:	d007      	beq.n	8008b10 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	681a      	ldr	r2, [r3, #0]
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008b18:	d97c      	bls.n	8008c14 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d002      	beq.n	8008b28 <HAL_SPI_TransmitReceive+0x13e>
 8008b22:	8a7b      	ldrh	r3, [r7, #18]
 8008b24:	2b01      	cmp	r3, #1
 8008b26:	d169      	bne.n	8008bfc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b2c:	881a      	ldrh	r2, [r3, #0]
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b38:	1c9a      	adds	r2, r3, #2
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b42:	b29b      	uxth	r3, r3
 8008b44:	3b01      	subs	r3, #1
 8008b46:	b29a      	uxth	r2, r3
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008b4c:	e056      	b.n	8008bfc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	689b      	ldr	r3, [r3, #8]
 8008b54:	f003 0302 	and.w	r3, r3, #2
 8008b58:	2b02      	cmp	r3, #2
 8008b5a:	d11b      	bne.n	8008b94 <HAL_SPI_TransmitReceive+0x1aa>
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b60:	b29b      	uxth	r3, r3
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d016      	beq.n	8008b94 <HAL_SPI_TransmitReceive+0x1aa>
 8008b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d113      	bne.n	8008b94 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b70:	881a      	ldrh	r2, [r3, #0]
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b7c:	1c9a      	adds	r2, r3, #2
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b86:	b29b      	uxth	r3, r3
 8008b88:	3b01      	subs	r3, #1
 8008b8a:	b29a      	uxth	r2, r3
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008b90:	2300      	movs	r3, #0
 8008b92:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	689b      	ldr	r3, [r3, #8]
 8008b9a:	f003 0301 	and.w	r3, r3, #1
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d11c      	bne.n	8008bdc <HAL_SPI_TransmitReceive+0x1f2>
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ba8:	b29b      	uxth	r3, r3
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d016      	beq.n	8008bdc <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	68da      	ldr	r2, [r3, #12]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bb8:	b292      	uxth	r2, r2
 8008bba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bc0:	1c9a      	adds	r2, r3, #2
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	3b01      	subs	r3, #1
 8008bd0:	b29a      	uxth	r2, r3
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008bd8:	2301      	movs	r3, #1
 8008bda:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008bdc:	f7fd f80a 	bl	8005bf4 <HAL_GetTick>
 8008be0:	4602      	mov	r2, r0
 8008be2:	69fb      	ldr	r3, [r7, #28]
 8008be4:	1ad3      	subs	r3, r2, r3
 8008be6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d807      	bhi.n	8008bfc <HAL_SPI_TransmitReceive+0x212>
 8008bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bf2:	d003      	beq.n	8008bfc <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8008bf4:	2303      	movs	r3, #3
 8008bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        goto error;
 8008bfa:	e0fb      	b.n	8008df4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c00:	b29b      	uxth	r3, r3
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d1a3      	bne.n	8008b4e <HAL_SPI_TransmitReceive+0x164>
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d19d      	bne.n	8008b4e <HAL_SPI_TransmitReceive+0x164>
 8008c12:	e0df      	b.n	8008dd4 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d003      	beq.n	8008c24 <HAL_SPI_TransmitReceive+0x23a>
 8008c1c:	8a7b      	ldrh	r3, [r7, #18]
 8008c1e:	2b01      	cmp	r3, #1
 8008c20:	f040 80cb 	bne.w	8008dba <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c28:	b29b      	uxth	r3, r3
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d912      	bls.n	8008c54 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c32:	881a      	ldrh	r2, [r3, #0]
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c3e:	1c9a      	adds	r2, r3, #2
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c48:	b29b      	uxth	r3, r3
 8008c4a:	3b02      	subs	r3, #2
 8008c4c:	b29a      	uxth	r2, r3
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008c52:	e0b2      	b.n	8008dba <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	330c      	adds	r3, #12
 8008c5e:	7812      	ldrb	r2, [r2, #0]
 8008c60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c66:	1c5a      	adds	r2, r3, #1
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	3b01      	subs	r3, #1
 8008c74:	b29a      	uxth	r2, r3
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c7a:	e09e      	b.n	8008dba <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	f003 0302 	and.w	r3, r3, #2
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	d134      	bne.n	8008cf4 <HAL_SPI_TransmitReceive+0x30a>
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c8e:	b29b      	uxth	r3, r3
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d02f      	beq.n	8008cf4 <HAL_SPI_TransmitReceive+0x30a>
 8008c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c96:	2b01      	cmp	r3, #1
 8008c98:	d12c      	bne.n	8008cf4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d912      	bls.n	8008cca <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ca8:	881a      	ldrh	r2, [r3, #0]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cb4:	1c9a      	adds	r2, r3, #2
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008cbe:	b29b      	uxth	r3, r3
 8008cc0:	3b02      	subs	r3, #2
 8008cc2:	b29a      	uxth	r2, r3
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008cc8:	e012      	b.n	8008cf0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	330c      	adds	r3, #12
 8008cd4:	7812      	ldrb	r2, [r2, #0]
 8008cd6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cdc:	1c5a      	adds	r2, r3, #1
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ce6:	b29b      	uxth	r3, r3
 8008ce8:	3b01      	subs	r3, #1
 8008cea:	b29a      	uxth	r2, r3
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	f003 0301 	and.w	r3, r3, #1
 8008cfe:	2b01      	cmp	r3, #1
 8008d00:	d148      	bne.n	8008d94 <HAL_SPI_TransmitReceive+0x3aa>
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d042      	beq.n	8008d94 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d14:	b29b      	uxth	r3, r3
 8008d16:	2b01      	cmp	r3, #1
 8008d18:	d923      	bls.n	8008d62 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	68da      	ldr	r2, [r3, #12]
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d24:	b292      	uxth	r2, r2
 8008d26:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d2c:	1c9a      	adds	r2, r3, #2
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d38:	b29b      	uxth	r3, r3
 8008d3a:	3b02      	subs	r3, #2
 8008d3c:	b29a      	uxth	r2, r3
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d4a:	b29b      	uxth	r3, r3
 8008d4c:	2b01      	cmp	r3, #1
 8008d4e:	d81f      	bhi.n	8008d90 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	685a      	ldr	r2, [r3, #4]
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008d5e:	605a      	str	r2, [r3, #4]
 8008d60:	e016      	b.n	8008d90 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f103 020c 	add.w	r2, r3, #12
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d6e:	7812      	ldrb	r2, [r2, #0]
 8008d70:	b2d2      	uxtb	r2, r2
 8008d72:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d78:	1c5a      	adds	r2, r3, #1
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d84:	b29b      	uxth	r3, r3
 8008d86:	3b01      	subs	r3, #1
 8008d88:	b29a      	uxth	r2, r3
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008d90:	2301      	movs	r3, #1
 8008d92:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008d94:	f7fc ff2e 	bl	8005bf4 <HAL_GetTick>
 8008d98:	4602      	mov	r2, r0
 8008d9a:	69fb      	ldr	r3, [r7, #28]
 8008d9c:	1ad3      	subs	r3, r2, r3
 8008d9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008da0:	429a      	cmp	r2, r3
 8008da2:	d803      	bhi.n	8008dac <HAL_SPI_TransmitReceive+0x3c2>
 8008da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008daa:	d102      	bne.n	8008db2 <HAL_SPI_TransmitReceive+0x3c8>
 8008dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d103      	bne.n	8008dba <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8008db2:	2303      	movs	r3, #3
 8008db4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        goto error;
 8008db8:	e01c      	b.n	8008df4 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008dbe:	b29b      	uxth	r3, r3
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	f47f af5b 	bne.w	8008c7c <HAL_SPI_TransmitReceive+0x292>
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008dcc:	b29b      	uxth	r3, r3
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	f47f af54 	bne.w	8008c7c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008dd4:	69fa      	ldr	r2, [r7, #28]
 8008dd6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008dd8:	68f8      	ldr	r0, [r7, #12]
 8008dda:	f000 fac7 	bl	800936c <SPI_EndRxTxTransaction>
 8008dde:	4603      	mov	r3, r0
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d006      	beq.n	8008df2 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8008de4:	2301      	movs	r3, #1
 8008de6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	2220      	movs	r2, #32
 8008dee:	661a      	str	r2, [r3, #96]	@ 0x60
 8008df0:	e000      	b.n	8008df4 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8008df2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	2201      	movs	r2, #1
 8008df8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008e04:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3728      	adds	r7, #40	@ 0x28
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}

08008e10 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b088      	sub	sp, #32
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	689b      	ldr	r3, [r3, #8]
 8008e26:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008e28:	69bb      	ldr	r3, [r7, #24]
 8008e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d10e      	bne.n	8008e50 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008e32:	69bb      	ldr	r3, [r7, #24]
 8008e34:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d009      	beq.n	8008e50 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008e3c:	69fb      	ldr	r3, [r7, #28]
 8008e3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d004      	beq.n	8008e50 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	4798      	blx	r3
    return;
 8008e4e:	e0ce      	b.n	8008fee <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008e50:	69bb      	ldr	r3, [r7, #24]
 8008e52:	f003 0302 	and.w	r3, r3, #2
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d009      	beq.n	8008e6e <HAL_SPI_IRQHandler+0x5e>
 8008e5a:	69fb      	ldr	r3, [r7, #28]
 8008e5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d004      	beq.n	8008e6e <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e68:	6878      	ldr	r0, [r7, #4]
 8008e6a:	4798      	blx	r3
    return;
 8008e6c:	e0bf      	b.n	8008fee <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008e6e:	69bb      	ldr	r3, [r7, #24]
 8008e70:	f003 0320 	and.w	r3, r3, #32
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d10a      	bne.n	8008e8e <HAL_SPI_IRQHandler+0x7e>
 8008e78:	69bb      	ldr	r3, [r7, #24]
 8008e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d105      	bne.n	8008e8e <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008e82:	69bb      	ldr	r3, [r7, #24]
 8008e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	f000 80b0 	beq.w	8008fee <HAL_SPI_IRQHandler+0x1de>
 8008e8e:	69fb      	ldr	r3, [r7, #28]
 8008e90:	f003 0320 	and.w	r3, r3, #32
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	f000 80aa 	beq.w	8008fee <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008e9a:	69bb      	ldr	r3, [r7, #24]
 8008e9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d023      	beq.n	8008eec <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008eaa:	b2db      	uxtb	r3, r3
 8008eac:	2b03      	cmp	r3, #3
 8008eae:	d011      	beq.n	8008ed4 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008eb4:	f043 0204 	orr.w	r2, r3, #4
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	617b      	str	r3, [r7, #20]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	68db      	ldr	r3, [r3, #12]
 8008ec6:	617b      	str	r3, [r7, #20]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	689b      	ldr	r3, [r3, #8]
 8008ece:	617b      	str	r3, [r7, #20]
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	e00b      	b.n	8008eec <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	613b      	str	r3, [r7, #16]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	68db      	ldr	r3, [r3, #12]
 8008ede:	613b      	str	r3, [r7, #16]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	613b      	str	r3, [r7, #16]
 8008ee8:	693b      	ldr	r3, [r7, #16]
        return;
 8008eea:	e080      	b.n	8008fee <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008eec:	69bb      	ldr	r3, [r7, #24]
 8008eee:	f003 0320 	and.w	r3, r3, #32
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d014      	beq.n	8008f20 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008efa:	f043 0201 	orr.w	r2, r3, #1
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008f02:	2300      	movs	r3, #0
 8008f04:	60fb      	str	r3, [r7, #12]
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	689b      	ldr	r3, [r3, #8]
 8008f0c:	60fb      	str	r3, [r7, #12]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f1c:	601a      	str	r2, [r3, #0]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008f20:	69bb      	ldr	r3, [r7, #24]
 8008f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d00c      	beq.n	8008f44 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f2e:	f043 0208 	orr.w	r2, r3, #8
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008f36:	2300      	movs	r3, #0
 8008f38:	60bb      	str	r3, [r7, #8]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	689b      	ldr	r3, [r3, #8]
 8008f40:	60bb      	str	r3, [r7, #8]
 8008f42:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d04f      	beq.n	8008fec <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	685a      	ldr	r2, [r3, #4]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008f5a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2201      	movs	r2, #1
 8008f60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008f64:	69fb      	ldr	r3, [r7, #28]
 8008f66:	f003 0302 	and.w	r3, r3, #2
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d104      	bne.n	8008f78 <HAL_SPI_IRQHandler+0x168>
 8008f6e:	69fb      	ldr	r3, [r7, #28]
 8008f70:	f003 0301 	and.w	r3, r3, #1
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d034      	beq.n	8008fe2 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	685a      	ldr	r2, [r3, #4]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f022 0203 	bic.w	r2, r2, #3
 8008f86:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d011      	beq.n	8008fb4 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f94:	4a17      	ldr	r2, [pc, #92]	@ (8008ff4 <HAL_SPI_IRQHandler+0x1e4>)
 8008f96:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f7fc ffda 	bl	8005f56 <HAL_DMA_Abort_IT>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d005      	beq.n	8008fb4 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d016      	beq.n	8008fea <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fc0:	4a0c      	ldr	r2, [pc, #48]	@ (8008ff4 <HAL_SPI_IRQHandler+0x1e4>)
 8008fc2:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fc8:	4618      	mov	r0, r3
 8008fca:	f7fc ffc4 	bl	8005f56 <HAL_DMA_Abort_IT>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d00a      	beq.n	8008fea <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fd8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8008fe0:	e003      	b.n	8008fea <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f000 f808 	bl	8008ff8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008fe8:	e000      	b.n	8008fec <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8008fea:	bf00      	nop
    return;
 8008fec:	bf00      	nop
  }
}
 8008fee:	3720      	adds	r7, #32
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}
 8008ff4:	0800900d 	.word	0x0800900d

08008ff8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b083      	sub	sp, #12
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009000:	bf00      	nop
 8009002:	370c      	adds	r7, #12
 8009004:	46bd      	mov	sp, r7
 8009006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900a:	4770      	bx	lr

0800900c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b084      	sub	sp, #16
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009018:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2200      	movs	r2, #0
 800901e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	2200      	movs	r2, #0
 8009026:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009028:	68f8      	ldr	r0, [r7, #12]
 800902a:	f7ff ffe5 	bl	8008ff8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800902e:	bf00      	nop
 8009030:	3710      	adds	r7, #16
 8009032:	46bd      	mov	sp, r7
 8009034:	bd80      	pop	{r7, pc}
	...

08009038 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b088      	sub	sp, #32
 800903c:	af00      	add	r7, sp, #0
 800903e:	60f8      	str	r0, [r7, #12]
 8009040:	60b9      	str	r1, [r7, #8]
 8009042:	603b      	str	r3, [r7, #0]
 8009044:	4613      	mov	r3, r2
 8009046:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009048:	f7fc fdd4 	bl	8005bf4 <HAL_GetTick>
 800904c:	4602      	mov	r2, r0
 800904e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009050:	1a9b      	subs	r3, r3, r2
 8009052:	683a      	ldr	r2, [r7, #0]
 8009054:	4413      	add	r3, r2
 8009056:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009058:	f7fc fdcc 	bl	8005bf4 <HAL_GetTick>
 800905c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800905e:	4b39      	ldr	r3, [pc, #228]	@ (8009144 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	015b      	lsls	r3, r3, #5
 8009064:	0d1b      	lsrs	r3, r3, #20
 8009066:	69fa      	ldr	r2, [r7, #28]
 8009068:	fb02 f303 	mul.w	r3, r2, r3
 800906c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800906e:	e054      	b.n	800911a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009076:	d050      	beq.n	800911a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009078:	f7fc fdbc 	bl	8005bf4 <HAL_GetTick>
 800907c:	4602      	mov	r2, r0
 800907e:	69bb      	ldr	r3, [r7, #24]
 8009080:	1ad3      	subs	r3, r2, r3
 8009082:	69fa      	ldr	r2, [r7, #28]
 8009084:	429a      	cmp	r2, r3
 8009086:	d902      	bls.n	800908e <SPI_WaitFlagStateUntilTimeout+0x56>
 8009088:	69fb      	ldr	r3, [r7, #28]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d13d      	bne.n	800910a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	685a      	ldr	r2, [r3, #4]
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800909c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	685b      	ldr	r3, [r3, #4]
 80090a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80090a6:	d111      	bne.n	80090cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	689b      	ldr	r3, [r3, #8]
 80090ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090b0:	d004      	beq.n	80090bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	689b      	ldr	r3, [r3, #8]
 80090b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090ba:	d107      	bne.n	80090cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	681a      	ldr	r2, [r3, #0]
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80090ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090d4:	d10f      	bne.n	80090f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	681a      	ldr	r2, [r3, #0]
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80090e4:	601a      	str	r2, [r3, #0]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	681a      	ldr	r2, [r3, #0]
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80090f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2201      	movs	r2, #1
 80090fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	2200      	movs	r2, #0
 8009102:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009106:	2303      	movs	r3, #3
 8009108:	e017      	b.n	800913a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d101      	bne.n	8009114 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009110:	2300      	movs	r3, #0
 8009112:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	3b01      	subs	r3, #1
 8009118:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	689a      	ldr	r2, [r3, #8]
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	4013      	ands	r3, r2
 8009124:	68ba      	ldr	r2, [r7, #8]
 8009126:	429a      	cmp	r2, r3
 8009128:	bf0c      	ite	eq
 800912a:	2301      	moveq	r3, #1
 800912c:	2300      	movne	r3, #0
 800912e:	b2db      	uxtb	r3, r3
 8009130:	461a      	mov	r2, r3
 8009132:	79fb      	ldrb	r3, [r7, #7]
 8009134:	429a      	cmp	r2, r3
 8009136:	d19b      	bne.n	8009070 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009138:	2300      	movs	r3, #0
}
 800913a:	4618      	mov	r0, r3
 800913c:	3720      	adds	r7, #32
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}
 8009142:	bf00      	nop
 8009144:	20000158 	.word	0x20000158

08009148 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b08a      	sub	sp, #40	@ 0x28
 800914c:	af00      	add	r7, sp, #0
 800914e:	60f8      	str	r0, [r7, #12]
 8009150:	60b9      	str	r1, [r7, #8]
 8009152:	607a      	str	r2, [r7, #4]
 8009154:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009156:	2300      	movs	r3, #0
 8009158:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800915a:	f7fc fd4b 	bl	8005bf4 <HAL_GetTick>
 800915e:	4602      	mov	r2, r0
 8009160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009162:	1a9b      	subs	r3, r3, r2
 8009164:	683a      	ldr	r2, [r7, #0]
 8009166:	4413      	add	r3, r2
 8009168:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800916a:	f7fc fd43 	bl	8005bf4 <HAL_GetTick>
 800916e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	330c      	adds	r3, #12
 8009176:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009178:	4b3d      	ldr	r3, [pc, #244]	@ (8009270 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800917a:	681a      	ldr	r2, [r3, #0]
 800917c:	4613      	mov	r3, r2
 800917e:	009b      	lsls	r3, r3, #2
 8009180:	4413      	add	r3, r2
 8009182:	00da      	lsls	r2, r3, #3
 8009184:	1ad3      	subs	r3, r2, r3
 8009186:	0d1b      	lsrs	r3, r3, #20
 8009188:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800918a:	fb02 f303 	mul.w	r3, r2, r3
 800918e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009190:	e060      	b.n	8009254 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009198:	d107      	bne.n	80091aa <SPI_WaitFifoStateUntilTimeout+0x62>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d104      	bne.n	80091aa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80091a0:	69fb      	ldr	r3, [r7, #28]
 80091a2:	781b      	ldrb	r3, [r3, #0]
 80091a4:	b2db      	uxtb	r3, r3
 80091a6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80091a8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091b0:	d050      	beq.n	8009254 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80091b2:	f7fc fd1f 	bl	8005bf4 <HAL_GetTick>
 80091b6:	4602      	mov	r2, r0
 80091b8:	6a3b      	ldr	r3, [r7, #32]
 80091ba:	1ad3      	subs	r3, r2, r3
 80091bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80091be:	429a      	cmp	r2, r3
 80091c0:	d902      	bls.n	80091c8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80091c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d13d      	bne.n	8009244 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	685a      	ldr	r2, [r3, #4]
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80091d6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80091e0:	d111      	bne.n	8009206 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091ea:	d004      	beq.n	80091f6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	689b      	ldr	r3, [r3, #8]
 80091f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091f4:	d107      	bne.n	8009206 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	681a      	ldr	r2, [r3, #0]
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009204:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800920a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800920e:	d10f      	bne.n	8009230 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	681a      	ldr	r2, [r3, #0]
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800921e:	601a      	str	r2, [r3, #0]
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	681a      	ldr	r2, [r3, #0]
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800922e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	2201      	movs	r2, #1
 8009234:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	2200      	movs	r2, #0
 800923c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009240:	2303      	movs	r3, #3
 8009242:	e010      	b.n	8009266 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009244:	69bb      	ldr	r3, [r7, #24]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d101      	bne.n	800924e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800924a:	2300      	movs	r3, #0
 800924c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800924e:	69bb      	ldr	r3, [r7, #24]
 8009250:	3b01      	subs	r3, #1
 8009252:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	689a      	ldr	r2, [r3, #8]
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	4013      	ands	r3, r2
 800925e:	687a      	ldr	r2, [r7, #4]
 8009260:	429a      	cmp	r2, r3
 8009262:	d196      	bne.n	8009192 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009264:	2300      	movs	r3, #0
}
 8009266:	4618      	mov	r0, r3
 8009268:	3728      	adds	r7, #40	@ 0x28
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
 800926e:	bf00      	nop
 8009270:	20000158 	.word	0x20000158

08009274 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b088      	sub	sp, #32
 8009278:	af02      	add	r7, sp, #8
 800927a:	60f8      	str	r0, [r7, #12]
 800927c:	60b9      	str	r1, [r7, #8]
 800927e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	685b      	ldr	r3, [r3, #4]
 8009284:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009288:	d111      	bne.n	80092ae <SPI_EndRxTransaction+0x3a>
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	689b      	ldr	r3, [r3, #8]
 800928e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009292:	d004      	beq.n	800929e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	689b      	ldr	r3, [r3, #8]
 8009298:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800929c:	d107      	bne.n	80092ae <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	681a      	ldr	r2, [r3, #0]
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80092ac:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80092b6:	d112      	bne.n	80092de <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	9300      	str	r3, [sp, #0]
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	2200      	movs	r2, #0
 80092c0:	2180      	movs	r1, #128	@ 0x80
 80092c2:	68f8      	ldr	r0, [r7, #12]
 80092c4:	f7ff feb8 	bl	8009038 <SPI_WaitFlagStateUntilTimeout>
 80092c8:	4603      	mov	r3, r0
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d021      	beq.n	8009312 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092d2:	f043 0220 	orr.w	r2, r3, #32
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80092da:	2303      	movs	r3, #3
 80092dc:	e03d      	b.n	800935a <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in µs */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80092de:	4b21      	ldr	r3, [pc, #132]	@ (8009364 <SPI_EndRxTransaction+0xf0>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	4a21      	ldr	r2, [pc, #132]	@ (8009368 <SPI_EndRxTransaction+0xf4>)
 80092e4:	fba2 2303 	umull	r2, r3, r2, r3
 80092e8:	0d5b      	lsrs	r3, r3, #21
 80092ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80092ee:	fb02 f303 	mul.w	r3, r2, r3
 80092f2:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d00a      	beq.n	8009310 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	3b01      	subs	r3, #1
 80092fe:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	689b      	ldr	r3, [r3, #8]
 8009306:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800930a:	2b80      	cmp	r3, #128	@ 0x80
 800930c:	d0f2      	beq.n	80092f4 <SPI_EndRxTransaction+0x80>
 800930e:	e000      	b.n	8009312 <SPI_EndRxTransaction+0x9e>
        break;
 8009310:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800931a:	d11d      	bne.n	8009358 <SPI_EndRxTransaction+0xe4>
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	689b      	ldr	r3, [r3, #8]
 8009320:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009324:	d004      	beq.n	8009330 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	689b      	ldr	r3, [r3, #8]
 800932a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800932e:	d113      	bne.n	8009358 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	9300      	str	r3, [sp, #0]
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	2200      	movs	r2, #0
 8009338:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800933c:	68f8      	ldr	r0, [r7, #12]
 800933e:	f7ff ff03 	bl	8009148 <SPI_WaitFifoStateUntilTimeout>
 8009342:	4603      	mov	r3, r0
 8009344:	2b00      	cmp	r3, #0
 8009346:	d007      	beq.n	8009358 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800934c:	f043 0220 	orr.w	r2, r3, #32
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009354:	2303      	movs	r3, #3
 8009356:	e000      	b.n	800935a <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8009358:	2300      	movs	r3, #0
}
 800935a:	4618      	mov	r0, r3
 800935c:	3718      	adds	r7, #24
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
 8009362:	bf00      	nop
 8009364:	20000158 	.word	0x20000158
 8009368:	165e9f81 	.word	0x165e9f81

0800936c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b088      	sub	sp, #32
 8009370:	af02      	add	r7, sp, #8
 8009372:	60f8      	str	r0, [r7, #12]
 8009374:	60b9      	str	r1, [r7, #8]
 8009376:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	9300      	str	r3, [sp, #0]
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	2200      	movs	r2, #0
 8009380:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009384:	68f8      	ldr	r0, [r7, #12]
 8009386:	f7ff fedf 	bl	8009148 <SPI_WaitFifoStateUntilTimeout>
 800938a:	4603      	mov	r3, r0
 800938c:	2b00      	cmp	r3, #0
 800938e:	d007      	beq.n	80093a0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009394:	f043 0220 	orr.w	r2, r3, #32
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800939c:	2303      	movs	r3, #3
 800939e:	e046      	b.n	800942e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80093a0:	4b25      	ldr	r3, [pc, #148]	@ (8009438 <SPI_EndRxTxTransaction+0xcc>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	4a25      	ldr	r2, [pc, #148]	@ (800943c <SPI_EndRxTxTransaction+0xd0>)
 80093a6:	fba2 2303 	umull	r2, r3, r2, r3
 80093aa:	0d5b      	lsrs	r3, r3, #21
 80093ac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80093b0:	fb02 f303 	mul.w	r3, r2, r3
 80093b4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	685b      	ldr	r3, [r3, #4]
 80093ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80093be:	d112      	bne.n	80093e6 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	9300      	str	r3, [sp, #0]
 80093c4:	68bb      	ldr	r3, [r7, #8]
 80093c6:	2200      	movs	r2, #0
 80093c8:	2180      	movs	r1, #128	@ 0x80
 80093ca:	68f8      	ldr	r0, [r7, #12]
 80093cc:	f7ff fe34 	bl	8009038 <SPI_WaitFlagStateUntilTimeout>
 80093d0:	4603      	mov	r3, r0
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d016      	beq.n	8009404 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093da:	f043 0220 	orr.w	r2, r3, #32
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80093e2:	2303      	movs	r3, #3
 80093e4:	e023      	b.n	800942e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d00a      	beq.n	8009402 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80093ec:	697b      	ldr	r3, [r7, #20]
 80093ee:	3b01      	subs	r3, #1
 80093f0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	689b      	ldr	r3, [r3, #8]
 80093f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093fc:	2b80      	cmp	r3, #128	@ 0x80
 80093fe:	d0f2      	beq.n	80093e6 <SPI_EndRxTxTransaction+0x7a>
 8009400:	e000      	b.n	8009404 <SPI_EndRxTxTransaction+0x98>
        break;
 8009402:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	9300      	str	r3, [sp, #0]
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	2200      	movs	r2, #0
 800940c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009410:	68f8      	ldr	r0, [r7, #12]
 8009412:	f7ff fe99 	bl	8009148 <SPI_WaitFifoStateUntilTimeout>
 8009416:	4603      	mov	r3, r0
 8009418:	2b00      	cmp	r3, #0
 800941a:	d007      	beq.n	800942c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009420:	f043 0220 	orr.w	r2, r3, #32
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009428:	2303      	movs	r3, #3
 800942a:	e000      	b.n	800942e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800942c:	2300      	movs	r3, #0
}
 800942e:	4618      	mov	r0, r3
 8009430:	3718      	adds	r7, #24
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}
 8009436:	bf00      	nop
 8009438:	20000158 	.word	0x20000158
 800943c:	165e9f81 	.word	0x165e9f81

08009440 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b082      	sub	sp, #8
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d101      	bne.n	8009452 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800944e:	2301      	movs	r3, #1
 8009450:	e049      	b.n	80094e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009458:	b2db      	uxtb	r3, r3
 800945a:	2b00      	cmp	r3, #0
 800945c:	d106      	bne.n	800946c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2200      	movs	r2, #0
 8009462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f7fc f954 	bl	8005714 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2202      	movs	r2, #2
 8009470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681a      	ldr	r2, [r3, #0]
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	3304      	adds	r3, #4
 800947c:	4619      	mov	r1, r3
 800947e:	4610      	mov	r0, r2
 8009480:	f000 fdde 	bl	800a040 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2201      	movs	r2, #1
 8009488:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2201      	movs	r2, #1
 8009490:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2201      	movs	r2, #1
 8009498:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2201      	movs	r2, #1
 80094a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2201      	movs	r2, #1
 80094a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2201      	movs	r2, #1
 80094b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2201      	movs	r2, #1
 80094b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2201      	movs	r2, #1
 80094c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2201      	movs	r2, #1
 80094c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2201      	movs	r2, #1
 80094d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2201      	movs	r2, #1
 80094d8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2201      	movs	r2, #1
 80094e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80094e4:	2300      	movs	r3, #0
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	3708      	adds	r7, #8
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}
	...

080094f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80094f0:	b480      	push	{r7}
 80094f2:	b085      	sub	sp, #20
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80094fe:	b2db      	uxtb	r3, r3
 8009500:	2b01      	cmp	r3, #1
 8009502:	d001      	beq.n	8009508 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009504:	2301      	movs	r3, #1
 8009506:	e054      	b.n	80095b2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2202      	movs	r2, #2
 800950c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	68da      	ldr	r2, [r3, #12]
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f042 0201 	orr.w	r2, r2, #1
 800951e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4a26      	ldr	r2, [pc, #152]	@ (80095c0 <HAL_TIM_Base_Start_IT+0xd0>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d022      	beq.n	8009570 <HAL_TIM_Base_Start_IT+0x80>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009532:	d01d      	beq.n	8009570 <HAL_TIM_Base_Start_IT+0x80>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a22      	ldr	r2, [pc, #136]	@ (80095c4 <HAL_TIM_Base_Start_IT+0xd4>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d018      	beq.n	8009570 <HAL_TIM_Base_Start_IT+0x80>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4a21      	ldr	r2, [pc, #132]	@ (80095c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d013      	beq.n	8009570 <HAL_TIM_Base_Start_IT+0x80>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a1f      	ldr	r2, [pc, #124]	@ (80095cc <HAL_TIM_Base_Start_IT+0xdc>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d00e      	beq.n	8009570 <HAL_TIM_Base_Start_IT+0x80>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a1e      	ldr	r2, [pc, #120]	@ (80095d0 <HAL_TIM_Base_Start_IT+0xe0>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d009      	beq.n	8009570 <HAL_TIM_Base_Start_IT+0x80>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a1c      	ldr	r2, [pc, #112]	@ (80095d4 <HAL_TIM_Base_Start_IT+0xe4>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d004      	beq.n	8009570 <HAL_TIM_Base_Start_IT+0x80>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a1b      	ldr	r2, [pc, #108]	@ (80095d8 <HAL_TIM_Base_Start_IT+0xe8>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d115      	bne.n	800959c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	689a      	ldr	r2, [r3, #8]
 8009576:	4b19      	ldr	r3, [pc, #100]	@ (80095dc <HAL_TIM_Base_Start_IT+0xec>)
 8009578:	4013      	ands	r3, r2
 800957a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	2b06      	cmp	r3, #6
 8009580:	d015      	beq.n	80095ae <HAL_TIM_Base_Start_IT+0xbe>
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009588:	d011      	beq.n	80095ae <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	681a      	ldr	r2, [r3, #0]
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f042 0201 	orr.w	r2, r2, #1
 8009598:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800959a:	e008      	b.n	80095ae <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	681a      	ldr	r2, [r3, #0]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f042 0201 	orr.w	r2, r2, #1
 80095aa:	601a      	str	r2, [r3, #0]
 80095ac:	e000      	b.n	80095b0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80095b0:	2300      	movs	r3, #0
}
 80095b2:	4618      	mov	r0, r3
 80095b4:	3714      	adds	r7, #20
 80095b6:	46bd      	mov	sp, r7
 80095b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095bc:	4770      	bx	lr
 80095be:	bf00      	nop
 80095c0:	40010000 	.word	0x40010000
 80095c4:	40000400 	.word	0x40000400
 80095c8:	40000800 	.word	0x40000800
 80095cc:	40000c00 	.word	0x40000c00
 80095d0:	40010400 	.word	0x40010400
 80095d4:	40014000 	.word	0x40014000
 80095d8:	40001800 	.word	0x40001800
 80095dc:	00010007 	.word	0x00010007

080095e0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b083      	sub	sp, #12
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	68da      	ldr	r2, [r3, #12]
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f022 0201 	bic.w	r2, r2, #1
 80095f6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	6a1a      	ldr	r2, [r3, #32]
 80095fe:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009602:	4013      	ands	r3, r2
 8009604:	2b00      	cmp	r3, #0
 8009606:	d10f      	bne.n	8009628 <HAL_TIM_Base_Stop_IT+0x48>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	6a1a      	ldr	r2, [r3, #32]
 800960e:	f240 4344 	movw	r3, #1092	@ 0x444
 8009612:	4013      	ands	r3, r2
 8009614:	2b00      	cmp	r3, #0
 8009616:	d107      	bne.n	8009628 <HAL_TIM_Base_Stop_IT+0x48>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	681a      	ldr	r2, [r3, #0]
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f022 0201 	bic.w	r2, r2, #1
 8009626:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2201      	movs	r2, #1
 800962c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8009630:	2300      	movs	r3, #0
}
 8009632:	4618      	mov	r0, r3
 8009634:	370c      	adds	r7, #12
 8009636:	46bd      	mov	sp, r7
 8009638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963c:	4770      	bx	lr

0800963e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800963e:	b580      	push	{r7, lr}
 8009640:	b082      	sub	sp, #8
 8009642:	af00      	add	r7, sp, #0
 8009644:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d101      	bne.n	8009650 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800964c:	2301      	movs	r3, #1
 800964e:	e049      	b.n	80096e4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009656:	b2db      	uxtb	r3, r3
 8009658:	2b00      	cmp	r3, #0
 800965a:	d106      	bne.n	800966a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2200      	movs	r2, #0
 8009660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009664:	6878      	ldr	r0, [r7, #4]
 8009666:	f000 f841 	bl	80096ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2202      	movs	r2, #2
 800966e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	3304      	adds	r3, #4
 800967a:	4619      	mov	r1, r3
 800967c:	4610      	mov	r0, r2
 800967e:	f000 fcdf 	bl	800a040 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2201      	movs	r2, #1
 8009686:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2201      	movs	r2, #1
 800968e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2201      	movs	r2, #1
 8009696:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2201      	movs	r2, #1
 800969e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2201      	movs	r2, #1
 80096a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2201      	movs	r2, #1
 80096ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2201      	movs	r2, #1
 80096b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2201      	movs	r2, #1
 80096be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2201      	movs	r2, #1
 80096c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2201      	movs	r2, #1
 80096ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2201      	movs	r2, #1
 80096d6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2201      	movs	r2, #1
 80096de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80096e2:	2300      	movs	r3, #0
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3708      	adds	r7, #8
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}

080096ec <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80096ec:	b480      	push	{r7}
 80096ee:	b083      	sub	sp, #12
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80096f4:	bf00      	nop
 80096f6:	370c      	adds	r7, #12
 80096f8:	46bd      	mov	sp, r7
 80096fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fe:	4770      	bx	lr

08009700 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b084      	sub	sp, #16
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
 8009708:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d109      	bne.n	8009724 <HAL_TIM_PWM_Start+0x24>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009716:	b2db      	uxtb	r3, r3
 8009718:	2b01      	cmp	r3, #1
 800971a:	bf14      	ite	ne
 800971c:	2301      	movne	r3, #1
 800971e:	2300      	moveq	r3, #0
 8009720:	b2db      	uxtb	r3, r3
 8009722:	e03c      	b.n	800979e <HAL_TIM_PWM_Start+0x9e>
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	2b04      	cmp	r3, #4
 8009728:	d109      	bne.n	800973e <HAL_TIM_PWM_Start+0x3e>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009730:	b2db      	uxtb	r3, r3
 8009732:	2b01      	cmp	r3, #1
 8009734:	bf14      	ite	ne
 8009736:	2301      	movne	r3, #1
 8009738:	2300      	moveq	r3, #0
 800973a:	b2db      	uxtb	r3, r3
 800973c:	e02f      	b.n	800979e <HAL_TIM_PWM_Start+0x9e>
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	2b08      	cmp	r3, #8
 8009742:	d109      	bne.n	8009758 <HAL_TIM_PWM_Start+0x58>
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800974a:	b2db      	uxtb	r3, r3
 800974c:	2b01      	cmp	r3, #1
 800974e:	bf14      	ite	ne
 8009750:	2301      	movne	r3, #1
 8009752:	2300      	moveq	r3, #0
 8009754:	b2db      	uxtb	r3, r3
 8009756:	e022      	b.n	800979e <HAL_TIM_PWM_Start+0x9e>
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	2b0c      	cmp	r3, #12
 800975c:	d109      	bne.n	8009772 <HAL_TIM_PWM_Start+0x72>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009764:	b2db      	uxtb	r3, r3
 8009766:	2b01      	cmp	r3, #1
 8009768:	bf14      	ite	ne
 800976a:	2301      	movne	r3, #1
 800976c:	2300      	moveq	r3, #0
 800976e:	b2db      	uxtb	r3, r3
 8009770:	e015      	b.n	800979e <HAL_TIM_PWM_Start+0x9e>
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	2b10      	cmp	r3, #16
 8009776:	d109      	bne.n	800978c <HAL_TIM_PWM_Start+0x8c>
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800977e:	b2db      	uxtb	r3, r3
 8009780:	2b01      	cmp	r3, #1
 8009782:	bf14      	ite	ne
 8009784:	2301      	movne	r3, #1
 8009786:	2300      	moveq	r3, #0
 8009788:	b2db      	uxtb	r3, r3
 800978a:	e008      	b.n	800979e <HAL_TIM_PWM_Start+0x9e>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009792:	b2db      	uxtb	r3, r3
 8009794:	2b01      	cmp	r3, #1
 8009796:	bf14      	ite	ne
 8009798:	2301      	movne	r3, #1
 800979a:	2300      	moveq	r3, #0
 800979c:	b2db      	uxtb	r3, r3
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d001      	beq.n	80097a6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80097a2:	2301      	movs	r3, #1
 80097a4:	e092      	b.n	80098cc <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d104      	bne.n	80097b6 <HAL_TIM_PWM_Start+0xb6>
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2202      	movs	r2, #2
 80097b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80097b4:	e023      	b.n	80097fe <HAL_TIM_PWM_Start+0xfe>
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	2b04      	cmp	r3, #4
 80097ba:	d104      	bne.n	80097c6 <HAL_TIM_PWM_Start+0xc6>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2202      	movs	r2, #2
 80097c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80097c4:	e01b      	b.n	80097fe <HAL_TIM_PWM_Start+0xfe>
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	2b08      	cmp	r3, #8
 80097ca:	d104      	bne.n	80097d6 <HAL_TIM_PWM_Start+0xd6>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2202      	movs	r2, #2
 80097d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80097d4:	e013      	b.n	80097fe <HAL_TIM_PWM_Start+0xfe>
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	2b0c      	cmp	r3, #12
 80097da:	d104      	bne.n	80097e6 <HAL_TIM_PWM_Start+0xe6>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2202      	movs	r2, #2
 80097e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80097e4:	e00b      	b.n	80097fe <HAL_TIM_PWM_Start+0xfe>
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	2b10      	cmp	r3, #16
 80097ea:	d104      	bne.n	80097f6 <HAL_TIM_PWM_Start+0xf6>
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2202      	movs	r2, #2
 80097f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80097f4:	e003      	b.n	80097fe <HAL_TIM_PWM_Start+0xfe>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2202      	movs	r2, #2
 80097fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	2201      	movs	r2, #1
 8009804:	6839      	ldr	r1, [r7, #0]
 8009806:	4618      	mov	r0, r3
 8009808:	f000 ffb2 	bl	800a770 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a30      	ldr	r2, [pc, #192]	@ (80098d4 <HAL_TIM_PWM_Start+0x1d4>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d004      	beq.n	8009820 <HAL_TIM_PWM_Start+0x120>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a2f      	ldr	r2, [pc, #188]	@ (80098d8 <HAL_TIM_PWM_Start+0x1d8>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d101      	bne.n	8009824 <HAL_TIM_PWM_Start+0x124>
 8009820:	2301      	movs	r3, #1
 8009822:	e000      	b.n	8009826 <HAL_TIM_PWM_Start+0x126>
 8009824:	2300      	movs	r3, #0
 8009826:	2b00      	cmp	r3, #0
 8009828:	d007      	beq.n	800983a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009838:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4a25      	ldr	r2, [pc, #148]	@ (80098d4 <HAL_TIM_PWM_Start+0x1d4>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d022      	beq.n	800988a <HAL_TIM_PWM_Start+0x18a>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800984c:	d01d      	beq.n	800988a <HAL_TIM_PWM_Start+0x18a>
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	4a22      	ldr	r2, [pc, #136]	@ (80098dc <HAL_TIM_PWM_Start+0x1dc>)
 8009854:	4293      	cmp	r3, r2
 8009856:	d018      	beq.n	800988a <HAL_TIM_PWM_Start+0x18a>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	4a20      	ldr	r2, [pc, #128]	@ (80098e0 <HAL_TIM_PWM_Start+0x1e0>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d013      	beq.n	800988a <HAL_TIM_PWM_Start+0x18a>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	4a1f      	ldr	r2, [pc, #124]	@ (80098e4 <HAL_TIM_PWM_Start+0x1e4>)
 8009868:	4293      	cmp	r3, r2
 800986a:	d00e      	beq.n	800988a <HAL_TIM_PWM_Start+0x18a>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4a19      	ldr	r2, [pc, #100]	@ (80098d8 <HAL_TIM_PWM_Start+0x1d8>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d009      	beq.n	800988a <HAL_TIM_PWM_Start+0x18a>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	4a1b      	ldr	r2, [pc, #108]	@ (80098e8 <HAL_TIM_PWM_Start+0x1e8>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d004      	beq.n	800988a <HAL_TIM_PWM_Start+0x18a>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4a19      	ldr	r2, [pc, #100]	@ (80098ec <HAL_TIM_PWM_Start+0x1ec>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d115      	bne.n	80098b6 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	689a      	ldr	r2, [r3, #8]
 8009890:	4b17      	ldr	r3, [pc, #92]	@ (80098f0 <HAL_TIM_PWM_Start+0x1f0>)
 8009892:	4013      	ands	r3, r2
 8009894:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	2b06      	cmp	r3, #6
 800989a:	d015      	beq.n	80098c8 <HAL_TIM_PWM_Start+0x1c8>
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098a2:	d011      	beq.n	80098c8 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	681a      	ldr	r2, [r3, #0]
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f042 0201 	orr.w	r2, r2, #1
 80098b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098b4:	e008      	b.n	80098c8 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	681a      	ldr	r2, [r3, #0]
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	f042 0201 	orr.w	r2, r2, #1
 80098c4:	601a      	str	r2, [r3, #0]
 80098c6:	e000      	b.n	80098ca <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098c8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80098ca:	2300      	movs	r3, #0
}
 80098cc:	4618      	mov	r0, r3
 80098ce:	3710      	adds	r7, #16
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}
 80098d4:	40010000 	.word	0x40010000
 80098d8:	40010400 	.word	0x40010400
 80098dc:	40000400 	.word	0x40000400
 80098e0:	40000800 	.word	0x40000800
 80098e4:	40000c00 	.word	0x40000c00
 80098e8:	40014000 	.word	0x40014000
 80098ec:	40001800 	.word	0x40001800
 80098f0:	00010007 	.word	0x00010007

080098f4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b082      	sub	sp, #8
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
 80098fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	2200      	movs	r2, #0
 8009904:	6839      	ldr	r1, [r7, #0]
 8009906:	4618      	mov	r0, r3
 8009908:	f000 ff32 	bl	800a770 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a36      	ldr	r2, [pc, #216]	@ (80099ec <HAL_TIM_PWM_Stop+0xf8>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d004      	beq.n	8009920 <HAL_TIM_PWM_Stop+0x2c>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4a35      	ldr	r2, [pc, #212]	@ (80099f0 <HAL_TIM_PWM_Stop+0xfc>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d101      	bne.n	8009924 <HAL_TIM_PWM_Stop+0x30>
 8009920:	2301      	movs	r3, #1
 8009922:	e000      	b.n	8009926 <HAL_TIM_PWM_Stop+0x32>
 8009924:	2300      	movs	r3, #0
 8009926:	2b00      	cmp	r3, #0
 8009928:	d017      	beq.n	800995a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	6a1a      	ldr	r2, [r3, #32]
 8009930:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009934:	4013      	ands	r3, r2
 8009936:	2b00      	cmp	r3, #0
 8009938:	d10f      	bne.n	800995a <HAL_TIM_PWM_Stop+0x66>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	6a1a      	ldr	r2, [r3, #32]
 8009940:	f240 4344 	movw	r3, #1092	@ 0x444
 8009944:	4013      	ands	r3, r2
 8009946:	2b00      	cmp	r3, #0
 8009948:	d107      	bne.n	800995a <HAL_TIM_PWM_Stop+0x66>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009958:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	6a1a      	ldr	r2, [r3, #32]
 8009960:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009964:	4013      	ands	r3, r2
 8009966:	2b00      	cmp	r3, #0
 8009968:	d10f      	bne.n	800998a <HAL_TIM_PWM_Stop+0x96>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	6a1a      	ldr	r2, [r3, #32]
 8009970:	f240 4344 	movw	r3, #1092	@ 0x444
 8009974:	4013      	ands	r3, r2
 8009976:	2b00      	cmp	r3, #0
 8009978:	d107      	bne.n	800998a <HAL_TIM_PWM_Stop+0x96>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	681a      	ldr	r2, [r3, #0]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f022 0201 	bic.w	r2, r2, #1
 8009988:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d104      	bne.n	800999a <HAL_TIM_PWM_Stop+0xa6>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2201      	movs	r2, #1
 8009994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009998:	e023      	b.n	80099e2 <HAL_TIM_PWM_Stop+0xee>
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	2b04      	cmp	r3, #4
 800999e:	d104      	bne.n	80099aa <HAL_TIM_PWM_Stop+0xb6>
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2201      	movs	r2, #1
 80099a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80099a8:	e01b      	b.n	80099e2 <HAL_TIM_PWM_Stop+0xee>
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	2b08      	cmp	r3, #8
 80099ae:	d104      	bne.n	80099ba <HAL_TIM_PWM_Stop+0xc6>
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2201      	movs	r2, #1
 80099b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80099b8:	e013      	b.n	80099e2 <HAL_TIM_PWM_Stop+0xee>
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	2b0c      	cmp	r3, #12
 80099be:	d104      	bne.n	80099ca <HAL_TIM_PWM_Stop+0xd6>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2201      	movs	r2, #1
 80099c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80099c8:	e00b      	b.n	80099e2 <HAL_TIM_PWM_Stop+0xee>
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	2b10      	cmp	r3, #16
 80099ce:	d104      	bne.n	80099da <HAL_TIM_PWM_Stop+0xe6>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2201      	movs	r2, #1
 80099d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80099d8:	e003      	b.n	80099e2 <HAL_TIM_PWM_Stop+0xee>
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2201      	movs	r2, #1
 80099de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80099e2:	2300      	movs	r3, #0
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	3708      	adds	r7, #8
 80099e8:	46bd      	mov	sp, r7
 80099ea:	bd80      	pop	{r7, pc}
 80099ec:	40010000 	.word	0x40010000
 80099f0:	40010400 	.word	0x40010400

080099f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b082      	sub	sp, #8
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	691b      	ldr	r3, [r3, #16]
 8009a02:	f003 0302 	and.w	r3, r3, #2
 8009a06:	2b02      	cmp	r3, #2
 8009a08:	d122      	bne.n	8009a50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	68db      	ldr	r3, [r3, #12]
 8009a10:	f003 0302 	and.w	r3, r3, #2
 8009a14:	2b02      	cmp	r3, #2
 8009a16:	d11b      	bne.n	8009a50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f06f 0202 	mvn.w	r2, #2
 8009a20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2201      	movs	r2, #1
 8009a26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	699b      	ldr	r3, [r3, #24]
 8009a2e:	f003 0303 	and.w	r3, r3, #3
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d003      	beq.n	8009a3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	f000 fae4 	bl	800a004 <HAL_TIM_IC_CaptureCallback>
 8009a3c:	e005      	b.n	8009a4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a3e:	6878      	ldr	r0, [r7, #4]
 8009a40:	f000 fad6 	bl	8009ff0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	f000 fae7 	bl	800a018 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	691b      	ldr	r3, [r3, #16]
 8009a56:	f003 0304 	and.w	r3, r3, #4
 8009a5a:	2b04      	cmp	r3, #4
 8009a5c:	d122      	bne.n	8009aa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	68db      	ldr	r3, [r3, #12]
 8009a64:	f003 0304 	and.w	r3, r3, #4
 8009a68:	2b04      	cmp	r3, #4
 8009a6a:	d11b      	bne.n	8009aa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f06f 0204 	mvn.w	r2, #4
 8009a74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2202      	movs	r2, #2
 8009a7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	699b      	ldr	r3, [r3, #24]
 8009a82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d003      	beq.n	8009a92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	f000 faba 	bl	800a004 <HAL_TIM_IC_CaptureCallback>
 8009a90:	e005      	b.n	8009a9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f000 faac 	bl	8009ff0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a98:	6878      	ldr	r0, [r7, #4]
 8009a9a:	f000 fabd 	bl	800a018 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	691b      	ldr	r3, [r3, #16]
 8009aaa:	f003 0308 	and.w	r3, r3, #8
 8009aae:	2b08      	cmp	r3, #8
 8009ab0:	d122      	bne.n	8009af8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	68db      	ldr	r3, [r3, #12]
 8009ab8:	f003 0308 	and.w	r3, r3, #8
 8009abc:	2b08      	cmp	r3, #8
 8009abe:	d11b      	bne.n	8009af8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f06f 0208 	mvn.w	r2, #8
 8009ac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2204      	movs	r2, #4
 8009ace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	69db      	ldr	r3, [r3, #28]
 8009ad6:	f003 0303 	and.w	r3, r3, #3
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d003      	beq.n	8009ae6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f000 fa90 	bl	800a004 <HAL_TIM_IC_CaptureCallback>
 8009ae4:	e005      	b.n	8009af2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 fa82 	bl	8009ff0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f000 fa93 	bl	800a018 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2200      	movs	r2, #0
 8009af6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	691b      	ldr	r3, [r3, #16]
 8009afe:	f003 0310 	and.w	r3, r3, #16
 8009b02:	2b10      	cmp	r3, #16
 8009b04:	d122      	bne.n	8009b4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	68db      	ldr	r3, [r3, #12]
 8009b0c:	f003 0310 	and.w	r3, r3, #16
 8009b10:	2b10      	cmp	r3, #16
 8009b12:	d11b      	bne.n	8009b4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f06f 0210 	mvn.w	r2, #16
 8009b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2208      	movs	r2, #8
 8009b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	69db      	ldr	r3, [r3, #28]
 8009b2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d003      	beq.n	8009b3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 fa66 	bl	800a004 <HAL_TIM_IC_CaptureCallback>
 8009b38:	e005      	b.n	8009b46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	f000 fa58 	bl	8009ff0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f000 fa69 	bl	800a018 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2200      	movs	r2, #0
 8009b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	691b      	ldr	r3, [r3, #16]
 8009b52:	f003 0301 	and.w	r3, r3, #1
 8009b56:	2b01      	cmp	r3, #1
 8009b58:	d10e      	bne.n	8009b78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	68db      	ldr	r3, [r3, #12]
 8009b60:	f003 0301 	and.w	r3, r3, #1
 8009b64:	2b01      	cmp	r3, #1
 8009b66:	d107      	bne.n	8009b78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f06f 0201 	mvn.w	r2, #1
 8009b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f7f9 fb5e 	bl	8003234 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	691b      	ldr	r3, [r3, #16]
 8009b7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b82:	2b80      	cmp	r3, #128	@ 0x80
 8009b84:	d10e      	bne.n	8009ba4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	68db      	ldr	r3, [r3, #12]
 8009b8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b90:	2b80      	cmp	r3, #128	@ 0x80
 8009b92:	d107      	bne.n	8009ba4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f000 ff22 	bl	800a9e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	691b      	ldr	r3, [r3, #16]
 8009baa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009bae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bb2:	d10e      	bne.n	8009bd2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	68db      	ldr	r3, [r3, #12]
 8009bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bbe:	2b80      	cmp	r3, #128	@ 0x80
 8009bc0:	d107      	bne.n	8009bd2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009bca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f000 ff15 	bl	800a9fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	691b      	ldr	r3, [r3, #16]
 8009bd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bdc:	2b40      	cmp	r3, #64	@ 0x40
 8009bde:	d10e      	bne.n	8009bfe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	68db      	ldr	r3, [r3, #12]
 8009be6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bea:	2b40      	cmp	r3, #64	@ 0x40
 8009bec:	d107      	bne.n	8009bfe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009bf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f000 fa17 	bl	800a02c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	691b      	ldr	r3, [r3, #16]
 8009c04:	f003 0320 	and.w	r3, r3, #32
 8009c08:	2b20      	cmp	r3, #32
 8009c0a:	d10e      	bne.n	8009c2a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	68db      	ldr	r3, [r3, #12]
 8009c12:	f003 0320 	and.w	r3, r3, #32
 8009c16:	2b20      	cmp	r3, #32
 8009c18:	d107      	bne.n	8009c2a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f06f 0220 	mvn.w	r2, #32
 8009c22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f000 fed5 	bl	800a9d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009c2a:	bf00      	nop
 8009c2c:	3708      	adds	r7, #8
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	bd80      	pop	{r7, pc}
	...

08009c34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b086      	sub	sp, #24
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	60f8      	str	r0, [r7, #12]
 8009c3c:	60b9      	str	r1, [r7, #8]
 8009c3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009c40:	2300      	movs	r3, #0
 8009c42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009c4a:	2b01      	cmp	r3, #1
 8009c4c:	d101      	bne.n	8009c52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009c4e:	2302      	movs	r3, #2
 8009c50:	e0ff      	b.n	8009e52 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	2201      	movs	r2, #1
 8009c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2b14      	cmp	r3, #20
 8009c5e:	f200 80f0 	bhi.w	8009e42 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009c62:	a201      	add	r2, pc, #4	@ (adr r2, 8009c68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c68:	08009cbd 	.word	0x08009cbd
 8009c6c:	08009e43 	.word	0x08009e43
 8009c70:	08009e43 	.word	0x08009e43
 8009c74:	08009e43 	.word	0x08009e43
 8009c78:	08009cfd 	.word	0x08009cfd
 8009c7c:	08009e43 	.word	0x08009e43
 8009c80:	08009e43 	.word	0x08009e43
 8009c84:	08009e43 	.word	0x08009e43
 8009c88:	08009d3f 	.word	0x08009d3f
 8009c8c:	08009e43 	.word	0x08009e43
 8009c90:	08009e43 	.word	0x08009e43
 8009c94:	08009e43 	.word	0x08009e43
 8009c98:	08009d7f 	.word	0x08009d7f
 8009c9c:	08009e43 	.word	0x08009e43
 8009ca0:	08009e43 	.word	0x08009e43
 8009ca4:	08009e43 	.word	0x08009e43
 8009ca8:	08009dc1 	.word	0x08009dc1
 8009cac:	08009e43 	.word	0x08009e43
 8009cb0:	08009e43 	.word	0x08009e43
 8009cb4:	08009e43 	.word	0x08009e43
 8009cb8:	08009e01 	.word	0x08009e01
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	68b9      	ldr	r1, [r7, #8]
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f000 fa5c 	bl	800a180 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	699a      	ldr	r2, [r3, #24]
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f042 0208 	orr.w	r2, r2, #8
 8009cd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	699a      	ldr	r2, [r3, #24]
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	f022 0204 	bic.w	r2, r2, #4
 8009ce6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	6999      	ldr	r1, [r3, #24]
 8009cee:	68bb      	ldr	r3, [r7, #8]
 8009cf0:	691a      	ldr	r2, [r3, #16]
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	430a      	orrs	r2, r1
 8009cf8:	619a      	str	r2, [r3, #24]
      break;
 8009cfa:	e0a5      	b.n	8009e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	68b9      	ldr	r1, [r7, #8]
 8009d02:	4618      	mov	r0, r3
 8009d04:	f000 faae 	bl	800a264 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	699a      	ldr	r2, [r3, #24]
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009d16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	699a      	ldr	r2, [r3, #24]
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009d26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	6999      	ldr	r1, [r3, #24]
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	691b      	ldr	r3, [r3, #16]
 8009d32:	021a      	lsls	r2, r3, #8
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	430a      	orrs	r2, r1
 8009d3a:	619a      	str	r2, [r3, #24]
      break;
 8009d3c:	e084      	b.n	8009e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	68b9      	ldr	r1, [r7, #8]
 8009d44:	4618      	mov	r0, r3
 8009d46:	f000 fb05 	bl	800a354 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	69da      	ldr	r2, [r3, #28]
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f042 0208 	orr.w	r2, r2, #8
 8009d58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	69da      	ldr	r2, [r3, #28]
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f022 0204 	bic.w	r2, r2, #4
 8009d68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	69d9      	ldr	r1, [r3, #28]
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	691a      	ldr	r2, [r3, #16]
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	430a      	orrs	r2, r1
 8009d7a:	61da      	str	r2, [r3, #28]
      break;
 8009d7c:	e064      	b.n	8009e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	68b9      	ldr	r1, [r7, #8]
 8009d84:	4618      	mov	r0, r3
 8009d86:	f000 fb5b 	bl	800a440 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	69da      	ldr	r2, [r3, #28]
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009d98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	69da      	ldr	r2, [r3, #28]
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009da8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	69d9      	ldr	r1, [r3, #28]
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	691b      	ldr	r3, [r3, #16]
 8009db4:	021a      	lsls	r2, r3, #8
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	430a      	orrs	r2, r1
 8009dbc:	61da      	str	r2, [r3, #28]
      break;
 8009dbe:	e043      	b.n	8009e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	68b9      	ldr	r1, [r7, #8]
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	f000 fb92 	bl	800a4f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f042 0208 	orr.w	r2, r2, #8
 8009dda:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	f022 0204 	bic.w	r2, r2, #4
 8009dea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009df2:	68bb      	ldr	r3, [r7, #8]
 8009df4:	691a      	ldr	r2, [r3, #16]
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	430a      	orrs	r2, r1
 8009dfc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009dfe:	e023      	b.n	8009e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	68b9      	ldr	r1, [r7, #8]
 8009e06:	4618      	mov	r0, r3
 8009e08:	f000 fbc4 	bl	800a594 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009e1a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009e2a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009e32:	68bb      	ldr	r3, [r7, #8]
 8009e34:	691b      	ldr	r3, [r3, #16]
 8009e36:	021a      	lsls	r2, r3, #8
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	430a      	orrs	r2, r1
 8009e3e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009e40:	e002      	b.n	8009e48 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009e42:	2301      	movs	r3, #1
 8009e44:	75fb      	strb	r3, [r7, #23]
      break;
 8009e46:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009e50:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e52:	4618      	mov	r0, r3
 8009e54:	3718      	adds	r7, #24
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bd80      	pop	{r7, pc}
 8009e5a:	bf00      	nop

08009e5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b084      	sub	sp, #16
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
 8009e64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009e66:	2300      	movs	r3, #0
 8009e68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009e70:	2b01      	cmp	r3, #1
 8009e72:	d101      	bne.n	8009e78 <HAL_TIM_ConfigClockSource+0x1c>
 8009e74:	2302      	movs	r3, #2
 8009e76:	e0b4      	b.n	8009fe2 <HAL_TIM_ConfigClockSource+0x186>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2202      	movs	r2, #2
 8009e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	689b      	ldr	r3, [r3, #8]
 8009e8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009e90:	68ba      	ldr	r2, [r7, #8]
 8009e92:	4b56      	ldr	r3, [pc, #344]	@ (8009fec <HAL_TIM_ConfigClockSource+0x190>)
 8009e94:	4013      	ands	r3, r2
 8009e96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009e9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	68ba      	ldr	r2, [r7, #8]
 8009ea6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009eb0:	d03e      	beq.n	8009f30 <HAL_TIM_ConfigClockSource+0xd4>
 8009eb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009eb6:	f200 8087 	bhi.w	8009fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8009eba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ebe:	f000 8086 	beq.w	8009fce <HAL_TIM_ConfigClockSource+0x172>
 8009ec2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ec6:	d87f      	bhi.n	8009fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ec8:	2b70      	cmp	r3, #112	@ 0x70
 8009eca:	d01a      	beq.n	8009f02 <HAL_TIM_ConfigClockSource+0xa6>
 8009ecc:	2b70      	cmp	r3, #112	@ 0x70
 8009ece:	d87b      	bhi.n	8009fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ed0:	2b60      	cmp	r3, #96	@ 0x60
 8009ed2:	d050      	beq.n	8009f76 <HAL_TIM_ConfigClockSource+0x11a>
 8009ed4:	2b60      	cmp	r3, #96	@ 0x60
 8009ed6:	d877      	bhi.n	8009fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ed8:	2b50      	cmp	r3, #80	@ 0x50
 8009eda:	d03c      	beq.n	8009f56 <HAL_TIM_ConfigClockSource+0xfa>
 8009edc:	2b50      	cmp	r3, #80	@ 0x50
 8009ede:	d873      	bhi.n	8009fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ee0:	2b40      	cmp	r3, #64	@ 0x40
 8009ee2:	d058      	beq.n	8009f96 <HAL_TIM_ConfigClockSource+0x13a>
 8009ee4:	2b40      	cmp	r3, #64	@ 0x40
 8009ee6:	d86f      	bhi.n	8009fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ee8:	2b30      	cmp	r3, #48	@ 0x30
 8009eea:	d064      	beq.n	8009fb6 <HAL_TIM_ConfigClockSource+0x15a>
 8009eec:	2b30      	cmp	r3, #48	@ 0x30
 8009eee:	d86b      	bhi.n	8009fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ef0:	2b20      	cmp	r3, #32
 8009ef2:	d060      	beq.n	8009fb6 <HAL_TIM_ConfigClockSource+0x15a>
 8009ef4:	2b20      	cmp	r3, #32
 8009ef6:	d867      	bhi.n	8009fc8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d05c      	beq.n	8009fb6 <HAL_TIM_ConfigClockSource+0x15a>
 8009efc:	2b10      	cmp	r3, #16
 8009efe:	d05a      	beq.n	8009fb6 <HAL_TIM_ConfigClockSource+0x15a>
 8009f00:	e062      	b.n	8009fc8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009f12:	f000 fc0d 	bl	800a730 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	689b      	ldr	r3, [r3, #8]
 8009f1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009f1e:	68bb      	ldr	r3, [r7, #8]
 8009f20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009f24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	68ba      	ldr	r2, [r7, #8]
 8009f2c:	609a      	str	r2, [r3, #8]
      break;
 8009f2e:	e04f      	b.n	8009fd0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009f40:	f000 fbf6 	bl	800a730 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	689a      	ldr	r2, [r3, #8]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009f52:	609a      	str	r2, [r3, #8]
      break;
 8009f54:	e03c      	b.n	8009fd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f62:	461a      	mov	r2, r3
 8009f64:	f000 fb6a 	bl	800a63c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	2150      	movs	r1, #80	@ 0x50
 8009f6e:	4618      	mov	r0, r3
 8009f70:	f000 fbc3 	bl	800a6fa <TIM_ITRx_SetConfig>
      break;
 8009f74:	e02c      	b.n	8009fd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009f82:	461a      	mov	r2, r3
 8009f84:	f000 fb89 	bl	800a69a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	2160      	movs	r1, #96	@ 0x60
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f000 fbb3 	bl	800a6fa <TIM_ITRx_SetConfig>
      break;
 8009f94:	e01c      	b.n	8009fd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009fa2:	461a      	mov	r2, r3
 8009fa4:	f000 fb4a 	bl	800a63c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	2140      	movs	r1, #64	@ 0x40
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f000 fba3 	bl	800a6fa <TIM_ITRx_SetConfig>
      break;
 8009fb4:	e00c      	b.n	8009fd0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681a      	ldr	r2, [r3, #0]
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	4619      	mov	r1, r3
 8009fc0:	4610      	mov	r0, r2
 8009fc2:	f000 fb9a 	bl	800a6fa <TIM_ITRx_SetConfig>
      break;
 8009fc6:	e003      	b.n	8009fd0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009fc8:	2301      	movs	r3, #1
 8009fca:	73fb      	strb	r3, [r7, #15]
      break;
 8009fcc:	e000      	b.n	8009fd0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009fce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2200      	movs	r2, #0
 8009fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3710      	adds	r7, #16
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}
 8009fea:	bf00      	nop
 8009fec:	fffeff88 	.word	0xfffeff88

08009ff0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b083      	sub	sp, #12
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009ff8:	bf00      	nop
 8009ffa:	370c      	adds	r7, #12
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a002:	4770      	bx	lr

0800a004 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a00c:	bf00      	nop
 800a00e:	370c      	adds	r7, #12
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a018:	b480      	push	{r7}
 800a01a:	b083      	sub	sp, #12
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a020:	bf00      	nop
 800a022:	370c      	adds	r7, #12
 800a024:	46bd      	mov	sp, r7
 800a026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02a:	4770      	bx	lr

0800a02c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a02c:	b480      	push	{r7}
 800a02e:	b083      	sub	sp, #12
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a034:	bf00      	nop
 800a036:	370c      	adds	r7, #12
 800a038:	46bd      	mov	sp, r7
 800a03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03e:	4770      	bx	lr

0800a040 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a040:	b480      	push	{r7}
 800a042:	b085      	sub	sp, #20
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
 800a048:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	4a40      	ldr	r2, [pc, #256]	@ (800a154 <TIM_Base_SetConfig+0x114>)
 800a054:	4293      	cmp	r3, r2
 800a056:	d013      	beq.n	800a080 <TIM_Base_SetConfig+0x40>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a05e:	d00f      	beq.n	800a080 <TIM_Base_SetConfig+0x40>
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	4a3d      	ldr	r2, [pc, #244]	@ (800a158 <TIM_Base_SetConfig+0x118>)
 800a064:	4293      	cmp	r3, r2
 800a066:	d00b      	beq.n	800a080 <TIM_Base_SetConfig+0x40>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	4a3c      	ldr	r2, [pc, #240]	@ (800a15c <TIM_Base_SetConfig+0x11c>)
 800a06c:	4293      	cmp	r3, r2
 800a06e:	d007      	beq.n	800a080 <TIM_Base_SetConfig+0x40>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	4a3b      	ldr	r2, [pc, #236]	@ (800a160 <TIM_Base_SetConfig+0x120>)
 800a074:	4293      	cmp	r3, r2
 800a076:	d003      	beq.n	800a080 <TIM_Base_SetConfig+0x40>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	4a3a      	ldr	r2, [pc, #232]	@ (800a164 <TIM_Base_SetConfig+0x124>)
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d108      	bne.n	800a092 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a086:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	685b      	ldr	r3, [r3, #4]
 800a08c:	68fa      	ldr	r2, [r7, #12]
 800a08e:	4313      	orrs	r3, r2
 800a090:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	4a2f      	ldr	r2, [pc, #188]	@ (800a154 <TIM_Base_SetConfig+0x114>)
 800a096:	4293      	cmp	r3, r2
 800a098:	d02b      	beq.n	800a0f2 <TIM_Base_SetConfig+0xb2>
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0a0:	d027      	beq.n	800a0f2 <TIM_Base_SetConfig+0xb2>
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	4a2c      	ldr	r2, [pc, #176]	@ (800a158 <TIM_Base_SetConfig+0x118>)
 800a0a6:	4293      	cmp	r3, r2
 800a0a8:	d023      	beq.n	800a0f2 <TIM_Base_SetConfig+0xb2>
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	4a2b      	ldr	r2, [pc, #172]	@ (800a15c <TIM_Base_SetConfig+0x11c>)
 800a0ae:	4293      	cmp	r3, r2
 800a0b0:	d01f      	beq.n	800a0f2 <TIM_Base_SetConfig+0xb2>
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	4a2a      	ldr	r2, [pc, #168]	@ (800a160 <TIM_Base_SetConfig+0x120>)
 800a0b6:	4293      	cmp	r3, r2
 800a0b8:	d01b      	beq.n	800a0f2 <TIM_Base_SetConfig+0xb2>
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	4a29      	ldr	r2, [pc, #164]	@ (800a164 <TIM_Base_SetConfig+0x124>)
 800a0be:	4293      	cmp	r3, r2
 800a0c0:	d017      	beq.n	800a0f2 <TIM_Base_SetConfig+0xb2>
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	4a28      	ldr	r2, [pc, #160]	@ (800a168 <TIM_Base_SetConfig+0x128>)
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	d013      	beq.n	800a0f2 <TIM_Base_SetConfig+0xb2>
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	4a27      	ldr	r2, [pc, #156]	@ (800a16c <TIM_Base_SetConfig+0x12c>)
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	d00f      	beq.n	800a0f2 <TIM_Base_SetConfig+0xb2>
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	4a26      	ldr	r2, [pc, #152]	@ (800a170 <TIM_Base_SetConfig+0x130>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d00b      	beq.n	800a0f2 <TIM_Base_SetConfig+0xb2>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	4a25      	ldr	r2, [pc, #148]	@ (800a174 <TIM_Base_SetConfig+0x134>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d007      	beq.n	800a0f2 <TIM_Base_SetConfig+0xb2>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	4a24      	ldr	r2, [pc, #144]	@ (800a178 <TIM_Base_SetConfig+0x138>)
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d003      	beq.n	800a0f2 <TIM_Base_SetConfig+0xb2>
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	4a23      	ldr	r2, [pc, #140]	@ (800a17c <TIM_Base_SetConfig+0x13c>)
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	d108      	bne.n	800a104 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a0f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	68db      	ldr	r3, [r3, #12]
 800a0fe:	68fa      	ldr	r2, [r7, #12]
 800a100:	4313      	orrs	r3, r2
 800a102:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	695b      	ldr	r3, [r3, #20]
 800a10e:	4313      	orrs	r3, r2
 800a110:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	68fa      	ldr	r2, [r7, #12]
 800a116:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	689a      	ldr	r2, [r3, #8]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	681a      	ldr	r2, [r3, #0]
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	4a0a      	ldr	r2, [pc, #40]	@ (800a154 <TIM_Base_SetConfig+0x114>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d003      	beq.n	800a138 <TIM_Base_SetConfig+0xf8>
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	4a0c      	ldr	r2, [pc, #48]	@ (800a164 <TIM_Base_SetConfig+0x124>)
 800a134:	4293      	cmp	r3, r2
 800a136:	d103      	bne.n	800a140 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	691a      	ldr	r2, [r3, #16]
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2201      	movs	r2, #1
 800a144:	615a      	str	r2, [r3, #20]
}
 800a146:	bf00      	nop
 800a148:	3714      	adds	r7, #20
 800a14a:	46bd      	mov	sp, r7
 800a14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a150:	4770      	bx	lr
 800a152:	bf00      	nop
 800a154:	40010000 	.word	0x40010000
 800a158:	40000400 	.word	0x40000400
 800a15c:	40000800 	.word	0x40000800
 800a160:	40000c00 	.word	0x40000c00
 800a164:	40010400 	.word	0x40010400
 800a168:	40014000 	.word	0x40014000
 800a16c:	40014400 	.word	0x40014400
 800a170:	40014800 	.word	0x40014800
 800a174:	40001800 	.word	0x40001800
 800a178:	40001c00 	.word	0x40001c00
 800a17c:	40002000 	.word	0x40002000

0800a180 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a180:	b480      	push	{r7}
 800a182:	b087      	sub	sp, #28
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
 800a188:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	6a1b      	ldr	r3, [r3, #32]
 800a18e:	f023 0201 	bic.w	r2, r3, #1
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	6a1b      	ldr	r3, [r3, #32]
 800a19a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	685b      	ldr	r3, [r3, #4]
 800a1a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	699b      	ldr	r3, [r3, #24]
 800a1a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a1a8:	68fa      	ldr	r2, [r7, #12]
 800a1aa:	4b2b      	ldr	r3, [pc, #172]	@ (800a258 <TIM_OC1_SetConfig+0xd8>)
 800a1ac:	4013      	ands	r3, r2
 800a1ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f023 0303 	bic.w	r3, r3, #3
 800a1b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	68fa      	ldr	r2, [r7, #12]
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	f023 0302 	bic.w	r3, r3, #2
 800a1c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	689b      	ldr	r3, [r3, #8]
 800a1ce:	697a      	ldr	r2, [r7, #20]
 800a1d0:	4313      	orrs	r3, r2
 800a1d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	4a21      	ldr	r2, [pc, #132]	@ (800a25c <TIM_OC1_SetConfig+0xdc>)
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d003      	beq.n	800a1e4 <TIM_OC1_SetConfig+0x64>
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	4a20      	ldr	r2, [pc, #128]	@ (800a260 <TIM_OC1_SetConfig+0xe0>)
 800a1e0:	4293      	cmp	r3, r2
 800a1e2:	d10c      	bne.n	800a1fe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a1e4:	697b      	ldr	r3, [r7, #20]
 800a1e6:	f023 0308 	bic.w	r3, r3, #8
 800a1ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	68db      	ldr	r3, [r3, #12]
 800a1f0:	697a      	ldr	r2, [r7, #20]
 800a1f2:	4313      	orrs	r3, r2
 800a1f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a1f6:	697b      	ldr	r3, [r7, #20]
 800a1f8:	f023 0304 	bic.w	r3, r3, #4
 800a1fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	4a16      	ldr	r2, [pc, #88]	@ (800a25c <TIM_OC1_SetConfig+0xdc>)
 800a202:	4293      	cmp	r3, r2
 800a204:	d003      	beq.n	800a20e <TIM_OC1_SetConfig+0x8e>
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	4a15      	ldr	r2, [pc, #84]	@ (800a260 <TIM_OC1_SetConfig+0xe0>)
 800a20a:	4293      	cmp	r3, r2
 800a20c:	d111      	bne.n	800a232 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a20e:	693b      	ldr	r3, [r7, #16]
 800a210:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a214:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a216:	693b      	ldr	r3, [r7, #16]
 800a218:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a21c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	695b      	ldr	r3, [r3, #20]
 800a222:	693a      	ldr	r2, [r7, #16]
 800a224:	4313      	orrs	r3, r2
 800a226:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	699b      	ldr	r3, [r3, #24]
 800a22c:	693a      	ldr	r2, [r7, #16]
 800a22e:	4313      	orrs	r3, r2
 800a230:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	693a      	ldr	r2, [r7, #16]
 800a236:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	68fa      	ldr	r2, [r7, #12]
 800a23c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	685a      	ldr	r2, [r3, #4]
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	697a      	ldr	r2, [r7, #20]
 800a24a:	621a      	str	r2, [r3, #32]
}
 800a24c:	bf00      	nop
 800a24e:	371c      	adds	r7, #28
 800a250:	46bd      	mov	sp, r7
 800a252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a256:	4770      	bx	lr
 800a258:	fffeff8f 	.word	0xfffeff8f
 800a25c:	40010000 	.word	0x40010000
 800a260:	40010400 	.word	0x40010400

0800a264 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a264:	b480      	push	{r7}
 800a266:	b087      	sub	sp, #28
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
 800a26c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	6a1b      	ldr	r3, [r3, #32]
 800a272:	f023 0210 	bic.w	r2, r3, #16
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6a1b      	ldr	r3, [r3, #32]
 800a27e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	685b      	ldr	r3, [r3, #4]
 800a284:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	699b      	ldr	r3, [r3, #24]
 800a28a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a28c:	68fa      	ldr	r2, [r7, #12]
 800a28e:	4b2e      	ldr	r3, [pc, #184]	@ (800a348 <TIM_OC2_SetConfig+0xe4>)
 800a290:	4013      	ands	r3, r2
 800a292:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a29a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	021b      	lsls	r3, r3, #8
 800a2a2:	68fa      	ldr	r2, [r7, #12]
 800a2a4:	4313      	orrs	r3, r2
 800a2a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	f023 0320 	bic.w	r3, r3, #32
 800a2ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	689b      	ldr	r3, [r3, #8]
 800a2b4:	011b      	lsls	r3, r3, #4
 800a2b6:	697a      	ldr	r2, [r7, #20]
 800a2b8:	4313      	orrs	r3, r2
 800a2ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	4a23      	ldr	r2, [pc, #140]	@ (800a34c <TIM_OC2_SetConfig+0xe8>)
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d003      	beq.n	800a2cc <TIM_OC2_SetConfig+0x68>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	4a22      	ldr	r2, [pc, #136]	@ (800a350 <TIM_OC2_SetConfig+0xec>)
 800a2c8:	4293      	cmp	r3, r2
 800a2ca:	d10d      	bne.n	800a2e8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a2cc:	697b      	ldr	r3, [r7, #20]
 800a2ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a2d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	68db      	ldr	r3, [r3, #12]
 800a2d8:	011b      	lsls	r3, r3, #4
 800a2da:	697a      	ldr	r2, [r7, #20]
 800a2dc:	4313      	orrs	r3, r2
 800a2de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a2e0:	697b      	ldr	r3, [r7, #20]
 800a2e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a2e6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	4a18      	ldr	r2, [pc, #96]	@ (800a34c <TIM_OC2_SetConfig+0xe8>)
 800a2ec:	4293      	cmp	r3, r2
 800a2ee:	d003      	beq.n	800a2f8 <TIM_OC2_SetConfig+0x94>
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	4a17      	ldr	r2, [pc, #92]	@ (800a350 <TIM_OC2_SetConfig+0xec>)
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	d113      	bne.n	800a320 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a2f8:	693b      	ldr	r3, [r7, #16]
 800a2fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a2fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a300:	693b      	ldr	r3, [r7, #16]
 800a302:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a306:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	695b      	ldr	r3, [r3, #20]
 800a30c:	009b      	lsls	r3, r3, #2
 800a30e:	693a      	ldr	r2, [r7, #16]
 800a310:	4313      	orrs	r3, r2
 800a312:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	699b      	ldr	r3, [r3, #24]
 800a318:	009b      	lsls	r3, r3, #2
 800a31a:	693a      	ldr	r2, [r7, #16]
 800a31c:	4313      	orrs	r3, r2
 800a31e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	693a      	ldr	r2, [r7, #16]
 800a324:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	68fa      	ldr	r2, [r7, #12]
 800a32a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	685a      	ldr	r2, [r3, #4]
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	697a      	ldr	r2, [r7, #20]
 800a338:	621a      	str	r2, [r3, #32]
}
 800a33a:	bf00      	nop
 800a33c:	371c      	adds	r7, #28
 800a33e:	46bd      	mov	sp, r7
 800a340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a344:	4770      	bx	lr
 800a346:	bf00      	nop
 800a348:	feff8fff 	.word	0xfeff8fff
 800a34c:	40010000 	.word	0x40010000
 800a350:	40010400 	.word	0x40010400

0800a354 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a354:	b480      	push	{r7}
 800a356:	b087      	sub	sp, #28
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
 800a35c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6a1b      	ldr	r3, [r3, #32]
 800a362:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6a1b      	ldr	r3, [r3, #32]
 800a36e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	685b      	ldr	r3, [r3, #4]
 800a374:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	69db      	ldr	r3, [r3, #28]
 800a37a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a37c:	68fa      	ldr	r2, [r7, #12]
 800a37e:	4b2d      	ldr	r3, [pc, #180]	@ (800a434 <TIM_OC3_SetConfig+0xe0>)
 800a380:	4013      	ands	r3, r2
 800a382:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	f023 0303 	bic.w	r3, r3, #3
 800a38a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	68fa      	ldr	r2, [r7, #12]
 800a392:	4313      	orrs	r3, r2
 800a394:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a396:	697b      	ldr	r3, [r7, #20]
 800a398:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a39c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	689b      	ldr	r3, [r3, #8]
 800a3a2:	021b      	lsls	r3, r3, #8
 800a3a4:	697a      	ldr	r2, [r7, #20]
 800a3a6:	4313      	orrs	r3, r2
 800a3a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	4a22      	ldr	r2, [pc, #136]	@ (800a438 <TIM_OC3_SetConfig+0xe4>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d003      	beq.n	800a3ba <TIM_OC3_SetConfig+0x66>
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	4a21      	ldr	r2, [pc, #132]	@ (800a43c <TIM_OC3_SetConfig+0xe8>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d10d      	bne.n	800a3d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a3ba:	697b      	ldr	r3, [r7, #20]
 800a3bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a3c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	68db      	ldr	r3, [r3, #12]
 800a3c6:	021b      	lsls	r3, r3, #8
 800a3c8:	697a      	ldr	r2, [r7, #20]
 800a3ca:	4313      	orrs	r3, r2
 800a3cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a3d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	4a17      	ldr	r2, [pc, #92]	@ (800a438 <TIM_OC3_SetConfig+0xe4>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d003      	beq.n	800a3e6 <TIM_OC3_SetConfig+0x92>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	4a16      	ldr	r2, [pc, #88]	@ (800a43c <TIM_OC3_SetConfig+0xe8>)
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	d113      	bne.n	800a40e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a3ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a3f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	695b      	ldr	r3, [r3, #20]
 800a3fa:	011b      	lsls	r3, r3, #4
 800a3fc:	693a      	ldr	r2, [r7, #16]
 800a3fe:	4313      	orrs	r3, r2
 800a400:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	699b      	ldr	r3, [r3, #24]
 800a406:	011b      	lsls	r3, r3, #4
 800a408:	693a      	ldr	r2, [r7, #16]
 800a40a:	4313      	orrs	r3, r2
 800a40c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	693a      	ldr	r2, [r7, #16]
 800a412:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	68fa      	ldr	r2, [r7, #12]
 800a418:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	685a      	ldr	r2, [r3, #4]
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	697a      	ldr	r2, [r7, #20]
 800a426:	621a      	str	r2, [r3, #32]
}
 800a428:	bf00      	nop
 800a42a:	371c      	adds	r7, #28
 800a42c:	46bd      	mov	sp, r7
 800a42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a432:	4770      	bx	lr
 800a434:	fffeff8f 	.word	0xfffeff8f
 800a438:	40010000 	.word	0x40010000
 800a43c:	40010400 	.word	0x40010400

0800a440 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a440:	b480      	push	{r7}
 800a442:	b087      	sub	sp, #28
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
 800a448:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6a1b      	ldr	r3, [r3, #32]
 800a44e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6a1b      	ldr	r3, [r3, #32]
 800a45a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	685b      	ldr	r3, [r3, #4]
 800a460:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	69db      	ldr	r3, [r3, #28]
 800a466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a468:	68fa      	ldr	r2, [r7, #12]
 800a46a:	4b1e      	ldr	r3, [pc, #120]	@ (800a4e4 <TIM_OC4_SetConfig+0xa4>)
 800a46c:	4013      	ands	r3, r2
 800a46e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a476:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	021b      	lsls	r3, r3, #8
 800a47e:	68fa      	ldr	r2, [r7, #12]
 800a480:	4313      	orrs	r3, r2
 800a482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a484:	693b      	ldr	r3, [r7, #16]
 800a486:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a48a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	689b      	ldr	r3, [r3, #8]
 800a490:	031b      	lsls	r3, r3, #12
 800a492:	693a      	ldr	r2, [r7, #16]
 800a494:	4313      	orrs	r3, r2
 800a496:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	4a13      	ldr	r2, [pc, #76]	@ (800a4e8 <TIM_OC4_SetConfig+0xa8>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d003      	beq.n	800a4a8 <TIM_OC4_SetConfig+0x68>
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	4a12      	ldr	r2, [pc, #72]	@ (800a4ec <TIM_OC4_SetConfig+0xac>)
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d109      	bne.n	800a4bc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a4ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	695b      	ldr	r3, [r3, #20]
 800a4b4:	019b      	lsls	r3, r3, #6
 800a4b6:	697a      	ldr	r2, [r7, #20]
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	697a      	ldr	r2, [r7, #20]
 800a4c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	68fa      	ldr	r2, [r7, #12]
 800a4c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	685a      	ldr	r2, [r3, #4]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	693a      	ldr	r2, [r7, #16]
 800a4d4:	621a      	str	r2, [r3, #32]
}
 800a4d6:	bf00      	nop
 800a4d8:	371c      	adds	r7, #28
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr
 800a4e2:	bf00      	nop
 800a4e4:	feff8fff 	.word	0xfeff8fff
 800a4e8:	40010000 	.word	0x40010000
 800a4ec:	40010400 	.word	0x40010400

0800a4f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a4f0:	b480      	push	{r7}
 800a4f2:	b087      	sub	sp, #28
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
 800a4f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6a1b      	ldr	r3, [r3, #32]
 800a4fe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	6a1b      	ldr	r3, [r3, #32]
 800a50a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	685b      	ldr	r3, [r3, #4]
 800a510:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a516:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a518:	68fa      	ldr	r2, [r7, #12]
 800a51a:	4b1b      	ldr	r3, [pc, #108]	@ (800a588 <TIM_OC5_SetConfig+0x98>)
 800a51c:	4013      	ands	r3, r2
 800a51e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a520:	683b      	ldr	r3, [r7, #0]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	68fa      	ldr	r2, [r7, #12]
 800a526:	4313      	orrs	r3, r2
 800a528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a530:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	689b      	ldr	r3, [r3, #8]
 800a536:	041b      	lsls	r3, r3, #16
 800a538:	693a      	ldr	r2, [r7, #16]
 800a53a:	4313      	orrs	r3, r2
 800a53c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	4a12      	ldr	r2, [pc, #72]	@ (800a58c <TIM_OC5_SetConfig+0x9c>)
 800a542:	4293      	cmp	r3, r2
 800a544:	d003      	beq.n	800a54e <TIM_OC5_SetConfig+0x5e>
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	4a11      	ldr	r2, [pc, #68]	@ (800a590 <TIM_OC5_SetConfig+0xa0>)
 800a54a:	4293      	cmp	r3, r2
 800a54c:	d109      	bne.n	800a562 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a554:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	695b      	ldr	r3, [r3, #20]
 800a55a:	021b      	lsls	r3, r3, #8
 800a55c:	697a      	ldr	r2, [r7, #20]
 800a55e:	4313      	orrs	r3, r2
 800a560:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	697a      	ldr	r2, [r7, #20]
 800a566:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	68fa      	ldr	r2, [r7, #12]
 800a56c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	685a      	ldr	r2, [r3, #4]
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	693a      	ldr	r2, [r7, #16]
 800a57a:	621a      	str	r2, [r3, #32]
}
 800a57c:	bf00      	nop
 800a57e:	371c      	adds	r7, #28
 800a580:	46bd      	mov	sp, r7
 800a582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a586:	4770      	bx	lr
 800a588:	fffeff8f 	.word	0xfffeff8f
 800a58c:	40010000 	.word	0x40010000
 800a590:	40010400 	.word	0x40010400

0800a594 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a594:	b480      	push	{r7}
 800a596:	b087      	sub	sp, #28
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
 800a59c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6a1b      	ldr	r3, [r3, #32]
 800a5a2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6a1b      	ldr	r3, [r3, #32]
 800a5ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	685b      	ldr	r3, [r3, #4]
 800a5b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a5bc:	68fa      	ldr	r2, [r7, #12]
 800a5be:	4b1c      	ldr	r3, [pc, #112]	@ (800a630 <TIM_OC6_SetConfig+0x9c>)
 800a5c0:	4013      	ands	r3, r2
 800a5c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a5c4:	683b      	ldr	r3, [r7, #0]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	021b      	lsls	r3, r3, #8
 800a5ca:	68fa      	ldr	r2, [r7, #12]
 800a5cc:	4313      	orrs	r3, r2
 800a5ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a5d0:	693b      	ldr	r3, [r7, #16]
 800a5d2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a5d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	689b      	ldr	r3, [r3, #8]
 800a5dc:	051b      	lsls	r3, r3, #20
 800a5de:	693a      	ldr	r2, [r7, #16]
 800a5e0:	4313      	orrs	r3, r2
 800a5e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	4a13      	ldr	r2, [pc, #76]	@ (800a634 <TIM_OC6_SetConfig+0xa0>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d003      	beq.n	800a5f4 <TIM_OC6_SetConfig+0x60>
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	4a12      	ldr	r2, [pc, #72]	@ (800a638 <TIM_OC6_SetConfig+0xa4>)
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	d109      	bne.n	800a608 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a5f4:	697b      	ldr	r3, [r7, #20]
 800a5f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a5fa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	695b      	ldr	r3, [r3, #20]
 800a600:	029b      	lsls	r3, r3, #10
 800a602:	697a      	ldr	r2, [r7, #20]
 800a604:	4313      	orrs	r3, r2
 800a606:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	697a      	ldr	r2, [r7, #20]
 800a60c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	68fa      	ldr	r2, [r7, #12]
 800a612:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	685a      	ldr	r2, [r3, #4]
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	693a      	ldr	r2, [r7, #16]
 800a620:	621a      	str	r2, [r3, #32]
}
 800a622:	bf00      	nop
 800a624:	371c      	adds	r7, #28
 800a626:	46bd      	mov	sp, r7
 800a628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62c:	4770      	bx	lr
 800a62e:	bf00      	nop
 800a630:	feff8fff 	.word	0xfeff8fff
 800a634:	40010000 	.word	0x40010000
 800a638:	40010400 	.word	0x40010400

0800a63c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a63c:	b480      	push	{r7}
 800a63e:	b087      	sub	sp, #28
 800a640:	af00      	add	r7, sp, #0
 800a642:	60f8      	str	r0, [r7, #12]
 800a644:	60b9      	str	r1, [r7, #8]
 800a646:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	6a1b      	ldr	r3, [r3, #32]
 800a64c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	6a1b      	ldr	r3, [r3, #32]
 800a652:	f023 0201 	bic.w	r2, r3, #1
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	699b      	ldr	r3, [r3, #24]
 800a65e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a660:	693b      	ldr	r3, [r7, #16]
 800a662:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	011b      	lsls	r3, r3, #4
 800a66c:	693a      	ldr	r2, [r7, #16]
 800a66e:	4313      	orrs	r3, r2
 800a670:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a672:	697b      	ldr	r3, [r7, #20]
 800a674:	f023 030a 	bic.w	r3, r3, #10
 800a678:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a67a:	697a      	ldr	r2, [r7, #20]
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	4313      	orrs	r3, r2
 800a680:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	693a      	ldr	r2, [r7, #16]
 800a686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	697a      	ldr	r2, [r7, #20]
 800a68c:	621a      	str	r2, [r3, #32]
}
 800a68e:	bf00      	nop
 800a690:	371c      	adds	r7, #28
 800a692:	46bd      	mov	sp, r7
 800a694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a698:	4770      	bx	lr

0800a69a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a69a:	b480      	push	{r7}
 800a69c:	b087      	sub	sp, #28
 800a69e:	af00      	add	r7, sp, #0
 800a6a0:	60f8      	str	r0, [r7, #12]
 800a6a2:	60b9      	str	r1, [r7, #8]
 800a6a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	6a1b      	ldr	r3, [r3, #32]
 800a6aa:	f023 0210 	bic.w	r2, r3, #16
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	699b      	ldr	r3, [r3, #24]
 800a6b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	6a1b      	ldr	r3, [r3, #32]
 800a6bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a6be:	697b      	ldr	r3, [r7, #20]
 800a6c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a6c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	031b      	lsls	r3, r3, #12
 800a6ca:	697a      	ldr	r2, [r7, #20]
 800a6cc:	4313      	orrs	r3, r2
 800a6ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a6d0:	693b      	ldr	r3, [r7, #16]
 800a6d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a6d6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	011b      	lsls	r3, r3, #4
 800a6dc:	693a      	ldr	r2, [r7, #16]
 800a6de:	4313      	orrs	r3, r2
 800a6e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	697a      	ldr	r2, [r7, #20]
 800a6e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	693a      	ldr	r2, [r7, #16]
 800a6ec:	621a      	str	r2, [r3, #32]
}
 800a6ee:	bf00      	nop
 800a6f0:	371c      	adds	r7, #28
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f8:	4770      	bx	lr

0800a6fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a6fa:	b480      	push	{r7}
 800a6fc:	b085      	sub	sp, #20
 800a6fe:	af00      	add	r7, sp, #0
 800a700:	6078      	str	r0, [r7, #4]
 800a702:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	689b      	ldr	r3, [r3, #8]
 800a708:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a710:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a712:	683a      	ldr	r2, [r7, #0]
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	4313      	orrs	r3, r2
 800a718:	f043 0307 	orr.w	r3, r3, #7
 800a71c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	68fa      	ldr	r2, [r7, #12]
 800a722:	609a      	str	r2, [r3, #8]
}
 800a724:	bf00      	nop
 800a726:	3714      	adds	r7, #20
 800a728:	46bd      	mov	sp, r7
 800a72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72e:	4770      	bx	lr

0800a730 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a730:	b480      	push	{r7}
 800a732:	b087      	sub	sp, #28
 800a734:	af00      	add	r7, sp, #0
 800a736:	60f8      	str	r0, [r7, #12]
 800a738:	60b9      	str	r1, [r7, #8]
 800a73a:	607a      	str	r2, [r7, #4]
 800a73c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	689b      	ldr	r3, [r3, #8]
 800a742:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a744:	697b      	ldr	r3, [r7, #20]
 800a746:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a74a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	021a      	lsls	r2, r3, #8
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	431a      	orrs	r2, r3
 800a754:	68bb      	ldr	r3, [r7, #8]
 800a756:	4313      	orrs	r3, r2
 800a758:	697a      	ldr	r2, [r7, #20]
 800a75a:	4313      	orrs	r3, r2
 800a75c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	697a      	ldr	r2, [r7, #20]
 800a762:	609a      	str	r2, [r3, #8]
}
 800a764:	bf00      	nop
 800a766:	371c      	adds	r7, #28
 800a768:	46bd      	mov	sp, r7
 800a76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76e:	4770      	bx	lr

0800a770 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a770:	b480      	push	{r7}
 800a772:	b087      	sub	sp, #28
 800a774:	af00      	add	r7, sp, #0
 800a776:	60f8      	str	r0, [r7, #12]
 800a778:	60b9      	str	r1, [r7, #8]
 800a77a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	f003 031f 	and.w	r3, r3, #31
 800a782:	2201      	movs	r2, #1
 800a784:	fa02 f303 	lsl.w	r3, r2, r3
 800a788:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	6a1a      	ldr	r2, [r3, #32]
 800a78e:	697b      	ldr	r3, [r7, #20]
 800a790:	43db      	mvns	r3, r3
 800a792:	401a      	ands	r2, r3
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	6a1a      	ldr	r2, [r3, #32]
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	f003 031f 	and.w	r3, r3, #31
 800a7a2:	6879      	ldr	r1, [r7, #4]
 800a7a4:	fa01 f303 	lsl.w	r3, r1, r3
 800a7a8:	431a      	orrs	r2, r3
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	621a      	str	r2, [r3, #32]
}
 800a7ae:	bf00      	nop
 800a7b0:	371c      	adds	r7, #28
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b8:	4770      	bx	lr
	...

0800a7bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b085      	sub	sp, #20
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
 800a7c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a7cc:	2b01      	cmp	r3, #1
 800a7ce:	d101      	bne.n	800a7d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a7d0:	2302      	movs	r3, #2
 800a7d2:	e06d      	b.n	800a8b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	2202      	movs	r2, #2
 800a7e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	685b      	ldr	r3, [r3, #4]
 800a7ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	689b      	ldr	r3, [r3, #8]
 800a7f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	4a30      	ldr	r2, [pc, #192]	@ (800a8bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a7fa:	4293      	cmp	r3, r2
 800a7fc:	d004      	beq.n	800a808 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	4a2f      	ldr	r2, [pc, #188]	@ (800a8c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a804:	4293      	cmp	r3, r2
 800a806:	d108      	bne.n	800a81a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a80e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	685b      	ldr	r3, [r3, #4]
 800a814:	68fa      	ldr	r2, [r7, #12]
 800a816:	4313      	orrs	r3, r2
 800a818:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a820:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	68fa      	ldr	r2, [r7, #12]
 800a828:	4313      	orrs	r3, r2
 800a82a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	68fa      	ldr	r2, [r7, #12]
 800a832:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	4a20      	ldr	r2, [pc, #128]	@ (800a8bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d022      	beq.n	800a884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a846:	d01d      	beq.n	800a884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	4a1d      	ldr	r2, [pc, #116]	@ (800a8c4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a84e:	4293      	cmp	r3, r2
 800a850:	d018      	beq.n	800a884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	4a1c      	ldr	r2, [pc, #112]	@ (800a8c8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a858:	4293      	cmp	r3, r2
 800a85a:	d013      	beq.n	800a884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	4a1a      	ldr	r2, [pc, #104]	@ (800a8cc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a862:	4293      	cmp	r3, r2
 800a864:	d00e      	beq.n	800a884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	4a15      	ldr	r2, [pc, #84]	@ (800a8c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a86c:	4293      	cmp	r3, r2
 800a86e:	d009      	beq.n	800a884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	4a16      	ldr	r2, [pc, #88]	@ (800a8d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a876:	4293      	cmp	r3, r2
 800a878:	d004      	beq.n	800a884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	4a15      	ldr	r2, [pc, #84]	@ (800a8d4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a880:	4293      	cmp	r3, r2
 800a882:	d10c      	bne.n	800a89e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a88a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	689b      	ldr	r3, [r3, #8]
 800a890:	68ba      	ldr	r2, [r7, #8]
 800a892:	4313      	orrs	r3, r2
 800a894:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	68ba      	ldr	r2, [r7, #8]
 800a89c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	2201      	movs	r2, #1
 800a8a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a8ae:	2300      	movs	r3, #0
}
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	3714      	adds	r7, #20
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr
 800a8bc:	40010000 	.word	0x40010000
 800a8c0:	40010400 	.word	0x40010400
 800a8c4:	40000400 	.word	0x40000400
 800a8c8:	40000800 	.word	0x40000800
 800a8cc:	40000c00 	.word	0x40000c00
 800a8d0:	40014000 	.word	0x40014000
 800a8d4:	40001800 	.word	0x40001800

0800a8d8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a8d8:	b480      	push	{r7}
 800a8da:	b085      	sub	sp, #20
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
 800a8e0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d101      	bne.n	800a8f4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a8f0:	2302      	movs	r3, #2
 800a8f2:	e065      	b.n	800a9c0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2201      	movs	r2, #1
 800a8f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a902:	683b      	ldr	r3, [r7, #0]
 800a904:	68db      	ldr	r3, [r3, #12]
 800a906:	4313      	orrs	r3, r2
 800a908:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	689b      	ldr	r3, [r3, #8]
 800a914:	4313      	orrs	r3, r2
 800a916:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	685b      	ldr	r3, [r3, #4]
 800a922:	4313      	orrs	r3, r2
 800a924:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	4313      	orrs	r3, r2
 800a932:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	691b      	ldr	r3, [r3, #16]
 800a93e:	4313      	orrs	r3, r2
 800a940:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	695b      	ldr	r3, [r3, #20]
 800a94c:	4313      	orrs	r3, r2
 800a94e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a95a:	4313      	orrs	r3, r2
 800a95c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a964:	683b      	ldr	r3, [r7, #0]
 800a966:	699b      	ldr	r3, [r3, #24]
 800a968:	041b      	lsls	r3, r3, #16
 800a96a:	4313      	orrs	r3, r2
 800a96c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	4a16      	ldr	r2, [pc, #88]	@ (800a9cc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a974:	4293      	cmp	r3, r2
 800a976:	d004      	beq.n	800a982 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	4a14      	ldr	r2, [pc, #80]	@ (800a9d0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a97e:	4293      	cmp	r3, r2
 800a980:	d115      	bne.n	800a9ae <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a988:	683b      	ldr	r3, [r7, #0]
 800a98a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a98c:	051b      	lsls	r3, r3, #20
 800a98e:	4313      	orrs	r3, r2
 800a990:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a998:	683b      	ldr	r3, [r7, #0]
 800a99a:	69db      	ldr	r3, [r3, #28]
 800a99c:	4313      	orrs	r3, r2
 800a99e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	6a1b      	ldr	r3, [r3, #32]
 800a9aa:	4313      	orrs	r3, r2
 800a9ac:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	68fa      	ldr	r2, [r7, #12]
 800a9b4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a9be:	2300      	movs	r3, #0
}
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	3714      	adds	r7, #20
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ca:	4770      	bx	lr
 800a9cc:	40010000 	.word	0x40010000
 800a9d0:	40010400 	.word	0x40010400

0800a9d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b083      	sub	sp, #12
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a9dc:	bf00      	nop
 800a9de:	370c      	adds	r7, #12
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e6:	4770      	bx	lr

0800a9e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b083      	sub	sp, #12
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a9f0:	bf00      	nop
 800a9f2:	370c      	adds	r7, #12
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fa:	4770      	bx	lr

0800a9fc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	b083      	sub	sp, #12
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800aa04:	bf00      	nop
 800aa06:	370c      	adds	r7, #12
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0e:	4770      	bx	lr

0800aa10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b082      	sub	sp, #8
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d101      	bne.n	800aa22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aa1e:	2301      	movs	r3, #1
 800aa20:	e040      	b.n	800aaa4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d106      	bne.n	800aa38 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f7fa fffc 	bl	8005a30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2224      	movs	r2, #36	@ 0x24
 800aa3c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	681a      	ldr	r2, [r3, #0]
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	f022 0201 	bic.w	r2, r2, #1
 800aa4c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	f000 fbe6 	bl	800b220 <UART_SetConfig>
 800aa54:	4603      	mov	r3, r0
 800aa56:	2b01      	cmp	r3, #1
 800aa58:	d101      	bne.n	800aa5e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	e022      	b.n	800aaa4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d002      	beq.n	800aa6c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f000 fe3e 	bl	800b6e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	685a      	ldr	r2, [r3, #4]
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800aa7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	689a      	ldr	r2, [r3, #8]
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800aa8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	681a      	ldr	r2, [r3, #0]
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f042 0201 	orr.w	r2, r2, #1
 800aa9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f000 fec5 	bl	800b82c <UART_CheckIdleState>
 800aaa2:	4603      	mov	r3, r0
}
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	3708      	adds	r7, #8
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	bd80      	pop	{r7, pc}

0800aaac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b08a      	sub	sp, #40	@ 0x28
 800aab0:	af02      	add	r7, sp, #8
 800aab2:	60f8      	str	r0, [r7, #12]
 800aab4:	60b9      	str	r1, [r7, #8]
 800aab6:	603b      	str	r3, [r7, #0]
 800aab8:	4613      	mov	r3, r2
 800aaba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aac0:	2b20      	cmp	r3, #32
 800aac2:	d171      	bne.n	800aba8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d002      	beq.n	800aad0 <HAL_UART_Transmit+0x24>
 800aaca:	88fb      	ldrh	r3, [r7, #6]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d101      	bne.n	800aad4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800aad0:	2301      	movs	r3, #1
 800aad2:	e06a      	b.n	800abaa <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	2200      	movs	r2, #0
 800aad8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	2221      	movs	r2, #33	@ 0x21
 800aae0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800aae2:	f7fb f887 	bl	8005bf4 <HAL_GetTick>
 800aae6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	88fa      	ldrh	r2, [r7, #6]
 800aaec:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	88fa      	ldrh	r2, [r7, #6]
 800aaf4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	689b      	ldr	r3, [r3, #8]
 800aafc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab00:	d108      	bne.n	800ab14 <HAL_UART_Transmit+0x68>
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	691b      	ldr	r3, [r3, #16]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d104      	bne.n	800ab14 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	61bb      	str	r3, [r7, #24]
 800ab12:	e003      	b.n	800ab1c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800ab14:	68bb      	ldr	r3, [r7, #8]
 800ab16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ab18:	2300      	movs	r3, #0
 800ab1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ab1c:	e02c      	b.n	800ab78 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ab1e:	683b      	ldr	r3, [r7, #0]
 800ab20:	9300      	str	r3, [sp, #0]
 800ab22:	697b      	ldr	r3, [r7, #20]
 800ab24:	2200      	movs	r2, #0
 800ab26:	2180      	movs	r1, #128	@ 0x80
 800ab28:	68f8      	ldr	r0, [r7, #12]
 800ab2a:	f000 feb6 	bl	800b89a <UART_WaitOnFlagUntilTimeout>
 800ab2e:	4603      	mov	r3, r0
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d001      	beq.n	800ab38 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 800ab34:	2303      	movs	r3, #3
 800ab36:	e038      	b.n	800abaa <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800ab38:	69fb      	ldr	r3, [r7, #28]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d10b      	bne.n	800ab56 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ab3e:	69bb      	ldr	r3, [r7, #24]
 800ab40:	881b      	ldrh	r3, [r3, #0]
 800ab42:	461a      	mov	r2, r3
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ab4c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ab4e:	69bb      	ldr	r3, [r7, #24]
 800ab50:	3302      	adds	r3, #2
 800ab52:	61bb      	str	r3, [r7, #24]
 800ab54:	e007      	b.n	800ab66 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ab56:	69fb      	ldr	r3, [r7, #28]
 800ab58:	781a      	ldrb	r2, [r3, #0]
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ab60:	69fb      	ldr	r3, [r7, #28]
 800ab62:	3301      	adds	r3, #1
 800ab64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ab6c:	b29b      	uxth	r3, r3
 800ab6e:	3b01      	subs	r3, #1
 800ab70:	b29a      	uxth	r2, r3
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ab7e:	b29b      	uxth	r3, r3
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d1cc      	bne.n	800ab1e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	9300      	str	r3, [sp, #0]
 800ab88:	697b      	ldr	r3, [r7, #20]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	2140      	movs	r1, #64	@ 0x40
 800ab8e:	68f8      	ldr	r0, [r7, #12]
 800ab90:	f000 fe83 	bl	800b89a <UART_WaitOnFlagUntilTimeout>
 800ab94:	4603      	mov	r3, r0
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d001      	beq.n	800ab9e <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800ab9a:	2303      	movs	r3, #3
 800ab9c:	e005      	b.n	800abaa <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	2220      	movs	r2, #32
 800aba2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800aba4:	2300      	movs	r3, #0
 800aba6:	e000      	b.n	800abaa <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800aba8:	2302      	movs	r3, #2
  }
}
 800abaa:	4618      	mov	r0, r3
 800abac:	3720      	adds	r7, #32
 800abae:	46bd      	mov	sp, r7
 800abb0:	bd80      	pop	{r7, pc}

0800abb2 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800abb2:	b580      	push	{r7, lr}
 800abb4:	b08a      	sub	sp, #40	@ 0x28
 800abb6:	af00      	add	r7, sp, #0
 800abb8:	60f8      	str	r0, [r7, #12]
 800abba:	60b9      	str	r1, [r7, #8]
 800abbc:	4613      	mov	r3, r2
 800abbe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abc6:	2b20      	cmp	r3, #32
 800abc8:	d132      	bne.n	800ac30 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d002      	beq.n	800abd6 <HAL_UART_Receive_IT+0x24>
 800abd0:	88fb      	ldrh	r3, [r7, #6]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d101      	bne.n	800abda <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800abd6:	2301      	movs	r3, #1
 800abd8:	e02b      	b.n	800ac32 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	2200      	movs	r2, #0
 800abde:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	685b      	ldr	r3, [r3, #4]
 800abe6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800abea:	2b00      	cmp	r3, #0
 800abec:	d018      	beq.n	800ac20 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abf4:	697b      	ldr	r3, [r7, #20]
 800abf6:	e853 3f00 	ldrex	r3, [r3]
 800abfa:	613b      	str	r3, [r7, #16]
   return(result);
 800abfc:	693b      	ldr	r3, [r7, #16]
 800abfe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ac02:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	461a      	mov	r2, r3
 800ac0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac0c:	623b      	str	r3, [r7, #32]
 800ac0e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac10:	69f9      	ldr	r1, [r7, #28]
 800ac12:	6a3a      	ldr	r2, [r7, #32]
 800ac14:	e841 2300 	strex	r3, r2, [r1]
 800ac18:	61bb      	str	r3, [r7, #24]
   return(result);
 800ac1a:	69bb      	ldr	r3, [r7, #24]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d1e6      	bne.n	800abee <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ac20:	88fb      	ldrh	r3, [r7, #6]
 800ac22:	461a      	mov	r2, r3
 800ac24:	68b9      	ldr	r1, [r7, #8]
 800ac26:	68f8      	ldr	r0, [r7, #12]
 800ac28:	f000 fefe 	bl	800ba28 <UART_Start_Receive_IT>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	e000      	b.n	800ac32 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800ac30:	2302      	movs	r3, #2
  }
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	3728      	adds	r7, #40	@ 0x28
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}
	...

0800ac3c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b0ba      	sub	sp, #232	@ 0xe8
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	69db      	ldr	r3, [r3, #28]
 800ac4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	689b      	ldr	r3, [r3, #8]
 800ac5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ac62:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ac66:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ac6a:	4013      	ands	r3, r2
 800ac6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ac70:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d115      	bne.n	800aca4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800ac78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac7c:	f003 0320 	and.w	r3, r3, #32
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d00f      	beq.n	800aca4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ac84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac88:	f003 0320 	and.w	r3, r3, #32
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d009      	beq.n	800aca4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	f000 8297 	beq.w	800b1c8 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ac9e:	6878      	ldr	r0, [r7, #4]
 800aca0:	4798      	blx	r3
      }
      return;
 800aca2:	e291      	b.n	800b1c8 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800aca4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	f000 8117 	beq.w	800aedc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800acae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800acb2:	f003 0301 	and.w	r3, r3, #1
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d106      	bne.n	800acc8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800acba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800acbe:	4b85      	ldr	r3, [pc, #532]	@ (800aed4 <HAL_UART_IRQHandler+0x298>)
 800acc0:	4013      	ands	r3, r2
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	f000 810a 	beq.w	800aedc <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800acc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800accc:	f003 0301 	and.w	r3, r3, #1
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d011      	beq.n	800acf8 <HAL_UART_IRQHandler+0xbc>
 800acd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800acd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d00b      	beq.n	800acf8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	2201      	movs	r2, #1
 800ace6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800acee:	f043 0201 	orr.w	r2, r3, #1
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800acf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acfc:	f003 0302 	and.w	r3, r3, #2
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d011      	beq.n	800ad28 <HAL_UART_IRQHandler+0xec>
 800ad04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad08:	f003 0301 	and.w	r3, r3, #1
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d00b      	beq.n	800ad28 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	2202      	movs	r2, #2
 800ad16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ad1e:	f043 0204 	orr.w	r2, r3, #4
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ad28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad2c:	f003 0304 	and.w	r3, r3, #4
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d011      	beq.n	800ad58 <HAL_UART_IRQHandler+0x11c>
 800ad34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad38:	f003 0301 	and.w	r3, r3, #1
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d00b      	beq.n	800ad58 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	2204      	movs	r2, #4
 800ad46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ad4e:	f043 0202 	orr.w	r2, r3, #2
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ad58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad5c:	f003 0308 	and.w	r3, r3, #8
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d017      	beq.n	800ad94 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800ad64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad68:	f003 0320 	and.w	r3, r3, #32
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d105      	bne.n	800ad7c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800ad70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad74:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d00b      	beq.n	800ad94 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	2208      	movs	r2, #8
 800ad82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ad8a:	f043 0208 	orr.w	r2, r3, #8
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ad94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d012      	beq.n	800adc6 <HAL_UART_IRQHandler+0x18a>
 800ada0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ada4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d00c      	beq.n	800adc6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800adb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800adbc:	f043 0220 	orr.w	r2, r3, #32
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800adcc:	2b00      	cmp	r3, #0
 800adce:	f000 81fd 	beq.w	800b1cc <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800add2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800add6:	f003 0320 	and.w	r3, r3, #32
 800adda:	2b00      	cmp	r3, #0
 800addc:	d00d      	beq.n	800adfa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800adde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ade2:	f003 0320 	and.w	r3, r3, #32
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d007      	beq.n	800adfa <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d003      	beq.n	800adfa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800adf6:	6878      	ldr	r0, [r7, #4]
 800adf8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ae00:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	689b      	ldr	r3, [r3, #8]
 800ae0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae0e:	2b40      	cmp	r3, #64	@ 0x40
 800ae10:	d005      	beq.n	800ae1e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ae12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ae16:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d04f      	beq.n	800aebe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ae1e:	6878      	ldr	r0, [r7, #4]
 800ae20:	f000 fec8 	bl	800bbb4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	689b      	ldr	r3, [r3, #8]
 800ae2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae2e:	2b40      	cmp	r3, #64	@ 0x40
 800ae30:	d141      	bne.n	800aeb6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	3308      	adds	r3, #8
 800ae38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ae40:	e853 3f00 	ldrex	r3, [r3]
 800ae44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ae48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ae4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	3308      	adds	r3, #8
 800ae5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ae5e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ae62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ae6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ae6e:	e841 2300 	strex	r3, r2, [r1]
 800ae72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ae76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d1d9      	bne.n	800ae32 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d013      	beq.n	800aeae <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae8a:	4a13      	ldr	r2, [pc, #76]	@ (800aed8 <HAL_UART_IRQHandler+0x29c>)
 800ae8c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae92:	4618      	mov	r0, r3
 800ae94:	f7fb f85f 	bl	8005f56 <HAL_DMA_Abort_IT>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d017      	beq.n	800aece <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aea4:	687a      	ldr	r2, [r7, #4]
 800aea6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800aea8:	4610      	mov	r0, r2
 800aeaa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aeac:	e00f      	b.n	800aece <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800aeae:	6878      	ldr	r0, [r7, #4]
 800aeb0:	f000 f9a0 	bl	800b1f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aeb4:	e00b      	b.n	800aece <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f000 f99c 	bl	800b1f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aebc:	e007      	b.n	800aece <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f000 f998 	bl	800b1f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2200      	movs	r2, #0
 800aec8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800aecc:	e17e      	b.n	800b1cc <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aece:	bf00      	nop
    return;
 800aed0:	e17c      	b.n	800b1cc <HAL_UART_IRQHandler+0x590>
 800aed2:	bf00      	nop
 800aed4:	04000120 	.word	0x04000120
 800aed8:	0800bc7d 	.word	0x0800bc7d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aee0:	2b01      	cmp	r3, #1
 800aee2:	f040 814c 	bne.w	800b17e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800aee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aeea:	f003 0310 	and.w	r3, r3, #16
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	f000 8145 	beq.w	800b17e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800aef4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aef8:	f003 0310 	and.w	r3, r3, #16
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	f000 813e 	beq.w	800b17e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	2210      	movs	r2, #16
 800af08:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	689b      	ldr	r3, [r3, #8]
 800af10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af14:	2b40      	cmp	r3, #64	@ 0x40
 800af16:	f040 80b6 	bne.w	800b086 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	685b      	ldr	r3, [r3, #4]
 800af22:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800af26:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	f000 8150 	beq.w	800b1d0 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800af36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800af3a:	429a      	cmp	r2, r3
 800af3c:	f080 8148 	bcs.w	800b1d0 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800af46:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800af4e:	69db      	ldr	r3, [r3, #28]
 800af50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af54:	f000 8086 	beq.w	800b064 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af60:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800af64:	e853 3f00 	ldrex	r3, [r3]
 800af68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800af6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800af70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	461a      	mov	r2, r3
 800af7e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800af82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800af86:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af8a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800af8e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800af92:	e841 2300 	strex	r3, r2, [r1]
 800af96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800af9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d1da      	bne.n	800af58 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	3308      	adds	r3, #8
 800afa8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afaa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800afac:	e853 3f00 	ldrex	r3, [r3]
 800afb0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800afb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800afb4:	f023 0301 	bic.w	r3, r3, #1
 800afb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	3308      	adds	r3, #8
 800afc2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800afc6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800afca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afcc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800afce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800afd2:	e841 2300 	strex	r3, r2, [r1]
 800afd6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800afd8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d1e1      	bne.n	800afa2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	3308      	adds	r3, #8
 800afe4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afe6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800afe8:	e853 3f00 	ldrex	r3, [r3]
 800afec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800afee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aff0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aff4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	3308      	adds	r3, #8
 800affe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b002:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b004:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b006:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b008:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b00a:	e841 2300 	strex	r3, r2, [r1]
 800b00e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b010:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b012:	2b00      	cmp	r3, #0
 800b014:	d1e3      	bne.n	800afde <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	2220      	movs	r2, #32
 800b01a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	2200      	movs	r2, #0
 800b022:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b02a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b02c:	e853 3f00 	ldrex	r3, [r3]
 800b030:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b034:	f023 0310 	bic.w	r3, r3, #16
 800b038:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	461a      	mov	r2, r3
 800b042:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b046:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b048:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b04a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b04c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b04e:	e841 2300 	strex	r3, r2, [r1]
 800b052:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b054:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b056:	2b00      	cmp	r3, #0
 800b058:	d1e4      	bne.n	800b024 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b05e:	4618      	mov	r0, r3
 800b060:	f7fa ff09 	bl	8005e76 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2202      	movs	r2, #2
 800b068:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b076:	b29b      	uxth	r3, r3
 800b078:	1ad3      	subs	r3, r2, r3
 800b07a:	b29b      	uxth	r3, r3
 800b07c:	4619      	mov	r1, r3
 800b07e:	6878      	ldr	r0, [r7, #4]
 800b080:	f000 f8c2 	bl	800b208 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b084:	e0a4      	b.n	800b1d0 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b092:	b29b      	uxth	r3, r3
 800b094:	1ad3      	subs	r3, r2, r3
 800b096:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	f000 8096 	beq.w	800b1d4 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 800b0a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	f000 8091 	beq.w	800b1d4 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ba:	e853 3f00 	ldrex	r3, [r3]
 800b0be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b0c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b0c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	461a      	mov	r2, r3
 800b0d0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b0d4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b0da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0dc:	e841 2300 	strex	r3, r2, [r1]
 800b0e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b0e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d1e4      	bne.n	800b0b2 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	3308      	adds	r3, #8
 800b0ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0f2:	e853 3f00 	ldrex	r3, [r3]
 800b0f6:	623b      	str	r3, [r7, #32]
   return(result);
 800b0f8:	6a3b      	ldr	r3, [r7, #32]
 800b0fa:	f023 0301 	bic.w	r3, r3, #1
 800b0fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	3308      	adds	r3, #8
 800b108:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b10c:	633a      	str	r2, [r7, #48]	@ 0x30
 800b10e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b110:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b112:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b114:	e841 2300 	strex	r3, r2, [r1]
 800b118:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b11a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d1e3      	bne.n	800b0e8 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	2220      	movs	r2, #32
 800b124:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2200      	movs	r2, #0
 800b12c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2200      	movs	r2, #0
 800b132:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b13a:	693b      	ldr	r3, [r7, #16]
 800b13c:	e853 3f00 	ldrex	r3, [r3]
 800b140:	60fb      	str	r3, [r7, #12]
   return(result);
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	f023 0310 	bic.w	r3, r3, #16
 800b148:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	461a      	mov	r2, r3
 800b152:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b156:	61fb      	str	r3, [r7, #28]
 800b158:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b15a:	69b9      	ldr	r1, [r7, #24]
 800b15c:	69fa      	ldr	r2, [r7, #28]
 800b15e:	e841 2300 	strex	r3, r2, [r1]
 800b162:	617b      	str	r3, [r7, #20]
   return(result);
 800b164:	697b      	ldr	r3, [r7, #20]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d1e4      	bne.n	800b134 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	2202      	movs	r2, #2
 800b16e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b170:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b174:	4619      	mov	r1, r3
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f000 f846 	bl	800b208 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b17c:	e02a      	b.n	800b1d4 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800b17e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b186:	2b00      	cmp	r3, #0
 800b188:	d00e      	beq.n	800b1a8 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800b18a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b18e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b192:	2b00      	cmp	r3, #0
 800b194:	d008      	beq.n	800b1a8 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d01c      	beq.n	800b1d8 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b1a2:	6878      	ldr	r0, [r7, #4]
 800b1a4:	4798      	blx	r3
    }
    return;
 800b1a6:	e017      	b.n	800b1d8 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b1a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d012      	beq.n	800b1da <HAL_UART_IRQHandler+0x59e>
 800b1b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d00c      	beq.n	800b1da <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f000 fd71 	bl	800bca8 <UART_EndTransmit_IT>
    return;
 800b1c6:	e008      	b.n	800b1da <HAL_UART_IRQHandler+0x59e>
      return;
 800b1c8:	bf00      	nop
 800b1ca:	e006      	b.n	800b1da <HAL_UART_IRQHandler+0x59e>
    return;
 800b1cc:	bf00      	nop
 800b1ce:	e004      	b.n	800b1da <HAL_UART_IRQHandler+0x59e>
      return;
 800b1d0:	bf00      	nop
 800b1d2:	e002      	b.n	800b1da <HAL_UART_IRQHandler+0x59e>
      return;
 800b1d4:	bf00      	nop
 800b1d6:	e000      	b.n	800b1da <HAL_UART_IRQHandler+0x59e>
    return;
 800b1d8:	bf00      	nop
  }

}
 800b1da:	37e8      	adds	r7, #232	@ 0xe8
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	bd80      	pop	{r7, pc}

0800b1e0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b1e0:	b480      	push	{r7}
 800b1e2:	b083      	sub	sp, #12
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b1e8:	bf00      	nop
 800b1ea:	370c      	adds	r7, #12
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f2:	4770      	bx	lr

0800b1f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b1f4:	b480      	push	{r7}
 800b1f6:	b083      	sub	sp, #12
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b1fc:	bf00      	nop
 800b1fe:	370c      	adds	r7, #12
 800b200:	46bd      	mov	sp, r7
 800b202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b206:	4770      	bx	lr

0800b208 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b208:	b480      	push	{r7}
 800b20a:	b083      	sub	sp, #12
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
 800b210:	460b      	mov	r3, r1
 800b212:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b214:	bf00      	nop
 800b216:	370c      	adds	r7, #12
 800b218:	46bd      	mov	sp, r7
 800b21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21e:	4770      	bx	lr

0800b220 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b088      	sub	sp, #32
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b228:	2300      	movs	r3, #0
 800b22a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	689a      	ldr	r2, [r3, #8]
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	691b      	ldr	r3, [r3, #16]
 800b234:	431a      	orrs	r2, r3
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	695b      	ldr	r3, [r3, #20]
 800b23a:	431a      	orrs	r2, r3
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	69db      	ldr	r3, [r3, #28]
 800b240:	4313      	orrs	r3, r2
 800b242:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	681a      	ldr	r2, [r3, #0]
 800b24a:	4ba6      	ldr	r3, [pc, #664]	@ (800b4e4 <UART_SetConfig+0x2c4>)
 800b24c:	4013      	ands	r3, r2
 800b24e:	687a      	ldr	r2, [r7, #4]
 800b250:	6812      	ldr	r2, [r2, #0]
 800b252:	6979      	ldr	r1, [r7, #20]
 800b254:	430b      	orrs	r3, r1
 800b256:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	685b      	ldr	r3, [r3, #4]
 800b25e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	68da      	ldr	r2, [r3, #12]
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	430a      	orrs	r2, r1
 800b26c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	699b      	ldr	r3, [r3, #24]
 800b272:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	6a1b      	ldr	r3, [r3, #32]
 800b278:	697a      	ldr	r2, [r7, #20]
 800b27a:	4313      	orrs	r3, r2
 800b27c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	689b      	ldr	r3, [r3, #8]
 800b284:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	697a      	ldr	r2, [r7, #20]
 800b28e:	430a      	orrs	r2, r1
 800b290:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	4a94      	ldr	r2, [pc, #592]	@ (800b4e8 <UART_SetConfig+0x2c8>)
 800b298:	4293      	cmp	r3, r2
 800b29a:	d120      	bne.n	800b2de <UART_SetConfig+0xbe>
 800b29c:	4b93      	ldr	r3, [pc, #588]	@ (800b4ec <UART_SetConfig+0x2cc>)
 800b29e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2a2:	f003 0303 	and.w	r3, r3, #3
 800b2a6:	2b03      	cmp	r3, #3
 800b2a8:	d816      	bhi.n	800b2d8 <UART_SetConfig+0xb8>
 800b2aa:	a201      	add	r2, pc, #4	@ (adr r2, 800b2b0 <UART_SetConfig+0x90>)
 800b2ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2b0:	0800b2c1 	.word	0x0800b2c1
 800b2b4:	0800b2cd 	.word	0x0800b2cd
 800b2b8:	0800b2c7 	.word	0x0800b2c7
 800b2bc:	0800b2d3 	.word	0x0800b2d3
 800b2c0:	2301      	movs	r3, #1
 800b2c2:	77fb      	strb	r3, [r7, #31]
 800b2c4:	e150      	b.n	800b568 <UART_SetConfig+0x348>
 800b2c6:	2302      	movs	r3, #2
 800b2c8:	77fb      	strb	r3, [r7, #31]
 800b2ca:	e14d      	b.n	800b568 <UART_SetConfig+0x348>
 800b2cc:	2304      	movs	r3, #4
 800b2ce:	77fb      	strb	r3, [r7, #31]
 800b2d0:	e14a      	b.n	800b568 <UART_SetConfig+0x348>
 800b2d2:	2308      	movs	r3, #8
 800b2d4:	77fb      	strb	r3, [r7, #31]
 800b2d6:	e147      	b.n	800b568 <UART_SetConfig+0x348>
 800b2d8:	2310      	movs	r3, #16
 800b2da:	77fb      	strb	r3, [r7, #31]
 800b2dc:	e144      	b.n	800b568 <UART_SetConfig+0x348>
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	4a83      	ldr	r2, [pc, #524]	@ (800b4f0 <UART_SetConfig+0x2d0>)
 800b2e4:	4293      	cmp	r3, r2
 800b2e6:	d132      	bne.n	800b34e <UART_SetConfig+0x12e>
 800b2e8:	4b80      	ldr	r3, [pc, #512]	@ (800b4ec <UART_SetConfig+0x2cc>)
 800b2ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2ee:	f003 030c 	and.w	r3, r3, #12
 800b2f2:	2b0c      	cmp	r3, #12
 800b2f4:	d828      	bhi.n	800b348 <UART_SetConfig+0x128>
 800b2f6:	a201      	add	r2, pc, #4	@ (adr r2, 800b2fc <UART_SetConfig+0xdc>)
 800b2f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2fc:	0800b331 	.word	0x0800b331
 800b300:	0800b349 	.word	0x0800b349
 800b304:	0800b349 	.word	0x0800b349
 800b308:	0800b349 	.word	0x0800b349
 800b30c:	0800b33d 	.word	0x0800b33d
 800b310:	0800b349 	.word	0x0800b349
 800b314:	0800b349 	.word	0x0800b349
 800b318:	0800b349 	.word	0x0800b349
 800b31c:	0800b337 	.word	0x0800b337
 800b320:	0800b349 	.word	0x0800b349
 800b324:	0800b349 	.word	0x0800b349
 800b328:	0800b349 	.word	0x0800b349
 800b32c:	0800b343 	.word	0x0800b343
 800b330:	2300      	movs	r3, #0
 800b332:	77fb      	strb	r3, [r7, #31]
 800b334:	e118      	b.n	800b568 <UART_SetConfig+0x348>
 800b336:	2302      	movs	r3, #2
 800b338:	77fb      	strb	r3, [r7, #31]
 800b33a:	e115      	b.n	800b568 <UART_SetConfig+0x348>
 800b33c:	2304      	movs	r3, #4
 800b33e:	77fb      	strb	r3, [r7, #31]
 800b340:	e112      	b.n	800b568 <UART_SetConfig+0x348>
 800b342:	2308      	movs	r3, #8
 800b344:	77fb      	strb	r3, [r7, #31]
 800b346:	e10f      	b.n	800b568 <UART_SetConfig+0x348>
 800b348:	2310      	movs	r3, #16
 800b34a:	77fb      	strb	r3, [r7, #31]
 800b34c:	e10c      	b.n	800b568 <UART_SetConfig+0x348>
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	4a68      	ldr	r2, [pc, #416]	@ (800b4f4 <UART_SetConfig+0x2d4>)
 800b354:	4293      	cmp	r3, r2
 800b356:	d120      	bne.n	800b39a <UART_SetConfig+0x17a>
 800b358:	4b64      	ldr	r3, [pc, #400]	@ (800b4ec <UART_SetConfig+0x2cc>)
 800b35a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b35e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b362:	2b30      	cmp	r3, #48	@ 0x30
 800b364:	d013      	beq.n	800b38e <UART_SetConfig+0x16e>
 800b366:	2b30      	cmp	r3, #48	@ 0x30
 800b368:	d814      	bhi.n	800b394 <UART_SetConfig+0x174>
 800b36a:	2b20      	cmp	r3, #32
 800b36c:	d009      	beq.n	800b382 <UART_SetConfig+0x162>
 800b36e:	2b20      	cmp	r3, #32
 800b370:	d810      	bhi.n	800b394 <UART_SetConfig+0x174>
 800b372:	2b00      	cmp	r3, #0
 800b374:	d002      	beq.n	800b37c <UART_SetConfig+0x15c>
 800b376:	2b10      	cmp	r3, #16
 800b378:	d006      	beq.n	800b388 <UART_SetConfig+0x168>
 800b37a:	e00b      	b.n	800b394 <UART_SetConfig+0x174>
 800b37c:	2300      	movs	r3, #0
 800b37e:	77fb      	strb	r3, [r7, #31]
 800b380:	e0f2      	b.n	800b568 <UART_SetConfig+0x348>
 800b382:	2302      	movs	r3, #2
 800b384:	77fb      	strb	r3, [r7, #31]
 800b386:	e0ef      	b.n	800b568 <UART_SetConfig+0x348>
 800b388:	2304      	movs	r3, #4
 800b38a:	77fb      	strb	r3, [r7, #31]
 800b38c:	e0ec      	b.n	800b568 <UART_SetConfig+0x348>
 800b38e:	2308      	movs	r3, #8
 800b390:	77fb      	strb	r3, [r7, #31]
 800b392:	e0e9      	b.n	800b568 <UART_SetConfig+0x348>
 800b394:	2310      	movs	r3, #16
 800b396:	77fb      	strb	r3, [r7, #31]
 800b398:	e0e6      	b.n	800b568 <UART_SetConfig+0x348>
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	4a56      	ldr	r2, [pc, #344]	@ (800b4f8 <UART_SetConfig+0x2d8>)
 800b3a0:	4293      	cmp	r3, r2
 800b3a2:	d120      	bne.n	800b3e6 <UART_SetConfig+0x1c6>
 800b3a4:	4b51      	ldr	r3, [pc, #324]	@ (800b4ec <UART_SetConfig+0x2cc>)
 800b3a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3aa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b3ae:	2bc0      	cmp	r3, #192	@ 0xc0
 800b3b0:	d013      	beq.n	800b3da <UART_SetConfig+0x1ba>
 800b3b2:	2bc0      	cmp	r3, #192	@ 0xc0
 800b3b4:	d814      	bhi.n	800b3e0 <UART_SetConfig+0x1c0>
 800b3b6:	2b80      	cmp	r3, #128	@ 0x80
 800b3b8:	d009      	beq.n	800b3ce <UART_SetConfig+0x1ae>
 800b3ba:	2b80      	cmp	r3, #128	@ 0x80
 800b3bc:	d810      	bhi.n	800b3e0 <UART_SetConfig+0x1c0>
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d002      	beq.n	800b3c8 <UART_SetConfig+0x1a8>
 800b3c2:	2b40      	cmp	r3, #64	@ 0x40
 800b3c4:	d006      	beq.n	800b3d4 <UART_SetConfig+0x1b4>
 800b3c6:	e00b      	b.n	800b3e0 <UART_SetConfig+0x1c0>
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	77fb      	strb	r3, [r7, #31]
 800b3cc:	e0cc      	b.n	800b568 <UART_SetConfig+0x348>
 800b3ce:	2302      	movs	r3, #2
 800b3d0:	77fb      	strb	r3, [r7, #31]
 800b3d2:	e0c9      	b.n	800b568 <UART_SetConfig+0x348>
 800b3d4:	2304      	movs	r3, #4
 800b3d6:	77fb      	strb	r3, [r7, #31]
 800b3d8:	e0c6      	b.n	800b568 <UART_SetConfig+0x348>
 800b3da:	2308      	movs	r3, #8
 800b3dc:	77fb      	strb	r3, [r7, #31]
 800b3de:	e0c3      	b.n	800b568 <UART_SetConfig+0x348>
 800b3e0:	2310      	movs	r3, #16
 800b3e2:	77fb      	strb	r3, [r7, #31]
 800b3e4:	e0c0      	b.n	800b568 <UART_SetConfig+0x348>
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	4a44      	ldr	r2, [pc, #272]	@ (800b4fc <UART_SetConfig+0x2dc>)
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	d125      	bne.n	800b43c <UART_SetConfig+0x21c>
 800b3f0:	4b3e      	ldr	r3, [pc, #248]	@ (800b4ec <UART_SetConfig+0x2cc>)
 800b3f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b3fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b3fe:	d017      	beq.n	800b430 <UART_SetConfig+0x210>
 800b400:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b404:	d817      	bhi.n	800b436 <UART_SetConfig+0x216>
 800b406:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b40a:	d00b      	beq.n	800b424 <UART_SetConfig+0x204>
 800b40c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b410:	d811      	bhi.n	800b436 <UART_SetConfig+0x216>
 800b412:	2b00      	cmp	r3, #0
 800b414:	d003      	beq.n	800b41e <UART_SetConfig+0x1fe>
 800b416:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b41a:	d006      	beq.n	800b42a <UART_SetConfig+0x20a>
 800b41c:	e00b      	b.n	800b436 <UART_SetConfig+0x216>
 800b41e:	2300      	movs	r3, #0
 800b420:	77fb      	strb	r3, [r7, #31]
 800b422:	e0a1      	b.n	800b568 <UART_SetConfig+0x348>
 800b424:	2302      	movs	r3, #2
 800b426:	77fb      	strb	r3, [r7, #31]
 800b428:	e09e      	b.n	800b568 <UART_SetConfig+0x348>
 800b42a:	2304      	movs	r3, #4
 800b42c:	77fb      	strb	r3, [r7, #31]
 800b42e:	e09b      	b.n	800b568 <UART_SetConfig+0x348>
 800b430:	2308      	movs	r3, #8
 800b432:	77fb      	strb	r3, [r7, #31]
 800b434:	e098      	b.n	800b568 <UART_SetConfig+0x348>
 800b436:	2310      	movs	r3, #16
 800b438:	77fb      	strb	r3, [r7, #31]
 800b43a:	e095      	b.n	800b568 <UART_SetConfig+0x348>
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	4a2f      	ldr	r2, [pc, #188]	@ (800b500 <UART_SetConfig+0x2e0>)
 800b442:	4293      	cmp	r3, r2
 800b444:	d125      	bne.n	800b492 <UART_SetConfig+0x272>
 800b446:	4b29      	ldr	r3, [pc, #164]	@ (800b4ec <UART_SetConfig+0x2cc>)
 800b448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b44c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b450:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b454:	d017      	beq.n	800b486 <UART_SetConfig+0x266>
 800b456:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b45a:	d817      	bhi.n	800b48c <UART_SetConfig+0x26c>
 800b45c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b460:	d00b      	beq.n	800b47a <UART_SetConfig+0x25a>
 800b462:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b466:	d811      	bhi.n	800b48c <UART_SetConfig+0x26c>
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d003      	beq.n	800b474 <UART_SetConfig+0x254>
 800b46c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b470:	d006      	beq.n	800b480 <UART_SetConfig+0x260>
 800b472:	e00b      	b.n	800b48c <UART_SetConfig+0x26c>
 800b474:	2301      	movs	r3, #1
 800b476:	77fb      	strb	r3, [r7, #31]
 800b478:	e076      	b.n	800b568 <UART_SetConfig+0x348>
 800b47a:	2302      	movs	r3, #2
 800b47c:	77fb      	strb	r3, [r7, #31]
 800b47e:	e073      	b.n	800b568 <UART_SetConfig+0x348>
 800b480:	2304      	movs	r3, #4
 800b482:	77fb      	strb	r3, [r7, #31]
 800b484:	e070      	b.n	800b568 <UART_SetConfig+0x348>
 800b486:	2308      	movs	r3, #8
 800b488:	77fb      	strb	r3, [r7, #31]
 800b48a:	e06d      	b.n	800b568 <UART_SetConfig+0x348>
 800b48c:	2310      	movs	r3, #16
 800b48e:	77fb      	strb	r3, [r7, #31]
 800b490:	e06a      	b.n	800b568 <UART_SetConfig+0x348>
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	4a1b      	ldr	r2, [pc, #108]	@ (800b504 <UART_SetConfig+0x2e4>)
 800b498:	4293      	cmp	r3, r2
 800b49a:	d138      	bne.n	800b50e <UART_SetConfig+0x2ee>
 800b49c:	4b13      	ldr	r3, [pc, #76]	@ (800b4ec <UART_SetConfig+0x2cc>)
 800b49e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4a2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800b4a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b4aa:	d017      	beq.n	800b4dc <UART_SetConfig+0x2bc>
 800b4ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b4b0:	d82a      	bhi.n	800b508 <UART_SetConfig+0x2e8>
 800b4b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4b6:	d00b      	beq.n	800b4d0 <UART_SetConfig+0x2b0>
 800b4b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4bc:	d824      	bhi.n	800b508 <UART_SetConfig+0x2e8>
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d003      	beq.n	800b4ca <UART_SetConfig+0x2aa>
 800b4c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4c6:	d006      	beq.n	800b4d6 <UART_SetConfig+0x2b6>
 800b4c8:	e01e      	b.n	800b508 <UART_SetConfig+0x2e8>
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	77fb      	strb	r3, [r7, #31]
 800b4ce:	e04b      	b.n	800b568 <UART_SetConfig+0x348>
 800b4d0:	2302      	movs	r3, #2
 800b4d2:	77fb      	strb	r3, [r7, #31]
 800b4d4:	e048      	b.n	800b568 <UART_SetConfig+0x348>
 800b4d6:	2304      	movs	r3, #4
 800b4d8:	77fb      	strb	r3, [r7, #31]
 800b4da:	e045      	b.n	800b568 <UART_SetConfig+0x348>
 800b4dc:	2308      	movs	r3, #8
 800b4de:	77fb      	strb	r3, [r7, #31]
 800b4e0:	e042      	b.n	800b568 <UART_SetConfig+0x348>
 800b4e2:	bf00      	nop
 800b4e4:	efff69f3 	.word	0xefff69f3
 800b4e8:	40011000 	.word	0x40011000
 800b4ec:	40023800 	.word	0x40023800
 800b4f0:	40004400 	.word	0x40004400
 800b4f4:	40004800 	.word	0x40004800
 800b4f8:	40004c00 	.word	0x40004c00
 800b4fc:	40005000 	.word	0x40005000
 800b500:	40011400 	.word	0x40011400
 800b504:	40007800 	.word	0x40007800
 800b508:	2310      	movs	r3, #16
 800b50a:	77fb      	strb	r3, [r7, #31]
 800b50c:	e02c      	b.n	800b568 <UART_SetConfig+0x348>
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	4a72      	ldr	r2, [pc, #456]	@ (800b6dc <UART_SetConfig+0x4bc>)
 800b514:	4293      	cmp	r3, r2
 800b516:	d125      	bne.n	800b564 <UART_SetConfig+0x344>
 800b518:	4b71      	ldr	r3, [pc, #452]	@ (800b6e0 <UART_SetConfig+0x4c0>)
 800b51a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b51e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b522:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b526:	d017      	beq.n	800b558 <UART_SetConfig+0x338>
 800b528:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b52c:	d817      	bhi.n	800b55e <UART_SetConfig+0x33e>
 800b52e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b532:	d00b      	beq.n	800b54c <UART_SetConfig+0x32c>
 800b534:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b538:	d811      	bhi.n	800b55e <UART_SetConfig+0x33e>
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d003      	beq.n	800b546 <UART_SetConfig+0x326>
 800b53e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b542:	d006      	beq.n	800b552 <UART_SetConfig+0x332>
 800b544:	e00b      	b.n	800b55e <UART_SetConfig+0x33e>
 800b546:	2300      	movs	r3, #0
 800b548:	77fb      	strb	r3, [r7, #31]
 800b54a:	e00d      	b.n	800b568 <UART_SetConfig+0x348>
 800b54c:	2302      	movs	r3, #2
 800b54e:	77fb      	strb	r3, [r7, #31]
 800b550:	e00a      	b.n	800b568 <UART_SetConfig+0x348>
 800b552:	2304      	movs	r3, #4
 800b554:	77fb      	strb	r3, [r7, #31]
 800b556:	e007      	b.n	800b568 <UART_SetConfig+0x348>
 800b558:	2308      	movs	r3, #8
 800b55a:	77fb      	strb	r3, [r7, #31]
 800b55c:	e004      	b.n	800b568 <UART_SetConfig+0x348>
 800b55e:	2310      	movs	r3, #16
 800b560:	77fb      	strb	r3, [r7, #31]
 800b562:	e001      	b.n	800b568 <UART_SetConfig+0x348>
 800b564:	2310      	movs	r3, #16
 800b566:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	69db      	ldr	r3, [r3, #28]
 800b56c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b570:	d15b      	bne.n	800b62a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800b572:	7ffb      	ldrb	r3, [r7, #31]
 800b574:	2b08      	cmp	r3, #8
 800b576:	d828      	bhi.n	800b5ca <UART_SetConfig+0x3aa>
 800b578:	a201      	add	r2, pc, #4	@ (adr r2, 800b580 <UART_SetConfig+0x360>)
 800b57a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b57e:	bf00      	nop
 800b580:	0800b5a5 	.word	0x0800b5a5
 800b584:	0800b5ad 	.word	0x0800b5ad
 800b588:	0800b5b5 	.word	0x0800b5b5
 800b58c:	0800b5cb 	.word	0x0800b5cb
 800b590:	0800b5bb 	.word	0x0800b5bb
 800b594:	0800b5cb 	.word	0x0800b5cb
 800b598:	0800b5cb 	.word	0x0800b5cb
 800b59c:	0800b5cb 	.word	0x0800b5cb
 800b5a0:	0800b5c3 	.word	0x0800b5c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b5a4:	f7fc fac0 	bl	8007b28 <HAL_RCC_GetPCLK1Freq>
 800b5a8:	61b8      	str	r0, [r7, #24]
        break;
 800b5aa:	e013      	b.n	800b5d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b5ac:	f7fc fad0 	bl	8007b50 <HAL_RCC_GetPCLK2Freq>
 800b5b0:	61b8      	str	r0, [r7, #24]
        break;
 800b5b2:	e00f      	b.n	800b5d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b5b4:	4b4b      	ldr	r3, [pc, #300]	@ (800b6e4 <UART_SetConfig+0x4c4>)
 800b5b6:	61bb      	str	r3, [r7, #24]
        break;
 800b5b8:	e00c      	b.n	800b5d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b5ba:	f7fc f9a3 	bl	8007904 <HAL_RCC_GetSysClockFreq>
 800b5be:	61b8      	str	r0, [r7, #24]
        break;
 800b5c0:	e008      	b.n	800b5d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b5c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b5c6:	61bb      	str	r3, [r7, #24]
        break;
 800b5c8:	e004      	b.n	800b5d4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b5ce:	2301      	movs	r3, #1
 800b5d0:	77bb      	strb	r3, [r7, #30]
        break;
 800b5d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b5d4:	69bb      	ldr	r3, [r7, #24]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d074      	beq.n	800b6c4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b5da:	69bb      	ldr	r3, [r7, #24]
 800b5dc:	005a      	lsls	r2, r3, #1
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	685b      	ldr	r3, [r3, #4]
 800b5e2:	085b      	lsrs	r3, r3, #1
 800b5e4:	441a      	add	r2, r3
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	685b      	ldr	r3, [r3, #4]
 800b5ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b5f0:	693b      	ldr	r3, [r7, #16]
 800b5f2:	2b0f      	cmp	r3, #15
 800b5f4:	d916      	bls.n	800b624 <UART_SetConfig+0x404>
 800b5f6:	693b      	ldr	r3, [r7, #16]
 800b5f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5fc:	d212      	bcs.n	800b624 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b5fe:	693b      	ldr	r3, [r7, #16]
 800b600:	b29b      	uxth	r3, r3
 800b602:	f023 030f 	bic.w	r3, r3, #15
 800b606:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b608:	693b      	ldr	r3, [r7, #16]
 800b60a:	085b      	lsrs	r3, r3, #1
 800b60c:	b29b      	uxth	r3, r3
 800b60e:	f003 0307 	and.w	r3, r3, #7
 800b612:	b29a      	uxth	r2, r3
 800b614:	89fb      	ldrh	r3, [r7, #14]
 800b616:	4313      	orrs	r3, r2
 800b618:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	89fa      	ldrh	r2, [r7, #14]
 800b620:	60da      	str	r2, [r3, #12]
 800b622:	e04f      	b.n	800b6c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b624:	2301      	movs	r3, #1
 800b626:	77bb      	strb	r3, [r7, #30]
 800b628:	e04c      	b.n	800b6c4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b62a:	7ffb      	ldrb	r3, [r7, #31]
 800b62c:	2b08      	cmp	r3, #8
 800b62e:	d828      	bhi.n	800b682 <UART_SetConfig+0x462>
 800b630:	a201      	add	r2, pc, #4	@ (adr r2, 800b638 <UART_SetConfig+0x418>)
 800b632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b636:	bf00      	nop
 800b638:	0800b65d 	.word	0x0800b65d
 800b63c:	0800b665 	.word	0x0800b665
 800b640:	0800b66d 	.word	0x0800b66d
 800b644:	0800b683 	.word	0x0800b683
 800b648:	0800b673 	.word	0x0800b673
 800b64c:	0800b683 	.word	0x0800b683
 800b650:	0800b683 	.word	0x0800b683
 800b654:	0800b683 	.word	0x0800b683
 800b658:	0800b67b 	.word	0x0800b67b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b65c:	f7fc fa64 	bl	8007b28 <HAL_RCC_GetPCLK1Freq>
 800b660:	61b8      	str	r0, [r7, #24]
        break;
 800b662:	e013      	b.n	800b68c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b664:	f7fc fa74 	bl	8007b50 <HAL_RCC_GetPCLK2Freq>
 800b668:	61b8      	str	r0, [r7, #24]
        break;
 800b66a:	e00f      	b.n	800b68c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b66c:	4b1d      	ldr	r3, [pc, #116]	@ (800b6e4 <UART_SetConfig+0x4c4>)
 800b66e:	61bb      	str	r3, [r7, #24]
        break;
 800b670:	e00c      	b.n	800b68c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b672:	f7fc f947 	bl	8007904 <HAL_RCC_GetSysClockFreq>
 800b676:	61b8      	str	r0, [r7, #24]
        break;
 800b678:	e008      	b.n	800b68c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b67a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b67e:	61bb      	str	r3, [r7, #24]
        break;
 800b680:	e004      	b.n	800b68c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800b682:	2300      	movs	r3, #0
 800b684:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b686:	2301      	movs	r3, #1
 800b688:	77bb      	strb	r3, [r7, #30]
        break;
 800b68a:	bf00      	nop
    }

    if (pclk != 0U)
 800b68c:	69bb      	ldr	r3, [r7, #24]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d018      	beq.n	800b6c4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	685b      	ldr	r3, [r3, #4]
 800b696:	085a      	lsrs	r2, r3, #1
 800b698:	69bb      	ldr	r3, [r7, #24]
 800b69a:	441a      	add	r2, r3
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	685b      	ldr	r3, [r3, #4]
 800b6a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6a4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b6a6:	693b      	ldr	r3, [r7, #16]
 800b6a8:	2b0f      	cmp	r3, #15
 800b6aa:	d909      	bls.n	800b6c0 <UART_SetConfig+0x4a0>
 800b6ac:	693b      	ldr	r3, [r7, #16]
 800b6ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b6b2:	d205      	bcs.n	800b6c0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	b29a      	uxth	r2, r3
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	60da      	str	r2, [r3, #12]
 800b6be:	e001      	b.n	800b6c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800b6d0:	7fbb      	ldrb	r3, [r7, #30]
}
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	3720      	adds	r7, #32
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
 800b6da:	bf00      	nop
 800b6dc:	40007c00 	.word	0x40007c00
 800b6e0:	40023800 	.word	0x40023800
 800b6e4:	00f42400 	.word	0x00f42400

0800b6e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b6e8:	b480      	push	{r7}
 800b6ea:	b083      	sub	sp, #12
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6f4:	f003 0301 	and.w	r3, r3, #1
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d00a      	beq.n	800b712 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	685b      	ldr	r3, [r3, #4]
 800b702:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	430a      	orrs	r2, r1
 800b710:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b716:	f003 0302 	and.w	r3, r3, #2
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d00a      	beq.n	800b734 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	685b      	ldr	r3, [r3, #4]
 800b724:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	430a      	orrs	r2, r1
 800b732:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b738:	f003 0304 	and.w	r3, r3, #4
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d00a      	beq.n	800b756 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	685b      	ldr	r3, [r3, #4]
 800b746:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	430a      	orrs	r2, r1
 800b754:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b75a:	f003 0308 	and.w	r3, r3, #8
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d00a      	beq.n	800b778 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	685b      	ldr	r3, [r3, #4]
 800b768:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	430a      	orrs	r2, r1
 800b776:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b77c:	f003 0310 	and.w	r3, r3, #16
 800b780:	2b00      	cmp	r3, #0
 800b782:	d00a      	beq.n	800b79a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	689b      	ldr	r3, [r3, #8]
 800b78a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	430a      	orrs	r2, r1
 800b798:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b79e:	f003 0320 	and.w	r3, r3, #32
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d00a      	beq.n	800b7bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	689b      	ldr	r3, [r3, #8]
 800b7ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	430a      	orrs	r2, r1
 800b7ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d01a      	beq.n	800b7fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	685b      	ldr	r3, [r3, #4]
 800b7ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	430a      	orrs	r2, r1
 800b7dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b7e6:	d10a      	bne.n	800b7fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	685b      	ldr	r3, [r3, #4]
 800b7ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	430a      	orrs	r2, r1
 800b7fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b806:	2b00      	cmp	r3, #0
 800b808:	d00a      	beq.n	800b820 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	685b      	ldr	r3, [r3, #4]
 800b810:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	430a      	orrs	r2, r1
 800b81e:	605a      	str	r2, [r3, #4]
  }
}
 800b820:	bf00      	nop
 800b822:	370c      	adds	r7, #12
 800b824:	46bd      	mov	sp, r7
 800b826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82a:	4770      	bx	lr

0800b82c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b086      	sub	sp, #24
 800b830:	af02      	add	r7, sp, #8
 800b832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2200      	movs	r2, #0
 800b838:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b83c:	f7fa f9da 	bl	8005bf4 <HAL_GetTick>
 800b840:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	f003 0308 	and.w	r3, r3, #8
 800b84c:	2b08      	cmp	r3, #8
 800b84e:	d10e      	bne.n	800b86e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b850:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b854:	9300      	str	r3, [sp, #0]
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	2200      	movs	r2, #0
 800b85a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b85e:	6878      	ldr	r0, [r7, #4]
 800b860:	f000 f81b 	bl	800b89a <UART_WaitOnFlagUntilTimeout>
 800b864:	4603      	mov	r3, r0
 800b866:	2b00      	cmp	r3, #0
 800b868:	d001      	beq.n	800b86e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b86a:	2303      	movs	r3, #3
 800b86c:	e011      	b.n	800b892 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	2220      	movs	r2, #32
 800b872:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	2220      	movs	r2, #32
 800b878:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	2200      	movs	r2, #0
 800b880:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	2200      	movs	r2, #0
 800b886:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	2200      	movs	r2, #0
 800b88c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800b890:	2300      	movs	r3, #0
}
 800b892:	4618      	mov	r0, r3
 800b894:	3710      	adds	r7, #16
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}

0800b89a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b89a:	b580      	push	{r7, lr}
 800b89c:	b09c      	sub	sp, #112	@ 0x70
 800b89e:	af00      	add	r7, sp, #0
 800b8a0:	60f8      	str	r0, [r7, #12]
 800b8a2:	60b9      	str	r1, [r7, #8]
 800b8a4:	603b      	str	r3, [r7, #0]
 800b8a6:	4613      	mov	r3, r2
 800b8a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b8aa:	e0a7      	b.n	800b9fc <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b8ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b8ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8b2:	f000 80a3 	beq.w	800b9fc <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b8b6:	f7fa f99d 	bl	8005bf4 <HAL_GetTick>
 800b8ba:	4602      	mov	r2, r0
 800b8bc:	683b      	ldr	r3, [r7, #0]
 800b8be:	1ad3      	subs	r3, r2, r3
 800b8c0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800b8c2:	429a      	cmp	r2, r3
 800b8c4:	d302      	bcc.n	800b8cc <UART_WaitOnFlagUntilTimeout+0x32>
 800b8c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d13f      	bne.n	800b94c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b8d4:	e853 3f00 	ldrex	r3, [r3]
 800b8d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b8da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8dc:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800b8e0:	667b      	str	r3, [r7, #100]	@ 0x64
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	461a      	mov	r2, r3
 800b8e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b8ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b8ec:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8ee:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b8f0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b8f2:	e841 2300 	strex	r3, r2, [r1]
 800b8f6:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800b8f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d1e6      	bne.n	800b8cc <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	3308      	adds	r3, #8
 800b904:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b908:	e853 3f00 	ldrex	r3, [r3]
 800b90c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b90e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b910:	f023 0301 	bic.w	r3, r3, #1
 800b914:	663b      	str	r3, [r7, #96]	@ 0x60
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	3308      	adds	r3, #8
 800b91c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b91e:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b920:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b922:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b924:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b926:	e841 2300 	strex	r3, r2, [r1]
 800b92a:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b92c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d1e5      	bne.n	800b8fe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	2220      	movs	r2, #32
 800b936:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	2220      	movs	r2, #32
 800b93c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	2200      	movs	r2, #0
 800b944:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 800b948:	2303      	movs	r3, #3
 800b94a:	e068      	b.n	800ba1e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	f003 0304 	and.w	r3, r3, #4
 800b956:	2b00      	cmp	r3, #0
 800b958:	d050      	beq.n	800b9fc <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	69db      	ldr	r3, [r3, #28]
 800b960:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b964:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b968:	d148      	bne.n	800b9fc <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b972:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b97a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b97c:	e853 3f00 	ldrex	r3, [r3]
 800b980:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b984:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800b988:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	461a      	mov	r2, r3
 800b990:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b992:	637b      	str	r3, [r7, #52]	@ 0x34
 800b994:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b996:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b998:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b99a:	e841 2300 	strex	r3, r2, [r1]
 800b99e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b9a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d1e6      	bne.n	800b974 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	3308      	adds	r3, #8
 800b9ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9ae:	697b      	ldr	r3, [r7, #20]
 800b9b0:	e853 3f00 	ldrex	r3, [r3]
 800b9b4:	613b      	str	r3, [r7, #16]
   return(result);
 800b9b6:	693b      	ldr	r3, [r7, #16]
 800b9b8:	f023 0301 	bic.w	r3, r3, #1
 800b9bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	3308      	adds	r3, #8
 800b9c4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b9c6:	623a      	str	r2, [r7, #32]
 800b9c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9ca:	69f9      	ldr	r1, [r7, #28]
 800b9cc:	6a3a      	ldr	r2, [r7, #32]
 800b9ce:	e841 2300 	strex	r3, r2, [r1]
 800b9d2:	61bb      	str	r3, [r7, #24]
   return(result);
 800b9d4:	69bb      	ldr	r3, [r7, #24]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d1e5      	bne.n	800b9a6 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	2220      	movs	r2, #32
 800b9de:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	2220      	movs	r2, #32
 800b9e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	2220      	movs	r2, #32
 800b9ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800b9f8:	2303      	movs	r3, #3
 800b9fa:	e010      	b.n	800ba1e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	69da      	ldr	r2, [r3, #28]
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	4013      	ands	r3, r2
 800ba06:	68ba      	ldr	r2, [r7, #8]
 800ba08:	429a      	cmp	r2, r3
 800ba0a:	bf0c      	ite	eq
 800ba0c:	2301      	moveq	r3, #1
 800ba0e:	2300      	movne	r3, #0
 800ba10:	b2db      	uxtb	r3, r3
 800ba12:	461a      	mov	r2, r3
 800ba14:	79fb      	ldrb	r3, [r7, #7]
 800ba16:	429a      	cmp	r2, r3
 800ba18:	f43f af48 	beq.w	800b8ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ba1c:	2300      	movs	r3, #0
}
 800ba1e:	4618      	mov	r0, r3
 800ba20:	3770      	adds	r7, #112	@ 0x70
 800ba22:	46bd      	mov	sp, r7
 800ba24:	bd80      	pop	{r7, pc}
	...

0800ba28 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ba28:	b480      	push	{r7}
 800ba2a:	b097      	sub	sp, #92	@ 0x5c
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	60f8      	str	r0, [r7, #12]
 800ba30:	60b9      	str	r1, [r7, #8]
 800ba32:	4613      	mov	r3, r2
 800ba34:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	68ba      	ldr	r2, [r7, #8]
 800ba3a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	88fa      	ldrh	r2, [r7, #6]
 800ba40:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	88fa      	ldrh	r2, [r7, #6]
 800ba48:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	2200      	movs	r2, #0
 800ba50:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	689b      	ldr	r3, [r3, #8]
 800ba56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba5a:	d10e      	bne.n	800ba7a <UART_Start_Receive_IT+0x52>
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	691b      	ldr	r3, [r3, #16]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d105      	bne.n	800ba70 <UART_Start_Receive_IT+0x48>
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800ba6a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ba6e:	e02d      	b.n	800bacc <UART_Start_Receive_IT+0xa4>
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	22ff      	movs	r2, #255	@ 0xff
 800ba74:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ba78:	e028      	b.n	800bacc <UART_Start_Receive_IT+0xa4>
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	689b      	ldr	r3, [r3, #8]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d10d      	bne.n	800ba9e <UART_Start_Receive_IT+0x76>
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	691b      	ldr	r3, [r3, #16]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d104      	bne.n	800ba94 <UART_Start_Receive_IT+0x6c>
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	22ff      	movs	r2, #255	@ 0xff
 800ba8e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ba92:	e01b      	b.n	800bacc <UART_Start_Receive_IT+0xa4>
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	227f      	movs	r2, #127	@ 0x7f
 800ba98:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ba9c:	e016      	b.n	800bacc <UART_Start_Receive_IT+0xa4>
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	689b      	ldr	r3, [r3, #8]
 800baa2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800baa6:	d10d      	bne.n	800bac4 <UART_Start_Receive_IT+0x9c>
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	691b      	ldr	r3, [r3, #16]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d104      	bne.n	800baba <UART_Start_Receive_IT+0x92>
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	227f      	movs	r2, #127	@ 0x7f
 800bab4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800bab8:	e008      	b.n	800bacc <UART_Start_Receive_IT+0xa4>
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	223f      	movs	r2, #63	@ 0x3f
 800babe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800bac2:	e003      	b.n	800bacc <UART_Start_Receive_IT+0xa4>
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	2200      	movs	r2, #0
 800bac8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	2200      	movs	r2, #0
 800bad0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	2222      	movs	r2, #34	@ 0x22
 800bad8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	3308      	adds	r3, #8
 800bae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bae4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bae6:	e853 3f00 	ldrex	r3, [r3]
 800baea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800baec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baee:	f043 0301 	orr.w	r3, r3, #1
 800baf2:	657b      	str	r3, [r7, #84]	@ 0x54
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	3308      	adds	r3, #8
 800bafa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bafc:	64ba      	str	r2, [r7, #72]	@ 0x48
 800bafe:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb00:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bb02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bb04:	e841 2300 	strex	r3, r2, [r1]
 800bb08:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800bb0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d1e5      	bne.n	800badc <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	689b      	ldr	r3, [r3, #8]
 800bb14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bb18:	d107      	bne.n	800bb2a <UART_Start_Receive_IT+0x102>
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	691b      	ldr	r3, [r3, #16]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d103      	bne.n	800bb2a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	4a21      	ldr	r2, [pc, #132]	@ (800bbac <UART_Start_Receive_IT+0x184>)
 800bb26:	669a      	str	r2, [r3, #104]	@ 0x68
 800bb28:	e002      	b.n	800bb30 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	4a20      	ldr	r2, [pc, #128]	@ (800bbb0 <UART_Start_Receive_IT+0x188>)
 800bb2e:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	691b      	ldr	r3, [r3, #16]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d019      	beq.n	800bb6c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb40:	e853 3f00 	ldrex	r3, [r3]
 800bb44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bb46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb48:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800bb4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	461a      	mov	r2, r3
 800bb54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb56:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb58:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb5a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bb5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bb5e:	e841 2300 	strex	r3, r2, [r1]
 800bb62:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800bb64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d1e6      	bne.n	800bb38 <UART_Start_Receive_IT+0x110>
 800bb6a:	e018      	b.n	800bb9e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb72:	697b      	ldr	r3, [r7, #20]
 800bb74:	e853 3f00 	ldrex	r3, [r3]
 800bb78:	613b      	str	r3, [r7, #16]
   return(result);
 800bb7a:	693b      	ldr	r3, [r7, #16]
 800bb7c:	f043 0320 	orr.w	r3, r3, #32
 800bb80:	653b      	str	r3, [r7, #80]	@ 0x50
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	461a      	mov	r2, r3
 800bb88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb8a:	623b      	str	r3, [r7, #32]
 800bb8c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb8e:	69f9      	ldr	r1, [r7, #28]
 800bb90:	6a3a      	ldr	r2, [r7, #32]
 800bb92:	e841 2300 	strex	r3, r2, [r1]
 800bb96:	61bb      	str	r3, [r7, #24]
   return(result);
 800bb98:	69bb      	ldr	r3, [r7, #24]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d1e6      	bne.n	800bb6c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800bb9e:	2300      	movs	r3, #0
}
 800bba0:	4618      	mov	r0, r3
 800bba2:	375c      	adds	r7, #92	@ 0x5c
 800bba4:	46bd      	mov	sp, r7
 800bba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbaa:	4770      	bx	lr
 800bbac:	0800be63 	.word	0x0800be63
 800bbb0:	0800bcfd 	.word	0x0800bcfd

0800bbb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bbb4:	b480      	push	{r7}
 800bbb6:	b095      	sub	sp, #84	@ 0x54
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbc4:	e853 3f00 	ldrex	r3, [r3]
 800bbc8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bbca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bbd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	461a      	mov	r2, r3
 800bbd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bbda:	643b      	str	r3, [r7, #64]	@ 0x40
 800bbdc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbde:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bbe0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bbe2:	e841 2300 	strex	r3, r2, [r1]
 800bbe6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bbe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d1e6      	bne.n	800bbbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	3308      	adds	r3, #8
 800bbf4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbf6:	6a3b      	ldr	r3, [r7, #32]
 800bbf8:	e853 3f00 	ldrex	r3, [r3]
 800bbfc:	61fb      	str	r3, [r7, #28]
   return(result);
 800bbfe:	69fb      	ldr	r3, [r7, #28]
 800bc00:	f023 0301 	bic.w	r3, r3, #1
 800bc04:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	3308      	adds	r3, #8
 800bc0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bc0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bc10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc12:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bc14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bc16:	e841 2300 	strex	r3, r2, [r1]
 800bc1a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bc1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d1e5      	bne.n	800bbee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc26:	2b01      	cmp	r3, #1
 800bc28:	d118      	bne.n	800bc5c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	e853 3f00 	ldrex	r3, [r3]
 800bc36:	60bb      	str	r3, [r7, #8]
   return(result);
 800bc38:	68bb      	ldr	r3, [r7, #8]
 800bc3a:	f023 0310 	bic.w	r3, r3, #16
 800bc3e:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	461a      	mov	r2, r3
 800bc46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc48:	61bb      	str	r3, [r7, #24]
 800bc4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc4c:	6979      	ldr	r1, [r7, #20]
 800bc4e:	69ba      	ldr	r2, [r7, #24]
 800bc50:	e841 2300 	strex	r3, r2, [r1]
 800bc54:	613b      	str	r3, [r7, #16]
   return(result);
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d1e6      	bne.n	800bc2a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	2220      	movs	r2, #32
 800bc60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2200      	movs	r2, #0
 800bc68:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800bc70:	bf00      	nop
 800bc72:	3754      	adds	r7, #84	@ 0x54
 800bc74:	46bd      	mov	sp, r7
 800bc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc7a:	4770      	bx	lr

0800bc7c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b084      	sub	sp, #16
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc88:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	2200      	movs	r2, #0
 800bc96:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bc9a:	68f8      	ldr	r0, [r7, #12]
 800bc9c:	f7ff faaa 	bl	800b1f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bca0:	bf00      	nop
 800bca2:	3710      	adds	r7, #16
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}

0800bca8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b088      	sub	sp, #32
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	e853 3f00 	ldrex	r3, [r3]
 800bcbc:	60bb      	str	r3, [r7, #8]
   return(result);
 800bcbe:	68bb      	ldr	r3, [r7, #8]
 800bcc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bcc4:	61fb      	str	r3, [r7, #28]
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	461a      	mov	r2, r3
 800bccc:	69fb      	ldr	r3, [r7, #28]
 800bcce:	61bb      	str	r3, [r7, #24]
 800bcd0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcd2:	6979      	ldr	r1, [r7, #20]
 800bcd4:	69ba      	ldr	r2, [r7, #24]
 800bcd6:	e841 2300 	strex	r3, r2, [r1]
 800bcda:	613b      	str	r3, [r7, #16]
   return(result);
 800bcdc:	693b      	ldr	r3, [r7, #16]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d1e6      	bne.n	800bcb0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	2220      	movs	r2, #32
 800bce6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2200      	movs	r2, #0
 800bcec:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bcee:	6878      	ldr	r0, [r7, #4]
 800bcf0:	f7ff fa76 	bl	800b1e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bcf4:	bf00      	nop
 800bcf6:	3720      	adds	r7, #32
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	bd80      	pop	{r7, pc}

0800bcfc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b096      	sub	sp, #88	@ 0x58
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd0a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd14:	2b22      	cmp	r3, #34	@ 0x22
 800bd16:	f040 8098 	bne.w	800be4a <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd20:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bd24:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800bd28:	b2d9      	uxtb	r1, r3
 800bd2a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800bd2e:	b2da      	uxtb	r2, r3
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd34:	400a      	ands	r2, r1
 800bd36:	b2d2      	uxtb	r2, r2
 800bd38:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd3e:	1c5a      	adds	r2, r3, #1
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bd4a:	b29b      	uxth	r3, r3
 800bd4c:	3b01      	subs	r3, #1
 800bd4e:	b29a      	uxth	r2, r3
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bd5c:	b29b      	uxth	r3, r3
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d17b      	bne.n	800be5a <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd6a:	e853 3f00 	ldrex	r3, [r3]
 800bd6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bd70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd76:	653b      	str	r3, [r7, #80]	@ 0x50
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	461a      	mov	r2, r3
 800bd7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd80:	647b      	str	r3, [r7, #68]	@ 0x44
 800bd82:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bd86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bd88:	e841 2300 	strex	r3, r2, [r1]
 800bd8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bd8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d1e6      	bne.n	800bd62 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	3308      	adds	r3, #8
 800bd9a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd9e:	e853 3f00 	ldrex	r3, [r3]
 800bda2:	623b      	str	r3, [r7, #32]
   return(result);
 800bda4:	6a3b      	ldr	r3, [r7, #32]
 800bda6:	f023 0301 	bic.w	r3, r3, #1
 800bdaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	3308      	adds	r3, #8
 800bdb2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bdb4:	633a      	str	r2, [r7, #48]	@ 0x30
 800bdb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdb8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bdba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bdbc:	e841 2300 	strex	r3, r2, [r1]
 800bdc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bdc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d1e5      	bne.n	800bd94 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2220      	movs	r2, #32
 800bdcc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	2200      	movs	r2, #0
 800bdda:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bde0:	2b01      	cmp	r3, #1
 800bde2:	d12e      	bne.n	800be42 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	2200      	movs	r2, #0
 800bde8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdf0:	693b      	ldr	r3, [r7, #16]
 800bdf2:	e853 3f00 	ldrex	r3, [r3]
 800bdf6:	60fb      	str	r3, [r7, #12]
   return(result);
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	f023 0310 	bic.w	r3, r3, #16
 800bdfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	461a      	mov	r2, r3
 800be06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be08:	61fb      	str	r3, [r7, #28]
 800be0a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be0c:	69b9      	ldr	r1, [r7, #24]
 800be0e:	69fa      	ldr	r2, [r7, #28]
 800be10:	e841 2300 	strex	r3, r2, [r1]
 800be14:	617b      	str	r3, [r7, #20]
   return(result);
 800be16:	697b      	ldr	r3, [r7, #20]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d1e6      	bne.n	800bdea <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	69db      	ldr	r3, [r3, #28]
 800be22:	f003 0310 	and.w	r3, r3, #16
 800be26:	2b10      	cmp	r3, #16
 800be28:	d103      	bne.n	800be32 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	2210      	movs	r2, #16
 800be30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800be38:	4619      	mov	r1, r3
 800be3a:	6878      	ldr	r0, [r7, #4]
 800be3c:	f7ff f9e4 	bl	800b208 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800be40:	e00b      	b.n	800be5a <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800be42:	6878      	ldr	r0, [r7, #4]
 800be44:	f7f7 f9cc 	bl	80031e0 <HAL_UART_RxCpltCallback>
}
 800be48:	e007      	b.n	800be5a <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	699a      	ldr	r2, [r3, #24]
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	f042 0208 	orr.w	r2, r2, #8
 800be58:	619a      	str	r2, [r3, #24]
}
 800be5a:	bf00      	nop
 800be5c:	3758      	adds	r7, #88	@ 0x58
 800be5e:	46bd      	mov	sp, r7
 800be60:	bd80      	pop	{r7, pc}

0800be62 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800be62:	b580      	push	{r7, lr}
 800be64:	b096      	sub	sp, #88	@ 0x58
 800be66:	af00      	add	r7, sp, #0
 800be68:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800be70:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be7a:	2b22      	cmp	r3, #34	@ 0x22
 800be7c:	f040 8098 	bne.w	800bfb0 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be86:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be8e:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800be90:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800be94:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800be98:	4013      	ands	r3, r2
 800be9a:	b29a      	uxth	r2, r3
 800be9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be9e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bea4:	1c9a      	adds	r2, r3, #2
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800beb0:	b29b      	uxth	r3, r3
 800beb2:	3b01      	subs	r3, #1
 800beb4:	b29a      	uxth	r2, r3
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bec2:	b29b      	uxth	r3, r3
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d17b      	bne.n	800bfc0 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bece:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bed0:	e853 3f00 	ldrex	r3, [r3]
 800bed4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bed8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bedc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	461a      	mov	r2, r3
 800bee4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bee6:	643b      	str	r3, [r7, #64]	@ 0x40
 800bee8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800beea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800beec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800beee:	e841 2300 	strex	r3, r2, [r1]
 800bef2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d1e6      	bne.n	800bec8 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	3308      	adds	r3, #8
 800bf00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf02:	6a3b      	ldr	r3, [r7, #32]
 800bf04:	e853 3f00 	ldrex	r3, [r3]
 800bf08:	61fb      	str	r3, [r7, #28]
   return(result);
 800bf0a:	69fb      	ldr	r3, [r7, #28]
 800bf0c:	f023 0301 	bic.w	r3, r3, #1
 800bf10:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	3308      	adds	r3, #8
 800bf18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bf1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bf1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bf20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf22:	e841 2300 	strex	r3, r2, [r1]
 800bf26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bf28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d1e5      	bne.n	800befa <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	2220      	movs	r2, #32
 800bf32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	2200      	movs	r2, #0
 800bf3a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2200      	movs	r2, #0
 800bf40:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf46:	2b01      	cmp	r3, #1
 800bf48:	d12e      	bne.n	800bfa8 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	2200      	movs	r2, #0
 800bf4e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	e853 3f00 	ldrex	r3, [r3]
 800bf5c:	60bb      	str	r3, [r7, #8]
   return(result);
 800bf5e:	68bb      	ldr	r3, [r7, #8]
 800bf60:	f023 0310 	bic.w	r3, r3, #16
 800bf64:	647b      	str	r3, [r7, #68]	@ 0x44
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	461a      	mov	r2, r3
 800bf6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bf6e:	61bb      	str	r3, [r7, #24]
 800bf70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf72:	6979      	ldr	r1, [r7, #20]
 800bf74:	69ba      	ldr	r2, [r7, #24]
 800bf76:	e841 2300 	strex	r3, r2, [r1]
 800bf7a:	613b      	str	r3, [r7, #16]
   return(result);
 800bf7c:	693b      	ldr	r3, [r7, #16]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d1e6      	bne.n	800bf50 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	69db      	ldr	r3, [r3, #28]
 800bf88:	f003 0310 	and.w	r3, r3, #16
 800bf8c:	2b10      	cmp	r3, #16
 800bf8e:	d103      	bne.n	800bf98 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	2210      	movs	r2, #16
 800bf96:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bf9e:	4619      	mov	r1, r3
 800bfa0:	6878      	ldr	r0, [r7, #4]
 800bfa2:	f7ff f931 	bl	800b208 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bfa6:	e00b      	b.n	800bfc0 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800bfa8:	6878      	ldr	r0, [r7, #4]
 800bfaa:	f7f7 f919 	bl	80031e0 <HAL_UART_RxCpltCallback>
}
 800bfae:	e007      	b.n	800bfc0 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	699a      	ldr	r2, [r3, #24]
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	f042 0208 	orr.w	r2, r2, #8
 800bfbe:	619a      	str	r2, [r3, #24]
}
 800bfc0:	bf00      	nop
 800bfc2:	3758      	adds	r7, #88	@ 0x58
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd80      	pop	{r7, pc}

0800bfc8 <atoi>:
 800bfc8:	220a      	movs	r2, #10
 800bfca:	2100      	movs	r1, #0
 800bfcc:	f000 b87a 	b.w	800c0c4 <strtol>

0800bfd0 <_strtol_l.constprop.0>:
 800bfd0:	2b24      	cmp	r3, #36	@ 0x24
 800bfd2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfd6:	4686      	mov	lr, r0
 800bfd8:	4690      	mov	r8, r2
 800bfda:	d801      	bhi.n	800bfe0 <_strtol_l.constprop.0+0x10>
 800bfdc:	2b01      	cmp	r3, #1
 800bfde:	d106      	bne.n	800bfee <_strtol_l.constprop.0+0x1e>
 800bfe0:	f000 f8b6 	bl	800c150 <__errno>
 800bfe4:	2316      	movs	r3, #22
 800bfe6:	6003      	str	r3, [r0, #0]
 800bfe8:	2000      	movs	r0, #0
 800bfea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfee:	4834      	ldr	r0, [pc, #208]	@ (800c0c0 <_strtol_l.constprop.0+0xf0>)
 800bff0:	460d      	mov	r5, r1
 800bff2:	462a      	mov	r2, r5
 800bff4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bff8:	5d06      	ldrb	r6, [r0, r4]
 800bffa:	f016 0608 	ands.w	r6, r6, #8
 800bffe:	d1f8      	bne.n	800bff2 <_strtol_l.constprop.0+0x22>
 800c000:	2c2d      	cmp	r4, #45	@ 0x2d
 800c002:	d12d      	bne.n	800c060 <_strtol_l.constprop.0+0x90>
 800c004:	782c      	ldrb	r4, [r5, #0]
 800c006:	2601      	movs	r6, #1
 800c008:	1c95      	adds	r5, r2, #2
 800c00a:	f033 0210 	bics.w	r2, r3, #16
 800c00e:	d109      	bne.n	800c024 <_strtol_l.constprop.0+0x54>
 800c010:	2c30      	cmp	r4, #48	@ 0x30
 800c012:	d12a      	bne.n	800c06a <_strtol_l.constprop.0+0x9a>
 800c014:	782a      	ldrb	r2, [r5, #0]
 800c016:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c01a:	2a58      	cmp	r2, #88	@ 0x58
 800c01c:	d125      	bne.n	800c06a <_strtol_l.constprop.0+0x9a>
 800c01e:	786c      	ldrb	r4, [r5, #1]
 800c020:	2310      	movs	r3, #16
 800c022:	3502      	adds	r5, #2
 800c024:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c028:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c02c:	2200      	movs	r2, #0
 800c02e:	fbbc f9f3 	udiv	r9, ip, r3
 800c032:	4610      	mov	r0, r2
 800c034:	fb03 ca19 	mls	sl, r3, r9, ip
 800c038:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c03c:	2f09      	cmp	r7, #9
 800c03e:	d81b      	bhi.n	800c078 <_strtol_l.constprop.0+0xa8>
 800c040:	463c      	mov	r4, r7
 800c042:	42a3      	cmp	r3, r4
 800c044:	dd27      	ble.n	800c096 <_strtol_l.constprop.0+0xc6>
 800c046:	1c57      	adds	r7, r2, #1
 800c048:	d007      	beq.n	800c05a <_strtol_l.constprop.0+0x8a>
 800c04a:	4581      	cmp	r9, r0
 800c04c:	d320      	bcc.n	800c090 <_strtol_l.constprop.0+0xc0>
 800c04e:	d101      	bne.n	800c054 <_strtol_l.constprop.0+0x84>
 800c050:	45a2      	cmp	sl, r4
 800c052:	db1d      	blt.n	800c090 <_strtol_l.constprop.0+0xc0>
 800c054:	fb00 4003 	mla	r0, r0, r3, r4
 800c058:	2201      	movs	r2, #1
 800c05a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c05e:	e7eb      	b.n	800c038 <_strtol_l.constprop.0+0x68>
 800c060:	2c2b      	cmp	r4, #43	@ 0x2b
 800c062:	bf04      	itt	eq
 800c064:	782c      	ldrbeq	r4, [r5, #0]
 800c066:	1c95      	addeq	r5, r2, #2
 800c068:	e7cf      	b.n	800c00a <_strtol_l.constprop.0+0x3a>
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d1da      	bne.n	800c024 <_strtol_l.constprop.0+0x54>
 800c06e:	2c30      	cmp	r4, #48	@ 0x30
 800c070:	bf0c      	ite	eq
 800c072:	2308      	moveq	r3, #8
 800c074:	230a      	movne	r3, #10
 800c076:	e7d5      	b.n	800c024 <_strtol_l.constprop.0+0x54>
 800c078:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c07c:	2f19      	cmp	r7, #25
 800c07e:	d801      	bhi.n	800c084 <_strtol_l.constprop.0+0xb4>
 800c080:	3c37      	subs	r4, #55	@ 0x37
 800c082:	e7de      	b.n	800c042 <_strtol_l.constprop.0+0x72>
 800c084:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c088:	2f19      	cmp	r7, #25
 800c08a:	d804      	bhi.n	800c096 <_strtol_l.constprop.0+0xc6>
 800c08c:	3c57      	subs	r4, #87	@ 0x57
 800c08e:	e7d8      	b.n	800c042 <_strtol_l.constprop.0+0x72>
 800c090:	f04f 32ff 	mov.w	r2, #4294967295
 800c094:	e7e1      	b.n	800c05a <_strtol_l.constprop.0+0x8a>
 800c096:	1c53      	adds	r3, r2, #1
 800c098:	d108      	bne.n	800c0ac <_strtol_l.constprop.0+0xdc>
 800c09a:	2322      	movs	r3, #34	@ 0x22
 800c09c:	f8ce 3000 	str.w	r3, [lr]
 800c0a0:	4660      	mov	r0, ip
 800c0a2:	f1b8 0f00 	cmp.w	r8, #0
 800c0a6:	d0a0      	beq.n	800bfea <_strtol_l.constprop.0+0x1a>
 800c0a8:	1e69      	subs	r1, r5, #1
 800c0aa:	e006      	b.n	800c0ba <_strtol_l.constprop.0+0xea>
 800c0ac:	b106      	cbz	r6, 800c0b0 <_strtol_l.constprop.0+0xe0>
 800c0ae:	4240      	negs	r0, r0
 800c0b0:	f1b8 0f00 	cmp.w	r8, #0
 800c0b4:	d099      	beq.n	800bfea <_strtol_l.constprop.0+0x1a>
 800c0b6:	2a00      	cmp	r2, #0
 800c0b8:	d1f6      	bne.n	800c0a8 <_strtol_l.constprop.0+0xd8>
 800c0ba:	f8c8 1000 	str.w	r1, [r8]
 800c0be:	e794      	b.n	800bfea <_strtol_l.constprop.0+0x1a>
 800c0c0:	0800ceb9 	.word	0x0800ceb9

0800c0c4 <strtol>:
 800c0c4:	4613      	mov	r3, r2
 800c0c6:	460a      	mov	r2, r1
 800c0c8:	4601      	mov	r1, r0
 800c0ca:	4802      	ldr	r0, [pc, #8]	@ (800c0d4 <strtol+0x10>)
 800c0cc:	6800      	ldr	r0, [r0, #0]
 800c0ce:	f7ff bf7f 	b.w	800bfd0 <_strtol_l.constprop.0>
 800c0d2:	bf00      	nop
 800c0d4:	20000164 	.word	0x20000164

0800c0d8 <sniprintf>:
 800c0d8:	b40c      	push	{r2, r3}
 800c0da:	b530      	push	{r4, r5, lr}
 800c0dc:	4b17      	ldr	r3, [pc, #92]	@ (800c13c <sniprintf+0x64>)
 800c0de:	1e0c      	subs	r4, r1, #0
 800c0e0:	681d      	ldr	r5, [r3, #0]
 800c0e2:	b09d      	sub	sp, #116	@ 0x74
 800c0e4:	da08      	bge.n	800c0f8 <sniprintf+0x20>
 800c0e6:	238b      	movs	r3, #139	@ 0x8b
 800c0e8:	602b      	str	r3, [r5, #0]
 800c0ea:	f04f 30ff 	mov.w	r0, #4294967295
 800c0ee:	b01d      	add	sp, #116	@ 0x74
 800c0f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c0f4:	b002      	add	sp, #8
 800c0f6:	4770      	bx	lr
 800c0f8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c0fc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c100:	bf14      	ite	ne
 800c102:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c106:	4623      	moveq	r3, r4
 800c108:	9304      	str	r3, [sp, #16]
 800c10a:	9307      	str	r3, [sp, #28]
 800c10c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c110:	9002      	str	r0, [sp, #8]
 800c112:	9006      	str	r0, [sp, #24]
 800c114:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c118:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c11a:	ab21      	add	r3, sp, #132	@ 0x84
 800c11c:	a902      	add	r1, sp, #8
 800c11e:	4628      	mov	r0, r5
 800c120:	9301      	str	r3, [sp, #4]
 800c122:	f000 f995 	bl	800c450 <_svfiprintf_r>
 800c126:	1c43      	adds	r3, r0, #1
 800c128:	bfbc      	itt	lt
 800c12a:	238b      	movlt	r3, #139	@ 0x8b
 800c12c:	602b      	strlt	r3, [r5, #0]
 800c12e:	2c00      	cmp	r4, #0
 800c130:	d0dd      	beq.n	800c0ee <sniprintf+0x16>
 800c132:	9b02      	ldr	r3, [sp, #8]
 800c134:	2200      	movs	r2, #0
 800c136:	701a      	strb	r2, [r3, #0]
 800c138:	e7d9      	b.n	800c0ee <sniprintf+0x16>
 800c13a:	bf00      	nop
 800c13c:	20000164 	.word	0x20000164

0800c140 <memset>:
 800c140:	4402      	add	r2, r0
 800c142:	4603      	mov	r3, r0
 800c144:	4293      	cmp	r3, r2
 800c146:	d100      	bne.n	800c14a <memset+0xa>
 800c148:	4770      	bx	lr
 800c14a:	f803 1b01 	strb.w	r1, [r3], #1
 800c14e:	e7f9      	b.n	800c144 <memset+0x4>

0800c150 <__errno>:
 800c150:	4b01      	ldr	r3, [pc, #4]	@ (800c158 <__errno+0x8>)
 800c152:	6818      	ldr	r0, [r3, #0]
 800c154:	4770      	bx	lr
 800c156:	bf00      	nop
 800c158:	20000164 	.word	0x20000164

0800c15c <__libc_init_array>:
 800c15c:	b570      	push	{r4, r5, r6, lr}
 800c15e:	4d0d      	ldr	r5, [pc, #52]	@ (800c194 <__libc_init_array+0x38>)
 800c160:	4c0d      	ldr	r4, [pc, #52]	@ (800c198 <__libc_init_array+0x3c>)
 800c162:	1b64      	subs	r4, r4, r5
 800c164:	10a4      	asrs	r4, r4, #2
 800c166:	2600      	movs	r6, #0
 800c168:	42a6      	cmp	r6, r4
 800c16a:	d109      	bne.n	800c180 <__libc_init_array+0x24>
 800c16c:	4d0b      	ldr	r5, [pc, #44]	@ (800c19c <__libc_init_array+0x40>)
 800c16e:	4c0c      	ldr	r4, [pc, #48]	@ (800c1a0 <__libc_init_array+0x44>)
 800c170:	f000 fd28 	bl	800cbc4 <_init>
 800c174:	1b64      	subs	r4, r4, r5
 800c176:	10a4      	asrs	r4, r4, #2
 800c178:	2600      	movs	r6, #0
 800c17a:	42a6      	cmp	r6, r4
 800c17c:	d105      	bne.n	800c18a <__libc_init_array+0x2e>
 800c17e:	bd70      	pop	{r4, r5, r6, pc}
 800c180:	f855 3b04 	ldr.w	r3, [r5], #4
 800c184:	4798      	blx	r3
 800c186:	3601      	adds	r6, #1
 800c188:	e7ee      	b.n	800c168 <__libc_init_array+0xc>
 800c18a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c18e:	4798      	blx	r3
 800c190:	3601      	adds	r6, #1
 800c192:	e7f2      	b.n	800c17a <__libc_init_array+0x1e>
 800c194:	0800cff4 	.word	0x0800cff4
 800c198:	0800cff4 	.word	0x0800cff4
 800c19c:	0800cff4 	.word	0x0800cff4
 800c1a0:	0800cff8 	.word	0x0800cff8

0800c1a4 <__retarget_lock_acquire_recursive>:
 800c1a4:	4770      	bx	lr

0800c1a6 <__retarget_lock_release_recursive>:
 800c1a6:	4770      	bx	lr

0800c1a8 <_free_r>:
 800c1a8:	b538      	push	{r3, r4, r5, lr}
 800c1aa:	4605      	mov	r5, r0
 800c1ac:	2900      	cmp	r1, #0
 800c1ae:	d041      	beq.n	800c234 <_free_r+0x8c>
 800c1b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1b4:	1f0c      	subs	r4, r1, #4
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	bfb8      	it	lt
 800c1ba:	18e4      	addlt	r4, r4, r3
 800c1bc:	f000 f8e0 	bl	800c380 <__malloc_lock>
 800c1c0:	4a1d      	ldr	r2, [pc, #116]	@ (800c238 <_free_r+0x90>)
 800c1c2:	6813      	ldr	r3, [r2, #0]
 800c1c4:	b933      	cbnz	r3, 800c1d4 <_free_r+0x2c>
 800c1c6:	6063      	str	r3, [r4, #4]
 800c1c8:	6014      	str	r4, [r2, #0]
 800c1ca:	4628      	mov	r0, r5
 800c1cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c1d0:	f000 b8dc 	b.w	800c38c <__malloc_unlock>
 800c1d4:	42a3      	cmp	r3, r4
 800c1d6:	d908      	bls.n	800c1ea <_free_r+0x42>
 800c1d8:	6820      	ldr	r0, [r4, #0]
 800c1da:	1821      	adds	r1, r4, r0
 800c1dc:	428b      	cmp	r3, r1
 800c1de:	bf01      	itttt	eq
 800c1e0:	6819      	ldreq	r1, [r3, #0]
 800c1e2:	685b      	ldreq	r3, [r3, #4]
 800c1e4:	1809      	addeq	r1, r1, r0
 800c1e6:	6021      	streq	r1, [r4, #0]
 800c1e8:	e7ed      	b.n	800c1c6 <_free_r+0x1e>
 800c1ea:	461a      	mov	r2, r3
 800c1ec:	685b      	ldr	r3, [r3, #4]
 800c1ee:	b10b      	cbz	r3, 800c1f4 <_free_r+0x4c>
 800c1f0:	42a3      	cmp	r3, r4
 800c1f2:	d9fa      	bls.n	800c1ea <_free_r+0x42>
 800c1f4:	6811      	ldr	r1, [r2, #0]
 800c1f6:	1850      	adds	r0, r2, r1
 800c1f8:	42a0      	cmp	r0, r4
 800c1fa:	d10b      	bne.n	800c214 <_free_r+0x6c>
 800c1fc:	6820      	ldr	r0, [r4, #0]
 800c1fe:	4401      	add	r1, r0
 800c200:	1850      	adds	r0, r2, r1
 800c202:	4283      	cmp	r3, r0
 800c204:	6011      	str	r1, [r2, #0]
 800c206:	d1e0      	bne.n	800c1ca <_free_r+0x22>
 800c208:	6818      	ldr	r0, [r3, #0]
 800c20a:	685b      	ldr	r3, [r3, #4]
 800c20c:	6053      	str	r3, [r2, #4]
 800c20e:	4408      	add	r0, r1
 800c210:	6010      	str	r0, [r2, #0]
 800c212:	e7da      	b.n	800c1ca <_free_r+0x22>
 800c214:	d902      	bls.n	800c21c <_free_r+0x74>
 800c216:	230c      	movs	r3, #12
 800c218:	602b      	str	r3, [r5, #0]
 800c21a:	e7d6      	b.n	800c1ca <_free_r+0x22>
 800c21c:	6820      	ldr	r0, [r4, #0]
 800c21e:	1821      	adds	r1, r4, r0
 800c220:	428b      	cmp	r3, r1
 800c222:	bf04      	itt	eq
 800c224:	6819      	ldreq	r1, [r3, #0]
 800c226:	685b      	ldreq	r3, [r3, #4]
 800c228:	6063      	str	r3, [r4, #4]
 800c22a:	bf04      	itt	eq
 800c22c:	1809      	addeq	r1, r1, r0
 800c22e:	6021      	streq	r1, [r4, #0]
 800c230:	6054      	str	r4, [r2, #4]
 800c232:	e7ca      	b.n	800c1ca <_free_r+0x22>
 800c234:	bd38      	pop	{r3, r4, r5, pc}
 800c236:	bf00      	nop
 800c238:	200006f0 	.word	0x200006f0

0800c23c <sbrk_aligned>:
 800c23c:	b570      	push	{r4, r5, r6, lr}
 800c23e:	4e0f      	ldr	r6, [pc, #60]	@ (800c27c <sbrk_aligned+0x40>)
 800c240:	460c      	mov	r4, r1
 800c242:	6831      	ldr	r1, [r6, #0]
 800c244:	4605      	mov	r5, r0
 800c246:	b911      	cbnz	r1, 800c24e <sbrk_aligned+0x12>
 800c248:	f000 fba6 	bl	800c998 <_sbrk_r>
 800c24c:	6030      	str	r0, [r6, #0]
 800c24e:	4621      	mov	r1, r4
 800c250:	4628      	mov	r0, r5
 800c252:	f000 fba1 	bl	800c998 <_sbrk_r>
 800c256:	1c43      	adds	r3, r0, #1
 800c258:	d103      	bne.n	800c262 <sbrk_aligned+0x26>
 800c25a:	f04f 34ff 	mov.w	r4, #4294967295
 800c25e:	4620      	mov	r0, r4
 800c260:	bd70      	pop	{r4, r5, r6, pc}
 800c262:	1cc4      	adds	r4, r0, #3
 800c264:	f024 0403 	bic.w	r4, r4, #3
 800c268:	42a0      	cmp	r0, r4
 800c26a:	d0f8      	beq.n	800c25e <sbrk_aligned+0x22>
 800c26c:	1a21      	subs	r1, r4, r0
 800c26e:	4628      	mov	r0, r5
 800c270:	f000 fb92 	bl	800c998 <_sbrk_r>
 800c274:	3001      	adds	r0, #1
 800c276:	d1f2      	bne.n	800c25e <sbrk_aligned+0x22>
 800c278:	e7ef      	b.n	800c25a <sbrk_aligned+0x1e>
 800c27a:	bf00      	nop
 800c27c:	200006ec 	.word	0x200006ec

0800c280 <_malloc_r>:
 800c280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c284:	1ccd      	adds	r5, r1, #3
 800c286:	f025 0503 	bic.w	r5, r5, #3
 800c28a:	3508      	adds	r5, #8
 800c28c:	2d0c      	cmp	r5, #12
 800c28e:	bf38      	it	cc
 800c290:	250c      	movcc	r5, #12
 800c292:	2d00      	cmp	r5, #0
 800c294:	4606      	mov	r6, r0
 800c296:	db01      	blt.n	800c29c <_malloc_r+0x1c>
 800c298:	42a9      	cmp	r1, r5
 800c29a:	d904      	bls.n	800c2a6 <_malloc_r+0x26>
 800c29c:	230c      	movs	r3, #12
 800c29e:	6033      	str	r3, [r6, #0]
 800c2a0:	2000      	movs	r0, #0
 800c2a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c37c <_malloc_r+0xfc>
 800c2aa:	f000 f869 	bl	800c380 <__malloc_lock>
 800c2ae:	f8d8 3000 	ldr.w	r3, [r8]
 800c2b2:	461c      	mov	r4, r3
 800c2b4:	bb44      	cbnz	r4, 800c308 <_malloc_r+0x88>
 800c2b6:	4629      	mov	r1, r5
 800c2b8:	4630      	mov	r0, r6
 800c2ba:	f7ff ffbf 	bl	800c23c <sbrk_aligned>
 800c2be:	1c43      	adds	r3, r0, #1
 800c2c0:	4604      	mov	r4, r0
 800c2c2:	d158      	bne.n	800c376 <_malloc_r+0xf6>
 800c2c4:	f8d8 4000 	ldr.w	r4, [r8]
 800c2c8:	4627      	mov	r7, r4
 800c2ca:	2f00      	cmp	r7, #0
 800c2cc:	d143      	bne.n	800c356 <_malloc_r+0xd6>
 800c2ce:	2c00      	cmp	r4, #0
 800c2d0:	d04b      	beq.n	800c36a <_malloc_r+0xea>
 800c2d2:	6823      	ldr	r3, [r4, #0]
 800c2d4:	4639      	mov	r1, r7
 800c2d6:	4630      	mov	r0, r6
 800c2d8:	eb04 0903 	add.w	r9, r4, r3
 800c2dc:	f000 fb5c 	bl	800c998 <_sbrk_r>
 800c2e0:	4581      	cmp	r9, r0
 800c2e2:	d142      	bne.n	800c36a <_malloc_r+0xea>
 800c2e4:	6821      	ldr	r1, [r4, #0]
 800c2e6:	1a6d      	subs	r5, r5, r1
 800c2e8:	4629      	mov	r1, r5
 800c2ea:	4630      	mov	r0, r6
 800c2ec:	f7ff ffa6 	bl	800c23c <sbrk_aligned>
 800c2f0:	3001      	adds	r0, #1
 800c2f2:	d03a      	beq.n	800c36a <_malloc_r+0xea>
 800c2f4:	6823      	ldr	r3, [r4, #0]
 800c2f6:	442b      	add	r3, r5
 800c2f8:	6023      	str	r3, [r4, #0]
 800c2fa:	f8d8 3000 	ldr.w	r3, [r8]
 800c2fe:	685a      	ldr	r2, [r3, #4]
 800c300:	bb62      	cbnz	r2, 800c35c <_malloc_r+0xdc>
 800c302:	f8c8 7000 	str.w	r7, [r8]
 800c306:	e00f      	b.n	800c328 <_malloc_r+0xa8>
 800c308:	6822      	ldr	r2, [r4, #0]
 800c30a:	1b52      	subs	r2, r2, r5
 800c30c:	d420      	bmi.n	800c350 <_malloc_r+0xd0>
 800c30e:	2a0b      	cmp	r2, #11
 800c310:	d917      	bls.n	800c342 <_malloc_r+0xc2>
 800c312:	1961      	adds	r1, r4, r5
 800c314:	42a3      	cmp	r3, r4
 800c316:	6025      	str	r5, [r4, #0]
 800c318:	bf18      	it	ne
 800c31a:	6059      	strne	r1, [r3, #4]
 800c31c:	6863      	ldr	r3, [r4, #4]
 800c31e:	bf08      	it	eq
 800c320:	f8c8 1000 	streq.w	r1, [r8]
 800c324:	5162      	str	r2, [r4, r5]
 800c326:	604b      	str	r3, [r1, #4]
 800c328:	4630      	mov	r0, r6
 800c32a:	f000 f82f 	bl	800c38c <__malloc_unlock>
 800c32e:	f104 000b 	add.w	r0, r4, #11
 800c332:	1d23      	adds	r3, r4, #4
 800c334:	f020 0007 	bic.w	r0, r0, #7
 800c338:	1ac2      	subs	r2, r0, r3
 800c33a:	bf1c      	itt	ne
 800c33c:	1a1b      	subne	r3, r3, r0
 800c33e:	50a3      	strne	r3, [r4, r2]
 800c340:	e7af      	b.n	800c2a2 <_malloc_r+0x22>
 800c342:	6862      	ldr	r2, [r4, #4]
 800c344:	42a3      	cmp	r3, r4
 800c346:	bf0c      	ite	eq
 800c348:	f8c8 2000 	streq.w	r2, [r8]
 800c34c:	605a      	strne	r2, [r3, #4]
 800c34e:	e7eb      	b.n	800c328 <_malloc_r+0xa8>
 800c350:	4623      	mov	r3, r4
 800c352:	6864      	ldr	r4, [r4, #4]
 800c354:	e7ae      	b.n	800c2b4 <_malloc_r+0x34>
 800c356:	463c      	mov	r4, r7
 800c358:	687f      	ldr	r7, [r7, #4]
 800c35a:	e7b6      	b.n	800c2ca <_malloc_r+0x4a>
 800c35c:	461a      	mov	r2, r3
 800c35e:	685b      	ldr	r3, [r3, #4]
 800c360:	42a3      	cmp	r3, r4
 800c362:	d1fb      	bne.n	800c35c <_malloc_r+0xdc>
 800c364:	2300      	movs	r3, #0
 800c366:	6053      	str	r3, [r2, #4]
 800c368:	e7de      	b.n	800c328 <_malloc_r+0xa8>
 800c36a:	230c      	movs	r3, #12
 800c36c:	6033      	str	r3, [r6, #0]
 800c36e:	4630      	mov	r0, r6
 800c370:	f000 f80c 	bl	800c38c <__malloc_unlock>
 800c374:	e794      	b.n	800c2a0 <_malloc_r+0x20>
 800c376:	6005      	str	r5, [r0, #0]
 800c378:	e7d6      	b.n	800c328 <_malloc_r+0xa8>
 800c37a:	bf00      	nop
 800c37c:	200006f0 	.word	0x200006f0

0800c380 <__malloc_lock>:
 800c380:	4801      	ldr	r0, [pc, #4]	@ (800c388 <__malloc_lock+0x8>)
 800c382:	f7ff bf0f 	b.w	800c1a4 <__retarget_lock_acquire_recursive>
 800c386:	bf00      	nop
 800c388:	200006e8 	.word	0x200006e8

0800c38c <__malloc_unlock>:
 800c38c:	4801      	ldr	r0, [pc, #4]	@ (800c394 <__malloc_unlock+0x8>)
 800c38e:	f7ff bf0a 	b.w	800c1a6 <__retarget_lock_release_recursive>
 800c392:	bf00      	nop
 800c394:	200006e8 	.word	0x200006e8

0800c398 <__ssputs_r>:
 800c398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c39c:	688e      	ldr	r6, [r1, #8]
 800c39e:	461f      	mov	r7, r3
 800c3a0:	42be      	cmp	r6, r7
 800c3a2:	680b      	ldr	r3, [r1, #0]
 800c3a4:	4682      	mov	sl, r0
 800c3a6:	460c      	mov	r4, r1
 800c3a8:	4690      	mov	r8, r2
 800c3aa:	d82d      	bhi.n	800c408 <__ssputs_r+0x70>
 800c3ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c3b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c3b4:	d026      	beq.n	800c404 <__ssputs_r+0x6c>
 800c3b6:	6965      	ldr	r5, [r4, #20]
 800c3b8:	6909      	ldr	r1, [r1, #16]
 800c3ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c3be:	eba3 0901 	sub.w	r9, r3, r1
 800c3c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c3c6:	1c7b      	adds	r3, r7, #1
 800c3c8:	444b      	add	r3, r9
 800c3ca:	106d      	asrs	r5, r5, #1
 800c3cc:	429d      	cmp	r5, r3
 800c3ce:	bf38      	it	cc
 800c3d0:	461d      	movcc	r5, r3
 800c3d2:	0553      	lsls	r3, r2, #21
 800c3d4:	d527      	bpl.n	800c426 <__ssputs_r+0x8e>
 800c3d6:	4629      	mov	r1, r5
 800c3d8:	f7ff ff52 	bl	800c280 <_malloc_r>
 800c3dc:	4606      	mov	r6, r0
 800c3de:	b360      	cbz	r0, 800c43a <__ssputs_r+0xa2>
 800c3e0:	6921      	ldr	r1, [r4, #16]
 800c3e2:	464a      	mov	r2, r9
 800c3e4:	f000 fae8 	bl	800c9b8 <memcpy>
 800c3e8:	89a3      	ldrh	r3, [r4, #12]
 800c3ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c3ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3f2:	81a3      	strh	r3, [r4, #12]
 800c3f4:	6126      	str	r6, [r4, #16]
 800c3f6:	6165      	str	r5, [r4, #20]
 800c3f8:	444e      	add	r6, r9
 800c3fa:	eba5 0509 	sub.w	r5, r5, r9
 800c3fe:	6026      	str	r6, [r4, #0]
 800c400:	60a5      	str	r5, [r4, #8]
 800c402:	463e      	mov	r6, r7
 800c404:	42be      	cmp	r6, r7
 800c406:	d900      	bls.n	800c40a <__ssputs_r+0x72>
 800c408:	463e      	mov	r6, r7
 800c40a:	6820      	ldr	r0, [r4, #0]
 800c40c:	4632      	mov	r2, r6
 800c40e:	4641      	mov	r1, r8
 800c410:	f000 faa8 	bl	800c964 <memmove>
 800c414:	68a3      	ldr	r3, [r4, #8]
 800c416:	1b9b      	subs	r3, r3, r6
 800c418:	60a3      	str	r3, [r4, #8]
 800c41a:	6823      	ldr	r3, [r4, #0]
 800c41c:	4433      	add	r3, r6
 800c41e:	6023      	str	r3, [r4, #0]
 800c420:	2000      	movs	r0, #0
 800c422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c426:	462a      	mov	r2, r5
 800c428:	f000 fad4 	bl	800c9d4 <_realloc_r>
 800c42c:	4606      	mov	r6, r0
 800c42e:	2800      	cmp	r0, #0
 800c430:	d1e0      	bne.n	800c3f4 <__ssputs_r+0x5c>
 800c432:	6921      	ldr	r1, [r4, #16]
 800c434:	4650      	mov	r0, sl
 800c436:	f7ff feb7 	bl	800c1a8 <_free_r>
 800c43a:	230c      	movs	r3, #12
 800c43c:	f8ca 3000 	str.w	r3, [sl]
 800c440:	89a3      	ldrh	r3, [r4, #12]
 800c442:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c446:	81a3      	strh	r3, [r4, #12]
 800c448:	f04f 30ff 	mov.w	r0, #4294967295
 800c44c:	e7e9      	b.n	800c422 <__ssputs_r+0x8a>
	...

0800c450 <_svfiprintf_r>:
 800c450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c454:	4698      	mov	r8, r3
 800c456:	898b      	ldrh	r3, [r1, #12]
 800c458:	061b      	lsls	r3, r3, #24
 800c45a:	b09d      	sub	sp, #116	@ 0x74
 800c45c:	4607      	mov	r7, r0
 800c45e:	460d      	mov	r5, r1
 800c460:	4614      	mov	r4, r2
 800c462:	d510      	bpl.n	800c486 <_svfiprintf_r+0x36>
 800c464:	690b      	ldr	r3, [r1, #16]
 800c466:	b973      	cbnz	r3, 800c486 <_svfiprintf_r+0x36>
 800c468:	2140      	movs	r1, #64	@ 0x40
 800c46a:	f7ff ff09 	bl	800c280 <_malloc_r>
 800c46e:	6028      	str	r0, [r5, #0]
 800c470:	6128      	str	r0, [r5, #16]
 800c472:	b930      	cbnz	r0, 800c482 <_svfiprintf_r+0x32>
 800c474:	230c      	movs	r3, #12
 800c476:	603b      	str	r3, [r7, #0]
 800c478:	f04f 30ff 	mov.w	r0, #4294967295
 800c47c:	b01d      	add	sp, #116	@ 0x74
 800c47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c482:	2340      	movs	r3, #64	@ 0x40
 800c484:	616b      	str	r3, [r5, #20]
 800c486:	2300      	movs	r3, #0
 800c488:	9309      	str	r3, [sp, #36]	@ 0x24
 800c48a:	2320      	movs	r3, #32
 800c48c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c490:	f8cd 800c 	str.w	r8, [sp, #12]
 800c494:	2330      	movs	r3, #48	@ 0x30
 800c496:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c634 <_svfiprintf_r+0x1e4>
 800c49a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c49e:	f04f 0901 	mov.w	r9, #1
 800c4a2:	4623      	mov	r3, r4
 800c4a4:	469a      	mov	sl, r3
 800c4a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c4aa:	b10a      	cbz	r2, 800c4b0 <_svfiprintf_r+0x60>
 800c4ac:	2a25      	cmp	r2, #37	@ 0x25
 800c4ae:	d1f9      	bne.n	800c4a4 <_svfiprintf_r+0x54>
 800c4b0:	ebba 0b04 	subs.w	fp, sl, r4
 800c4b4:	d00b      	beq.n	800c4ce <_svfiprintf_r+0x7e>
 800c4b6:	465b      	mov	r3, fp
 800c4b8:	4622      	mov	r2, r4
 800c4ba:	4629      	mov	r1, r5
 800c4bc:	4638      	mov	r0, r7
 800c4be:	f7ff ff6b 	bl	800c398 <__ssputs_r>
 800c4c2:	3001      	adds	r0, #1
 800c4c4:	f000 80a7 	beq.w	800c616 <_svfiprintf_r+0x1c6>
 800c4c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c4ca:	445a      	add	r2, fp
 800c4cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800c4ce:	f89a 3000 	ldrb.w	r3, [sl]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	f000 809f 	beq.w	800c616 <_svfiprintf_r+0x1c6>
 800c4d8:	2300      	movs	r3, #0
 800c4da:	f04f 32ff 	mov.w	r2, #4294967295
 800c4de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c4e2:	f10a 0a01 	add.w	sl, sl, #1
 800c4e6:	9304      	str	r3, [sp, #16]
 800c4e8:	9307      	str	r3, [sp, #28]
 800c4ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c4ee:	931a      	str	r3, [sp, #104]	@ 0x68
 800c4f0:	4654      	mov	r4, sl
 800c4f2:	2205      	movs	r2, #5
 800c4f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4f8:	484e      	ldr	r0, [pc, #312]	@ (800c634 <_svfiprintf_r+0x1e4>)
 800c4fa:	f7f3 fea1 	bl	8000240 <memchr>
 800c4fe:	9a04      	ldr	r2, [sp, #16]
 800c500:	b9d8      	cbnz	r0, 800c53a <_svfiprintf_r+0xea>
 800c502:	06d0      	lsls	r0, r2, #27
 800c504:	bf44      	itt	mi
 800c506:	2320      	movmi	r3, #32
 800c508:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c50c:	0711      	lsls	r1, r2, #28
 800c50e:	bf44      	itt	mi
 800c510:	232b      	movmi	r3, #43	@ 0x2b
 800c512:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c516:	f89a 3000 	ldrb.w	r3, [sl]
 800c51a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c51c:	d015      	beq.n	800c54a <_svfiprintf_r+0xfa>
 800c51e:	9a07      	ldr	r2, [sp, #28]
 800c520:	4654      	mov	r4, sl
 800c522:	2000      	movs	r0, #0
 800c524:	f04f 0c0a 	mov.w	ip, #10
 800c528:	4621      	mov	r1, r4
 800c52a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c52e:	3b30      	subs	r3, #48	@ 0x30
 800c530:	2b09      	cmp	r3, #9
 800c532:	d94b      	bls.n	800c5cc <_svfiprintf_r+0x17c>
 800c534:	b1b0      	cbz	r0, 800c564 <_svfiprintf_r+0x114>
 800c536:	9207      	str	r2, [sp, #28]
 800c538:	e014      	b.n	800c564 <_svfiprintf_r+0x114>
 800c53a:	eba0 0308 	sub.w	r3, r0, r8
 800c53e:	fa09 f303 	lsl.w	r3, r9, r3
 800c542:	4313      	orrs	r3, r2
 800c544:	9304      	str	r3, [sp, #16]
 800c546:	46a2      	mov	sl, r4
 800c548:	e7d2      	b.n	800c4f0 <_svfiprintf_r+0xa0>
 800c54a:	9b03      	ldr	r3, [sp, #12]
 800c54c:	1d19      	adds	r1, r3, #4
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	9103      	str	r1, [sp, #12]
 800c552:	2b00      	cmp	r3, #0
 800c554:	bfbb      	ittet	lt
 800c556:	425b      	neglt	r3, r3
 800c558:	f042 0202 	orrlt.w	r2, r2, #2
 800c55c:	9307      	strge	r3, [sp, #28]
 800c55e:	9307      	strlt	r3, [sp, #28]
 800c560:	bfb8      	it	lt
 800c562:	9204      	strlt	r2, [sp, #16]
 800c564:	7823      	ldrb	r3, [r4, #0]
 800c566:	2b2e      	cmp	r3, #46	@ 0x2e
 800c568:	d10a      	bne.n	800c580 <_svfiprintf_r+0x130>
 800c56a:	7863      	ldrb	r3, [r4, #1]
 800c56c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c56e:	d132      	bne.n	800c5d6 <_svfiprintf_r+0x186>
 800c570:	9b03      	ldr	r3, [sp, #12]
 800c572:	1d1a      	adds	r2, r3, #4
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	9203      	str	r2, [sp, #12]
 800c578:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c57c:	3402      	adds	r4, #2
 800c57e:	9305      	str	r3, [sp, #20]
 800c580:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c644 <_svfiprintf_r+0x1f4>
 800c584:	7821      	ldrb	r1, [r4, #0]
 800c586:	2203      	movs	r2, #3
 800c588:	4650      	mov	r0, sl
 800c58a:	f7f3 fe59 	bl	8000240 <memchr>
 800c58e:	b138      	cbz	r0, 800c5a0 <_svfiprintf_r+0x150>
 800c590:	9b04      	ldr	r3, [sp, #16]
 800c592:	eba0 000a 	sub.w	r0, r0, sl
 800c596:	2240      	movs	r2, #64	@ 0x40
 800c598:	4082      	lsls	r2, r0
 800c59a:	4313      	orrs	r3, r2
 800c59c:	3401      	adds	r4, #1
 800c59e:	9304      	str	r3, [sp, #16]
 800c5a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5a4:	4824      	ldr	r0, [pc, #144]	@ (800c638 <_svfiprintf_r+0x1e8>)
 800c5a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c5aa:	2206      	movs	r2, #6
 800c5ac:	f7f3 fe48 	bl	8000240 <memchr>
 800c5b0:	2800      	cmp	r0, #0
 800c5b2:	d036      	beq.n	800c622 <_svfiprintf_r+0x1d2>
 800c5b4:	4b21      	ldr	r3, [pc, #132]	@ (800c63c <_svfiprintf_r+0x1ec>)
 800c5b6:	bb1b      	cbnz	r3, 800c600 <_svfiprintf_r+0x1b0>
 800c5b8:	9b03      	ldr	r3, [sp, #12]
 800c5ba:	3307      	adds	r3, #7
 800c5bc:	f023 0307 	bic.w	r3, r3, #7
 800c5c0:	3308      	adds	r3, #8
 800c5c2:	9303      	str	r3, [sp, #12]
 800c5c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5c6:	4433      	add	r3, r6
 800c5c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5ca:	e76a      	b.n	800c4a2 <_svfiprintf_r+0x52>
 800c5cc:	fb0c 3202 	mla	r2, ip, r2, r3
 800c5d0:	460c      	mov	r4, r1
 800c5d2:	2001      	movs	r0, #1
 800c5d4:	e7a8      	b.n	800c528 <_svfiprintf_r+0xd8>
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	3401      	adds	r4, #1
 800c5da:	9305      	str	r3, [sp, #20]
 800c5dc:	4619      	mov	r1, r3
 800c5de:	f04f 0c0a 	mov.w	ip, #10
 800c5e2:	4620      	mov	r0, r4
 800c5e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c5e8:	3a30      	subs	r2, #48	@ 0x30
 800c5ea:	2a09      	cmp	r2, #9
 800c5ec:	d903      	bls.n	800c5f6 <_svfiprintf_r+0x1a6>
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d0c6      	beq.n	800c580 <_svfiprintf_r+0x130>
 800c5f2:	9105      	str	r1, [sp, #20]
 800c5f4:	e7c4      	b.n	800c580 <_svfiprintf_r+0x130>
 800c5f6:	fb0c 2101 	mla	r1, ip, r1, r2
 800c5fa:	4604      	mov	r4, r0
 800c5fc:	2301      	movs	r3, #1
 800c5fe:	e7f0      	b.n	800c5e2 <_svfiprintf_r+0x192>
 800c600:	ab03      	add	r3, sp, #12
 800c602:	9300      	str	r3, [sp, #0]
 800c604:	462a      	mov	r2, r5
 800c606:	4b0e      	ldr	r3, [pc, #56]	@ (800c640 <_svfiprintf_r+0x1f0>)
 800c608:	a904      	add	r1, sp, #16
 800c60a:	4638      	mov	r0, r7
 800c60c:	f3af 8000 	nop.w
 800c610:	1c42      	adds	r2, r0, #1
 800c612:	4606      	mov	r6, r0
 800c614:	d1d6      	bne.n	800c5c4 <_svfiprintf_r+0x174>
 800c616:	89ab      	ldrh	r3, [r5, #12]
 800c618:	065b      	lsls	r3, r3, #25
 800c61a:	f53f af2d 	bmi.w	800c478 <_svfiprintf_r+0x28>
 800c61e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c620:	e72c      	b.n	800c47c <_svfiprintf_r+0x2c>
 800c622:	ab03      	add	r3, sp, #12
 800c624:	9300      	str	r3, [sp, #0]
 800c626:	462a      	mov	r2, r5
 800c628:	4b05      	ldr	r3, [pc, #20]	@ (800c640 <_svfiprintf_r+0x1f0>)
 800c62a:	a904      	add	r1, sp, #16
 800c62c:	4638      	mov	r0, r7
 800c62e:	f000 f879 	bl	800c724 <_printf_i>
 800c632:	e7ed      	b.n	800c610 <_svfiprintf_r+0x1c0>
 800c634:	0800cfb9 	.word	0x0800cfb9
 800c638:	0800cfc3 	.word	0x0800cfc3
 800c63c:	00000000 	.word	0x00000000
 800c640:	0800c399 	.word	0x0800c399
 800c644:	0800cfbf 	.word	0x0800cfbf

0800c648 <_printf_common>:
 800c648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c64c:	4616      	mov	r6, r2
 800c64e:	4698      	mov	r8, r3
 800c650:	688a      	ldr	r2, [r1, #8]
 800c652:	690b      	ldr	r3, [r1, #16]
 800c654:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c658:	4293      	cmp	r3, r2
 800c65a:	bfb8      	it	lt
 800c65c:	4613      	movlt	r3, r2
 800c65e:	6033      	str	r3, [r6, #0]
 800c660:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c664:	4607      	mov	r7, r0
 800c666:	460c      	mov	r4, r1
 800c668:	b10a      	cbz	r2, 800c66e <_printf_common+0x26>
 800c66a:	3301      	adds	r3, #1
 800c66c:	6033      	str	r3, [r6, #0]
 800c66e:	6823      	ldr	r3, [r4, #0]
 800c670:	0699      	lsls	r1, r3, #26
 800c672:	bf42      	ittt	mi
 800c674:	6833      	ldrmi	r3, [r6, #0]
 800c676:	3302      	addmi	r3, #2
 800c678:	6033      	strmi	r3, [r6, #0]
 800c67a:	6825      	ldr	r5, [r4, #0]
 800c67c:	f015 0506 	ands.w	r5, r5, #6
 800c680:	d106      	bne.n	800c690 <_printf_common+0x48>
 800c682:	f104 0a19 	add.w	sl, r4, #25
 800c686:	68e3      	ldr	r3, [r4, #12]
 800c688:	6832      	ldr	r2, [r6, #0]
 800c68a:	1a9b      	subs	r3, r3, r2
 800c68c:	42ab      	cmp	r3, r5
 800c68e:	dc26      	bgt.n	800c6de <_printf_common+0x96>
 800c690:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c694:	6822      	ldr	r2, [r4, #0]
 800c696:	3b00      	subs	r3, #0
 800c698:	bf18      	it	ne
 800c69a:	2301      	movne	r3, #1
 800c69c:	0692      	lsls	r2, r2, #26
 800c69e:	d42b      	bmi.n	800c6f8 <_printf_common+0xb0>
 800c6a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c6a4:	4641      	mov	r1, r8
 800c6a6:	4638      	mov	r0, r7
 800c6a8:	47c8      	blx	r9
 800c6aa:	3001      	adds	r0, #1
 800c6ac:	d01e      	beq.n	800c6ec <_printf_common+0xa4>
 800c6ae:	6823      	ldr	r3, [r4, #0]
 800c6b0:	6922      	ldr	r2, [r4, #16]
 800c6b2:	f003 0306 	and.w	r3, r3, #6
 800c6b6:	2b04      	cmp	r3, #4
 800c6b8:	bf02      	ittt	eq
 800c6ba:	68e5      	ldreq	r5, [r4, #12]
 800c6bc:	6833      	ldreq	r3, [r6, #0]
 800c6be:	1aed      	subeq	r5, r5, r3
 800c6c0:	68a3      	ldr	r3, [r4, #8]
 800c6c2:	bf0c      	ite	eq
 800c6c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c6c8:	2500      	movne	r5, #0
 800c6ca:	4293      	cmp	r3, r2
 800c6cc:	bfc4      	itt	gt
 800c6ce:	1a9b      	subgt	r3, r3, r2
 800c6d0:	18ed      	addgt	r5, r5, r3
 800c6d2:	2600      	movs	r6, #0
 800c6d4:	341a      	adds	r4, #26
 800c6d6:	42b5      	cmp	r5, r6
 800c6d8:	d11a      	bne.n	800c710 <_printf_common+0xc8>
 800c6da:	2000      	movs	r0, #0
 800c6dc:	e008      	b.n	800c6f0 <_printf_common+0xa8>
 800c6de:	2301      	movs	r3, #1
 800c6e0:	4652      	mov	r2, sl
 800c6e2:	4641      	mov	r1, r8
 800c6e4:	4638      	mov	r0, r7
 800c6e6:	47c8      	blx	r9
 800c6e8:	3001      	adds	r0, #1
 800c6ea:	d103      	bne.n	800c6f4 <_printf_common+0xac>
 800c6ec:	f04f 30ff 	mov.w	r0, #4294967295
 800c6f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6f4:	3501      	adds	r5, #1
 800c6f6:	e7c6      	b.n	800c686 <_printf_common+0x3e>
 800c6f8:	18e1      	adds	r1, r4, r3
 800c6fa:	1c5a      	adds	r2, r3, #1
 800c6fc:	2030      	movs	r0, #48	@ 0x30
 800c6fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c702:	4422      	add	r2, r4
 800c704:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c708:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c70c:	3302      	adds	r3, #2
 800c70e:	e7c7      	b.n	800c6a0 <_printf_common+0x58>
 800c710:	2301      	movs	r3, #1
 800c712:	4622      	mov	r2, r4
 800c714:	4641      	mov	r1, r8
 800c716:	4638      	mov	r0, r7
 800c718:	47c8      	blx	r9
 800c71a:	3001      	adds	r0, #1
 800c71c:	d0e6      	beq.n	800c6ec <_printf_common+0xa4>
 800c71e:	3601      	adds	r6, #1
 800c720:	e7d9      	b.n	800c6d6 <_printf_common+0x8e>
	...

0800c724 <_printf_i>:
 800c724:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c728:	7e0f      	ldrb	r7, [r1, #24]
 800c72a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c72c:	2f78      	cmp	r7, #120	@ 0x78
 800c72e:	4691      	mov	r9, r2
 800c730:	4680      	mov	r8, r0
 800c732:	460c      	mov	r4, r1
 800c734:	469a      	mov	sl, r3
 800c736:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c73a:	d807      	bhi.n	800c74c <_printf_i+0x28>
 800c73c:	2f62      	cmp	r7, #98	@ 0x62
 800c73e:	d80a      	bhi.n	800c756 <_printf_i+0x32>
 800c740:	2f00      	cmp	r7, #0
 800c742:	f000 80d2 	beq.w	800c8ea <_printf_i+0x1c6>
 800c746:	2f58      	cmp	r7, #88	@ 0x58
 800c748:	f000 80b9 	beq.w	800c8be <_printf_i+0x19a>
 800c74c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c750:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c754:	e03a      	b.n	800c7cc <_printf_i+0xa8>
 800c756:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c75a:	2b15      	cmp	r3, #21
 800c75c:	d8f6      	bhi.n	800c74c <_printf_i+0x28>
 800c75e:	a101      	add	r1, pc, #4	@ (adr r1, 800c764 <_printf_i+0x40>)
 800c760:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c764:	0800c7bd 	.word	0x0800c7bd
 800c768:	0800c7d1 	.word	0x0800c7d1
 800c76c:	0800c74d 	.word	0x0800c74d
 800c770:	0800c74d 	.word	0x0800c74d
 800c774:	0800c74d 	.word	0x0800c74d
 800c778:	0800c74d 	.word	0x0800c74d
 800c77c:	0800c7d1 	.word	0x0800c7d1
 800c780:	0800c74d 	.word	0x0800c74d
 800c784:	0800c74d 	.word	0x0800c74d
 800c788:	0800c74d 	.word	0x0800c74d
 800c78c:	0800c74d 	.word	0x0800c74d
 800c790:	0800c8d1 	.word	0x0800c8d1
 800c794:	0800c7fb 	.word	0x0800c7fb
 800c798:	0800c88b 	.word	0x0800c88b
 800c79c:	0800c74d 	.word	0x0800c74d
 800c7a0:	0800c74d 	.word	0x0800c74d
 800c7a4:	0800c8f3 	.word	0x0800c8f3
 800c7a8:	0800c74d 	.word	0x0800c74d
 800c7ac:	0800c7fb 	.word	0x0800c7fb
 800c7b0:	0800c74d 	.word	0x0800c74d
 800c7b4:	0800c74d 	.word	0x0800c74d
 800c7b8:	0800c893 	.word	0x0800c893
 800c7bc:	6833      	ldr	r3, [r6, #0]
 800c7be:	1d1a      	adds	r2, r3, #4
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	6032      	str	r2, [r6, #0]
 800c7c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c7c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c7cc:	2301      	movs	r3, #1
 800c7ce:	e09d      	b.n	800c90c <_printf_i+0x1e8>
 800c7d0:	6833      	ldr	r3, [r6, #0]
 800c7d2:	6820      	ldr	r0, [r4, #0]
 800c7d4:	1d19      	adds	r1, r3, #4
 800c7d6:	6031      	str	r1, [r6, #0]
 800c7d8:	0606      	lsls	r6, r0, #24
 800c7da:	d501      	bpl.n	800c7e0 <_printf_i+0xbc>
 800c7dc:	681d      	ldr	r5, [r3, #0]
 800c7de:	e003      	b.n	800c7e8 <_printf_i+0xc4>
 800c7e0:	0645      	lsls	r5, r0, #25
 800c7e2:	d5fb      	bpl.n	800c7dc <_printf_i+0xb8>
 800c7e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c7e8:	2d00      	cmp	r5, #0
 800c7ea:	da03      	bge.n	800c7f4 <_printf_i+0xd0>
 800c7ec:	232d      	movs	r3, #45	@ 0x2d
 800c7ee:	426d      	negs	r5, r5
 800c7f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c7f4:	4859      	ldr	r0, [pc, #356]	@ (800c95c <_printf_i+0x238>)
 800c7f6:	230a      	movs	r3, #10
 800c7f8:	e011      	b.n	800c81e <_printf_i+0xfa>
 800c7fa:	6821      	ldr	r1, [r4, #0]
 800c7fc:	6833      	ldr	r3, [r6, #0]
 800c7fe:	0608      	lsls	r0, r1, #24
 800c800:	f853 5b04 	ldr.w	r5, [r3], #4
 800c804:	d402      	bmi.n	800c80c <_printf_i+0xe8>
 800c806:	0649      	lsls	r1, r1, #25
 800c808:	bf48      	it	mi
 800c80a:	b2ad      	uxthmi	r5, r5
 800c80c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c80e:	4853      	ldr	r0, [pc, #332]	@ (800c95c <_printf_i+0x238>)
 800c810:	6033      	str	r3, [r6, #0]
 800c812:	bf14      	ite	ne
 800c814:	230a      	movne	r3, #10
 800c816:	2308      	moveq	r3, #8
 800c818:	2100      	movs	r1, #0
 800c81a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c81e:	6866      	ldr	r6, [r4, #4]
 800c820:	60a6      	str	r6, [r4, #8]
 800c822:	2e00      	cmp	r6, #0
 800c824:	bfa2      	ittt	ge
 800c826:	6821      	ldrge	r1, [r4, #0]
 800c828:	f021 0104 	bicge.w	r1, r1, #4
 800c82c:	6021      	strge	r1, [r4, #0]
 800c82e:	b90d      	cbnz	r5, 800c834 <_printf_i+0x110>
 800c830:	2e00      	cmp	r6, #0
 800c832:	d04b      	beq.n	800c8cc <_printf_i+0x1a8>
 800c834:	4616      	mov	r6, r2
 800c836:	fbb5 f1f3 	udiv	r1, r5, r3
 800c83a:	fb03 5711 	mls	r7, r3, r1, r5
 800c83e:	5dc7      	ldrb	r7, [r0, r7]
 800c840:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c844:	462f      	mov	r7, r5
 800c846:	42bb      	cmp	r3, r7
 800c848:	460d      	mov	r5, r1
 800c84a:	d9f4      	bls.n	800c836 <_printf_i+0x112>
 800c84c:	2b08      	cmp	r3, #8
 800c84e:	d10b      	bne.n	800c868 <_printf_i+0x144>
 800c850:	6823      	ldr	r3, [r4, #0]
 800c852:	07df      	lsls	r7, r3, #31
 800c854:	d508      	bpl.n	800c868 <_printf_i+0x144>
 800c856:	6923      	ldr	r3, [r4, #16]
 800c858:	6861      	ldr	r1, [r4, #4]
 800c85a:	4299      	cmp	r1, r3
 800c85c:	bfde      	ittt	le
 800c85e:	2330      	movle	r3, #48	@ 0x30
 800c860:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c864:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c868:	1b92      	subs	r2, r2, r6
 800c86a:	6122      	str	r2, [r4, #16]
 800c86c:	f8cd a000 	str.w	sl, [sp]
 800c870:	464b      	mov	r3, r9
 800c872:	aa03      	add	r2, sp, #12
 800c874:	4621      	mov	r1, r4
 800c876:	4640      	mov	r0, r8
 800c878:	f7ff fee6 	bl	800c648 <_printf_common>
 800c87c:	3001      	adds	r0, #1
 800c87e:	d14a      	bne.n	800c916 <_printf_i+0x1f2>
 800c880:	f04f 30ff 	mov.w	r0, #4294967295
 800c884:	b004      	add	sp, #16
 800c886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c88a:	6823      	ldr	r3, [r4, #0]
 800c88c:	f043 0320 	orr.w	r3, r3, #32
 800c890:	6023      	str	r3, [r4, #0]
 800c892:	4833      	ldr	r0, [pc, #204]	@ (800c960 <_printf_i+0x23c>)
 800c894:	2778      	movs	r7, #120	@ 0x78
 800c896:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c89a:	6823      	ldr	r3, [r4, #0]
 800c89c:	6831      	ldr	r1, [r6, #0]
 800c89e:	061f      	lsls	r7, r3, #24
 800c8a0:	f851 5b04 	ldr.w	r5, [r1], #4
 800c8a4:	d402      	bmi.n	800c8ac <_printf_i+0x188>
 800c8a6:	065f      	lsls	r7, r3, #25
 800c8a8:	bf48      	it	mi
 800c8aa:	b2ad      	uxthmi	r5, r5
 800c8ac:	6031      	str	r1, [r6, #0]
 800c8ae:	07d9      	lsls	r1, r3, #31
 800c8b0:	bf44      	itt	mi
 800c8b2:	f043 0320 	orrmi.w	r3, r3, #32
 800c8b6:	6023      	strmi	r3, [r4, #0]
 800c8b8:	b11d      	cbz	r5, 800c8c2 <_printf_i+0x19e>
 800c8ba:	2310      	movs	r3, #16
 800c8bc:	e7ac      	b.n	800c818 <_printf_i+0xf4>
 800c8be:	4827      	ldr	r0, [pc, #156]	@ (800c95c <_printf_i+0x238>)
 800c8c0:	e7e9      	b.n	800c896 <_printf_i+0x172>
 800c8c2:	6823      	ldr	r3, [r4, #0]
 800c8c4:	f023 0320 	bic.w	r3, r3, #32
 800c8c8:	6023      	str	r3, [r4, #0]
 800c8ca:	e7f6      	b.n	800c8ba <_printf_i+0x196>
 800c8cc:	4616      	mov	r6, r2
 800c8ce:	e7bd      	b.n	800c84c <_printf_i+0x128>
 800c8d0:	6833      	ldr	r3, [r6, #0]
 800c8d2:	6825      	ldr	r5, [r4, #0]
 800c8d4:	6961      	ldr	r1, [r4, #20]
 800c8d6:	1d18      	adds	r0, r3, #4
 800c8d8:	6030      	str	r0, [r6, #0]
 800c8da:	062e      	lsls	r6, r5, #24
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	d501      	bpl.n	800c8e4 <_printf_i+0x1c0>
 800c8e0:	6019      	str	r1, [r3, #0]
 800c8e2:	e002      	b.n	800c8ea <_printf_i+0x1c6>
 800c8e4:	0668      	lsls	r0, r5, #25
 800c8e6:	d5fb      	bpl.n	800c8e0 <_printf_i+0x1bc>
 800c8e8:	8019      	strh	r1, [r3, #0]
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	6123      	str	r3, [r4, #16]
 800c8ee:	4616      	mov	r6, r2
 800c8f0:	e7bc      	b.n	800c86c <_printf_i+0x148>
 800c8f2:	6833      	ldr	r3, [r6, #0]
 800c8f4:	1d1a      	adds	r2, r3, #4
 800c8f6:	6032      	str	r2, [r6, #0]
 800c8f8:	681e      	ldr	r6, [r3, #0]
 800c8fa:	6862      	ldr	r2, [r4, #4]
 800c8fc:	2100      	movs	r1, #0
 800c8fe:	4630      	mov	r0, r6
 800c900:	f7f3 fc9e 	bl	8000240 <memchr>
 800c904:	b108      	cbz	r0, 800c90a <_printf_i+0x1e6>
 800c906:	1b80      	subs	r0, r0, r6
 800c908:	6060      	str	r0, [r4, #4]
 800c90a:	6863      	ldr	r3, [r4, #4]
 800c90c:	6123      	str	r3, [r4, #16]
 800c90e:	2300      	movs	r3, #0
 800c910:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c914:	e7aa      	b.n	800c86c <_printf_i+0x148>
 800c916:	6923      	ldr	r3, [r4, #16]
 800c918:	4632      	mov	r2, r6
 800c91a:	4649      	mov	r1, r9
 800c91c:	4640      	mov	r0, r8
 800c91e:	47d0      	blx	sl
 800c920:	3001      	adds	r0, #1
 800c922:	d0ad      	beq.n	800c880 <_printf_i+0x15c>
 800c924:	6823      	ldr	r3, [r4, #0]
 800c926:	079b      	lsls	r3, r3, #30
 800c928:	d413      	bmi.n	800c952 <_printf_i+0x22e>
 800c92a:	68e0      	ldr	r0, [r4, #12]
 800c92c:	9b03      	ldr	r3, [sp, #12]
 800c92e:	4298      	cmp	r0, r3
 800c930:	bfb8      	it	lt
 800c932:	4618      	movlt	r0, r3
 800c934:	e7a6      	b.n	800c884 <_printf_i+0x160>
 800c936:	2301      	movs	r3, #1
 800c938:	4632      	mov	r2, r6
 800c93a:	4649      	mov	r1, r9
 800c93c:	4640      	mov	r0, r8
 800c93e:	47d0      	blx	sl
 800c940:	3001      	adds	r0, #1
 800c942:	d09d      	beq.n	800c880 <_printf_i+0x15c>
 800c944:	3501      	adds	r5, #1
 800c946:	68e3      	ldr	r3, [r4, #12]
 800c948:	9903      	ldr	r1, [sp, #12]
 800c94a:	1a5b      	subs	r3, r3, r1
 800c94c:	42ab      	cmp	r3, r5
 800c94e:	dcf2      	bgt.n	800c936 <_printf_i+0x212>
 800c950:	e7eb      	b.n	800c92a <_printf_i+0x206>
 800c952:	2500      	movs	r5, #0
 800c954:	f104 0619 	add.w	r6, r4, #25
 800c958:	e7f5      	b.n	800c946 <_printf_i+0x222>
 800c95a:	bf00      	nop
 800c95c:	0800cfca 	.word	0x0800cfca
 800c960:	0800cfdb 	.word	0x0800cfdb

0800c964 <memmove>:
 800c964:	4288      	cmp	r0, r1
 800c966:	b510      	push	{r4, lr}
 800c968:	eb01 0402 	add.w	r4, r1, r2
 800c96c:	d902      	bls.n	800c974 <memmove+0x10>
 800c96e:	4284      	cmp	r4, r0
 800c970:	4623      	mov	r3, r4
 800c972:	d807      	bhi.n	800c984 <memmove+0x20>
 800c974:	1e43      	subs	r3, r0, #1
 800c976:	42a1      	cmp	r1, r4
 800c978:	d008      	beq.n	800c98c <memmove+0x28>
 800c97a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c97e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c982:	e7f8      	b.n	800c976 <memmove+0x12>
 800c984:	4402      	add	r2, r0
 800c986:	4601      	mov	r1, r0
 800c988:	428a      	cmp	r2, r1
 800c98a:	d100      	bne.n	800c98e <memmove+0x2a>
 800c98c:	bd10      	pop	{r4, pc}
 800c98e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c992:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c996:	e7f7      	b.n	800c988 <memmove+0x24>

0800c998 <_sbrk_r>:
 800c998:	b538      	push	{r3, r4, r5, lr}
 800c99a:	4d06      	ldr	r5, [pc, #24]	@ (800c9b4 <_sbrk_r+0x1c>)
 800c99c:	2300      	movs	r3, #0
 800c99e:	4604      	mov	r4, r0
 800c9a0:	4608      	mov	r0, r1
 800c9a2:	602b      	str	r3, [r5, #0]
 800c9a4:	f7f8 fc0e 	bl	80051c4 <_sbrk>
 800c9a8:	1c43      	adds	r3, r0, #1
 800c9aa:	d102      	bne.n	800c9b2 <_sbrk_r+0x1a>
 800c9ac:	682b      	ldr	r3, [r5, #0]
 800c9ae:	b103      	cbz	r3, 800c9b2 <_sbrk_r+0x1a>
 800c9b0:	6023      	str	r3, [r4, #0]
 800c9b2:	bd38      	pop	{r3, r4, r5, pc}
 800c9b4:	200006e4 	.word	0x200006e4

0800c9b8 <memcpy>:
 800c9b8:	440a      	add	r2, r1
 800c9ba:	4291      	cmp	r1, r2
 800c9bc:	f100 33ff 	add.w	r3, r0, #4294967295
 800c9c0:	d100      	bne.n	800c9c4 <memcpy+0xc>
 800c9c2:	4770      	bx	lr
 800c9c4:	b510      	push	{r4, lr}
 800c9c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c9ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c9ce:	4291      	cmp	r1, r2
 800c9d0:	d1f9      	bne.n	800c9c6 <memcpy+0xe>
 800c9d2:	bd10      	pop	{r4, pc}

0800c9d4 <_realloc_r>:
 800c9d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9d8:	4680      	mov	r8, r0
 800c9da:	4615      	mov	r5, r2
 800c9dc:	460c      	mov	r4, r1
 800c9de:	b921      	cbnz	r1, 800c9ea <_realloc_r+0x16>
 800c9e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c9e4:	4611      	mov	r1, r2
 800c9e6:	f7ff bc4b 	b.w	800c280 <_malloc_r>
 800c9ea:	b92a      	cbnz	r2, 800c9f8 <_realloc_r+0x24>
 800c9ec:	f7ff fbdc 	bl	800c1a8 <_free_r>
 800c9f0:	2400      	movs	r4, #0
 800c9f2:	4620      	mov	r0, r4
 800c9f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9f8:	f000 f81a 	bl	800ca30 <_malloc_usable_size_r>
 800c9fc:	4285      	cmp	r5, r0
 800c9fe:	4606      	mov	r6, r0
 800ca00:	d802      	bhi.n	800ca08 <_realloc_r+0x34>
 800ca02:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ca06:	d8f4      	bhi.n	800c9f2 <_realloc_r+0x1e>
 800ca08:	4629      	mov	r1, r5
 800ca0a:	4640      	mov	r0, r8
 800ca0c:	f7ff fc38 	bl	800c280 <_malloc_r>
 800ca10:	4607      	mov	r7, r0
 800ca12:	2800      	cmp	r0, #0
 800ca14:	d0ec      	beq.n	800c9f0 <_realloc_r+0x1c>
 800ca16:	42b5      	cmp	r5, r6
 800ca18:	462a      	mov	r2, r5
 800ca1a:	4621      	mov	r1, r4
 800ca1c:	bf28      	it	cs
 800ca1e:	4632      	movcs	r2, r6
 800ca20:	f7ff ffca 	bl	800c9b8 <memcpy>
 800ca24:	4621      	mov	r1, r4
 800ca26:	4640      	mov	r0, r8
 800ca28:	f7ff fbbe 	bl	800c1a8 <_free_r>
 800ca2c:	463c      	mov	r4, r7
 800ca2e:	e7e0      	b.n	800c9f2 <_realloc_r+0x1e>

0800ca30 <_malloc_usable_size_r>:
 800ca30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca34:	1f18      	subs	r0, r3, #4
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	bfbc      	itt	lt
 800ca3a:	580b      	ldrlt	r3, [r1, r0]
 800ca3c:	18c0      	addlt	r0, r0, r3
 800ca3e:	4770      	bx	lr

0800ca40 <floor>:
 800ca40:	ec51 0b10 	vmov	r0, r1, d0
 800ca44:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ca48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca4c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800ca50:	2e13      	cmp	r6, #19
 800ca52:	460c      	mov	r4, r1
 800ca54:	4605      	mov	r5, r0
 800ca56:	4680      	mov	r8, r0
 800ca58:	dc34      	bgt.n	800cac4 <floor+0x84>
 800ca5a:	2e00      	cmp	r6, #0
 800ca5c:	da17      	bge.n	800ca8e <floor+0x4e>
 800ca5e:	a332      	add	r3, pc, #200	@ (adr r3, 800cb28 <floor+0xe8>)
 800ca60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca64:	f7f3 fc42 	bl	80002ec <__adddf3>
 800ca68:	2200      	movs	r2, #0
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	f7f4 f884 	bl	8000b78 <__aeabi_dcmpgt>
 800ca70:	b150      	cbz	r0, 800ca88 <floor+0x48>
 800ca72:	2c00      	cmp	r4, #0
 800ca74:	da55      	bge.n	800cb22 <floor+0xe2>
 800ca76:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800ca7a:	432c      	orrs	r4, r5
 800ca7c:	2500      	movs	r5, #0
 800ca7e:	42ac      	cmp	r4, r5
 800ca80:	4c2b      	ldr	r4, [pc, #172]	@ (800cb30 <floor+0xf0>)
 800ca82:	bf08      	it	eq
 800ca84:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800ca88:	4621      	mov	r1, r4
 800ca8a:	4628      	mov	r0, r5
 800ca8c:	e023      	b.n	800cad6 <floor+0x96>
 800ca8e:	4f29      	ldr	r7, [pc, #164]	@ (800cb34 <floor+0xf4>)
 800ca90:	4137      	asrs	r7, r6
 800ca92:	ea01 0307 	and.w	r3, r1, r7
 800ca96:	4303      	orrs	r3, r0
 800ca98:	d01d      	beq.n	800cad6 <floor+0x96>
 800ca9a:	a323      	add	r3, pc, #140	@ (adr r3, 800cb28 <floor+0xe8>)
 800ca9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa0:	f7f3 fc24 	bl	80002ec <__adddf3>
 800caa4:	2200      	movs	r2, #0
 800caa6:	2300      	movs	r3, #0
 800caa8:	f7f4 f866 	bl	8000b78 <__aeabi_dcmpgt>
 800caac:	2800      	cmp	r0, #0
 800caae:	d0eb      	beq.n	800ca88 <floor+0x48>
 800cab0:	2c00      	cmp	r4, #0
 800cab2:	bfbe      	ittt	lt
 800cab4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800cab8:	4133      	asrlt	r3, r6
 800caba:	18e4      	addlt	r4, r4, r3
 800cabc:	ea24 0407 	bic.w	r4, r4, r7
 800cac0:	2500      	movs	r5, #0
 800cac2:	e7e1      	b.n	800ca88 <floor+0x48>
 800cac4:	2e33      	cmp	r6, #51	@ 0x33
 800cac6:	dd0a      	ble.n	800cade <floor+0x9e>
 800cac8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800cacc:	d103      	bne.n	800cad6 <floor+0x96>
 800cace:	4602      	mov	r2, r0
 800cad0:	460b      	mov	r3, r1
 800cad2:	f7f3 fc0b 	bl	80002ec <__adddf3>
 800cad6:	ec41 0b10 	vmov	d0, r0, r1
 800cada:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cade:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800cae2:	f04f 37ff 	mov.w	r7, #4294967295
 800cae6:	40df      	lsrs	r7, r3
 800cae8:	4207      	tst	r7, r0
 800caea:	d0f4      	beq.n	800cad6 <floor+0x96>
 800caec:	a30e      	add	r3, pc, #56	@ (adr r3, 800cb28 <floor+0xe8>)
 800caee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caf2:	f7f3 fbfb 	bl	80002ec <__adddf3>
 800caf6:	2200      	movs	r2, #0
 800caf8:	2300      	movs	r3, #0
 800cafa:	f7f4 f83d 	bl	8000b78 <__aeabi_dcmpgt>
 800cafe:	2800      	cmp	r0, #0
 800cb00:	d0c2      	beq.n	800ca88 <floor+0x48>
 800cb02:	2c00      	cmp	r4, #0
 800cb04:	da0a      	bge.n	800cb1c <floor+0xdc>
 800cb06:	2e14      	cmp	r6, #20
 800cb08:	d101      	bne.n	800cb0e <floor+0xce>
 800cb0a:	3401      	adds	r4, #1
 800cb0c:	e006      	b.n	800cb1c <floor+0xdc>
 800cb0e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800cb12:	2301      	movs	r3, #1
 800cb14:	40b3      	lsls	r3, r6
 800cb16:	441d      	add	r5, r3
 800cb18:	4545      	cmp	r5, r8
 800cb1a:	d3f6      	bcc.n	800cb0a <floor+0xca>
 800cb1c:	ea25 0507 	bic.w	r5, r5, r7
 800cb20:	e7b2      	b.n	800ca88 <floor+0x48>
 800cb22:	2500      	movs	r5, #0
 800cb24:	462c      	mov	r4, r5
 800cb26:	e7af      	b.n	800ca88 <floor+0x48>
 800cb28:	8800759c 	.word	0x8800759c
 800cb2c:	7e37e43c 	.word	0x7e37e43c
 800cb30:	bff00000 	.word	0xbff00000
 800cb34:	000fffff 	.word	0x000fffff

0800cb38 <round>:
 800cb38:	ec51 0b10 	vmov	r0, r1, d0
 800cb3c:	b570      	push	{r4, r5, r6, lr}
 800cb3e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800cb42:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800cb46:	2a13      	cmp	r2, #19
 800cb48:	460b      	mov	r3, r1
 800cb4a:	4605      	mov	r5, r0
 800cb4c:	dc1b      	bgt.n	800cb86 <round+0x4e>
 800cb4e:	2a00      	cmp	r2, #0
 800cb50:	da0b      	bge.n	800cb6a <round+0x32>
 800cb52:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800cb56:	3201      	adds	r2, #1
 800cb58:	bf04      	itt	eq
 800cb5a:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800cb5e:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800cb62:	2200      	movs	r2, #0
 800cb64:	4619      	mov	r1, r3
 800cb66:	4610      	mov	r0, r2
 800cb68:	e015      	b.n	800cb96 <round+0x5e>
 800cb6a:	4c15      	ldr	r4, [pc, #84]	@ (800cbc0 <round+0x88>)
 800cb6c:	4114      	asrs	r4, r2
 800cb6e:	ea04 0601 	and.w	r6, r4, r1
 800cb72:	4306      	orrs	r6, r0
 800cb74:	d00f      	beq.n	800cb96 <round+0x5e>
 800cb76:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800cb7a:	fa41 f202 	asr.w	r2, r1, r2
 800cb7e:	4413      	add	r3, r2
 800cb80:	ea23 0304 	bic.w	r3, r3, r4
 800cb84:	e7ed      	b.n	800cb62 <round+0x2a>
 800cb86:	2a33      	cmp	r2, #51	@ 0x33
 800cb88:	dd08      	ble.n	800cb9c <round+0x64>
 800cb8a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800cb8e:	d102      	bne.n	800cb96 <round+0x5e>
 800cb90:	4602      	mov	r2, r0
 800cb92:	f7f3 fbab 	bl	80002ec <__adddf3>
 800cb96:	ec41 0b10 	vmov	d0, r0, r1
 800cb9a:	bd70      	pop	{r4, r5, r6, pc}
 800cb9c:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800cba0:	f04f 34ff 	mov.w	r4, #4294967295
 800cba4:	40f4      	lsrs	r4, r6
 800cba6:	4204      	tst	r4, r0
 800cba8:	d0f5      	beq.n	800cb96 <round+0x5e>
 800cbaa:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800cbae:	2201      	movs	r2, #1
 800cbb0:	408a      	lsls	r2, r1
 800cbb2:	1952      	adds	r2, r2, r5
 800cbb4:	bf28      	it	cs
 800cbb6:	3301      	addcs	r3, #1
 800cbb8:	ea22 0204 	bic.w	r2, r2, r4
 800cbbc:	e7d2      	b.n	800cb64 <round+0x2c>
 800cbbe:	bf00      	nop
 800cbc0:	000fffff 	.word	0x000fffff

0800cbc4 <_init>:
 800cbc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbc6:	bf00      	nop
 800cbc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cbca:	bc08      	pop	{r3}
 800cbcc:	469e      	mov	lr, r3
 800cbce:	4770      	bx	lr

0800cbd0 <_fini>:
 800cbd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbd2:	bf00      	nop
 800cbd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cbd6:	bc08      	pop	{r3}
 800cbd8:	469e      	mov	lr, r3
 800cbda:	4770      	bx	lr
