library verilog;
use verilog.vl_types.all;
entity myFSM1 is
    port(
        h_move          : in     vl_logic_vector(3 downto 0);
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        c_move          : out    vl_logic_vector(3 downto 0)
    );
end myFSM1;
