********************************************************************************
Pegasus 23.11-s009 64 bit (Thu Aug 31 12:45:19 PDT 2023)
Build Ref No.: 028 Release Candidate (08-31-2023) [2311_pgs]

Copyright 2023 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 3.10.0-693.el7.x86_64
Executed on:     cae-europractice1.othr.de (Linux x86_64 5.15.0-210.163.7.el8uek.x86_64)
Process Id:      493652
Starting Time:   Sun Nov 17 23:30:11 2024 (Sun Nov 17 22:30:11 2024 GMT)
With parameters: -drc -get_rules /tmp/pvsrng.491469@cae-europractice1.othr.de.6.1 -tc top -gds /dev/null -get_options /tmp/pvsoptpar.491469@cae-europractice1.othr.de.7.1 -gen_tags /tmp/pvsgentags.491469@cae-europractice1.othr.de.8.1 -control /tmp/ipvsRulesCheckControl.491469@cae-europractice1.othr.de.9.1 /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul 
********************************************************************************


########################################################################
Get host info ...
########################################################################
CPU info:
    model name      :  AMD Ryzen Threadripper PRO 5975WX 32-Cores
    cpu MHz         :  3593.238
    cache size      :  512 KB
    physical cores  :  16
    logical cores   :  16

Memory info:
    31804M physical memory installed.

    MemTotal:       32569880 kB
    MemFree:         1315060 kB
    MemAvailable:   10314208 kB
    Buffers:               0 kB
    Cached:         10015200 kB
    SwapCached:            0 kB
    Active:          6647424 kB
    Inactive:       20774184 kB
    Active(anon):     640576 kB
    Inactive(anon): 18656940 kB
    Active(file):    6006848 kB
    Inactive(file):  2117244 kB
    Unevictable:       21780 kB
    Mlocked:           12548 kB
    SwapTotal:             0 kB
    SwapFree:              0 kB
    Dirty:                20 kB
    Writeback:             0 kB
    AnonPages:      17311980 kB
    Mapped:          1250424 kB
    Shmem:           1880432 kB
    KReclaimable:    1343488 kB
    Slab:            1964788 kB
    SReclaimable:    1343488 kB
    SUnreclaim:       621300 kB
    KernelStack:       54160 kB
    PageTables:       709168 kB
    NFS_Unstable:          0 kB
    Bounce:                0 kB
    WritebackTmp:          0 kB
    CommitLimit:    16284940 kB
    Committed_AS:   884913024 kB
    VmallocTotal:   34359738367 kB
    VmallocUsed:       78736 kB
    VmallocChunk:          0 kB
    Percpu:            19904 kB
    HardwareCorrupted:     0 kB
    AnonHugePages:   7794688 kB
    ShmemHugePages:        0 kB
    ShmemPmdMapped:        0 kB
    FileHugePages:    190464 kB
    FilePmdMapped:     69632 kB
    CmaTotal:              0 kB
    CmaFree:               0 kB
    HugePages_Total:       0
    HugePages_Free:        0
    HugePages_Rsvd:        0
    HugePages_Surp:        0
    Hugepagesize:       2048 kB
    Hugetlb:               0 kB
    DirectMap4k:     7757676 kB
    DirectMap2M:    25796608 kB
    DirectMap1G:     2097152 kB


########################################################################
Get environment info ...
########################################################################
ENV VAR: TCL_LIBRARY = /eda/cadence/2023-24/RHELx86/PEGASUS_23.11.000/share/lib/tcltk/08.64/tcl8.6
ENV VAR: TCLX_LIBRARY = /eda/cadence/2023-24/RHELx86/PEGASUS_23.11.000/share/lib/tclx/08.40
ENV VAR: TCLLIBPATH = /eda/cadence/2023-24/RHELx86/PEGASUS_23.11.000/share/lib/itcl/3.4.1 /eda/cadence/2023-24/RHELx86/PEGASUS_23.11.000/share/lib/tclxml/3.2 /eda/cadence/2023-24/RHELx86/PEGASUS_23.11.000/share/lib/tcllib/1.18 /eda/cadence/2023-24/RHELx86/PEGASUS_23.11.000/share/lib/itcl/3.4.1 /eda/cadence/2023-24/RHELx86/PEGASUS_23.11.000/share/lib/tclxml/3.2 /eda/cadence/2023-24/RHELx86/PEGASUS_23.11.000/share/lib/tcllib/1.18 


########################################################################
Parsing Control File /tmp/ipvsRulesCheckControl.491469@cae-europractice1.othr.de.9.1 ...
########################################################################
RESULTS_DB -drc "/home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/inv01f.drc_errors.ascii" -ascii;

########################################################################
Parsing Rule File /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul ...
########################################################################
LAYOUT_FORMAT gdsii;
MAX_RESULTS -drc 1000;
MAX_VERTEX -drc 4096;
ABORT_ON_LAYOUT_ERROR no;
TEXT_DEPTH -primary;
LAYER_DEF diff 1001;
LAYER_MAP 65 -datatype 20 1001;
LAYER_DEF diff_txt 1002;
LAYER_MAP 65 -texttype 20 1002;
LAYER_DEF tap 1003;
LAYER_MAP 65 -datatype 44 1003;
LAYER_DEF nwell 1004;
LAYER_MAP 64 -datatype 20 1004;
LAYER_DEF dnwell 1005;
LAYER_MAP 64 -datatype 18 1005;
LAYER_DEF pwbm 1006;
LAYER_MAP 19 -datatype 44 1006;
LAYER_DEF pwde 1007;
LAYER_MAP 124 -datatype 20 1007;
LAYER_DEF hvtr 1008;
LAYER_MAP 18 -datatype 20 1008;
LAYER_DEF hvtp 1009;
LAYER_MAP 78 -datatype 44 1009;
LAYER_DEF ldntm 1010;
LAYER_MAP 11 -datatype 44 1010;
LAYER_DEF hvi 1011;
LAYER_MAP 75 -datatype 20 1011;
LAYER_DEF tunm 1012;
LAYER_MAP 80 -datatype 20 1012;
LAYER_DEF lvtn 1013;
LAYER_MAP 125 -datatype 44 1013;
LAYER_DEF poly 1014;
LAYER_MAP 66 -datatype 20 1014;
LAYER_DEF poly_txt 1015;
LAYER_MAP 66 -texttype 20 1015;
LAYER_DEF hvntm 1016;
LAYER_MAP 125 -datatype 20 1016;
LAYER_DEF nsdm 1017;
LAYER_MAP 93 -datatype 44 1017;
LAYER_DEF psdm 1018;
LAYER_MAP 94 -datatype 20 1018;
LAYER_DEF rpm 1019;
LAYER_MAP 86 -datatype 20 1019;
LAYER_DEF urpm 1020;
LAYER_MAP 79 -datatype 20 1020;
LAYER_DEF npc 1021;
LAYER_MAP 95 -datatype 20 1021;
LAYER_DEF licon1 1022;
LAYER_MAP 66 -datatype 44 1022;
LAYER_DEF li1 1023;
LAYER_MAP 67 -datatype 20 1023;
LAYER_DEF li1_text 1024;
LAYER_MAP 67 -texttype 20 1024;
LAYER_DEF mcon 1025;
LAYER_MAP 67 -datatype 44 1025;
LAYER_DEF met1 1026;
LAYER_MAP 68 -datatype 20 1026;
LAYER_DEF met1_text 1027;
LAYER_MAP 68 -texttype 20 1027;
LAYER_DEF via 1028;
LAYER_MAP 68 -datatype 44 1028;
LAYER_DEF met2 1029;
LAYER_MAP 69 -datatype 20 1029;
LAYER_DEF met2_text 1030;
LAYER_MAP 69 -texttype 20 1030;
LAYER_DEF via2 1031;
LAYER_MAP 69 -datatype 44 1031;
LAYER_DEF met3 1032;
LAYER_MAP 70 -datatype 20 1032;
LAYER_DEF met3_text 1033;
LAYER_MAP 70 -texttype 20 1033;
LAYER_DEF via3 1034;
LAYER_MAP 70 -datatype 44 1034;
LAYER_DEF met4 1035;
LAYER_MAP 71 -datatype 20 1035;
LAYER_DEF met4_text 1036;
LAYER_MAP 71 -texttype 20 1036;
LAYER_DEF via4 1037;
LAYER_MAP 71 -datatype 44 1037;
LAYER_DEF met5 1038;
LAYER_MAP 72 -datatype 20 1038;
LAYER_DEF met5_text 1039;
LAYER_MAP 72 -texttype 20 1039;
LAYER_DEF pad 1040;
LAYER_MAP 76 -datatype 20 1040;
LAYER_DEF pad_text 1041;
LAYER_MAP 76 -texttype 20 1041;
LAYER_DEF nsm 1042;
LAYER_MAP 61 -datatype 20 1042;
LAYER_DEF capm 1043;
LAYER_MAP 89 -datatype 44 1043;
LAYER_DEF cap2m 1044;
LAYER_MAP 97 -datatype 44 1044;
LAYER_DEF vhvi 1045;
LAYER_MAP 74 -datatype 21 1045;
LAYER_DEF uhvi 1046;
LAYER_MAP 74 -datatype 22 1046;
LAYER_DEF npn 1047;
LAYER_MAP 82 -datatype 20 1047;
LAYER_DEF inductor 1048;
LAYER_MAP 82 -datatype 24 1048;
LAYER_DEF capacitor_in 1049;
LAYER_MAP 82 -datatype 64 1049;
LAYER_DEF pnp 1050;
LAYER_MAP 82 -datatype 44 1050;
LAYER_DEF LVS_prune 1051;
LAYER_MAP 84 -datatype 44 1051;
LAYER_DEF ncm 1052;
LAYER_MAP 92 -datatype 44 1052;
LAYER_DEF padCenter 1053;
LAYER_MAP 81 -datatype 20 1053;
LAYER_DEF target 1054;
LAYER_MAP 76 -datatype 44 1054;
LAYER_DEF areaid.sl 1055;
LAYER_MAP 81 -datatype 1 1055;
LAYER_MAP 81 -datatype 7 1055;
LAYER_DEF areaid.ce 1056;
LAYER_MAP 81 -datatype 2 1056;
LAYER_DEF areaid.fe 1057;
LAYER_MAP 81 -datatype 3 1057;
LAYER_DEF areaid.sc 1058;
LAYER_MAP 81 -datatype 4 1058;
LAYER_DEF areaid.sf 1059;
LAYER_MAP 81 -datatype 6 1059;
LAYER_DEF areaid.sr 1061;
LAYER_MAP 81 -datatype 8 1061;
LAYER_DEF areaid.mt 1062;
LAYER_MAP 81 -datatype 10 1062;
LAYER_DEF areaid.dt 1063;
LAYER_MAP 81 -datatype 11 1063;
LAYER_DEF areaid.ft 1064;
LAYER_MAP 81 -datatype 12 1064;
LAYER_DEF areaid.ww 1065;
LAYER_MAP 81 -datatype 13 1065;
LAYER_DEF areaid.ld 1066;
LAYER_MAP 81 -datatype 14 1066;
LAYER_DEF areaid.ns 1067;
LAYER_MAP 81 -datatype 15 1067;
LAYER_DEF areaid.ij 1068;
LAYER_MAP 81 -datatype 17 1068;
LAYER_DEF areaid.zr 1069;
LAYER_MAP 81 -datatype 18 1069;
LAYER_DEF areaid.ed 1070;
LAYER_MAP 81 -datatype 19 1070;
LAYER_DEF areaid.de 1071;
LAYER_MAP 81 -datatype 23 1071;
LAYER_DEF areaid.rd 1072;
LAYER_MAP 81 -datatype 24 1072;
LAYER_DEF areaid.dn 1073;
LAYER_MAP 81 -datatype 50 1073;
LAYER_DEF areaid.cr 1074;
LAYER_MAP 81 -datatype 51 1074;
LAYER_DEF areaid.cd 1075;
LAYER_MAP 81 -datatype 52 1075;
LAYER_DEF areaid.st 1076;
LAYER_MAP 81 -datatype 53 1076;
LAYER_DEF areaid.op 1077;
LAYER_MAP 81 -datatype 54 1077;
LAYER_DEF areaid.en 1078;
LAYER_MAP 81 -datatype 57 1078;
LAYER_DEF areaid.en20 1079;
LAYER_MAP 81 -datatype 58 1079;
LAYER_DEF areaid.le 1080;
LAYER_MAP 81 -datatype 60 1080;
LAYER_DEF areaid.hl 1081;
LAYER_MAP 81 -datatype 63 1081;
LAYER_DEF areaid.sd 1082;
LAYER_MAP 81 -datatype 70 1082;
LAYER_DEF areaid.po 1083;
LAYER_MAP 81 -datatype 81 1083;
LAYER_DEF areaid.it 1084;
LAYER_MAP 81 -datatype 84 1084;
LAYER_DEF areaid.et 1085;
LAYER_MAP 81 -datatype 101 1085;
LAYER_DEF areaid.lvt 1086;
LAYER_MAP 81 -datatype 108 1086;
LAYER_DEF areaid.re 1087;
LAYER_MAP 81 -datatype 125 1087;
LAYER_DEF fom 1088;
LAYER_MAP 22 -datatype 23 1088;
LAYER_DEF poly_gate 1089;
LAYER_MAP 66 -datatype 9 1089;
LAYER_DEF poly_model 1090;
LAYER_MAP 66 -texttype 83 1090;
LAYER_DEF poly_res 1091;
LAYER_MAP 66 -datatype 13 1091;
LAYER_DEF diff_res 1092;
LAYER_MAP 65 -datatype 13 1092;
LAYER_DEF pwell_res 1093;
LAYER_MAP 64 -datatype 13 1093;
LAYER_DEF li1_res 1094;
LAYER_MAP 67 -datatype 13 1094;
LAYER_DEF diff_hv 1095;
LAYER_MAP 65 -datatype 8 1095;
LAYER_DEF met4_fuse 1096;
LAYER_MAP 71 -datatype 17 1096;
LAYER_DEF inductor_trm1 1097;
LAYER_MAP 82 -datatype 26 1097;
LAYER_DEF inductor_trm2 1098;
LAYER_MAP 82 -datatype 27 1098;
LAYER_DEF inductor_trm3 1099;
LAYER_MAP 82 -datatype 28 1099;
LAYER_DEF li1_block 1100;
LAYER_MAP 67 -datatype 10 1100;
LAYER_DEF met1_block 1101;
LAYER_MAP 68 -datatype 10 1101;
LAYER_DEF met2_block 1102;
LAYER_MAP 69 -datatype 10 1102;
LAYER_DEF met3_block 1103;
LAYER_MAP 70 -datatype 10 1103;
LAYER_DEF met4_block 1104;
LAYER_MAP 71 -datatype 10 1104;
LAYER_DEF met5_block 1105;
LAYER_MAP 72 -datatype 10 1105;
LAYER_DEF prBndry 1106;
LAYER_MAP 235 -datatype 4 1106;
LAYER_DEF diff_bnd 1107;
LAYER_MAP 65 -datatype 4 1107;
LAYER_DEF tap_bnd 1108;
LAYER_MAP 65 -datatype 60 1108;
LAYER_DEF mcon_bnd 1109;
LAYER_MAP 67 -datatype 60 1109;
LAYER_DEF poly_bnd 1110;
LAYER_MAP 66 -datatype 4 1110;
LAYER_DEF via_bnd 1111;
LAYER_MAP 68 -datatype 60 1111;
LAYER_DEF via2_bnd 1112;
LAYER_MAP 69 -datatype 60 1112;
LAYER_DEF via3_bnd 1113;
LAYER_MAP 70 -datatype 60 1113;
LAYER_DEF via4_bnd 1114;
LAYER_MAP 71 -datatype 60 1114;
LAYER_DEF li1_label 1115;
LAYER_MAP 67 -texttype 5 1115;
LAYER_DEF met1_label 1116;
LAYER_MAP 68 -texttype 5 1116;
LAYER_DEF met2_label 1117;
LAYER_MAP 69 -texttype 5 1117;
LAYER_DEF met3_label 1118;
LAYER_MAP 70 -texttype 5 1118;
LAYER_DEF met4_label 1119;
LAYER_MAP 71 -texttype 5 1119;
LAYER_DEF met5_label 1120;
LAYER_MAP 72 -texttype 5 1120;
LAYER_DEF poly_label 1121;
LAYER_MAP 66 -texttype 5 1121;
LAYER_DEF diff_label 1122;
LAYER_MAP 65 -texttype 6 1122;
LAYER_DEF pwell_in 1123;
LAYER_MAP 64 -datatype 59 1123;
LAYER_DEF pwell_label 1124;
LAYER_MAP 64 -texttype 59 1124;
LAYER_DEF pwelliso_label 1125;
LAYER_MAP 44 -datatype 5 1125;
LAYER_DEF pad_label 1126;
LAYER_MAP 76 -texttype 5 1126;
LAYER_DEF tap_label 1127;
LAYER_MAP 65 -texttype 5 1127;
LAYER_DEF nwell_label 1128;
LAYER_MAP 64 -texttype 5 1128;
LAYER_DEF inductor_label 1129;
LAYER_MAP 82 -texttype 25 1129;
LAYER_DEF text 1130;
LAYER_MAP 83 -texttype 44 1130;
LAYER_DEF li1_net 1131;
LAYER_MAP 67 -texttype 23 1131;
LAYER_DEF met1_net 1132;
LAYER_MAP 68 -texttype 23 1132;
LAYER_DEF met2_net 1133;
LAYER_MAP 69 -texttype 23 1133;
LAYER_DEF met3_net 1134;
LAYER_MAP 70 -texttype 23 1134;
LAYER_DEF met4_net 1135;
LAYER_MAP 71 -texttype 23 1135;
LAYER_DEF met5_net 1136;
LAYER_MAP 72 -texttype 23 1136;
LAYER_DEF poly_net 1137;
LAYER_MAP 66 -texttype 23 1137;
LAYER_DEF diff_net 1138;
LAYER_MAP 65 -texttype 23 1138;
LAYER_DEF li1_pin 1139;
LAYER_MAP 67 -texttype 0 1139;
LAYER_MAP 67 -datatype 16 1139;
LAYER_MAP 67 -texttype 16 1139;
LAYER_DEF met1_pin 1141;
LAYER_MAP 68 -texttype 0 1141;
LAYER_MAP 68 -datatype 16 1141;
LAYER_MAP 68 -texttype 16 1141;
LAYER_DEF met2_pin 1143;
LAYER_MAP 69 -texttype 0 1143;
LAYER_MAP 69 -datatype 16 1143;
LAYER_MAP 69 -texttype 16 1143;
LAYER_DEF met3_pin 1145;
LAYER_MAP 70 -texttype 0 1145;
LAYER_MAP 70 -datatype 16 1145;
LAYER_MAP 70 -texttype 16 1145;
LAYER_DEF met4_pin 1147;
LAYER_MAP 71 -texttype 0 1147;
LAYER_MAP 71 -datatype 16 1147;
LAYER_MAP 71 -texttype 16 1147;
LAYER_DEF met5_pin 1149;
LAYER_MAP 72 -texttype 0 1149;
LAYER_MAP 72 -datatype 16 1149;
LAYER_MAP 72 -texttype 16 1149;
LAYER_DEF poly_pin 1152;
LAYER_MAP 66 -texttype 0 1152;
LAYER_MAP 66 -texttype 16 1152;
LAYER_DEF diff_pin 1153;
LAYER_MAP 65 -texttype 16 1153;
LAYER_DEF nwell_pin 1154;
LAYER_MAP 64 -datatype 16 1154;
LAYER_MAP 64 -texttype 0 1154;
LAYER_DEF pad_pin 1155;
LAYER_MAP 76 -texttype 0 1155;
LAYER_MAP 76 -datatype 16 1155;
LAYER_MAP 76 -texttype 16 1155;
LAYER_DEF pwell_pin 1157;
LAYER_MAP 122 -datatype 16 1157;
LAYER_MAP 122 -texttype 16 1157;
LAYER_MAP 122 -texttype 0 1157;
LAYER_DEF pwelliso 1159;
LAYER_MAP 44 -datatype 16 1159;
LAYER_MAP 44 -texttype 16 1159;
LAYER_DEF diff_cut 1171;
LAYER_MAP 65 -datatype 14 1171;
LAYER_DEF poly_cut 1172;
LAYER_MAP 66 -datatype 14 1172;
LAYER_DEF li1_cut 1173;
LAYER_MAP 67 -datatype 14 1173;
LAYER_DEF met1_cut 1174;
LAYER_MAP 68 -datatype 14 1174;
LAYER_DEF met2_cut 1175;
LAYER_MAP 69 -datatype 14 1175;
LAYER_DEF met3_cut 1176;
LAYER_MAP 70 -datatype 14 1176;
LAYER_DEF met4_cut 1177;
LAYER_MAP 71 -datatype 14 1177;
LAYER_DEF met5_cut 1178;
LAYER_MAP 72 -datatype 14 1178;
LAYER_DEF pwell_cut 1179;
LAYER_MAP 64 -datatype 14 1179;
LAYER_DEF met5_probe 1180;
LAYER_MAP 72 -datatype 25 1180;
LAYER_DEF met4_probe 1181;
LAYER_MAP 71 -datatype 25 1181;
LAYER_DEF met3_probe 1182;
LAYER_MAP 70 -datatype 25 1182;
LAYER_DEF met2_probe 1183;
LAYER_MAP 69 -datatype 25 1183;
LAYER_DEF met1_probe 1184;
LAYER_MAP 68 -datatype 25 1184;
LAYER_DEF li1_probe 1185;
LAYER_MAP 67 -datatype 25 1185;
LAYER_DEF poly_probe 1186;
LAYER_MAP 66 -datatype 25 1186;
LAYER_DEF poly_short 1187;
LAYER_MAP 66 -datatype 15 1187;
LAYER_DEF li1_short 1188;
LAYER_MAP 67 -datatype 15 1188;
LAYER_DEF met1_short 1189;
LAYER_MAP 68 -datatype 15 1189;
LAYER_DEF met2_short 1190;
LAYER_MAP 69 -datatype 15 1190;
LAYER_DEF met3_short 1191;
LAYER_MAP 70 -datatype 15 1191;
LAYER_DEF met4_short 1192;
LAYER_MAP 71 -datatype 15 1192;
LAYER_DEF met5_short 1193;
LAYER_MAP 72 -datatype 15 1193;
LAYER_DEF cncm_mk 1194;
LAYER_MAP 17 -datatype 0 1194;
LAYER_DEF crpm_mk 1195;
LAYER_MAP 96 -datatype 0 1195;
LAYER_DEF cpdm_mk 1196;
LAYER_MAP 37 -datatype 0 1196;
LAYER_DEF cnsm_mk 1197;
LAYER_MAP 22 -datatype 0 1197;
LAYER_DEF cmm5_mk 1198;
LAYER_MAP 59 -datatype 0 1198;
LAYER_DEF cviam4_mk 1199;
LAYER_MAP 58 -datatype 0 1199;
LAYER_DEF cmm4_mk 1200;
LAYER_MAP 51 -datatype 0 1200;
LAYER_DEF cviam3_mk 1201;
LAYER_MAP 50 -datatype 0 1201;
LAYER_DEF cmm3_mk 1202;
LAYER_MAP 34 -datatype 0 1202;
LAYER_DEF cviam2_mk 1203;
LAYER_MAP 44 -datatype 0 1203;
LAYER_DEF cmm2_mk 1204;
LAYER_MAP 41 -datatype 0 1204;
LAYER_DEF cviam_mk 1205;
LAYER_MAP 40 -datatype 0 1205;
LAYER_DEF cmm1_mk 1206;
LAYER_MAP 36 -datatype 0 1206;
LAYER_DEF ctm1_mk 1207;
LAYER_MAP 35 -datatype 0 1207;
LAYER_DEF cli1m_mk 1208;
LAYER_MAP 56 -datatype 0 1208;
LAYER_DEF clicm1_mk 1209;
LAYER_MAP 43 -datatype 0 1209;
LAYER_DEF cpsdm_mk 1210;
LAYER_MAP 32 -datatype 0 1210;
LAYER_DEF cnsdm_mk 1211;
LAYER_MAP 30 -datatype 0 1211;
LAYER_DEF cldntm_mk 1212;
LAYER_MAP 11 -datatype 0 1212;
LAYER_DEF cnpc_mk 1213;
LAYER_MAP 49 -datatype 0 1213;
LAYER_DEF chvntm_mk 1214;
LAYER_MAP 39 -datatype 0 1214;
LAYER_DEF cntm_mk 1215;
LAYER_MAP 27 -datatype 0 1215;
LAYER_DEF cp1m_mk 1216;
LAYER_MAP 28 -datatype 0 1216;
LAYER_DEF clvom_mk 1217;
LAYER_MAP 46 -datatype 0 1217;
LAYER_DEF conom_mk 1218;
LAYER_MAP 88 -datatype 0 1218;
LAYER_DEF ctunm_mk 1219;
LAYER_MAP 20 -datatype 0 1219;
LAYER_DEF chvtrm_mk 1220;
LAYER_MAP 98 -datatype 0 1220;
LAYER_DEF chvtpm_mk 1221;
LAYER_MAP 97 -datatype 0 1221;
LAYER_DEF clvtnm_mk 1222;
LAYER_MAP 25 -datatype 0 1222;
LAYER_DEF cnwm_mk 1223;
LAYER_MAP 21 -datatype 0 1223;
LAYER_DEF cdnm_mk 1224;
LAYER_MAP 48 -datatype 0 1224;
LAYER_DEF cfom_mk 1225;
LAYER_MAP 23 -datatype 0 1225;
LAYER_DEF cfom 1226;
LAYER_MAP 22 -datatype 20 1226;
LAYER_DEF clvtnm 1227;
LAYER_MAP 25 -datatype 44 1227;
LAYER_DEF chvtpm 1228;
LAYER_MAP 88 -datatype 44 1228;
LAYER_DEF conom 1229;
LAYER_MAP 87 -datatype 44 1229;
LAYER_DEF clvom 1230;
LAYER_MAP 45 -datatype 20 1230;
LAYER_DEF cntm 1231;
LAYER_MAP 26 -datatype 20 1231;
LAYER_DEF chvntm 1232;
LAYER_MAP 38 -datatype 20 1232;
LAYER_DEF cnpc 1233;
LAYER_MAP 44 -datatype 20 1233;
LAYER_DEF cnsdm 1234;
LAYER_MAP 29 -datatype 20 1234;
LAYER_DEF cpsdm 1235;
LAYER_MAP 31 -datatype 20 1235;
LAYER_DEF cli1m 1236;
LAYER_MAP 115 -datatype 44 1236;
LAYER_DEF cviam3 1237;
LAYER_MAP 112 -datatype 20 1237;
LAYER_DEF cviam4 1238;
LAYER_MAP 117 -datatype 20 1238;
LAYER_DEF cncm 1239;
LAYER_MAP 96 -datatype 44 1239;
LAYER_DEF cntm_mk_add 1240;
LAYER_MAP 26 -datatype 21 1240;
LAYER_DEF clvtnm_mk_add 1241;
LAYER_MAP 25 -datatype 43 1241;
LAYER_DEF chvtpm_mk_add 1242;
LAYER_MAP 97 -datatype 43 1242;
LAYER_DEF cli1m_mk_add 1243;
LAYER_MAP 115 -datatype 43 1243;
LAYER_DEF clicm1_mk_add 1244;
LAYER_MAP 106 -datatype 43 1244;
LAYER_DEF cpsdm_mk_add 1245;
LAYER_MAP 31 -datatype 21 1245;
LAYER_DEF cnsdm_mk_add 1246;
LAYER_MAP 29 -datatype 21 1246;
LAYER_DEF cp1m_mk_add 1247;
LAYER_MAP 33 -datatype 43 1247;
LAYER_DEF cfom_mk_add 1248;
LAYER_MAP 22 -datatype 21 1248;
LAYER_DEF cntm_mk_drop 1249;
LAYER_MAP 26 -datatype 22 1249;
LAYER_DEF clvtnm_mk_drop 1250;
LAYER_MAP 25 -datatype 42 1250;
LAYER_DEF chvtpm_mk_drop 1251;
LAYER_MAP 97 -datatype 42 1251;
LAYER_DEF cli1m_mk_drop 1252;
LAYER_MAP 115 -datatype 42 1252;
LAYER_DEF clicm1_mk_drop 1253;
LAYER_MAP 106 -datatype 42 1253;
LAYER_DEF cpsdm_mk_drop 1254;
LAYER_MAP 31 -datatype 22 1254;
LAYER_DEF cnsdm_mk_drop 1255;
LAYER_MAP 29 -datatype 22 1255;
LAYER_DEF cp1m_mk_drop 1256;
LAYER_MAP 33 -datatype 42 1256;
LAYER_DEF cfom_mk_drop 1257;
LAYER_MAP 22 -datatype 22 1257;
LAYER_DEF cmm4_waffle_drop 1258;
LAYER_MAP 112 -datatype 4 1258;
LAYER_DEF cmm3_waffle_drop 1259;
LAYER_MAP 107 -datatype 24 1259;
LAYER_DEF cmm2_waffle_drop 1260;
LAYER_MAP 105 -datatype 52 1260;
LAYER_DEF cmm1_waffle_drop 1261;
LAYER_MAP 62 -datatype 24 1261;
LAYER_DEF cp1m_waffle_drop 1262;
LAYER_MAP 33 -datatype 24 1262;
LAYER_DEF cfom_waffle_drop 1263;
LAYER_MAP 22 -datatype 24 1263;
LAYER_DEF cmm5_waffle_drop 1264;
LAYER_MAP 117 -datatype 4 1264;
SELECT -outside pad areaid.ft -outputlayer bondPad;
AND capm met2 -outputlayer bottom_plate_pvsTmp1;
SIZE bottom_plate_pvsTmp1 -by 3 -outputlayer bottom_plate;
SELECT -enclose capm via2 -gt 1 -outputlayer capacitor;
SELECT -cut -not capm via2 -outputlayer dummy_capacitor;
SELECT -label "poly" -textname "dummy_poly" -textlayer text -outputlayer dummy_poly;
HOLES areaid.sl -outputlayer Chip_extent_pvsTmp1;
OR Chip_extent_pvsTmp1 areaid.sl -outputlayer Chip_extent;
OR cfom cp1m_mk cmm1_mk cmm2_mk -outputlayer Diecut_pmm_pvsTmp1;
NOT areaid.dt Diecut_pmm_pvsTmp1 -outputlayer Diecut_pmm;
WITH_WIDTH met1 -gt 3 -outputlayer huge_met1;
WITH_WIDTH met2 -gt 3 -outputlayer huge_met2;
WITH_WIDTH met3 -gt 3 -outputlayer huge_met3;
WITH_WIDTH met4 -gt 3 -outputlayer huge_met4;
WITH_WIDTH met5 -gt 3 -outputlayer huge_met5;
WITH_WIDTH pad -gt 100 -outputlayer hugePad;
NOT Chip_extent nwell -outputlayer pwell;
SELECT -touch ptap pwell_res -outputlayer pwell_terminal;
AND pwell dnwell -outputlayer iso_pwell;
AND poly diff -outputlayer gate_a;
SELECT -donut -not gate_a -outputlayer gate;
NOT gate nwell -outputlayer nfet;
AND gate nwell -outputlayer pfet;
SELECT -inside gate lvtn -outputlayer LVTN_Gate;
NOT diff nwell -outputlayer ndiff;
AND diff nwell -outputlayer pdiff;
AND tap nwell -outputlayer ntap;
NOT tap nwell -outputlayer ptap;
AND diff hvi -outputlayer hdiff;
OR diff tap -outputlayer poly_licon1_pvsTmp1;
NOT poly_licon1_pvsTmp1 poly -outputlayer poly_licon1_pvsTmp2;
SELECT -cut -not licon1 poly_licon1_pvsTmp2 -outputlayer poly_licon1;
AND tap licon1 -outputlayer tap_licon;
NOT tap poly -outputlayer tap_notPoly;
SELECT -inside tap nwell -outputlayer tap_nwell;
NOT nwell hvi -outputlayer Var_channel_pvsTmp1;
AND poly tap -outputlayer Var_channel_pvsTmp2;
AND Var_channel_pvsTmp2 Var_channel_pvsTmp1 -outputlayer Var_channel_pvsTmp3;
NOT Var_channel_pvsTmp3 areaid.ce -outputlayer Var_channel;
SELECT -cut tap Var_channel -outputlayer VaracTap;
SELECT -enclose met4 met4_fuse -outputlayer fuse;
NOT fuse met4_fuse -outputlayer fuse_contact;
SELECT -enclose -not met4 via3 -outputlayer fuse_shield_a;
SELECT -enclose -not fuse_shield_a via4 -outputlayer fuse_shield_b;
RECT_CHK fuse_shield_b -eq 0.5 -by -eq 2.4 -outputlayer fuse_shield;
SELECT -interact -not tap diff -outputlayer isolated_tap;
NOT diff dnwell -outputlayer de_nFet_gate_pvsTmp1;
SELECT -inside deFET_gate de_nFet_gate_pvsTmp1 -outputlayer de_nFet_gate;
AND poly areaid.en -outputlayer deFET_gate_pvsTmp1;
SELECT -inside -not deFET_gate_pvsTmp1 pwde -outputlayer deFET_gate;
AND diff areaid.en -outputlayer de_nFet_source_pvsTmp1;
SELECT -inside de_nFet_source_pvsTmp1 de_nFet_gate -outputlayer de_nFet_source;
AND isolated_tap areaid.en -outputlayer de_nFet_drain_pvsTmp1;
SELECT -inside de_nFet_drain_pvsTmp1 nwell -outputlayer de_nFet_drain;
AND diff dnwell -outputlayer de_pFet_gate_pvsTmp1;
SELECT -inside deFET_gate de_pFet_gate_pvsTmp1 -outputlayer de_pFet_gate;
AND diff areaid.en -outputlayer de_pFet_source_pvsTmp1;
SELECT -inside de_pfet_source_pvsTmp1 de_pFet_gate -outputlayer de_pFet_source;
AND isolated_tap areaid.en -outputlayer de_pFet_drain_pvsTmp1;
SELECT -inside -not de_pFet_drain_pvsTmp1 nwell -outputlayer de_pFet_drain;
AND rpm psdm -outputlayer prec_resistor;
AND nwell hvi -outputlayer nhvi;
SELECT -inside nwell areaid.hl -outputlayer nhl;
OR nhvi nhl -outputlayer hv_nwell;
AND tap hvi -outputlayer htap;
SELECT -inside poly vhvi -outputlayer VHVPoly;
AND VHVPoly diff -outputlayer VHVGate;
AND diff tap -outputlayer dtap;
AND dtap vhvi -outputlayer dhvi;
NOT dhvi poly -outputlayer dpoly;
NOT dpoly diff_res -outputlayer VHVSourceDrain;
CONNECT li1 poly -by licon1;
CONNECT met1 li1 -by mcon;
CONNECT met2 met1 -by via;
CONNECT met3 met2 -by via2;
CONNECT met4 met3 -by via3;
CONNECT met5 met4 -by via4;

RULE dnwell.2 {
    CAPTION "Min width of deep nwell >= 3.000 um";
    INTE dnwell -lt 3 ; // -outputlayer _EPTMPL262221
}

RULE dnwell.3 {
    CAPTION "Min spacing between deep nwells. Rule exempt inside UHVI. >= 6.300 um";
    NOT dnwell uhvi -outputlayer dnwell.3_a;
    EXTE dnwell.3_a -lt 6.3 -single_point ; // -outputlayer _EPTMPL262223
}

RULE dnwell.4 {
    CAPTION "Dnwell can not overlap pnp";
    AND dnwell pnp ; // -outputlayer _EPTMPL262224
}

RULE dnwell.5 {
    CAPTION P+ Diff can not straddle dnwell";
    SELECT -cut psdm dnwell ; // -outputlayer _EPTMPL262225
}

RULE dnwell.7 {
    CAPTION "Dnwell can not straddle areaid:substratecut";
    SELECT -cut dnwell areaid.st ; // -outputlayer _EPTMPL262226
}

RULE nwell.1 {
    CAPTION "Width of nwell >= 0.840 um";
    INTE nwell -lt 0.84 ; // -outputlayer _EPTMPL262227
}

RULE nwell.2ab {
    CAPTION "2a - Spacing between two n-wells >= 1.270 um";
    CAPTION "2b - Manual merge wells if less than minimum";
    EXTE nwell -lt 1.27 -notch also -single_point ; // -outputlayer _EPTMPL262228
}

RULE nwell.4 {
    CAPTION "All n-wells will contain metal-contacted tap";
    CAPTION "(rule checks only for licon1 on tap).";
    CAPTION "Rule exempted from high voltage cells inside UHVI";
    SELECT -enclose -not nwell tap_licon ; // -outputlayer _EPTMPL262229
}

RULE nwell.5 {
    CAPTION "Deep nwell must be enclosed by nwell by atleast >= 0.400 um";
    CAPTION "Exempted inside UHVI or areaid.lw";
    CAPTION "Nwells can merge over deep nwell if spacing too small (as in rule nwell.2)";
    CAPTION "areaid.lw exemption not coded, areaid.lw not in drm";
    INSIDE_CELL -not "nwell" "*_tech_CD_top" -outputlayer "nwell.5_a";
    NOT uhvi dnwell -outputlayer nwell.5_b;
    ENC nwell.5_b nwell -lt 0.4 ; // -outputlayer _EPTMPL262232
}

RULE nwell.6 {
    CAPTION "Min enclosure of nwell hole by deep nwell outside UHVI >= 1.030 um";
    CAPTION "shapes in cell "*_tech_CD_top" exempted";
    INSIDE_CELL -not "nwell" "*_tech_CD_top" -outputlayer "nwell.6_a";
    SELECT -outside nwell.6_a uhvi -outputlayer nwell.6_b;
    HOLES nwell.6_b -outputlayer nwell.6_c;
    ENC nwell.6_c dnwell -lt 1.03 ; // -outputlayer _EPTMPL262236
}

RULE hvtp.1 {
    CAPTION "Min width of hvtp >= 0.380 um";
    INTE hvtp -lt 0.38 -single_point ; // -outputlayer _EPTMPL262237
}

RULE hvtp.2 {
    CAPTION "Min space between hvtp to hvtp >= 0.380 um";
    EXTE hvtp -lt 0.38 -single_point ; // -outputlayer _EPTMPL262238
}

RULE hvtp.3 {
    CAPTION "Min enclosure of pfet by hvtp >= 0.180 um";
    ENC pfet hvtp -lt 0.18 ; // -outputlayer _EPTMPL262239
}

RULE hvtp.4 {
    CAPTION "Min spacing between pfet and hvtp >= 0.180 um";
    EXTE pfet hvtp -lt 0.18 -single_point ; // -outputlayer _EPTMPL262240
}

RULE hvtp.5 {
    CAPTION "Min area of hvtp >= 0.265 sq um";
    AREA hvtp -lt 0.265 ; // -outputlayer _EPTMPL262241
}

RULE hvtp.6 {
    CAPTION _Min area of hvtp Holes >= 0.265";
    HOLES hvtp -outputlayer hvtp.6_a;
    AREA hvtp.6_a -lt 0.265 ; // -outputlayer _EPTMPL262243
}

RULE hvtr.1 {
    CAPTION "Min width of hvtr >= 0.380 um";
    INTE hvtr -lt 0.38 -single_point ; // -outputlayer _EPTMPL262244
}

RULE hvtr.2 {
    CAPTION "Min spacing between hvtp to hvtr >= 0.380 um";
    EXTE hvtp hvtr -lt 0.38 -single_point ; // -outputlayer _EPTMPL262245
}

RULE hvtr.3 {
    CAPTION "Min enclosure of pfet by hvtr >= 0.180 um";
    ENC pfet hvtr -lt 0.18 ; // -outputlayer _EPTMPL262246
}

RULE lvtn.1a {
    CAPTION "Min width of lvtm >= 0.380 um";
    INTE lvtn -lt 0.38 -single_point ; // -outputlayer _EPTMPL262247
}

RULE lvtn.2 {
    CAPTION "Min space lvtm to lvtm >= 0.380 um";
    EXTE lvtn -lt 0.38 -single_point ; // -outputlayer _EPTMPL262248
}

RULE lvtn.3a {
    CAPTION "Mim spacing of lvtn to gate. Rule exempted inside UHVI >= 0.180 um";
    NOT lvtn uhvi -outputlayer lvtn.3a_exempt;
    EXTE lvtn.3a_exempt -lt 0.18 -single_point ; // -outputlayer _EPTMPL262250
}

RULE lvtn.3b {
    CAPTION "Min spacing of lvtn to pfet along the S/D direction >= 0.235 um";
    EDGE_BOOLEAN -coincident_only -outside gate pdiff -outputlayer lvtn.3b_a;
    EXTE lvtn lvtn.3b_a -lt 0.235 -single_point ; // -outputlayer _EPTMPL262252
}

RULE lvtn.4b {
    CAPTION "Min enclosure of gate by lvtn. Rule exempted inside UHVI >= 0.180 um";
    NOT lvtn uhvi -outputlayer lvtn.3a_exempt;
    ENC gate lvtn -lt 0.18 -abut -lt 90 ; // -outputlayer _EPTMPL262254
}

RULE lvtn.9 {
    CAPTION "Min spacing, no overlap, between lvtn and hvtp >= 0.380 um";
    EXTE lvtn hvtp -lt 0.38 -overlap -single_point ; // -outputlayer _EPTMPL262255
}

RULE lvtn.10 {
    CAPTION "Min enclosure of lvtn by (nwell not overlapping Var_channel) (exclude coincident edges) >= 0.380 um";
    SELECT -cut -not nwell Var_channel -outputlayer lvtn.10_a;
    ENC lvtn lvtn.10_a -lt 0.38 ; // -outputlayer _EPTMPL262257
}

RULE lvtn.12 {
    CAPTION "Min spacing between lvtn and (nwell inside areaid.ce) >= 0.380 um";
    SELECT -inside nwell areaid.ce -outputlayer lvtn.12_a;
    EXTE lvtn lvtn.12_a -lt 0.38 -single_point ; // -outputlayer _EPTMPL262259
}

RULE lvtn.13 {
    CAPTION "Min area of lvtn >= 0.265 sq um";
    AREA lvtn -lt 0.265 ; // -outputlayer _EPTMPL262260
}

RULE lvtn.14 {
    CAPTION "Min area of lvtn Holes >= 0.265 sq um";
    HOLES lvtn -outputlayer lvtn.14_a;
    AREA lvtn.14_a -lt 0.265 ; // -outputlayer _EPTMPL262262
}

RULE ncm.1 {
    CAPTION "Width of ncm >= 0.380 um";
    INTE ncm -lt 0.38 -single_point ; // -outputlayer _EPTMPL262263
}

RULE ncm.2a {
    CAPTION "Spacing of ncm to ncm >= 0.380 um";
    EXTE ncm -lt 0.38 -single_point ; // -outputlayer _EPTMPL262264
}

RULE ncm.3 {
    CAPTION "Min enclosure of P+diff by Ncm >= 0.180 um";
    ENC pdiff Ncm -lt 0.18 ; // -outputlayer _EPTMPL262265
}

RULE ncm.4 {
    CAPTION "Min enclosure of P+diff within (areaid:ed AndNot areaid:de) by Ncm >= 0.180 um";
    ENC Pdiff Ncm -lt 0.18 ; // -outputlayer _EPTMPL262266
}

RULE ncm.5 {
    CAPTION "Min space, no overlap, between ncm and (LVTN_gate) OR (diff containing lvtn) >= 0.230 um";
    SELECT -enclose diff lvtn -outputlayer ncm.5_a;
    OR LVTN_gate ncm.5_a -outputlayer ncm.5_b;
    EXTE ncm LVTN_gate -lt 0.23 -overlap -single_point ; // -outputlayer _EPTMPL262269
}

RULE ncm.6 {
    CAPTION "Min space, no overlap, between ncm and nfet >= 0.200 um";
    EXTE ncm nfet -lt 0.2 -overlap -single_point ; // -outputlayer _EPTMPL262270
}

RULE ncm.7 {
    CAPTION "Min area of ncm >= 0.265 sq um";
    AREA ncm -lt 0.265 ; // -outputlayer _EPTMPL262271
}

RULE ncm.8 {
    CAPTION "Min area of ncm Holes >= 0.265 sq um";
    HOLES ncm -outputlayer ncm.8_a;
    AREA ncm.8_a -lt 0.265 ; // -outputlayer _EPTMPL262273
}

RULE difftap.1 {
    CAPTION "Width of diff or tap >= 0.150 um";
    INTE diff -lt 0.15 ; // -outputlayer _EPTMPL262274
    INTE tap -lt 0.15 ; // -outputlayer _EPTMPL262275
}

RULE difftap.2 {
    CAPTION "Minimum channel width (Diff And Poly) except for FETs inside areaid.sc: >= 0.420 um";
    CAPTION "Rule exempted in the SP8* flows only, for the cells listed in rule difftap.2a";
    CAPTION "Exemption TBA";
    NOT gate areaid.sc -outputlayer difftap.2_a;
    NOT diff difftap.2_a -outputlayer difftap.2_b;
    EDGE_BOOLEAN -not -coincident_only difftap.2_a difftap.2_b -outputlayer difftap.2_c;
    INTE difftap.2_c -lt 0.42 ; // -outputlayer _EPTMPL262279
}

RULE difftap.2b {
    CAPTION "Minimum channel width (Diff And Poly) for FETs inside areaid.sc >= 0.360";
    AND gate areaid.sc -outputlayer difftap.2b_a;
    NOT diff difftap.2b_a -outputlayer difftap.2b_b;
    EDGE_BOOLEAN -not -coincident_only difftap.2b_a difftap.2b_b -outputlayer difftap.2b_c;
    INTE difftap.2b_c -lt 0.36 ; // -outputlayer _EPTMPL262283
}

RULE difftap.3 {
    CAPTION "Spacing of diff to diff, tap to tap, or non-abutting diff to tap 0.270 um";
    EXTE diff -lt 0.27 -notch also ; // -outputlayer _EPTMPL262284
    EXTE tap -lt 0.27 -notch also ; // -outputlayer _EPTMPL262285
    EXTE diff tap -ltgt 0 0.27 ; // -outputlayer _EPTMPL262286
}

RULE difftap.4 {
    CAPTION "Min tap bound by one diffusion 0.290 um";
    SELECT -touch tap diff -eq 1 -outputlayer difftap.4_a;
    INTE difftap.4_a -lt 0.29 ; // -outputlayer _EPTMPL262288
}

RULE difftap.5 {
    CAPTION "Min tap bound by two diffusions 0.400 um";
    SELECT -touch tap diff -eq 2 -outputlayer difftap.5_a;
    INTE difftap.5_a -lt 0.4 ; // -outputlayer _EPTMPL262290
}

RULE difftap.6 {
    CAPTION "Diff and tap are not allowed to extend beyond their abutting edge";
    EDGE_BOOLEAN -coincident_only diff tap -outputlayer difftap.6_a;
    EDGE_SELECT -coincident_only diff tap -outputlayer difftap.6_b;
    EDGE_BOOLEAN -coincident_only -not difftap.6_a difftap.6_b ; // -outputlayer _EPTMPL262293
}

RULE difftap.7 {
    CAPTION "Spacing of diff/tap abutting edge to a non-conciding diff or tap edge >= 0.130 um";
    EDGE_BOOLEAN -coincident_only diff tap -outputlayer difftap.7_a;
    EXTE difftap.7_a tap -ltgt 0 0.13 -measure all ; // -outputlayer _EPTMPL262295
    EDGE_BOOLEAN -coincident_only tap diff -outputlayer difftap.7_b;
    EXTE difftap.7_b diff -ltgt 0 0.13 -measure all ; // -outputlayer _EPTMPL262297
}

RULE difftap.8 {
    CAPTION "Enclosure of (p+) diffusion by N-well. Rule exempted inside UHVI. >= 0.180 um";
    NOT pdiff UHVI -outputlayer difftap.8_a;
    ENC difftap.8_a nwell -lt 0.18 ; // -outputlayer _EPTMPL262299
}

RULE difftap.9 {
    CAPTION "Spacing of (n+) diffusion to N-well outside UHVI >= 0.340 um";
    NOT ndiff UHVI -outputlayer difftap.9_a;
    EXTE difftap.9_a nwell -lt 0.34 ; // -outputlayer _EPTMPL262301
}

RULE difftap.10 {
    CAPTION "Enclosure of (n+) tap by N-well. Rule exempted inside UHVI. >= 0.180 um";
    NOT ntap UHVI -outputlayer difftap.10_a;
    ENC difftap.10_a nwell -lt 0.18 ; // -outputlayer _EPTMPL262303
}

RULE difftap.11 {
    CAPTION "Spacing of (p+) tap to N-well. Rule exempted inside UHVI >= 0.130 um";
    NOT ptap UHVI -outputlayer difftap.11_a;
    EXTE difftap.11_a nwell -lt 0.13 ; // -outputlayer _EPTMPL262305
}

RULE tunm.1 {
    CAPTION "Min width of tunm >= 0.410 um";
    INTE tunm -lt 0.41 -single_point ; // -outputlayer _EPTMPL262306
}

RULE tunm.2 {
    CAPTION "Min spacing of tunm to tunm >= 0.500 um";
    EXTE tunm -lt 0.5 -single_point ; // -outputlayer _EPTMPL262307
}

RULE tunm.3 {
    CAPTION "Extension of tunm beyond (poly and diff) >= 0.095 um";
    ENC tunm gate -lt 0.095 -single_point ; // -outputlayer _EPTMPL262308
}

RULE tunm.4 {
    CAPTION "Min spacing of tunm to (poly and diff) outside tunm >= 0.095 um";
    SELECT -outside tunm gate -outputlayer tunm.4_a;
    EXTE tunm tunm.4_a -lt 0.095 -single_point ; // -outputlayer _EPTMPL262310
}

RULE tunm.5 {
    CAPTION "(poly and diff) may not straddle tunm";
    SELECT -cut gate tunm ; // -outputlayer _EPTMPL262311
}

RULE tunm.6a {
    CAPTION "Tunm outside deep n-well is not allowed";
    NOT tunm nwell ; // -outputlayer _EPTMPL262312
}

RULE tunm.7 {
    CAPTION "Min tunm area >= 0.672 sq um";
    AREA tunm -lt 0.672 ; // -outputlayer _EPTMPL262313
}

RULE tunm.8 {
    CAPTION "tunm must be enclosed by areaid.ce";
    NOT tunm areaid.ce ; // -outputlayer _EPTMPL262314
}

RULE poly.1a {
    CAPTION "Width of poly >= 0.150 um";
    INTE poly -lt 0.15 ; // -outputlayer _EPTMPL262315
}

RULE poly.1b {
    CAPTION "Min channel length (poly width) for pfet overlapping lvtn >= 0.350 um";
    CAPTION "(exempt rule for dummy_poly in cells listed on Table H3)";
    SELECT -cut pfet lvtn -outputlayer poly.1b_a;
    INTE poly.1b_a -lt 0.35 ; // -outputlayer _EPTMPL262317
}

RULE poly.2 {
    CAPTION "Spacing of poly to poly except for poly.c2 and poly.c3 >= 0.210 um";
    CAPTION "Exempt cell: sr_bltd_eq where it is same as poly.c2";
    EXTE poly -lt 0.21 -single_point ; // -outputlayer _EPTMPL262318
}

RULE poly.4 {
    CAPTION "Spacing of poly on field to diff (parallel edges only) >= 0.075 um";
    NOT poly diff -outputlayer poly.4_a;
    EXTE poly.4_a diff -lt 0.075 -para only ; // -outputlayer _EPTMPL262320
}

RULE poly.5 {
    CAPTION "Spacing of poly on field to tap >= 0.055 um";
    NOT poly diff -outputlayer poly.5_a;
    EXTE poly.5_a tap -lt 0.055 -single_point ; // -outputlayer _EPTMPL262322
}

RULE poly.6 {
    CAPTION "Spacing of poly on diff to abutting tap (min source) >= 0.300 um";
    SELECT -touch tap diff -outputlayer poly.6_a;
    EXTE gate poly.6_a -lt 0.3 ; // -outputlayer _EPTMPL262324
}

RULE poly.7 {
    CAPTION "Extension of diff beyond poly (min drain) >= 0.250 um";
    ENC gate diff -lt 0.25 -outputlayer poly.7_a;
    NOT diff gate -outputlayer poly.7_b;
    SELECT -touch poly.7_b tap -outputlayer poly.7_c;
    NOT poly.7_b poly.7_c -outputlayer poly.7_d;
    EDGE_BOOLEAN -coincident_only poly.7_a poly.7_d ; // -outputlayer _EPTMPL262329
}

RULE poly.8 {
    CAPTION "Extension of poly beyond diffusion (endcap) >= 0.130 um";
    ENC gate poly -lt 0.13 ; // -outputlayer _EPTMPL262330
}

RULE poly.10 {
    CAPTION "Poly can’t overlap inner corners of diff";
    EXTE diff -lt 0.002 -abut lt 90 -output region -outputlayer poly.10_a;
    AND poly poly.10_a ; // -outputlayer _EPTMPL262332
}

RULE poly.11 {
    CAPTION "No 90 deg turns of poly on diff";
    RECT_CHK gate -orthogonal_only -not ; // -outputlayer _EPTMPL262333
}

RULE poly.12 {
    CAPTION "(Poly NOT (nwell NOT hvi)) may not overlap tap";
    CAPTION "Rule exempted for gated_npn and inside UHVI.";
    NOT nwell hvi -outputlayer poly.12_a;
    NOT poly poly.12_a -outputlayer poly.12_b;
    SELECT -donut -not poly.12_b -outputlayer poly.12_c;
    AND poly.12_c tap ; // -outputlayer _EPTMPL262337
}

RULE poly.15 {
    CAPTION "Poly must not overlap diff";
    AND poly diff_res ; // -outputlayer _EPTMPL262338
}

RULE rpm.2 {
    CAPTION "Min spacing of rpm to rpm >= 0.840 um";
    EXTE rpm -lt 0.84 -single_point ; // -outputlayer _EPTMPL262339
}

RULE rpm.3 {
    CAPTION "rpm must enclose prec_resistor by atleast >= 0.200 um";
    ENC rpm prec_resistor -lt 0.2 ; // -outputlayer _EPTMPL262340
}

RULE rpm.4 {
    CAPTION "prec_resistor must be enclosed by psdm by atleast >= 0.110 um";
    ENC prec_resistor psdm -lt 0.11 ; // -outputlayer _EPTMPL262341
}

RULE rpm.5 {
    CAPTION "prec_resistor must be enclosed by npc by atleast >= 0.095 um";
    ENC prec_resistor npc -lt 0.095 ; // -outputlayer _EPTMPL262342
}

RULE rpm.6 {
    CAPTION "Min spacing, no overlap, of rpm and nsdm >= 0.200 um";
    EXTE rpm nsdm -lt 0.2 -overlap -single_point ; // -outputlayer _EPTMPL262343
}

RULE rpm.7 {
    CAPTION "Min spacing between rpm and poly >= 0.200 um";
    EXTE rpm poly -lt 0.2 -single_point ; // -outputlayer _EPTMPL262344
}

RULE rpm.8 {
    CAPTION "poly must not straddle rpm";
    SELECT -cut poly rpm ; // -outputlayer _EPTMPL262345
}

RULE rpm.9 {
    CAPTION "Min space, no overlap, between prec_resistor and hvntm >= 0.185 um";
    EXTE prec_resistor hvntm -lt 0.185 -overlap -single_point ; // -outputlayer _EPTMPL262346
}

RULE rpm.11 {
    CAPTION "rpm should not overlap or straddle pwbm";
    SELECT -interact rpm pwbm ; // -outputlayer _EPTMPL262347
}

RULE varac.1 {
    CAPTION "Min channel length (poly width) of Var_channel >= 0.180 um";
    AND poly Var_channel -outputlayer varac.1_a;
    INTE varac.1_a -lt 0.18 ; // -outputlayer _EPTMPL262349
}

RULE varac.2 {
    CAPTION "Min channel width (tap width) of Var_channel >= 1.000 um";
    AND tap Var_channel -outputlayer varac.2_a;
    INTE varac.2_a -lt 1 ; // -outputlayer _EPTMPL262351
}

RULE varac.3 {
    CAPTION "Min spacing between hvtp to Var_channel >= 0.180 um";
    EXTE hvtp Var_channel -lt 0.18 -single_point ; // -outputlayer _EPTMPL262352
}

RULE varac.4 {
    CAPTION "Min spacing of licon on tap to Var_channel >= 0.250 um";
    EXTE licon1 Var_channel -lt 0.25 -single_point ; // -outputlayer _EPTMPL262353
}

RULE varac.5 {
    CAPTION "Min enclosure of poly overlapping Var_channel by nwell >= 0.150 um";
    SELECT -cut poly Var_channel -outputlayer varac.5_a;
    ENC varac.5_a nwell -lt 0.15 ; // -outputlayer _EPTMPL262355
}

RULE varac.7 {
    CAPTION "Nwell overlapping Var_channel must not overlap P+ diff";
    SELECT -cut nwell Var_channel -outputlayer varac.7_a;
    AND varac.7_a pdiff ; // -outputlayer _EPTMPL262357
}

RULE varac.8 {
    CAPTION "Min enclosure of Var_channel by hvtp >= 0.255";
    ENC Var_channel hvtp -lt 0.255 ; // -outputlayer _EPTMPL262358
}

RULE npc.1 {
    CAPTION "Min width of NPC >= 0.270 um";
    INTE npc -lt 0.27 ; // -outputlayer _EPTMPL262359
}

RULE npc.2 {
    CAPTION "Min spacing of NPC to NPC > 0.270 um";
    CAPTION "Rule npc.3 Manual merge if less than minimum";
    EXTE npc -lt 0.27 -single_point ; // -outputlayer _EPTMPL262360
}

RULE npc.4 {
    CAPTION "Spacing (no overlap) of NPC to Gate >= 0.090 um";
    EXTE npc gate -lt 0.09 -single_point -overlap ; // -outputlayer _EPTMPL262361
}

RULE psd.1 {
    CAPTION "width of nsdm(psdm) >= 0.380 um";
    INTE nsdm -lt 0.38 ; // -outputlayer _EPTMPL262362
    INTE psdm -lt 0.38 ; // -outputlayer _EPTMPL262363
}

RULE psd.2 {
    CAPTION "Spacing of nsdm(psdm) to nsdm(psdm) >= 0.380 um";
    CAPTION "psd.3 - Manual merge if less than minimum";
    EXTE nsdm -lt 0.38 -single_point ; // -outputlayer _EPTMPL262364
    EXTE psdm -lt 0.38 -single_point ; // -outputlayer _EPTMPL262365
}

RULE psd.5a {
    CAPTION "Enclosure of diff by nsdm(psdm), except for butting edge >= 0.125 um";
    OR nsdm psdm -outputlayer psd.5a_a;
    ENC diff psd.5a_a -lt 0.125 ; // -outputlayer _EPTMPL262367
}

RULE psd.5b {
    CAPTION "Enclosure of tap by nsdm(psdm), except for butting edge >= 0.125 um";
    OR nsdm psdm -outputlayer psd.5b_a;
    ENC tap psd.5b_a -lt 0.125 ; // -outputlayer _EPTMPL262369
}

RULE psd.6 {
    CAPTION "Enclosure of diff/tap butting edge by nsdm (psdm) == 0.000 um";
    SELECT -donut poly -outputlayer psd.6_a;
    SELECT -interact diff psd.6_a -outputlayer psd.6_b;
    EDGE_BOOLEAN -coincident_only psd.6_b tap -outputlayer psd.6_c;
    EDGE_BOOLEAN -coincident_only nsdm psdm -outputlayer psd.6_d;
    EDGE_SELECT -coincident_only -not psd.6_c psd.6_d ; // -outputlayer _EPTMPL262374
}

RULE psd.7 {
    CAPTION "Spacing of NSDM/PSDM to opposite implant diff or tap -lt 0.130";
    CAPTION "(for non-abutting diff/tap edges)";
    EXTE nsdm pdiff -ltgt 0 0.13 -overlap ; // -outputlayer _EPTMPL262375
    EXTE nsdm ntap -ltgt 0 0.13 -overlap ; // -outputlayer _EPTMPL262376
    EXTE psdm ndiff -ltgt 0 0.13 -overlap ; // -outputlayer _EPTMPL262377
    EXTE psdm pdiff -ltgt 0 0.13 -overlap ; // -outputlayer _EPTMPL262378
}

RULE psd.9 {
    CAPTION "Diff and tap must be enclosed by their corresponding implant layers.";
    CAPTION "Rule exempted for";
    CAPTION "diff rings around the die at min total L>1000 um and W=0.3 um";
    CAPTION "gated_npm areaid.zer.";
    OR nsdm psdm -outputlayer psd.9_a;
    NOT diff psd.9_a ; // -outputlayer _EPTMPL262380
    NOT tap psd.9_a ; // -outputlayer _EPTMPL262381
}

RULE psd.10a {
    CAPTION "Min area of Nsdm >= 0.265 sq um";
    AREA nsdm -lt 0.265 ; // -outputlayer _EPTMPL262382
}

RULE psd.10b {
    CAPTION "Min area of Psdm >- 0.255 sq um";
    AREA psdm -lt 0.255 ; // -outputlayer _EPTMPL262383
}

RULE psd.11 {
    CAPTION "Min area od n/psdm Holes >= 0.265 sq um";
    HOLES nsdm -outputlayer psd.11_a;
    AREA psd.11_a -lt 0.265 ; // -outputlayer _EPTMPL262385
    HOLES psdm -outputlayer psd.11_b;
    AREA psd.11_b -lt 0.265 ; // -outputlayer _EPTMPL262387
}

RULE licon.1 {
    CAPTION "Min and max L and W of licon1 (exempt licons inside prec_resistor) == 0.170 um";
    CAPTION "Filter for prec_resistor TBA";
    RECT_CHK licon1 -ne 0.17 -orthogonal_only ; // -outputlayer _EPTMPL262388
}

RULE licon.2 {
    CAPTION "Spacing of licon1 to licon1 >= 0.170 um";
    EXTE licon1 -lt 0.17 -single_point ; // -outputlayer _EPTMPL262389
}

RULE licon.4 {
    CAPTION "Licon1 must overlap li1 and (poly or diff or tap)";
    OR poly diff tap -outputlayer licon.4_a;
    SELECT -interact -not licon1 licon.4_a ; // -outputlayer _EPTMPL262391
}

RULE licon.5a {
    CAPTION "Enclosure of licon by diff >= 0.040 um";
    ENC licon1 diff -lt 0.04 ; // -outputlayer _EPTMPL262392
}

RULE licon.5b {
    CAPTION "Min space between tap_licon and diff-abutting tap edge >= 0.060 um";
    AND tap licon1 -outputlayer licon.5b;
    EXTE licon.5b diff -lt 0.06 ; // -outputlayer _EPTMPL262394
}

RULE licon.5c {
    CAPTION "Enclosure of licon by diff on one of two adjacent sides >= 0.060 um";
    RECT_ENC licon1 diff -good 0.06 0 0.06 0 ; // -outputlayer _EPTMPL262395
}

RULE licon.6 {
    CAPTION "licon cannot straddle tap";
    SELECT -cut licon1 tap ; // -outputlayer _EPTMPL262396
}

RULE licon.7 {
    CAPTION "Enclosure of licon by one of two adjacent edges of isolated tap >= 0.120 um";
    RECT_ENC licon1 tap -good 0.12 0 0.12 0 ; // -outputlayer _EPTMPL262397
}

RULE licon.8 {
    CAPTION "Enclosure of poly_licon by poly >= 0.050 um";
    AND poly licon1 -outputlayer licon.8_a;
    ENC licon.8_a poly -lt 0.05 ; // -outputlayer _EPTMPL262399
}

RULE licon.8a {
    CAPTION "Enclosure of poly_licon by poly on one of two adjacent sides >= 0.080 um";
    AND poly licon1 -outputlayer licon.8a_a;
    RECT_ENC licon.8a_a poly -good 0.08 0 0.08 0 ; // -outputlayer _EPTMPL262401
}

RULE licon.9 {
    CAPTION "Spacing, no overlap, between poly_licon and psdm >= 0.110 um";
    CAPTION "In SKY130DIA/SKY130TMA/SKY130PIR-10 flows, the rule is checked only";
    CAPTION "between (poly_licon outside rpm) and psdm";
    CAPTION " Limitation TBA ";
    AND poly licon1 -outputlayer licon.9_a;
    EXTE licon.9_a psdm -lt 0.11 -overlap ; // -outputlayer _EPTMPL262403
}

RULE licon.11 {
    CAPTION "Spacing of licon on diff or tap to poly on diff >= 0.055 um";
    CAPTION "(except for all FETs inside areaid.sc";
    CAPTION "and except s8spf-10r flow for 0.5um phv inside cell names s8fs_gwdlvx4,";
    CAPTION "s8fs_gwdlvx8, s8fs_hvrsw_x4, s8fs_hvrsw8, s8fs_hvrsw264,";
    CAPTION "and s8fs_hvrsw520 and for 0.15um nshort inside cell names s8fs_rdecdrv,";
    CAPTION "s8fs_rdec8, s8fs_rdec32, s8fs_rdec264, s8fs_rdec520)";
    CAPTION "Exceptions TPA  "A;
    NOT gate areaid.sc -outputlayer licon.11_a;
    OR diff tap -outputlayer licon.11_b;
    AND licon1 licon.11_b -outputlayer licon.11_c;
    EXTE licon.11_a licon.11_c -lt 0.055 ; // -outputlayer _EPTMPL262407
}

RULE licon.11a {
    CAPTION "Spacing of licon on diff or tap to poly on diff >= 0.050 um";
    CAPTION "(for all FETs inside areaid.sc except 0.15um phighvt)";
    CAPTION " phighvt Exception  TBA ";
    AND gate areaid.sc -outputlayer licon.11a_a;
    OR diff tap -outputlayer licon.11a_b;
    AND licon1 licon.11a_b -outputlayer licon.11a_c;
    AND licon.11a_a diff -outputlayer licon.11a_d;
    EXTE licon.11a_c licon.11a_d -lt 0.05 ; // -outputlayer _EPTMPL262412
}

RULE licon.12 {
    CAPTION "Max SD width without licon <= 5.700 um";
    OR ndiff pdiff -outputlayer n_or_p_diff;
    NOT n_or_p_diff gate -outputlayer diff_no_gate;
    SELECT -enclose diff_no_gate licon1 -outputlayer li_w_licon;
    SELECT -touch li_w_licon gate -gt 0 -outputlayer li_source_drain_w_licon;
    SIZE licon1 -by 5.7 -inside_of li_source_Drain_w_licon -step 0.04 -outputlayer poss_good;
    NOT diff_no_gate poss_good ; // -outputlayer _EPTMPL262418
}

RULE licon.13 {
    CAPTION "Spacing (no overlap) of NPC to licon on diff or tap >= 0.090 um";
    OR diff tap -outputlayer licon.13_a;
    AND licon1 licon.13_a -outputlayer licon.13_b;
    EXTE npc licon.13_b -lt 0.09 -overlap ; // -outputlayer _EPTMPL262421
}

RULE licon.14 {
    CAPTION "Spacing of poly_licon to diff or tap >= 0.190 um";
    AND poly licon1 -outputlayer licon.14_a;
    OR diff tap -outputlayer licon.14_b;
    EXTE licon.14_a licon.14_b -lt 0.19 ; // -outputlayer _EPTMPL262424
}

RULE licon.15 {
    CAPTION "poly_licon must be enclosed by npc by >= 0.100 um";
    AND poly licon1 -outputlayer licon.14_a;
    ENC licon.14_a npc -lt 0.1 ; // -outputlayer _EPTMPL262426
}

RULE licon.16 {
    CAPTION "Every source_diff and every tap must enclose at least one licon1,";
    CAPTION "including the diff/tap straddling areaid:ce. Rule exempted inside UHVI";
    SELECT -touch ndiff tap -outputlayer licon.16_a;
    NOT ndiff licon.16_a -outputlayer licon.16_b;
    SELECT -enclose -not licon.16_b licon1 -gt 0 -outputlayer poss_err1;
    SELECT -touch pdiff tap -outputlayer licon.16_c;
    NOT pdiff licon.16_c -outputlayer licon.16_d;
    SELECT -enclose -not licon.16_d licon1 -gt 0 -outputlayer poss_err2;
    SELECT -enclose -not tap licon1 -gt 0 -outputlayer poss_err3;
    OR poss_err1 poss_err2 poss_err3 -outputlayer poss_err;
    NOT poss_err uhvi ; // -outputlayer _EPTMPL262435
}

RULE licon.17 {
    CAPTION "Licons may not overlap both poly and (diff or tap)";
    SELECT -cut licon1 poly -outputlayer licon.17_a;
    OR diff tap -outputlayer licon.17_b;
    SELECT -cut licon.17_a licon.17_b ; // -outputlayer _EPTMPL262438
}

RULE licon.18 {
    CAPTION "Npc must enclose poly_licon";
    AND poly licon1 -outputlayer licon.18_a;
    NOT licon.18_a npc ; // -outputlayer _EPTMPL262440
}

RULE li.1 {
    CAPTION "Width of LI (except for li.1a) >= 0.170 um";
    INSIDE_CELL -not "li1" "s8rf2_xcmvpp_hd5_*" -outputlayer "li.1_a";
    INTE li.1_a -lt 0.17 ; // -outputlayer _EPTMPL262442
}

RULE li.1a {
    CAPTION "Width of LI inside of cells with name s8rf2_xcmvpp_hd5_* >= 0.140 um";
    INSIDE_CELL li1 "s8rf2_xcmvpp_hd5_*" -outputlayer "li.1a_a";
    INTE li.1a_a -lt 0.14 ; // -outputlayer _EPTMPL262444
}

RULE li.3 {
    CAPTION "Spacing of LI to LI (except for li.3a) >= 0.170 um";
    INSIDE_CELL -not "li1" "s8rf2_xcmvpp_hd5_*" -outputlayer "li.3_a";
    EXTE li.3_a -lt 0.17 -single_point ; // -outputlayer _EPTMPL262446
}

RULE li.3a {
    CAPTION "Spacing of LI to LI inside cells with names s8rf2_xcmvpp_hd5_* >= 0.140 um";
    INSIDE_CELL li1 "s8rf2_xcmvpp_hd5_*" -outputlayer "li.3a_a";
    EXTE li.3a_a -lt 0.14 -single_point ; // -outputlayer _EPTMPL262448
}

RULE li.5 {
    CAPTION "Enclosure of licon by one of two adjacent LI sides >= 0.080 um";
    RECT_ENC licon1 li1 -good 0.08 0 0.08 0 ; // -outputlayer _EPTMPL262449
}

RULE li.6 {
    CAPTION "Min area of Li >= 0.056 sq um";
    AREA li1 -lt 0.056 ; // -outputlayer _EPTMPL262450
}

RULE ct.1 {
    CAPTION "Min and max L and W of mcon >= 0.170 um";
    RECT_CHK mcon -ne 0.17 -orthogonal_only ; // -outputlayer _EPTMPL262451
}

RULE ct.2 {
    CAPTION "Spacing of mcon to mcon >= 0.190 um";
    EXTE mcon -lt 0.19 -single_point ; // -outputlayer _EPTMPL262452
}

RULE vpp.1 {
    CAPTION "Min width of capacitor:dg >= 1.430 um";
    INTE capacitor_in -lt 1.43 -single_point ; // -outputlayer _EPTMPL262453
}

RULE vpp.1b {
    CAPTION "Max width of capacitor:dg, Rule not applicable for vpp_with_Met3Shield and vpp_with_LiShield and vpp_over_MOSCAP and vpp_with_Met5 and vpp_with_noLi <= 11.350 um";
    WITH_WIDTH capacitor_in -gt 11.35 ; // -outputlayer _EPTMPL262454
}

RULE vpp.3 {
    CAPTION "capacitor:dg must not overlap (tap or diff or poly), (one exception: Poly is allowed to overlap vpp_with_Met3Shield and vpp_with_Met5PolyShield), (not applicable for vpp_over_Moscap or “s8rf2_xcmvppx4_2xnhvnative10x4” or vpp_with_LiShield)";
    OR tap diff poly -outputlayer vpp.3_a;
    AND capacitor_in vpp.3_a ; // -outputlayer _EPTMPL262456
}

RULE vpp.4 {
    CAPTION "capacitor:dg must not straddle (nwell or dnwell)";
    OR nwell dnwell -outputlayer vpp.4_a;
    SELECT -cut capacitor_in vpp.4_a ; // -outputlayer _EPTMPL262458
}

RULE vpp.5 {
    CAPTION "Min spacing between (capacitor:dg edge and (poly or li1 or met1 or met2)) to (poly or li1 or met1 or met2) on separate nets (Exempt area of the error shape less than 2.25 µm² and run length less than 2.0um), Rule not applicable for vpp_with_Met3Shield and vpp_with_LiShield and vpp_over_MOSCAP and vpp_with_Met5 and vpp_with_noLi >= 1.500 um";
    OR poly li1 met1 met2 -outputlayer vpp.5_a;
    STAMP vpp.5_a poly -outputlayer vpp.5_b;
    AND vpp.5_b capacitor_in -outputlayer vpp.5_c;
    EXTE vpp.5_b vpp.5_c -lt 1.5 -not_connected -single_point ; // -outputlayer _EPTMPL262462
}

RULE vpp.8 {
    CAPTION "Min enclosure of capacitor:dg by nwell >= 1.500 um";
    ENC capacitor_in nwell -lt 1.5 ; // -outputlayer _EPTMPL262463
}

RULE vpp.9 {
    CAPTION "Min spacing of capacitor:dg to nwell (not applicable for vpp_over_MOSCAP) >= 1.500 um";
    EXTE capacitor_in nwell -lt 1.5 -single_point ; // -outputlayer _EPTMPL262464
}

RULE vpp.13 {
    CAPTION "Min space of met1 to met1inside VPP capacitor >= 0.160 um";
    SELECT -interact met1 capacitor_in -outputlayer vpp.13_a;
    NOT met1 vpp.13_a -outputlayer vpp.13_b;
    EXTE vpp.13_a vpp.13_b -lt 0.16 -single_point ; // -outputlayer _EPTMPL262467
}

RULE vpp.14 {
    CAPTION "Min space of met2 to met2 inside VPP capacitor >= 0.160 um";
    SELECT -interact met2 capacitor_in -outputlayer vpp.14_a;
    NOT met2 vpp.14_a -outputlayer vpp.14_b;
    EXTE vpp.14_a vpp.14_b -lt 0.16 -single_point ; // -outputlayer _EPTMPL262470
}

RULE m1.1 {
    CAPTION "Width of metal1 >= 0.140 um";
    INTE met1 -lt 0.14 ; // -outputlayer _EPTMPL262471
}

RULE m1.2 {
    CAPTION "Spacing of metal1 to metal1 >= 0.140 um";
    EXTE met1 -lt 0.14 -single_point ; // -outputlayer _EPTMPL262472
}

RULE m1.3b {
    CAPTION "Min. spacing of huge_met1 to metal1 excluding features checked by m1.3a >= 0.280 um";
    EXTE huge_met1 met1 -lt 0.28 -single_point ; // -outputlayer _EPTMPL262473
}

RULE m1.4 {
    CAPTION "Mcon must be enclosed by Met1 by at least >= 0.030 um";
    CAPTION "(Rule exempted for cell names documented in rule m1.4a)";
    INSIDE_CELL -not "mcon" "s8cell_ee_plus_sseln_a" "s8cell_ee_plus_sseln_b" "s8cell_ee_plus_sselp_a" "s8cell_ee_plus_sselp_b" "s8fpls_pl8" "s8fs_cmux4_fm" -outputlayer "m1.4_a";
    ENC m1.4_a met1 -lt 0.03 ; // -outputlayer _EPTMPL262475
}

RULE m1.4a {
    CAPTION "Mcon must be enclosed by Met1 by at least >= 0.005";
    CAPTION “(for cell names s8cell_ee_plus_sseln_a, s8cell_ee_plus_sseln_b, s8cell_ee_plus_sselp_a,";
    CAPTION “s8cell_ee_plus_sselp_b, s8fpls_pl8, and s8fs_cmux4_fm)";
    INSIDE_CELL mcon "s8cell_ee_plus_sseln_a" "s8cell_ee_plus_sseln_b" "s8cell_ee_plus_sselp_a" "s8cell_ee_plus_sselp_b" "s8fpls_pl8" "s8fs_cmux4_fm" -outputlayer "m1.4a_a";
    ENC m1.4a_a met1 -lt 0.005 ; // -outputlayer _EPTMPL262477
}

RULE m1.5 {
    CAPTION "AL Flow - Mcon must be enclosed by Met1 on one of two adjacent sides by at least >= 0.060 um" ;
    RECT_ENC mcon met1 -good 0.06 0 0.06 0 ; // -outputlayer _EPTMPL262478
}

RULE m1.6 {
    CAPTION "Min metal 1 area >= 0.083 sq um";
    AREA met1 -lt 0.083 ; // -outputlayer _EPTMPL262479
}

RULE m1.7 {
    CAPTION "Min area of metal1 holes >= 0.140 sq um";
    HOLES met1 -outputlayer m1.7_a;
    AREA m1.7_a -lt 0.14 ; // -outputlayer _EPTMPL262481
}

RULE via.1a {
    CAPTION "Al FLow - Min and max L and W of via outside areaid.mt == 0.150 um";
    NOT via areaid.mt -outputlayer via.1a_a;
    RECT_CHK -not via.1a_a -eq 0.15 -orthogonal_only ; // -outputlayer _EPTMPL262483
}

RULE via.1b {
    CAPTION "AL Flow - Three sizes of square Vias allowed inside areaid.mt: 0.150um, 0.230um and 0.280um";
    SELECT -inside via areaid.mt -outputlayer via.1b_a;
    RECT_CHK -not via.1b_a -eq 0.15 -orthogonal_only -outputlayer via.1b_b;
    RECT_CHK -not via.1b_b -eq 0.23 -orthogonal_only -outputlayer via.1b_c;
    RECT_CHK -not via.1b_c -eq 0.28 -orthogonal_only ; // -outputlayer _EPTMPL262487
}

RULE via.2 {
    CAPTION "AL Flow - Spacing of via to via >= 0.170 um";
    EXTE via -lt 0.17 -single_point ; // -outputlayer _EPTMPL262488
}

RULE via.4a {
    CAPTION "AL Flow - 0.150 μm Via must be enclosed by Met1 by at least >= 0.055 um";
    RECT_CHK via -eq 0.15 -orthogonal_only -outputlayer via.4a_a;
    ENC via.4a_a met1 -lt 0.055 -outside_also ; // -outputlayer _EPTMPL262490
}

RULE via.4b {
    CAPTION "AL Flow - Inside areaid.mt, 0.230 μm Via must be enclosed by met1 by at least >= 0.030 um";
    RECT_CHK via -eq 0.23 -orthogonal_only -outputlayer via.4b_a;
    ENC via.4b_a met1 -lt 0.03 -outside_also ; // -outputlayer _EPTMPL262492
}

RULE via.4c {
    CAPTION "AL Flow - Inside areaid.mt, 0.280 μm Via must be enclosed by met1 by at least >= 0.000 um";
    RECT_CHK via -eq 0.28 -orthogonal_only -outputlayer via.4c_a;
    ENC via.4c_a met1 -lt 0 -outside_also ; // -outputlayer _EPTMPL262494
}

RULE via.5a {
    CAPTION "AL Flow - 0.150 μm Via must be enclosed by Met1 on one of two adjacent sides by at least >= 0.085 um";
    RECT_CHK via -eq 0.15 -orthogonal_only -outputlayer via.5a_a;
    RECT_ENC via.5a_a met1 -good 0.085 0 0.085 0 ; // -outputlayer _EPTMPL262496
}

RULE via.5b {
    CAPTION "AL Flow - Inside areaid.mt, 0.230 μm Via must be enclosed by met1 on one of two adjacent sides by at least >= 0.060 um";
    RECT_CHK via -eq 0.23 -orthogonal_only -outputlayer via.5b_a;
    RECT_ENC via.5b_a met1 -good 0.06 0 0.06 0 ; // -outputlayer _EPTMPL262498
}

RULE via.5c {
    CAPTION "AL Flow - Inside areaid.mt, 0.280 μm Via must be enclosed by met1 on one of two adjacent sides by at least >= 0.000 um";
    RECT_CHK via -eq 0.28 -orthogonal_only -outputlayer via.5c_a;
    RECT_ENC via.5c_a met1 -good 0 0 0 0 ; // -outputlayer _EPTMPL262500
}

RULE m2.1 {
    CAPTION "Width of metal2 >= 0.140 um";
    INTE met2 -lt 0.14 ; // -outputlayer _EPTMPL262501
}

RULE m2.2 {
    CAPTION "Spacing of metal2 to metal2 >= 0.140 um";
    EXTE met2 -lt 0.14 -single_point ; // -outputlayer _EPTMPL262502
}

RULE m2.3b {
    CAPTION "Min. spacing of huge_met2 to metal2 excluding features checked by m2.3a >= 0.280 um";
    EXTE huge_met2 met2 -lt 0.28 -single_point ; // -outputlayer _EPTMPL262503
}

RULE m2.4 {
    CAPTION "AL Flow via must be enclosed by Met2 by at least >= 0.055 um";
    ENC via met2 -lt 0.055 ; // -outputlayer _EPTMPL262504
}

RULE m2.5 {
    CAPTION "AL Flow - via must be enclosed by Met2 on one of two adjacent sides by at least >= 0.085 um" ;
    RECT_ENC via met2 -good 0.085 0 0.085 0 ; // -outputlayer _EPTMPL262505
}

RULE m2.6 {
    CAPTION "Min metal 2 area >= 0.067 sq um";
    AREA met2 -lt 0.067 ; // -outputlayer _EPTMPL262506
}

RULE m2.7 {
    CAPTION "Min area of metal2 holes >= 0.140 sq um";
    HOLES met2 -outputlayer m2.7_a;
    AREA m2.7_a -lt 0.14 ; // -outputlayer _EPTMPL262508
}

RULE via2.1a {
    CAPTION "Al FLow - Min and max L and W of via2 outside areaid.mt == 0.200 um";
    NOT via2 areaid.mt -outputlayer via2.1a_a;
    RECT_CHK -not via2.1a_a -eq 0.2 -orthogonal_only ; // -outputlayer _EPTMPL262510
}

RULE via2.1b {
    CAPTION "AL Flow - Three sizes of square Via2s allowed inside areaid.mt: 0.280, 1.200um and 1.500um";
    SELECT -inside via2 areaid.mt -outputlayer via2.1b_a;
    RECT_CHK -not via2.1b_a -eq 0.28 -orthogonal_only -outputlayer via2.1b_b;
    RECT_CHK -not via2.1b_b -eq 1.2 -orthogonal_only -outputlayer via2.1b_c;
    RECT_CHK -not via2.1b_c -eq 1.5 -orthogonal_only ; // -outputlayer _EPTMPL262514
}

RULE via2.1c {
    CAPTION "AL Flow - Two sizes of square Via2s allowed inside areaid.mt: 1.200um and 1.500um";
    SELECT -inside via2 areaid.mt -outputlayer via2.1c_a;
    RECT_CHK -not via2.1c_a -eq 1.2 -orthogonal_only -outputlayer via2.1c_b;
    RECT_CHK -not via2.1c_b -eq 1.5 -orthogonal_only ; // -outputlayer _EPTMPL262517
}

RULE via2.1d {
    CAPTION "AL Flow - Four sizes of square Via2s allowed inside areaid.mt: 0.200um, 0.280um, 1.200um and 1.500um";
    SELECT -inside via2 areaid.mt -outputlayer via2.1d_a;
    RECT_CHK -not via2.1d_a -eq 0.2 -orthogonal_only -outputlayer via2.1d_b;
    RECT_CHK -not via2.1d_b -eq 0.28 -orthogonal_only -outputlayer via2.1d_c;
    RECT_CHK -not via2.1d_c -eq 1.299 -orthogonal_only -outputlayer via2.1d_d;
    RECT_CHK -not via2.1d_d -eq 1.5 -orthogonal_only ; // -outputlayer _EPTMPL262522
}

RULE via2.1e {
    CAPTION "AL Flow - Three sizes of square Via2s allowed inside areaid.mt: 0.800um, 1.200um and 1.500um";
    SELECT -inside via2 areaid.mt -outputlayer via2.1e_a;
    RECT_CHK -not via2.1e_a -eq 0.8 -orthogonal_only -outputlayer via2.1e_b;
    RECT_CHK -not via2.1e_b -eq 1.2 -orthogonal_only -outputlayer via2.1e_c;
    RECT_CHK -not via2.1e_c -eq 1.5 -orthogonal_only ; // -outputlayer _EPTMPL262526
}

RULE via2.1f {
    CAPTION "AL Flow - Two sizes of square Via2s allowed inside areaid.mt: 0.800um and 1.200um";
    SELECT -inside via2 areaid.mt -outputlayer via2.1f_a;
    RECT_CHK -not via2.1f_a -eq 0.8 -orthogonal_only -outputlayer via2.1f_b;
    RECT_CHK -not via2.1f_b -eq 1.2 -orthogonal_only ; // -outputlayer _EPTMPL262529
}

RULE via2.2 {
    CAPTION "AL Flow - Spacing of via2 to via2 >= 0.200 um";
    EXTE via2 -lt 0.2 -single_point ; // -outputlayer _EPTMPL262530
}

RULE via2.4 {
    CAPTION "AL Flow - Via2 must be enclosed by Met2 by at least >= 0.040 um";
    ENC via2 met2 -lt 0.04 -outside_also ; // -outputlayer _EPTMPL262531
}

RULE via2.4a {
    CAPTION "AL Flow - Inside areaid.mt, 1.500 μm Via2 must be enclosed by met2 by at least >= 0.140 um";
    RECT_CHK via2 -eq 1.5 -orthogonal_only -outputlayer via2.4b_a;
    ENC via2.4b_a met2 -lt 0.14 -outside_also ; // -outputlayer _EPTMPL262533
}

RULE via2.5 {
    CAPTION "AL Flow - Via2 must be enclosed by Met2 on one of two adjacent sides by at least >= 0.085 um";
    RECT_ENC via2 met2 -good 0.085 0 0.085 0 ; // -outputlayer _EPTMPL262534
}

RULE m3.1 {
    CAPTION "Width of metal3 >= 0.300 um";
    INTE met3 -lt 0.3 ; // -outputlayer _EPTMPL262535
}

RULE m3.2 {
    CAPTION "Spacing of metal3 to metal3 >= 0.300 um";
    EXTE met3 -lt 0.3 -single_point ; // -outputlayer _EPTMPL262536
}

RULE m3.3d {
    CAPTION "Min. spacing of huge_met3 to metal3 excluding features checked by m3.3c >= 0.400 um";
    EXTE huge_met3 met3 -lt 0.4 -single_point ; // -outputlayer _EPTMPL262537
}

RULE m3.4 {
    CAPTION "AL Flow via2 must be enclosed by Met3 by at least >= 0.065 um";
    ENC via2 met3 -lt 0.065 ; // -outputlayer _EPTMPL262538
}

RULE m3.6 {
    CAPTION "Min metal 3 area >= 0.240 sq um";
    AREA met3 -lt 0.24 ; // -outputlayer _EPTMPL262539
}

RULE via3.1 {
    CAPTION "Min and max L and W of via3 (except for rule via3.1a) == 0.200 um";
    SELECT -inside via3 areaid.mt -outputlayer via3.1_a;
    RECT_CHK -not via3.1_a -eq 0.2 ; // -outputlayer _EPTMPL262541
}

RULE via3.1a {
    CAPTION "Al FLow - Two sized of square via3 allowed inside areaid.mt: 0.200um and 0.800um";
    SELECT -inside via3 areaid.mt -outputlayer via3.1a_a;
    RECT_CHK -not via3.1a_a -eq 0.2 -orthogonal_only -outputlayer via3.1a_b;
    RECT_CHK -not via3.1a_b -eq 0.8 -orthogonal_only ; // -outputlayer _EPTMPL262544
}

RULE via3.2 {
    CAPTION "AL Flow - Spacing of via3 to via3 >= 0.200 um";
    EXTE via3 -lt 0.2 -single_point ; // -outputlayer _EPTMPL262545
}

RULE via3.4 {
    CAPTION "AL Flow - Via3 must be enclosed by Met3 by at least >= 0.060 um";
    ENC via3 met3 -lt 0.06 -outside_also ; // -outputlayer _EPTMPL262546
}

RULE via3.5 {
    CAPTION "AL Flow - Via3 must be enclosed by Met3 on one of two adjacent sides by at least >= 0.090 um";
    RECT_ENC via3 met3 -good 0.09 0 0.09 0 ; // -outputlayer _EPTMPL262547
}

RULE nsm.1 {
    CAPTION "Min. width of nsm >= 3.000 um";
    INTE nsm -lt 3 -single_point ; // -outputlayer _EPTMPL262548
}

RULE nsm.2 {
    CAPTION "Min. spacing of nsm to nsm >= 4.000 um";
    EXTE nsm nsm -lt 4 -single_point ; // -outputlayer _EPTMPL262549
}

RULE m4.1 {
    CAPTION "Width of metal4 >= 0.300 um";
    INTE met4 -lt 0.3 ; // -outputlayer _EPTMPL262550
}

RULE m4.2 {
    CAPTION "Spacing of metal4 to metal4 >= 0.300 um";
    EXTE met4 -lt 0.3 -single_point ; // -outputlayer _EPTMPL262551
}

RULE m4.3 {
    CAPTION "AL Flow via3 must be enclosed by Met4 by at least >= 0.065 um";
    ENC via3 met4 -lt 0.065 ; // -outputlayer _EPTMPL262552
}

RULE m4.4a {
    CAPTION "Min metal 4 area >= 0.240 sq um";
    AREA met4 -lt 0.24 ; // -outputlayer _EPTMPL262553
}

RULE m4.5b {
    CAPTION "Min. spacing of huge_met4 to metal4 excluding features checked by m4.3c >= 0.400 um";
    CAPTION "Exclusion TBA";
    EXTE huge_met4 met4 -lt 0.4 -single_point ; // -outputlayer _EPTMPL262554
}

RULE via4.1 {
    CAPTION "Min and max L and W of via4 == 0.800 um";
    RECT_CHK -not via4 -eq 0.8 ; // -outputlayer _EPTMPL262555
}

RULE via4.2 {
    CAPTION "Spacing of via4 to via4 >= 0.800 um";
    EXTE via4 -lt 0.8 -single_point ; // -outputlayer _EPTMPL262556
}

RULE m5.1 {
    CAPTION "Width of metal5 >= 1.600 um";
    INTE met5 -lt 1.6 ; // -outputlayer _EPTMPL262557
}

RULE m5.2 {
    CAPTION "Spacing of metal5 to metal5 >= 1.600 um";
    EXTE met5 -lt 1.6 -single_point ; // -outputlayer _EPTMPL262558
}

RULE m5.3 {
    CAPTION "AL Flow via4 must be enclosed by Met5 by at least >= 0.310 um";
    ENC via4 met5 -lt 0.31 ; // -outputlayer _EPTMPL262559
}

RULE m5.4 {
    CAPTION "Min area of met5 >= 4.000 sq um";
    CAPTION "(rule exempted for probe pads which are exactly 1.42um by 1.42um)";
    CAPTION " NOT CODED with exception as it no longer applies";
    AREA met5 -lt 4 ; // -outputlayer _EPTMPL262560
}

RULE pad.2 {
    CAPTION "Spacing of pad to pad >= 1.270 um";
    EXTE pad -lt 1.27 -single_point ; // -outputlayer _EPTMPL262561
}

RULE pad.3 {
    CAPTION "Min area of hugePad NOT top_metal >= 30000 sq um";
    CAPTION " Adjust top_metal based on final process type";
    NOT hugePad met5 -outputlayer pad.3a;
    AREA pad.3a -lt 30000 ; // -outputlayer _EPTMPL262563
}

RULE mf.1 {
    CAPTION "Min. and max width of fuse = 0.800 um";
    WITH_WIDTH met4_fuse -lt 0.8 ; // -outputlayer _EPTMPL262564
}

RULE mf.2 {
    CAPTION "Length of fuse <= 7.200 um";
    RECT_CHK met4_fuse -lt 7.2 ; // -outputlayer _EPTMPL262565
}

RULE mf.3 {
    CAPTION "Spacing between centers of adjacent fuses >= 2.760 um";
    BBOX met4_fuse -centers -outputlayer mf.3_a;
    EXTE mf.3_a -lt 2.758 ; // -outputlayer _EPTMPL262567
}

RULE mf.4 {
    CAPTION "Spacing between center of fuse and fuse_metal (fuse shields are exempted) >= 3.300 um"	;
    BBOX met4_fuse -centers -outputlayer mf.3_a;
    NOT met4 fuse_shield -outputlayer mf.4_a;
    EXTE mf.3_a mf.4_a -lt 3.299 ; // -outputlayer _EPTMPL262570
}

RULE mf.5 {
    CAPTION "Max. extension of fuse_metal beyond fuse boundary <= 0.830 ";
    SIZE met4_fuse -by 0.83 -inside_of fuse -step 0.1 -outputlayer mf.5_a;
    NOT fuse mf.5_a ; // -outputlayer _EPTMPL262572
}

RULE mf.6 {
    CAPTION "Spacing (no overlapping) between fuse center and Metal1 >= 3.300 um";
    BBOX met4_fuse -centers -outputlayer mf.3_a;
    EXTE mf.3_a met1 -lt 3.299 -overlap ; // -outputlayer _EPTMPL262574
}

RULE mf.7 {
    CAPTION "Spacing (no overlapping) between fuse center and LI >= 3.300 um";
    BBOX met4_fuse -centers -outputlayer mf.3_a;
    EXTE mf.3_a li1 -lt 3.299 -overlap ; // -outputlayer _EPTMPL262576
}

RULE mf.8 {
    CAPTION "Spacing (no overlapping) between fuse center and poly >= 2.660 um";
    BBOX met4_fuse -centers -outputlayer mf.3_a;
    EXTE mf.3_a poly -lt 2.659 -overlap ; // -outputlayer _EPTMPL262578
}

RULE mf.9 {
    CAPTION "Spacing (no overlapping) between fuse center and tap >= 2.640 um";
    BBOX met4_fuse -centers -outputlayer mf.3_a;
    EXTE mf.3_a tap -lt 2.639 -overlap ; // -outputlayer _EPTMPL262580
}

RULE mf.10 {
    CAPTION "Spacing (no overlapping) between fuse center and diff >= 3.250 um";
    BBOX met4_fuse -centers -outputlayer mf.3_a;
    EXTE mf.3_a diff -lt 3.249 -overlap ; // -outputlayer _EPTMPL262582
}

RULE mf.11 {
    CAPTION "Spacing (no overlapping) between fuse center and nwell >= 3.320 um";
    BBOX met4_fuse -centers -outputlayer mf.3_a;
    EXTE mf.3_a nwell -lt 3.319 -overlap ; // -outputlayer _EPTMPL262584
}

RULE mf.12 {
    CAPTION "Size of fuse_shield = 0.5 by 2.4 um";
    RECT_CHK fuse_shield -lt 0.5 -by -lt 2.4 ; // -outputlayer _EPTMPL262585
}

RULE mf.13 {
    CAPTION "Min. spacing of center of fuse to fuse_shield >= 2.200 um";
    BBOX fuse_shield -centers -outputlayer mf.13_a;
    BBOX met4_fuse -centers -outputlayer mf.3_a;
    EXTE mf.3_a mf.13_a -lt 2.199 -single_point ; // -outputlayer _EPTMPL262588
}

RULE mf.14 {
    CAPTION "Max. spacing of center of fuse to fuse_shield = 3.300 um";
    BBOX met4_fuse -centers -outputlayer mf.3_a;
    BBOX fuse_shield -centers -outputlayer mf.13_a;
    SIZE mf.3_a -by 3.299 -outputlayer mf.14_a;
    SELECT -outside mf.14_a fuse_shield ; // -outputlayer _EPTMPL262592
}

RULE mf.18 {
    CAPTION "Min and max space between fuse_shield and fuse_metal (opposite edges). Rule checked within 1 gridpoint. == 0.600 um";
    EXTE fuse_shield met4 -eq 0.6 -single_point ; // -outputlayer _EPTMPL262593
}

RULE mf.19 {
    CAPTION "Spacing (no overlapping) between fuse center and Metal2 <= 3.300 um";
    BBOX met4_fuse -centers -outputlayer mf.3_a;
    EXTE mf.3_a met2 -lt 3.299 -overlap ; // -outputlayer _EPTMPL262595
}

RULE mf.21 {
    CAPTION "Min spacing , no overlap, between metal3 and fuse center >= 3.300 um";
    BBOX met4_fuse -centers -outputlayer mf.21_a;
    EXTE met3 mf.21_a -lt 3.299 -overlap -single_point ; // -outputlayer _EPTMPL262597
}

RULE mf.22 {
    CAPTION "Min spacing between fuse_contact to fuse_contact >= 1.960 um";
    EXTE fuse_contact fuse_contact -lt 1.96 -single_point ; // -outputlayer _EPTMPL262598
}

RULE mf.24 {
    CAPTION "Spacing (no overlapping) between fuse center and Metal5 >= 3.300 um";
    BBOX met4_fuse -centers -outputlayer mf.3_a;
    EXTE mf.3_a met5 -lt 3.299 -overlap ; // -outputlayer _EPTMPL262600
}

RULE hvi.1 {
    CAPTION "Min width of Hvi >= 0.600 um";
    INTE hvi -lt 0.6 -single_point ; // -outputlayer _EPTMPL262601
}

RULE hvi.2a {
    CAPTION "Min spacing of Hvi to Hvi >= 0.700 um";
    EXTE hvi hvi -lt 0.7 -single_point ; // -outputlayer _EPTMPL262602
}

RULE hvi.4 {
    CAPTION "Hvi must not overlap tunm";
    AND hvi tunm ; // -outputlayer _EPTMPL262603
}

RULE hvi.5 {
    CAPTION "Min space between hvi and nwell (exclude coincident edges) >= 0.700 um";
    EXTE hvi nwell -lt 0.7 -single_point ; // -outputlayer _EPTMPL262604
}
LAYER_DEF nwell 1004;
LAYER_MAP 64 -datatype 20 1004;
LAYOUT_PATH "/dpc/project46/djb/GlobalFoundries/PegasusGapAnalysis/IT121009/djb/Sky130/For_Praneeth/hvnwell/hvnwell.gds";
[WARN] Cmd-line override: LAYOUT_PATH "/dev/null";
LAYOUT_PRIMARY "hvnwell";
[WARN] Cmd-line override: LAYOUT_PRIMARY "top";
RESULTS_DB -drc "./sky130_fd_sc_ls__bufinv_16.drc_errors.ascii" -ascii;
[WARN]: RESULTS_DB -ascii at line 3033 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is skipped. It is set in control file.

RULE hvnwell.8 {
    CAPTION "Min space between HV_nwell and any nwell on different nets >= 2.000 um";
    EXTE nwell nwell -lt 2 -single_point ; // -outputlayer _EPTMPL262605
}

RULE hvdifftap.14 {
    CAPTION "Min width of diff inside Hvi, except HV Pdiff resistors (difftap.14a) >= 0.290 um";
    AND diff hvi -outputlayer hvdiff;
    INTE hvdiff -lt 0.29 -single_point ; // -outputlayer _EPTMPL262607
}

RULE hvdifftap.14a {
    CAPTION "Min width of diff inside Hvi, HV Pdiff resistors only >= 0.150 um";
    AND diff hvi -outputlayer hvdiff;
    INTE hvdiff -lt 0.15 -single_point ; // -outputlayer _EPTMPL262609
}

RULE hvdifftap.15a {
    CAPTION "Min space of Hdiff to Hdiff >= 0.300 um";
    EXTE hdiff hdiff -lt 0.3 -single_point ; // -outputlayer _EPTMPL262610
}

RULE hvdifftap.15b {
    CAPTION "Min space of n+diff to non-abutting p+tap inside Hvi >= 0.370 um";
    AND ptap hvi -outputlayer hvdifftap.15b_a;
    AND ndiff hvi -outputlayer hvdifftap.15b_b;
    EXTE hvdifftap.15b_a hvdifftap.15b_b -lt 0.37 -single_point ; // -outputlayer _EPTMPL262613
}

RULE hvdifftap.16 {
    CAPTION "Min width tap butting diff on one or two sides inside Hvi (rule exempted inside UHVI) >= 0.700 um";
    SELECT -touch htap hdiff -ltgt 0 3 -outputlayer hvdifftap.16_a;
    NOT hvdifftap.16_a uhvi -outputlayer hvdifftap.16_b;
    INTE hvdifftap.16_b -lt 0.7 -single_point ; // -outputlayer _EPTMPL262616
}

RULE hvdifftap.17 {
    CAPTION "P+ Hdiff or Pdiff inside areaid:hvnwell must be enclosed by Hv_nwell by at least ….[Rule exempted inside UHVI] >= 0.330 um";
    SELECT -outside -not pdiff areaid.hl -outputlayer hvdifftap.17_a;
    ENC hvdifftap.17_a hv_nwell -lt 0.33 ; // -outputlayer _EPTMPL262618
}

RULE hvdifftap.18 {
    CAPTION "Spacing of N+ diff to HV_nwell (rule exempted inside UHVI) >= 0.430 um";
    NOT ndiff uhvi -outputlayer hvdifftap.18_a;
    EXTE hvdifftap.18_a hv_nwell -lt 0.43 -single_point ; // -outputlayer _EPTMPL262620
}

RULE hvdifftap.19 {
    CAPTION "N+ Htap must be enclosed by Hv_nwell by at least …Rule exempted inside UHVI. >= 0.330 um";
    NOT htap uhvi -outputlayer hvdifftap.19_a;
    ENC hvdifftap.19_a hv_nwell -lt 0.33 ; // -outputlayer _EPTMPL262622
}

RULE hvdifftap.20 {
    CAPTION "Spacing of P+ tap to HV_nwell (Exempted for p+tap butting pwell.rs, rule exempted inside UHVI) >= 0.430 um";
    NOT ptap uhvi -outputlayer hvdifftap.20_a;
    EXTE hvdifftap.20_a hv_nwell -lt 0.43 ; // -outputlayer _EPTMPL262624
}

RULE hvdifftap.21 {
    CAPTION "Diff or tap cannot straddle Hvi";
    SELECT -cut diff hvi ; // -outputlayer _EPTMPL262625
    SELECT -cut tap hvi ; // -outputlayer _EPTMPL262626
}

RULE hvdifftap.22 {
    CAPTION "Min enclosure of Hdiff or Htap by Hvi. Rule exempted inside UHVI >= 0.180 um ";
    NOT hdiff uhvi -outputlayer hvdifftap.22_a;
    NOT htap uhvi -outputlayer hvdifftap.22_b;
    ENC hvdifftap.22_a hvi -lt 0.18 ; // -outputlayer _EPTMPL262629
    ENC hvdifftap.22_b hvi -lt 0.18 ; // -outputlayer _EPTMPL262630
}

RULE hvdifftap.23 {
    CAPTION "Space between diff or tap outside Hvi and Hvi >= 0.180 um" ;
    NOT diff hvi -outputlayer hvdifftap.23_a;
    NOT tap hvi -outputlayer hvdifftap.23_b;
    EXTE hvdifftap.23_a hvi -lt 0.18 ; // -outputlayer _EPTMPL262633
    EXTE hvdifftap.23_b hvi -lt 0.18 ; // -outputlayer _EPTMPL262634
}

RULE hvdifftap.24 {
    CAPTION "Spacing of nwell to N+ Hdiff (rule exempted inside UHVI) >= 0.430 um";
    NOT nwell uhvi -outputlayer hvdifftap.24_a;
    EXTE hvdifftap.24_a hdiff -lt 0.43 ; // -outputlayer _EPTMPL262636
}

RULE hvdifftap.25 {
    CAPTION "Min space of N+ Hdiff inside HVI across non-abutting P+_tap >= 1.070 um";
    NOT hdiff hvi -outputlayer hvdifftap.25_a;
    EXTE hvdifftap.25_a ptap -lt 0.13 ; // -outputlayer _EPTMPL262638
}

RULE hvpoly.13 {
    CAPTION "Min width of poly over diff inside Hvi >= 0.500 um" ;
    AND poly hvi -outputlayer hvpoly.13_a;
    AND hvpoly.13_a diff -outputlayer hvpoly.13_b;
    INTE hvpoly.13_b -lt 0.5 ; // -outputlayer _EPTMPL262641
}

RULE hvpoly.14 {
    CAPTION "(poly and diff) cannot straddle Hvi";
    SELECT -cut gate hvi ; // -outputlayer _EPTMPL262642
}

RULE hvntm.1 {
    CAPTION "Width of hvntm >= 0.700 um";
    INTE hvntm -lt 0.7 -single_point ; // -outputlayer _EPTMPL262643
}

RULE hvntm.2 {
    CAPTION "Spacing of hvntm to hvntm >= 0.700 um";
    EXTE hvntm hvntm -lt 0.7 -single_point ; // -outputlayer _EPTMPL262644
}

RULE hvntm.3 {
    CAPTION "Min. enclosure of (n+_diff inside Hvi) but not overlapping areaid.ce by hvntm >= 0.185 um";
    SELECT -inside ndiff hvi -outputlayer hvntm.3_a;
    ENC hvntm.3_a hvi -lt 0.185 ; // -outputlayer _EPTMPL262646
    AND hvntm.3_a areaid.ce ; // -outputlayer _EPTMPL262647
}

RULE hvntm.4 {
    CAPTION "Space, no overlap, between n+_diff outside Hvi and hvntm >= 0.185 um"	;
    SELECT -outside ndiff hvi -outputlayer hvntm.4_a;
    EXTE hvntm.4_a hvntm -lt 0.185 -overlap -single_point ; // -outputlayer _EPTMPL262649
}

RULE hvntm.5 {
    CAPTION "Space, no overlap, between p+_diff and hvntm >= 0.185 um";
    EXTE pdiff hvntm -lt 0.185 -overlap -single_point ; // -outputlayer _EPTMPL262650
}

RULE hvntm.6a {
    CAPTION "Space, no overlap, between p+_tap and hvntm (except along the diff-butting edge) >= 0.185 um";
    EXTE ptap hvntm -lt 0.185 -overlap -single_point ; // -outputlayer _EPTMPL262651
}

RULE hvntm.6b {
    CAPTION "Space, no overlap, between p+_tap and hvntm along the diff-butting edge >= 0.000 um";
    SELECT -touch ptap hvntm -outputlayer hvntm.6b_a;
    EXTE hvntm.6b_a ptap -eq 0 ; // -outputlayer _EPTMPL262653
}

RULE hvntm.9 {
    CAPTION "Hvntm must not overlap areaid.ce";
    AND hvntm areaid.ce ; // -outputlayer _EPTMPL262654
}

RULE hvntm.10 {
    CAPTION "Hvntm must overlap hvi" ;
    SELECT -interact -not hvntm hvi ; // -outputlayer _EPTMPL262655
}

RULE denmos.1 {
    CAPTION "Min width of de_nFet_gate >= 1.055 um" ;
    INTE de_nFet_gate -lt 1.055 -single_point ; // -outputlayer _EPTMPL262656
}

RULE denmos.2 {
    CAPTION "Min width of de_nFet_source not overlapping poly >= 0.280 um";
    INTE de_nFet_source -lt 0.28 -single_point ; // -outputlayer _EPTMPL262657
}

RULE denmos.3 {
    CAPTION "Min width of de_nFet_source overlapping poly >= 0.925 um";
    INTE de_nFet_source -lt 0.925 -single_point ; // -outputlayer _EPTMPL262658
}

RULE denmos.4 {
    CAPTION "Min width of the de_nFet_drain >= 0.170 um";
    INTE de_nFet_drain -lt 0.17 -single_point ; // -outputlayer _EPTMPL262659
}

RULE denmos.5 {
    CAPTION "Min/Max extension of de_nFet_source over nwell == 0.225";
    INTE de_nFet_source -eq 0.225 ; // -outputlayer _EPTMPL262660
}

RULE denmos.6 {
    CAPTION "Min/Max spacing between de_nFet_drain and de_nFet_source == 1.585 um";
    EXTE de_nFet_drain de_nFet_source -eq 1.585 -single_point ; // -outputlayer _EPTMPL262661
}

RULE denmos.7 {
    CAPTION "Min channel width for de_nFet_gate >= 5.000 um";
    INTE de_nFet_gate -lt 5 -single_point ; // -outputlayer _EPTMPL262662
}

RULE denmos.8 {
    CAPTION "90 degree angles are not permitted for nwell overlapping de_nFET_drain";
    AND nwell de_nFET_drain -outputlayer denmos.8_a;
    RECT_CHK -not -orthogonal_only denmos.8_a ; // -outputlayer _EPTMPL262664
}

RULE denmos.10 {
    CAPTION "Min enclosure of de_nFet_drain by nwell >= 0.660 um";
    ENC de_nFet_drain nwell -lt 0.66 ; // -outputlayer _EPTMPL262665
}

RULE denmos.11 {
    CAPTION "Min spacing between p+ tap and (nwell overlapping de_nFet_drain) >= 0.860 um";
    EXTE tap de_nFet_drain -lt 0.86 -single_point ; // -outputlayer _EPTMPL262666
}

RULE denmos.12 {
    CAPTION "Min spacing between nwells overlapping de_nFET_drain >= 2.400 um";
    EXTE nwell de_nFET_drain -lt 2.4 -single_point ; // -outputlayer _EPTMPL262667
}

RULE denmos.13 {
    CAPTION "de_nFet_source must be enclosed by nsdm by >= 0.130 um";
    ENC de_nFet_source nsdm -lt 0.13 ; // -outputlayer _EPTMPL262668
}

RULE depmos.1 {
    CAPTION "Min width of de_pFet_gate >= 1.050 um";
    INTE de_pFet_gate -lt 1.05 -single_point ; // -outputlayer _EPTMPL262669
}

RULE depmos.2 {
    CAPTION "Min width of de_pFet_source not overlapping poly >= 0.280 um";
    INTE de_pFet_source -lt 0.28 -single_point ; // -outputlayer _EPTMPL262670
}

RULE depmos.3 {
    CAPTION "Min width of de_pFet_source overlapping poly >= 0.925 um";
    INTE de_pFet_source -lt 0.925 -single_point ; // -outputlayer _EPTMPL262671
}

RULE depmos.4 {
    CAPTION "Min width of the de_pFet_drain >= 0.170 um";
    INTE de_pFet_drain -lt 0.17 -single_point ; // -outputlayer _EPTMPL262672
}

RULE depmos.5 {
    CAPTION "Min/Max extension of de_pFet_source beyond nwell == 0.260";
    INTE de_pFet_source -eq 0.26 ; // -outputlayer _EPTMPL262673
}

RULE depmos.6 {
    CAPTION "Min/Max spacing between de_pFet_drain and de_pFet_source == 1.190 um";
    EXTE de_pFet_drain de_pFet_source -eq 1.19 -single_point ; // -outputlayer _EPTMPL262674
}

RULE depmos.7 {
    CAPTION "Min channel width for de_pFet_gate >= 5.000 um" ;
    INTE de_pFet_gate -lt 5 -single_point ; // -outputlayer _EPTMPL262675
}

RULE depmos.8 {
    CAPTION "90 degree angles are not permitted for nwell hole overlapping de_pFET_drain";
    HOLES nwell -outputlayer depmos.8_a;
    AND depmos.8_a de_pFET_drain -outputlayer depmos.8_b;
    RECT_CHK -not -orthogonal_only depmos.8_b ; // -outputlayer _EPTMPL262678
}

RULE depmos.10 {
    CAPTION "Min enclosure of de_pFet_drain by nwell hole >= 0.860 um";
    ENC de_pFet_drain nwell -lt 0.86 ; // -outputlayer _EPTMPL262679
}

RULE depmos.11 {
    CAPTION "Min spacing between n+ tap and (nwell hole enclosing de_pFET_drain) >= 0.660 um";
    EXTE tap de_pFET_drain -lt 0.66 -single_point ; // -outputlayer _EPTMPL262680
}

RULE depmos.12 {
    CAPTION "de_pFet_source must be enclosed by psdm by >= 0.130";
    ENC de_pFet_source psdm -lt 0.13 ; // -outputlayer _EPTMPL262681
}

RULE vhvi.1.- {
    CAPTION "Min width of vhvi:dg >= 0.020 um";
    INTE vhvi -lt 0.02 -single_point ; // -outputlayer _EPTMPL262682
}

RULE vhvi.2.- {
    CAPTION "Vhvi:dg cannot overlap areaid:ce";
    AND vhvi areaid.cd ; // -outputlayer _EPTMPL262683
}

RULE vhvi.3.- {
    CAPTION "VHVGate must overlap hvi:dg"	;
    SELECT -interact -not VHVGate hvi ; // -outputlayer _EPTMPL262684
}

RULE vhvi.5.- {
    CAPTION "Vhvi:dg cannot straddle VHVSourceDrain";
    SELECT -cut vhvi VHVSourceDrain ; // -outputlayer _EPTMPL262685
}

RULE vhvi.6.- {
    CAPTION "Vhvi:dg overlapping VHVSourceDrain must not overlap poly"	;
    SELECT -interact -not vhvi VHVSourceDrain -outputlayer vhvi.6_a;
    AND vhvi.6_a poly ; // -outputlayer _EPTMPL262687
}

RULE vhvi.7.- {
    CAPTION "Vhvi:dg cannot straddle VHVPoly";
    SELECT -cut vhvi VHVPoly ; // -outputlayer _EPTMPL262688
}

RULE vhvi.8.- {
    CAPTION "Min space between nwell tagged with vhvi:dg and deep nwell, nwell, or n+diff on a separate net (except for n+diff overlapping nwell tagged with vhvi:dg) >= 11.240 um";
    EXTE vhvi nwell -lt 11.24 -single_point ; // -outputlayer _EPTMPL262689
}

RULE pwres.3 {
    CAPTION "Min length of pwell resistor >= 26.500 um";
    RECT_CHK -not pwell_res -eq 2.65 -by -lege 26.5 265 ; // -outputlayer _EPTMPL262690
}

RULE pwres.5 {
    CAPTION "Min/Max spacing of tap inside the pwell resistor to nwell = 0.220 um";
    SELECT -inside tap pwell_res -outputlayer pwres.5_a;
    EXTE pwres.5_a nwell -lt 0.22 -single_point ; // -outputlayer _EPTMPL262692
}

RULE pwres.6 {
    CAPTION "Min/Max width of tap inside the pwell resistor = 0.530 um";
    SELECT -inside tap pwell_res -outputlayer pwres.6_a;
    WITH_WIDTH pwres.6_a -ne 0.53 ; // -outputlayer _EPTMPL262694
}

RULE pwres.7a {
    CAPTION "Every pwres_terminal must enclose 12 licon1";
    SELECT -enclose -not pwell_terminal licon1 -eq 12 ; // -outputlayer _EPTMPL262695
}

RULE pwres.7b {
    CAPTION "Every pwres_terminal must enclose 12 mcons if routed through metal1";
    SELECT -inside licon1 pwell_terminal -outputlayer licon1_in_term;
    SELECT -enclose li1 licon1_in_term -outputlayer li1_with_licon1_in_term;
    SELECT -enclose li1_with_licon1_in_term mcon -outputlayer li1_con_met1_in_term;
    SELECT -inside li1_con_met1_in_term met1 -outputlayer term_con_met1;
    SELECT -enclose -not pwell_terminal mcon -eq 12 ; // -outputlayer _EPTMPL262700
}

RULE pwres.8 {
    CAPTION "Diff or poly is not allowed in the pwell resistor.";
    AND diff pwell_res ; // -outputlayer _EPTMPL262701
    AND poly pwell_res ; // -outputlayer _EPTMPL262702
}


########################################################################
Optimizing Rules ...
########################################################################
Operation 'SELECT -outside' at line 586 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'AND' at line 588 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'SIZE' at line 589 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'SELECT -enclose' at line 591 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'SELECT -cut' at line 592 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'SELECT -label' at line 594 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'HOLES' at line 596 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'OR' at line 597 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'OR' at line 599 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'NOT' at line 600 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'NOT' at line 610 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'AND' at line 614 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'NOT' at line 631 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'SELECT -cut' at line 632 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'NOT' at line 635 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'SELECT -inside' at line 636 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'SELECT -cut' at line 643 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Operation 'OR' at line 999 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul does not drive any operation, remove it.
Operation 'SELECT -inside' at line 3575 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul does not drive any operation, remove it.
Operation 'SELECT -enclose' at line 998 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul does not drive any operation, remove it.
Operation 'SELECT -enclose' at line 3574 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul does not drive any operation, remove it.
Operation 'SELECT -enclose' at line 3573 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul does not drive any operation, remove it.
Operation 'SELECT -inside' at line 3572 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul does not drive any operation, remove it.
Operation 'WITH_WIDTH' at line 606 in file /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/pvs/pvlDRC.rul is not selected for executing, remove it.
Completed execution early, as requested by the "-get_rules" or "-gen_tags"

   ONE LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
   TWO LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
                SIZE: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
               STAMP: Cumulative Time CPU =        0(s) REAL =        0(s)
       ONE LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
       TWO LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
            NET AREA: Cumulative Time CPU =        0(s) REAL =        0(s)
             DENSITY: Cumulative Time CPU =        0(s) REAL =        0(s)
       MISCELLANEOUS: Cumulative Time CPU =        0(s) REAL =        0(s)
             CONNECT: Cumulative Time CPU =        0(s) REAL =        0(s)
              DEVICE: Cumulative Time CPU =        0(s) REAL =        0(s)
                 ERC: Cumulative Time CPU =        0(s) REAL =        0(s)
       PATTERN_MATCH: Cumulative Time CPU =        0(s) REAL =        0(s)
            DFM FILL: Cumulative Time CPU =        0(s) REAL =        0(s)


Total CPU Time                    : 0(s)
Total Real Time                   : 1(s)
Peak Memory Used                  : 11(M)
Total Original Geometry           : 0(0)
Total DRC RuleChecks              : 0
Total DRC Results                 : 0 (0)


Design rule check finished normally. Sun Nov 17 23:30:11 2024


