-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Fri Feb 12 18:40:07 2021
-- Host        : DESKTOP-K2FOLNH running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ re2_copro_re2_copro_0_1_sim_netlist.vhdl
-- Design      : re2_copro_re2_copro_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sbva484-1-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BRAM_SDP_MACRO_viv_\ is
  port (
    \memory\\.data\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \slv_reg4_reg[23]\ : out STD_LOGIC;
    \slv_reg4_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_status_register_reg[0]\ : out STD_LOGIC;
    \slv_reg4_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg1_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_status_register_reg[0]_0\ : out STD_LOGIC;
    \slv_reg1_reg[2]\ : out STD_LOGIC;
    \slv_reg1_reg[3]\ : out STD_LOGIC;
    \slv_reg1_reg[4]\ : out STD_LOGIC;
    \slv_reg1_reg[5]\ : out STD_LOGIC;
    \slv_reg1_reg[6]\ : out STD_LOGIC;
    \slv_reg4_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_status_register_reg[1]\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    bram_r_valid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \axi_rdata_reg[2]\ : in STD_LOGIC;
    \axi_rdata_reg[0]_1\ : in STD_LOGIC;
    \axi_rdata_reg[1]\ : in STD_LOGIC;
    \axi_rdata_reg[1]_0\ : in STD_LOGIC;
    \axi_rdata_reg[2]_0\ : in STD_LOGIC;
    \axi_rdata_reg[2]_1\ : in STD_LOGIC;
    \axi_rdata_reg[3]\ : in STD_LOGIC;
    \axi_rdata_reg[4]\ : in STD_LOGIC;
    \axi_rdata_reg[5]\ : in STD_LOGIC;
    \axi_rdata_reg[6]\ : in STD_LOGIC;
    \axi_rdata_reg[7]\ : in STD_LOGIC;
    \axi_rdata_reg[7]_0\ : in STD_LOGIC;
    \axi_rdata_reg[7]_1\ : in STD_LOGIC;
    \axi_rdata_reg[8]\ : in STD_LOGIC;
    \axi_rdata_reg[8]_0\ : in STD_LOGIC;
    \axi_rdata_reg[9]\ : in STD_LOGIC;
    \axi_rdata_reg[10]\ : in STD_LOGIC;
    \axi_rdata_reg[11]\ : in STD_LOGIC;
    \axi_rdata_reg[12]\ : in STD_LOGIC;
    \axi_rdata_reg[13]\ : in STD_LOGIC;
    \axi_rdata_reg[13]_0\ : in STD_LOGIC;
    \axi_rdata_reg[14]\ : in STD_LOGIC;
    \axi_rdata_reg[14]_0\ : in STD_LOGIC;
    \axi_rdata_reg[15]\ : in STD_LOGIC;
    \axi_rdata_reg[15]_0\ : in STD_LOGIC;
    \axi_rdata_reg[16]\ : in STD_LOGIC;
    \axi_rdata_reg[17]\ : in STD_LOGIC;
    \axi_rdata_reg[17]_0\ : in STD_LOGIC;
    \axi_rdata_reg[18]\ : in STD_LOGIC;
    \axi_rdata_reg[18]_0\ : in STD_LOGIC;
    \axi_rdata_reg[19]\ : in STD_LOGIC;
    \axi_rdata_reg[19]_0\ : in STD_LOGIC;
    \axi_rdata_reg[20]\ : in STD_LOGIC;
    \axi_rdata_reg[20]_0\ : in STD_LOGIC;
    \axi_rdata_reg[21]\ : in STD_LOGIC;
    \axi_rdata_reg[21]_0\ : in STD_LOGIC;
    \axi_rdata_reg[22]\ : in STD_LOGIC;
    \axi_rdata_reg[23]\ : in STD_LOGIC;
    \axi_rdata_reg[24]\ : in STD_LOGIC;
    \axi_rdata_reg[25]\ : in STD_LOGIC;
    \axi_rdata_reg[26]\ : in STD_LOGIC;
    \axi_rdata_reg[27]\ : in STD_LOGIC;
    \axi_rdata_reg[28]\ : in STD_LOGIC;
    \axi_rdata_reg[29]\ : in STD_LOGIC;
    \axi_rdata_reg[30]\ : in STD_LOGIC;
    \axi_rdata_reg[31]_0\ : in STD_LOGIC;
    \axi_rdata[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_rdata_reg[0]_2\ : in STD_LOGIC
  );
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BRAM_SDP_MACRO_viv_\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BRAM_SDP_MACRO_viv_\ is
  signal \^fsm_sequential_status_register_reg[0]_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal bram_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bram_w_addr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal bram_w_valid : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_95_n_0\ : STD_LOGIC;
  signal \^memory\\.data\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^slv_reg4_reg[23]\ : STD_LOGIC;
  signal \^slv_reg4_reg[2]_0\ : STD_LOGIC;
  signal \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_3\ : label is "soft_lutpair611";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ : label is "RAMB36E1";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ : label is "CASCADEINA:CASDINA[0] CASCADEINB:CASDINB[0] CASCADEOUTA:CASDOUTA[0] CASCADEOUTB:CASDOUTB[0] DIADI[0]:DINADIN[0] DIADI[10]:DINADIN[10] DIADI[11]:DINADIN[11] DIADI[12]:DINADIN[12] DIADI[13]:DINADIN[13] DIADI[14]:DINADIN[14] DIADI[15]:DINADIN[15] DIADI[16]:DINADIN[16] DIADI[17]:DINADIN[17] DIADI[18]:DINADIN[18] DIADI[19]:DINADIN[19] DIADI[1]:DINADIN[1] DIADI[20]:DINADIN[20] DIADI[21]:DINADIN[21] DIADI[22]:DINADIN[22] DIADI[23]:DINADIN[23] DIADI[24]:DINADIN[24] DIADI[25]:DINADIN[25] DIADI[26]:DINADIN[26] DIADI[27]:DINADIN[27] DIADI[28]:DINADIN[28] DIADI[29]:DINADIN[29] DIADI[2]:DINADIN[2] DIADI[30]:DINADIN[30] DIADI[31]:DINADIN[31] DIADI[3]:DINADIN[3] DIADI[4]:DINADIN[4] DIADI[5]:DINADIN[5] DIADI[6]:DINADIN[6] DIADI[7]:DINADIN[7] DIADI[8]:DINADIN[8] DIADI[9]:DINADIN[9] DIBDI[0]:DINBDIN[0] DIBDI[10]:DINBDIN[10] DIBDI[11]:DINBDIN[11] DIBDI[12]:DINBDIN[12] DIBDI[13]:DINBDIN[13] DIBDI[14]:DINBDIN[14] DIBDI[15]:DINBDIN[15] DIBDI[16]:DINBDIN[16] DIBDI[17]:DINBDIN[17] DIBDI[18]:DINBDIN[18] DIBDI[19]:DINBDIN[19] DIBDI[1]:DINBDIN[1] DIBDI[20]:DINBDIN[20] DIBDI[21]:DINBDIN[21] DIBDI[22]:DINBDIN[22] DIBDI[23]:DINBDIN[23] DIBDI[24]:DINBDIN[24] DIBDI[25]:DINBDIN[25] DIBDI[26]:DINBDIN[26] DIBDI[27]:DINBDIN[27] DIBDI[28]:DINBDIN[28] DIBDI[29]:DINBDIN[29] DIBDI[2]:DINBDIN[2] DIBDI[30]:DINBDIN[30] DIBDI[31]:DINBDIN[31] DIBDI[3]:DINBDIN[3] DIBDI[4]:DINBDIN[4] DIBDI[5]:DINBDIN[5] DIBDI[6]:DINBDIN[6] DIBDI[7]:DINBDIN[7] DIBDI[8]:DINBDIN[8] DIBDI[9]:DINBDIN[9] DIPADIP[0]:DINPADINP[0] DIPADIP[1]:DINPADINP[1] DIPADIP[2]:DINPADINP[2] DIPADIP[3]:DINPADINP[3] DIPBDIP[0]:DINPBDINP[0] DIPBDIP[1]:DINPBDINP[1] DIPBDIP[2]:DINPBDINP[2] DIPBDIP[3]:DINPBDINP[3] DOADO[0]:DOUTADOUT[0] DOADO[10]:DOUTADOUT[10] DOADO[11]:DOUTADOUT[11] DOADO[12]:DOUTADOUT[12] DOADO[13]:DOUTADOUT[13] DOADO[14]:DOUTADOUT[14] DOADO[15]:DOUTADOUT[15] DOADO[16]:DOUTADOUT[16] DOADO[17]:DOUTADOUT[17] DOADO[18]:DOUTADOUT[18] DOADO[19]:DOUTADOUT[19] DOADO[1]:DOUTADOUT[1] DOADO[20]:DOUTADOUT[20] DOADO[21]:DOUTADOUT[21] DOADO[22]:DOUTADOUT[22] DOADO[23]:DOUTADOUT[23] DOADO[24]:DOUTADOUT[24] DOADO[25]:DOUTADOUT[25] DOADO[26]:DOUTADOUT[26] DOADO[27]:DOUTADOUT[27] DOADO[28]:DOUTADOUT[28] DOADO[29]:DOUTADOUT[29] DOADO[2]:DOUTADOUT[2] DOADO[30]:DOUTADOUT[30] DOADO[31]:DOUTADOUT[31] DOADO[3]:DOUTADOUT[3] DOADO[4]:DOUTADOUT[4] DOADO[5]:DOUTADOUT[5] DOADO[6]:DOUTADOUT[6] DOADO[7]:DOUTADOUT[7] DOADO[8]:DOUTADOUT[8] DOADO[9]:DOUTADOUT[9] DOBDO[0]:DOUTBDOUT[0] DOBDO[10]:DOUTBDOUT[10] DOBDO[11]:DOUTBDOUT[11] DOBDO[12]:DOUTBDOUT[12] DOBDO[13]:DOUTBDOUT[13] DOBDO[14]:DOUTBDOUT[14] DOBDO[15]:DOUTBDOUT[15] DOBDO[16]:DOUTBDOUT[16] DOBDO[17]:DOUTBDOUT[17] DOBDO[18]:DOUTBDOUT[18] DOBDO[19]:DOUTBDOUT[19] DOBDO[1]:DOUTBDOUT[1] DOBDO[20]:DOUTBDOUT[20] DOBDO[21]:DOUTBDOUT[21] DOBDO[22]:DOUTBDOUT[22] DOBDO[23]:DOUTBDOUT[23] DOBDO[24]:DOUTBDOUT[24] DOBDO[25]:DOUTBDOUT[25] DOBDO[26]:DOUTBDOUT[26] DOBDO[27]:DOUTBDOUT[27] DOBDO[28]:DOUTBDOUT[28] DOBDO[29]:DOUTBDOUT[29] DOBDO[2]:DOUTBDOUT[2] DOBDO[30]:DOUTBDOUT[30] DOBDO[31]:DOUTBDOUT[31] DOBDO[3]:DOUTBDOUT[3] DOBDO[4]:DOUTBDOUT[4] DOBDO[5]:DOUTBDOUT[5] DOBDO[6]:DOUTBDOUT[6] DOBDO[7]:DOUTBDOUT[7] DOBDO[8]:DOUTBDOUT[8] DOBDO[9]:DOUTBDOUT[9] DOPADOP[0]:DOUTPADOUTP[0] DOPADOP[1]:DOUTPADOUTP[1] DOPADOP[2]:DOUTPADOUTP[2] DOPADOP[3]:DOUTPADOUTP[3] DOPBDOP[0]:DOUTPBDOUTP[0] DOPBDOP[1]:DOUTPBDOUTP[1] DOPBDOP[2]:DOUTPBDOUTP[2] DOPBDOP[3]:DOUTPBDOUTP[3] ADDRARDADDR[15]:CASDOMUXEN_A ADDRBWRADDR[15]:CASDOMUXEN_B";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_57\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_61\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_66\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_71\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_76\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_81\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_86\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_91\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_92\ : label is "soft_lutpair610";
begin
  \FSM_sequential_status_register_reg[0]_0\ <= \^fsm_sequential_status_register_reg[0]_0\;
  \memory\\.data\(63 downto 0) <= \^memory\\.data\(63 downto 0);
  \slv_reg4_reg[23]\ <= \^slv_reg4_reg[23]\;
  \slv_reg4_reg[2]_0\ <= \^slv_reg4_reg[2]_0\;
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAA000CAAAA"
    )
        port map (
      I0 => \axi_rdata_reg[0]_0\,
      I1 => \^slv_reg4_reg[23]\,
      I2 => \axi_rdata[0]_i_3_n_0\,
      I3 => \axi_rdata_reg[2]\,
      I4 => \axi_rdata_reg[0]\(2),
      I5 => \axi_rdata_reg[0]_1\,
      O => D(0)
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D0DDDDDD"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_0\(0),
      I1 => \axi_rdata_reg[0]_2\,
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(32),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(0),
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[10]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(10),
      I5 => \axi_rdata[10]_i_3_n_0\,
      O => D(10)
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[10]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(10),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(42),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(10),
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[11]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(11),
      I5 => \axi_rdata[11]_i_3_n_0\,
      O => D(11)
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[11]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(11),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(43),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(11),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[12]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(12),
      I5 => \axi_rdata[12]_i_3_n_0\,
      O => D(12)
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[12]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(12),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(44),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(12),
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \axi_rdata_reg[13]\,
      I1 => \^slv_reg4_reg[23]\,
      I2 => \axi_rdata[21]_i_4_n_0\,
      I3 => \axi_rdata[13]_i_3_n_0\,
      I4 => \axi_rdata_reg[7]_0\,
      I5 => \axi_rdata_reg[13]_0\,
      O => D(13)
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(13),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(45),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(13),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \axi_rdata_reg[14]\,
      I1 => \^slv_reg4_reg[23]\,
      I2 => \axi_rdata[21]_i_4_n_0\,
      I3 => \axi_rdata[14]_i_3_n_0\,
      I4 => \axi_rdata_reg[7]_0\,
      I5 => \axi_rdata_reg[14]_0\,
      O => D(14)
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(14),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(46),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(14),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \axi_rdata_reg[15]\,
      I1 => \^slv_reg4_reg[23]\,
      I2 => \axi_rdata[21]_i_4_n_0\,
      I3 => \axi_rdata[15]_i_3_n_0\,
      I4 => \axi_rdata_reg[7]_0\,
      I5 => \axi_rdata_reg[15]_0\,
      O => D(15)
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(15),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(47),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(15),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(16),
      I5 => \axi_rdata[16]_i_3_n_0\,
      O => D(16)
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[16]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(16),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(48),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(16),
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \axi_rdata_reg[17]\,
      I1 => \^slv_reg4_reg[23]\,
      I2 => \axi_rdata[21]_i_4_n_0\,
      I3 => \axi_rdata[17]_i_3_n_0\,
      I4 => \axi_rdata_reg[7]_0\,
      I5 => \axi_rdata_reg[17]_0\,
      O => D(17)
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(17),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(49),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(17),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \axi_rdata_reg[18]\,
      I1 => \^slv_reg4_reg[23]\,
      I2 => \axi_rdata[21]_i_4_n_0\,
      I3 => \axi_rdata[18]_i_3_n_0\,
      I4 => \axi_rdata_reg[7]_0\,
      I5 => \axi_rdata_reg[18]_0\,
      O => D(18)
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(18),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(50),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(18),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \axi_rdata_reg[19]\,
      I1 => \^slv_reg4_reg[23]\,
      I2 => \axi_rdata[21]_i_4_n_0\,
      I3 => \axi_rdata[19]_i_3_n_0\,
      I4 => \axi_rdata_reg[7]_0\,
      I5 => \axi_rdata_reg[19]_0\,
      O => D(19)
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(19),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(51),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(19),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAA000CAAAA"
    )
        port map (
      I0 => \axi_rdata_reg[1]\,
      I1 => \^slv_reg4_reg[23]\,
      I2 => \axi_rdata[1]_i_3_n_0\,
      I3 => \axi_rdata_reg[2]\,
      I4 => \axi_rdata_reg[0]\(2),
      I5 => \axi_rdata_reg[1]_0\,
      O => D(1)
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D0DDDDDD"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_0\(1),
      I1 => \axi_rdata_reg[0]_2\,
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(33),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(1),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \axi_rdata_reg[20]\,
      I1 => \^slv_reg4_reg[23]\,
      I2 => \axi_rdata[21]_i_4_n_0\,
      I3 => \axi_rdata[20]_i_3_n_0\,
      I4 => \axi_rdata_reg[7]_0\,
      I5 => \axi_rdata_reg[20]_0\,
      O => D(20)
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(20),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(52),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(20),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \axi_rdata_reg[21]\,
      I1 => \^slv_reg4_reg[23]\,
      I2 => \axi_rdata[21]_i_4_n_0\,
      I3 => \axi_rdata[21]_i_5_n_0\,
      I4 => \axi_rdata_reg[7]_0\,
      I5 => \axi_rdata_reg[21]_0\,
      O => D(21)
    );
\axi_rdata[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \axi_rdata[21]_i_13_n_0\,
      I1 => \axi_rdata[21]_i_14_n_0\,
      I2 => \axi_rdata_reg[31]\(9),
      I3 => \axi_rdata_reg[31]\(8),
      I4 => \axi_rdata_reg[31]\(16),
      I5 => \axi_rdata_reg[31]\(5),
      O => \axi_rdata[21]_i_10_n_0\
    );
\axi_rdata[21]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \axi_rdata_reg[31]\(13),
      I1 => \axi_rdata_reg[31]\(12),
      I2 => \axi_rdata_reg[31]\(22),
      I3 => \axi_rdata_reg[31]\(18),
      O => \axi_rdata[21]_i_12_n_0\
    );
\axi_rdata[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \axi_rdata_reg[31]\(7),
      I1 => \axi_rdata_reg[31]\(6),
      I2 => \axi_rdata_reg[31]\(11),
      I3 => \axi_rdata_reg[31]\(15),
      I4 => \axi_rdata_reg[31]\(24),
      I5 => \axi_rdata_reg[31]\(25),
      O => \axi_rdata[21]_i_13_n_0\
    );
\axi_rdata[21]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \axi_rdata_reg[31]\(17),
      I1 => \axi_rdata_reg[31]\(4),
      I2 => \axi_rdata_reg[31]\(21),
      I3 => \axi_rdata_reg[31]\(20),
      O => \axi_rdata[21]_i_14_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \axi_rdata_reg[31]\(23),
      I1 => \axi_rdata_reg[31]\(28),
      I2 => \axi_rdata_reg[31]\(30),
      I3 => \axi_rdata[21]_i_8_n_0\,
      I4 => \axi_rdata[21]_i_9_n_0\,
      I5 => \axi_rdata[21]_i_10_n_0\,
      O => \^slv_reg4_reg[23]\
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(21),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(53),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(21),
      O => \axi_rdata[21]_i_5_n_0\
    );
\axi_rdata[21]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \axi_rdata_reg[31]\(29),
      I1 => \axi_rdata_reg[31]\(3),
      I2 => \axi_rdata_reg[31]\(27),
      I3 => \axi_rdata_reg[31]\(26),
      O => \axi_rdata[21]_i_8_n_0\
    );
\axi_rdata[21]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \axi_rdata_reg[31]\(10),
      I1 => \axi_rdata_reg[31]\(31),
      I2 => \axi_rdata_reg[31]\(14),
      I3 => \axi_rdata_reg[31]\(19),
      I4 => \axi_rdata[21]_i_12_n_0\,
      O => \axi_rdata[21]_i_9_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[22]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(22),
      I5 => \axi_rdata[22]_i_3_n_0\,
      O => D(22)
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[22]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(22),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(54),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(22),
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[23]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(23),
      I5 => \axi_rdata[23]_i_3_n_0\,
      O => D(23)
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[23]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(23),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(55),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(23),
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[24]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(24),
      I5 => \axi_rdata[24]_i_3_n_0\,
      O => D(24)
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[24]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(24),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(56),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(24),
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[25]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(25),
      I5 => \axi_rdata[25]_i_3_n_0\,
      O => D(25)
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[25]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(25),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(57),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(25),
      O => \axi_rdata[25]_i_4_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[26]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(26),
      I5 => \axi_rdata[26]_i_3_n_0\,
      O => D(26)
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[26]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(26),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(58),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(26),
      O => \axi_rdata[26]_i_4_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[27]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(27),
      I5 => \axi_rdata[27]_i_3_n_0\,
      O => D(27)
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[27]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(27),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(59),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(27),
      O => \axi_rdata[27]_i_4_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[28]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(28),
      I5 => \axi_rdata[28]_i_3_n_0\,
      O => D(28)
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[28]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(28),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(60),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(28),
      O => \axi_rdata[28]_i_4_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[29]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(29),
      I5 => \axi_rdata[29]_i_3_n_0\,
      O => D(29)
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[29]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(29),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(61),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(29),
      O => \axi_rdata[29]_i_4_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAA000CAAAA"
    )
        port map (
      I0 => \axi_rdata_reg[2]_0\,
      I1 => \^slv_reg4_reg[23]\,
      I2 => \axi_rdata_reg[2]\,
      I3 => \axi_rdata[2]_i_4_n_0\,
      I4 => \axi_rdata_reg[0]\(2),
      I5 => \axi_rdata_reg[2]_1\,
      O => D(2)
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D0DDDDDD"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_0\(2),
      I1 => \axi_rdata_reg[0]_2\,
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(34),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(2),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[30]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(30),
      I5 => \axi_rdata[30]_i_3_n_0\,
      O => D(30)
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[30]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(30),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(62),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(30),
      O => \axi_rdata[30]_i_4_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \axi_rdata_reg[31]_0\,
      I1 => \axi_rdata_reg[0]\(0),
      I2 => \axi_rdata_reg[0]\(2),
      I3 => \axi_rdata[31]_i_3_n_0\,
      I4 => \axi_rdata_reg[0]\(1),
      I5 => \axi_rdata_reg[31]\(31),
      O => D(31)
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00880808"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata[31]_i_4_n_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(31),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(63),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(31),
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[3]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(3),
      I5 => \axi_rdata[3]_i_3_n_0\,
      O => D(3)
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[3]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(3),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(35),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(3),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[4]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(4),
      I5 => \axi_rdata[4]_i_3_n_0\,
      O => D(4)
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[4]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(4),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(36),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(4),
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[5]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(5),
      I5 => \axi_rdata[5]_i_3_n_0\,
      O => D(5)
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[5]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(5),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(37),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(5),
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[6]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(6),
      I5 => \axi_rdata[6]_i_3_n_0\,
      O => D(6)
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[6]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(6),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(38),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(6),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \axi_rdata_reg[7]\,
      I1 => \^slv_reg4_reg[23]\,
      I2 => \axi_rdata[21]_i_4_n_0\,
      I3 => \axi_rdata[7]_i_3_n_0\,
      I4 => \axi_rdata_reg[7]_0\,
      I5 => \axi_rdata_reg[7]_1\,
      O => D(7)
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(7),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(39),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(7),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \axi_rdata_reg[8]\,
      I1 => \^slv_reg4_reg[23]\,
      I2 => \axi_rdata[21]_i_4_n_0\,
      I3 => \axi_rdata[8]_i_3_n_0\,
      I4 => \axi_rdata_reg[7]_0\,
      I5 => \axi_rdata_reg[8]_0\,
      O => D(8)
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(8),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(40),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(8),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2222222222"
    )
        port map (
      I0 => \axi_rdata_reg[9]\,
      I1 => \axi_rdata_reg[0]\(2),
      I2 => \axi_rdata_reg[0]\(0),
      I3 => \axi_rdata_reg[0]\(1),
      I4 => \axi_rdata_reg[31]\(9),
      I5 => \axi_rdata[9]_i_3_n_0\,
      O => D(9)
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27000000FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \axi_rdata[9]_i_4_n_0\,
      I4 => \^slv_reg4_reg[23]\,
      I5 => \axi_rdata_reg[0]\(1),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \axi_rdata_reg[0]_2\,
      I1 => \axi_rdata[31]_i_3_0\(9),
      I2 => \^slv_reg4_reg[2]_0\,
      I3 => \^memory\\.data\(41),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I5 => \^memory\\.data\(9),
      O => \axi_rdata[9]_i_4_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 6) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 5) => bram_w_addr(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DBITERR => \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000000000000",
      DINBDIN(31 downto 0) => bram_w(31 downto 0),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \^memory\\.data\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \^memory\\.data\(63 downto 32),
      DOUTPADOUTP(3 downto 0) => \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => bram_r_valid,
      ENBWREN => bram_w_valid(3),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => SR(0),
      RSTRAMB => SR(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => bram_w_valid(3),
      WEBWE(6) => bram_w_valid(3),
      WEBWE(5) => bram_w_valid(3),
      WEBWE(4) => bram_w_valid(3),
      WEBWE(3) => bram_w_valid(3),
      WEBWE(2) => bram_w_valid(3),
      WEBWE(1) => bram_w_valid(3),
      WEBWE(0) => bram_w_valid(3)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(9),
      O => bram_w_addr(9)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(8),
      O => bram_w_addr(8)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(7),
      O => bram_w_addr(7)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(6),
      O => bram_w_addr(6)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(5),
      O => bram_w_addr(5)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(4),
      O => bram_w_addr(4)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(3),
      O => bram_w_addr(3)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      O => bram_w_valid(3)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(2),
      O => bram_w_addr(2)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(1),
      O => bram_w_addr(1)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      O => bram_w_addr(0)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(31),
      O => bram_w(31)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(30),
      O => bram_w(30)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(29),
      O => bram_w(29)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(28),
      O => bram_w(28)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(27),
      O => bram_w(27)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(26),
      O => bram_w(26)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(25),
      O => bram_w(25)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(24),
      O => bram_w(24)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(23),
      O => bram_w(23)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(22),
      O => bram_w(22)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(21),
      O => bram_w(21)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(20),
      O => bram_w(20)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(19),
      O => bram_w(19)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(18),
      O => bram_w(18)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(17),
      O => bram_w(17)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(16),
      O => bram_w(16)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(15),
      O => bram_w(15)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(14),
      O => bram_w(14)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(13),
      O => bram_w(13)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(12),
      O => bram_w(12)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(11),
      O => bram_w(11)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(10),
      O => bram_w(10)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(9),
      O => bram_w(9)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(8),
      O => bram_w(8)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(7),
      O => bram_w(7)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(6),
      O => bram_w(6)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(5),
      O => bram_w(5)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(4),
      O => bram_w(4)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(3),
      O => bram_w(3)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(2),
      O => bram_w(2)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(1),
      O => bram_w(1)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \axi_rdata_reg[31]\(0),
      I2 => \axi_rdata_reg[31]\(2),
      I3 => \axi_rdata_reg[31]\(1),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(0),
      O => bram_w(0)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\(2),
      I1 => \axi_rdata_reg[31]\(1),
      I2 => \axi_rdata_reg[31]\(0),
      O => \^slv_reg4_reg[2]_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDDFDFD"
    )
        port map (
      I0 => \^slv_reg4_reg[23]\,
      I1 => \^slv_reg4_reg[2]_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => \^fsm_sequential_status_register_reg[0]_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFBFFFFF"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_95_n_0\,
      I1 => \^slv_reg4_reg[23]\,
      I2 => \axi_rdata_reg[31]\(0),
      I3 => \axi_rdata_reg[31]\(2),
      I4 => \axi_rdata_reg[31]\(1),
      I5 => Q(0),
      O => \slv_reg4_reg[0]\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(6),
      I1 => \^fsm_sequential_status_register_reg[0]_0\,
      O => \slv_reg1_reg[6]\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(5),
      I1 => \^fsm_sequential_status_register_reg[0]_0\,
      O => \slv_reg1_reg[5]\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(4),
      I1 => \^fsm_sequential_status_register_reg[0]_0\,
      O => \slv_reg1_reg[4]\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(3),
      I1 => \^fsm_sequential_status_register_reg[0]_0\,
      O => \slv_reg1_reg[3]\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(2),
      I1 => \^fsm_sequential_status_register_reg[0]_0\,
      O => \slv_reg1_reg[2]\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(1),
      I1 => \^fsm_sequential_status_register_reg[0]_0\,
      O => \slv_reg1_reg[1]\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \FSM_sequential_status_register_reg[1]\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      O => \FSM_sequential_status_register_reg[0]\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \axi_rdata_reg[31]\(2),
      I1 => \axi_rdata_reg[31]\(1),
      O => \slv_reg4_reg[2]\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_95_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \fifo_cur_char_data_out_ready__0\ : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \in_0\\.data\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[8]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_2 : out STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    fifo_cur_char_data_out_valid : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    content_reg_bram_0 : in STD_LOGIC;
    \content_reg_bram_0_i_23__14_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \EXE1_output_pc_and_current__10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \content_reg_bram_0_i_31__13_0\ : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \content_reg_bram_0_i_31__13_1\ : in STD_LOGIC;
    EXE1_output_pc0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    content_reg_bram_0_0 : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    EXE2_output_pc_and_current : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    EXE2_Instr_valid_reg : in STD_LOGIC;
    \EXE1_Instr_reg[15]\ : in STD_LOGIC;
    \EXE2_Pc_reg[0]\ : in STD_LOGIC;
    \EXE2_Pc_reg[0]_0\ : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[15]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[15]_1\ : in STD_LOGIC;
    EXE1_output_pc_valid5_out : in STD_LOGIC;
    \EXE1_output_pc_valid0__14\ : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr is
  signal \^exe1_instr_valid_reg\ : STD_LOGIC;
  signal \EXE1_not_stall__4\ : STD_LOGIC;
  signal EXE1_output_pc_ready : STD_LOGIC;
  signal EXE1_waits2_out : STD_LOGIC;
  signal \^exe2_instr_reg[8]\ : STD_LOGIC;
  signal EXE2_output_pc_ready : STD_LOGIC;
  signal EXE2_waits10_out : STD_LOGIC;
  signal \content_reg_bram_0_i_46__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_52__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_54__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_56__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_58__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_60__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_61__0_n_0\ : STD_LOGIC;
  signal in_ready_packed : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mask : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \old_grant[0]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EXE1_Instr_valid_i_1__6\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \EXE2_Instr[15]_i_1__6\ : label is "soft_lutpair575";
begin
  EXE1_Instr_valid_reg <= \^exe1_instr_valid_reg\;
  \EXE2_Instr_reg[8]\ <= \^exe2_instr_reg[8]\;
\EXE1_Instr[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777773700000000"
    )
        port map (
      I0 => EXE1_waits2_out,
      I1 => EXE1_Instr_valid,
      I2 => \^exe2_instr_reg[8]\,
      I3 => EXE2_output_pc_ready,
      I4 => \EXE1_Instr_reg[15]\,
      I5 => FETCH_REC_Instr_valid_reg_1,
      O => \^exe1_instr_valid_reg\
    );
\EXE1_Instr[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333FFF3F222AAA2A"
    )
        port map (
      I0 => \EXE2_Pc_reg[0]\,
      I1 => in_ready_packed(0),
      I2 => WEA(0),
      I3 => \EXE1_Instr_reg[15]_0\,
      I4 => \EXE1_Instr_reg[15]_1\,
      I5 => \EXE2_Pc_reg[0]_0\,
      O => EXE1_waits2_out
    );
\EXE1_Instr[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A0000008A00"
    )
        port map (
      I0 => \^exe2_instr_reg[8]\,
      I1 => mask(1),
      I2 => EXE1_output_pc_valid5_out,
      I3 => WEA(0),
      I4 => \EXE1_Instr_reg[15]_0\,
      I5 => \EXE1_Instr_reg[15]_1\,
      O => EXE2_output_pc_ready
    );
\EXE1_Instr_valid_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
        port map (
      I0 => \old_grant_reg[0]_0\,
      I1 => FETCH_REC_Instr_valid_reg_1,
      I2 => \EXE1_not_stall__4\,
      I3 => EXE1_Instr_valid,
      O => FETCH_REC_Instr_valid_reg_0
    );
\EXE2_Instr[15]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \EXE1_not_stall__4\,
      I1 => EXE2_Instr_valid_reg,
      O => EXE1_Instr_valid_reg_0(0)
    );
\EXE2_Instr[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD00CD000000CD00"
    )
        port map (
      I0 => \EXE2_Pc_reg[0]\,
      I1 => EXE1_output_pc_ready,
      I2 => \EXE2_Pc_reg[0]_0\,
      I3 => EXE1_Instr_valid,
      I4 => EXE2_waits10_out,
      I5 => \EXE1_Instr_reg[15]\,
      O => \EXE1_not_stall__4\
    );
\EXE2_Instr[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747FF4700000000"
    )
        port map (
      I0 => \EXE1_Instr_reg[15]_1\,
      I1 => \EXE1_Instr_reg[15]_0\,
      I2 => WEA(0),
      I3 => EXE1_output_pc_valid5_out,
      I4 => mask(1),
      I5 => \^exe2_instr_reg[8]\,
      O => EXE2_waits10_out
    );
\EXE2_Instr_valid_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020EF2020202020"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => EXE2_Instr_valid_reg,
      I2 => \EXE1_not_stall__4\,
      I3 => \^exe2_instr_reg[8]\,
      I4 => EXE2_output_pc_ready,
      I5 => EXE2_Instr_valid,
      O => EXE1_Instr_valid_reg_2
    );
\FETCH_REC_Instr[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^exe1_instr_valid_reg\,
      O => EXE1_Instr_valid_reg_1(0)
    );
\FETCH_REC_Instr_valid_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F44444444444"
    )
        port map (
      I0 => \^exe1_instr_valid_reg\,
      I1 => FETCH_REC_Instr_valid_reg_1,
      I2 => fifo_cur_char_data_out_valid,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => curState(0),
      I5 => p_1_in,
      O => FETCH_REC_Instr_valid_reg
    );
\FETCH_REC_has_to_save_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B00000000000"
    )
        port map (
      I0 => \^exe1_instr_valid_reg\,
      I1 => FETCH_REC_Instr_valid_reg_1,
      I2 => fifo_cur_char_data_out_valid,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => curState(0),
      I5 => p_1_in,
      O => E(0)
    );
\content_reg_bram_0_i_23__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \content_reg_bram_0_i_46__6_n_0\,
      I1 => \content_reg_bram_0_i_23__14_0\(7),
      I2 => \content_reg_bram_0_i_23__14_0\(8),
      I3 => \content_reg_bram_0_i_23__14_0\(9),
      O => \^exe2_instr_reg[8]\
    );
\content_reg_bram_0_i_30__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => EXE2_output_pc_ready,
      I1 => EXE2_output_pc_and_current(0),
      I2 => EXE1_output_pc_ready,
      I3 => \EXE1_output_pc_and_current__10\(1),
      O => \in_0\\.data\(8)
    );
\content_reg_bram_0_i_31__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF28AA2800"
    )
        port map (
      I0 => EXE2_output_pc_ready,
      I1 => content_reg_bram_0_5,
      I2 => Q(6),
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_23__14_0\(6),
      I5 => \content_reg_bram_0_i_52__6_n_0\,
      O => \in_0\\.data\(7)
    );
\content_reg_bram_0_i_32__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF28AA2800"
    )
        port map (
      I0 => EXE2_output_pc_ready,
      I1 => content_reg_bram_0_4,
      I2 => Q(5),
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_23__14_0\(5),
      I5 => \content_reg_bram_0_i_54__0_n_0\,
      O => \in_0\\.data\(6)
    );
\content_reg_bram_0_i_33__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF28AA2800"
    )
        port map (
      I0 => EXE2_output_pc_ready,
      I1 => content_reg_bram_0_3,
      I2 => Q(4),
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_23__14_0\(4),
      I5 => \content_reg_bram_0_i_56__5_n_0\,
      O => \in_0\\.data\(5)
    );
\content_reg_bram_0_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF28AA2800"
    )
        port map (
      I0 => EXE2_output_pc_ready,
      I1 => content_reg_bram_0_2,
      I2 => Q(3),
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_23__14_0\(3),
      I5 => \content_reg_bram_0_i_58__5_n_0\,
      O => \in_0\\.data\(4)
    );
\content_reg_bram_0_i_35__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF28AA2800"
    )
        port map (
      I0 => EXE2_output_pc_ready,
      I1 => content_reg_bram_0_1,
      I2 => Q(2),
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_23__14_0\(2),
      I5 => \content_reg_bram_0_i_60__6_n_0\,
      O => \in_0\\.data\(3)
    );
\content_reg_bram_0_i_36__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF28AA2800"
    )
        port map (
      I0 => EXE2_output_pc_ready,
      I1 => Q(0),
      I2 => Q(1),
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_23__14_0\(1),
      I5 => \content_reg_bram_0_i_61__0_n_0\,
      O => \in_0\\.data\(2)
    );
\content_reg_bram_0_i_37__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2A202A202A20"
    )
        port map (
      I0 => EXE2_output_pc_ready,
      I1 => Q(0),
      I2 => content_reg_bram_0,
      I3 => \content_reg_bram_0_i_23__14_0\(0),
      I4 => EXE1_output_pc_ready,
      I5 => \EXE1_output_pc_and_current__10\(0),
      O => \in_0\\.data\(1)
    );
\content_reg_bram_0_i_38__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA888A8"
    )
        port map (
      I0 => EXE1_output_pc_ready,
      I1 => content_reg_bram_0_0,
      I2 => content_reg_bram_0_6,
      I3 => \old_grant_reg[0]_1\(7),
      I4 => content_reg_bram_0_7,
      I5 => EXE2_output_pc_ready,
      O => \in_0\\.data\(0)
    );
\content_reg_bram_0_i_46__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \content_reg_bram_0_i_23__14_0\(10),
      I1 => \content_reg_bram_0_i_23__14_0\(11),
      I2 => \content_reg_bram_0_i_23__14_0\(12),
      I3 => \content_reg_bram_0_i_23__14_0\(13),
      I4 => \content_reg_bram_0_i_23__14_0\(14),
      I5 => EXE2_Instr_valid,
      O => \content_reg_bram_0_i_46__6_n_0\
    );
\content_reg_bram_0_i_48__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C4C0000004C00"
    )
        port map (
      I0 => mask(1),
      I1 => EXE1_output_pc_valid5_out,
      I2 => \^exe2_instr_reg[8]\,
      I3 => WEA(0),
      I4 => \EXE1_Instr_reg[15]_0\,
      I5 => \EXE1_Instr_reg[15]_1\,
      O => EXE1_output_pc_ready
    );
\content_reg_bram_0_i_52__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F88800000000"
    )
        port map (
      I0 => \content_reg_bram_0_i_31__13_0\,
      I1 => \old_grant_reg[0]_1\(5),
      I2 => \content_reg_bram_0_i_31__13_1\,
      I3 => EXE1_output_pc0(5),
      I4 => content_reg_bram_0_0,
      I5 => EXE1_output_pc_ready,
      O => \content_reg_bram_0_i_52__6_n_0\
    );
\content_reg_bram_0_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F88800000000"
    )
        port map (
      I0 => \content_reg_bram_0_i_31__13_0\,
      I1 => \old_grant_reg[0]_1\(4),
      I2 => \content_reg_bram_0_i_31__13_1\,
      I3 => EXE1_output_pc0(4),
      I4 => content_reg_bram_0_0,
      I5 => EXE1_output_pc_ready,
      O => \content_reg_bram_0_i_54__0_n_0\
    );
\content_reg_bram_0_i_56__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F88800000000"
    )
        port map (
      I0 => \content_reg_bram_0_i_31__13_0\,
      I1 => \old_grant_reg[0]_1\(3),
      I2 => \content_reg_bram_0_i_31__13_1\,
      I3 => EXE1_output_pc0(3),
      I4 => content_reg_bram_0_0,
      I5 => EXE1_output_pc_ready,
      O => \content_reg_bram_0_i_56__5_n_0\
    );
\content_reg_bram_0_i_58__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F88800000000"
    )
        port map (
      I0 => \content_reg_bram_0_i_31__13_0\,
      I1 => \old_grant_reg[0]_1\(2),
      I2 => \content_reg_bram_0_i_31__13_1\,
      I3 => EXE1_output_pc0(2),
      I4 => content_reg_bram_0_0,
      I5 => EXE1_output_pc_ready,
      O => \content_reg_bram_0_i_58__5_n_0\
    );
\content_reg_bram_0_i_60__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F88800000000"
    )
        port map (
      I0 => \content_reg_bram_0_i_31__13_0\,
      I1 => \old_grant_reg[0]_1\(1),
      I2 => \content_reg_bram_0_i_31__13_1\,
      I3 => EXE1_output_pc0(1),
      I4 => content_reg_bram_0_0,
      I5 => EXE1_output_pc_ready,
      O => \content_reg_bram_0_i_60__6_n_0\
    );
\content_reg_bram_0_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F88800000000"
    )
        port map (
      I0 => \content_reg_bram_0_i_31__13_0\,
      I1 => \old_grant_reg[0]_1\(0),
      I2 => \content_reg_bram_0_i_31__13_1\,
      I3 => EXE1_output_pc0(0),
      I4 => content_reg_bram_0_0,
      I5 => EXE1_output_pc_ready,
      O => \content_reg_bram_0_i_61__0_n_0\
    );
\head[4]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B00000000000"
    )
        port map (
      I0 => \^exe1_instr_valid_reg\,
      I1 => FETCH_REC_Instr_valid_reg_1,
      I2 => fifo_cur_char_data_out_valid,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => curState(0),
      I5 => p_1_in,
      O => \fifo_cur_char_data_out_ready__0\
    );
\old_grant[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44404040CCC0C0C0"
    )
        port map (
      I0 => \^exe2_instr_reg[8]\,
      I1 => \old_grant[0]_i_2_n_0\,
      I2 => \old_grant_reg[0]_1\(6),
      I3 => \EXE1_output_pc_valid0__14\,
      I4 => \old_grant_reg[0]_1\(7),
      I5 => mask(1),
      O => in_ready_packed(0)
    );
\old_grant[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \old_grant_reg[0]_1\(8),
      I1 => \old_grant_reg[0]_1\(7),
      I2 => content_reg_bram_0_0,
      O => \old_grant[0]_i_2_n_0\
    );
\old_grant_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => in_ready_packed(0),
      Q => mask(1),
      R => \old_grant_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_17 is
  port (
    \curState_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \curState_reg[0]_1\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_2 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid : in STD_LOGIC;
    \old_grant_reg[6]\ : in STD_LOGIC;
    \old_grant[6]_i_6\ : in STD_LOGIC;
    \old_grant[7]_i_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    content_reg_bram_0 : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    \content_reg_bram_0_i_25__12_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \content_reg_bram_0_i_25__12_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    \content_reg_bram_0_i_27__12_0\ : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    \content_reg_bram_0_i_26__12_0\ : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    \content_reg_bram_0_i_25__12_2\ : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    \EXE2_Instr_reg[15]_0\ : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_2\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_17 : entity is "arbitration_logic_rr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_17 is
  signal \^exe1_instr_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^exe1_instr_valid_reg\ : STD_LOGIC;
  signal \EXE2_Instr_valid_i_3__5_n_0\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_3__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_38__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_42__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_44__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_46__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_50__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_51__5_n_0\ : STD_LOGIC;
  signal \^curstate_reg[0]\ : STD_LOGIC;
  signal in_ready_packed : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mask : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \old_grant[6]_i_14_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EXE1_Instr[15]_i_1__5\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \EXE1_Instr_valid_i_1__5\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \EXE2_Instr_valid_i_3__5\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \FETCH_REC_Instr[15]_i_1__6\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_2__5\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_28__12\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_32__12\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_38__5\ : label is "soft_lutpair526";
begin
  \EXE1_Instr_reg[8]_0\(0) <= \^exe1_instr_reg[8]_0\(0);
  EXE1_Instr_valid_reg <= \^exe1_instr_valid_reg\;
  \curState_reg[0]\ <= \^curstate_reg[0]\;
\EXE1_Instr[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => FETCH_REC_Instr_valid,
      I1 => \FETCH_REC_Instr[15]_i_3__5_n_0\,
      I2 => EXE1_Instr_valid,
      O => FETCH_REC_Instr_valid_reg_1(0)
    );
\EXE1_Instr_valid_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => FETCH_REC_Instr_valid,
      I1 => \FETCH_REC_Instr[15]_i_3__5_n_0\,
      I2 => EXE1_Instr_valid,
      I3 => \old_grant_reg[0]_0\,
      O => FETCH_REC_Instr_valid_reg_0
    );
\EXE2_Instr[15]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \EXE2_Instr_reg[15]_0\,
      I1 => \EXE2_Instr_reg[15]\(6),
      I2 => \EXE2_Instr_reg[15]\(7),
      I3 => \EXE2_Instr_reg[15]\(8),
      I4 => \FETCH_REC_Instr[15]_i_3__5_n_0\,
      O => \^exe1_instr_reg[8]_0\(0)
    );
\EXE2_Instr_valid_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \EXE2_Instr_valid_i_3__5_n_0\,
      I2 => EXE2_Instr_valid,
      I3 => \^exe1_instr_reg[8]_0\(0),
      O => EXE2_Instr_valid_reg
    );
\EXE2_Instr_valid_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_0,
      I1 => \old_grant_reg[0]_1\,
      I2 => in_ready_packed(0),
      O => \EXE2_Instr_valid_i_3__5_n_0\
    );
\FETCH_REC_Instr[15]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => FETCH_REC_Instr_valid,
      I1 => \FETCH_REC_Instr[15]_i_3__5_n_0\,
      I2 => EXE1_Instr_valid,
      O => E(0)
    );
\FETCH_REC_Instr[15]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8FFF8FFF0F"
    )
        port map (
      I0 => \old_grant_reg[0]_1\,
      I1 => FETCH_REC_Instr_valid_reg_6,
      I2 => EXE1_Instr_valid,
      I3 => FETCH_REC_Instr_valid_reg_5,
      I4 => EXE2_Instr_valid_reg_0,
      I5 => in_ready_packed(0),
      O => \FETCH_REC_Instr[15]_i_3__5_n_0\
    );
\FETCH_REC_Instr_valid_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04040404040404"
    )
        port map (
      I0 => \^exe1_instr_valid_reg\,
      I1 => FETCH_REC_Instr_valid_reg_3,
      I2 => curState(0),
      I3 => FETCH_REC_Instr_valid,
      I4 => \FETCH_REC_Instr[15]_i_3__5_n_0\,
      I5 => EXE1_Instr_valid,
      O => \curState_reg[0]_0\
    );
\FETCH_REC_has_to_save_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => \FETCH_REC_Instr[15]_i_3__5_n_0\,
      I2 => FETCH_REC_Instr_valid,
      I3 => bbs_go,
      I4 => FETCH_REC_Instr_valid_reg_4,
      O => \^exe1_instr_valid_reg\
    );
\content_reg_bram_0_i_24__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F002F2F"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => content_reg_bram_0_7,
      I2 => \content_reg_bram_0_i_38__5_n_0\,
      I3 => content_reg_bram_0_8,
      I4 => \EXE2_Instr_valid_i_3__5_n_0\,
      O => EXE1_Instr_valid_reg_0
    );
\content_reg_bram_0_i_25__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C3FFFF"
    )
        port map (
      I0 => \EXE2_Instr_reg[15]\(5),
      I1 => Q(5),
      I2 => content_reg_bram_0_6,
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_38__5_n_0\,
      I5 => \content_reg_bram_0_i_42__5_n_0\,
      O => \EXE1_Instr_reg[6]\
    );
\content_reg_bram_0_i_26__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => Q(4),
      I1 => content_reg_bram_0_5,
      I2 => \EXE2_Instr_reg[15]\(4),
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_38__5_n_0\,
      I5 => \content_reg_bram_0_i_44__5_n_0\,
      O => \EXE1_Pc_reg[5]\
    );
\content_reg_bram_0_i_27__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C3FFFF"
    )
        port map (
      I0 => \EXE2_Instr_reg[15]\(3),
      I1 => Q(3),
      I2 => content_reg_bram_0_4,
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_38__5_n_0\,
      I5 => \content_reg_bram_0_i_46__5_n_0\,
      O => \EXE1_Instr_reg[4]\
    );
\content_reg_bram_0_i_28__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => content_reg_bram_0_2,
      I1 => \content_reg_bram_0_i_38__5_n_0\,
      I2 => content_reg_bram_0_3,
      I3 => \EXE2_Instr_valid_i_3__5_n_0\,
      O => \EXE1_Pc_reg[3]\
    );
\content_reg_bram_0_i_29__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => content_reg_bram_0_1,
      I2 => \EXE2_Instr_reg[15]\(2),
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_38__5_n_0\,
      I5 => \content_reg_bram_0_i_50__5_n_0\,
      O => \EXE1_Pc_reg[2]\
    );
\content_reg_bram_0_i_30__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \EXE2_Instr_reg[15]\(1),
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_38__5_n_0\,
      I5 => \content_reg_bram_0_i_51__5_n_0\,
      O => \EXE1_Pc_reg[0]_0\
    );
\content_reg_bram_0_i_31__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AFF00003AFF3AFF"
    )
        port map (
      I0 => Q(0),
      I1 => \EXE2_Instr_reg[15]\(0),
      I2 => content_reg_bram_0,
      I3 => \content_reg_bram_0_i_38__5_n_0\,
      I4 => content_reg_bram_0_0,
      I5 => \EXE2_Instr_valid_i_3__5_n_0\,
      O => \EXE1_Pc_reg[0]\
    );
\content_reg_bram_0_i_32__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \EXE2_Instr_valid_i_3__5_n_0\,
      I1 => content_reg_bram_0_9,
      I2 => \content_reg_bram_0_i_38__5_n_0\,
      O => \EXE1_Instr_reg[8]\
    );
\content_reg_bram_0_i_38__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in_ready_packed(0),
      I1 => EXE2_Instr_valid_reg_0,
      O => \content_reg_bram_0_i_38__5_n_0\
    );
\content_reg_bram_0_i_42__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A80"
    )
        port map (
      I0 => \EXE2_Instr_valid_i_3__5_n_0\,
      I1 => \content_reg_bram_0_i_25__12_1\(4),
      I2 => \old_grant_reg[0]_1\,
      I3 => \content_reg_bram_0_i_25__12_0\(5),
      I4 => \content_reg_bram_0_i_25__12_2\,
      O => \content_reg_bram_0_i_42__5_n_0\
    );
\content_reg_bram_0_i_44__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A80"
    )
        port map (
      I0 => \EXE2_Instr_valid_i_3__5_n_0\,
      I1 => \content_reg_bram_0_i_25__12_1\(3),
      I2 => \old_grant_reg[0]_1\,
      I3 => \content_reg_bram_0_i_25__12_0\(4),
      I4 => \content_reg_bram_0_i_26__12_0\,
      O => \content_reg_bram_0_i_44__5_n_0\
    );
\content_reg_bram_0_i_46__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA280028"
    )
        port map (
      I0 => \EXE2_Instr_valid_i_3__5_n_0\,
      I1 => \content_reg_bram_0_i_27__12_0\,
      I2 => \content_reg_bram_0_i_25__12_0\(3),
      I3 => \old_grant_reg[0]_1\,
      I4 => \content_reg_bram_0_i_25__12_1\(2),
      O => \content_reg_bram_0_i_46__5_n_0\
    );
\content_reg_bram_0_i_50__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A8000002A80"
    )
        port map (
      I0 => \EXE2_Instr_valid_i_3__5_n_0\,
      I1 => \content_reg_bram_0_i_25__12_0\(0),
      I2 => \content_reg_bram_0_i_25__12_0\(1),
      I3 => \content_reg_bram_0_i_25__12_0\(2),
      I4 => \old_grant_reg[0]_1\,
      I5 => \content_reg_bram_0_i_25__12_1\(1),
      O => \content_reg_bram_0_i_50__5_n_0\
    );
\content_reg_bram_0_i_51__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AA80220"
    )
        port map (
      I0 => \EXE2_Instr_valid_i_3__5_n_0\,
      I1 => \old_grant_reg[0]_1\,
      I2 => \content_reg_bram_0_i_25__12_0\(1),
      I3 => \content_reg_bram_0_i_25__12_0\(0),
      I4 => \content_reg_bram_0_i_25__12_1\(0),
      O => \content_reg_bram_0_i_51__5_n_0\
    );
\curState[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBBBBBBB"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_4,
      I1 => bbs_go,
      I2 => FETCH_REC_Instr_valid,
      I3 => \FETCH_REC_Instr[15]_i_3__5_n_0\,
      I4 => EXE1_Instr_valid,
      I5 => FETCH_REC_Instr_valid_reg_3,
      O => FETCH_REC_Instr_valid_reg_2
    );
\old_grant[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000700070007"
    )
        port map (
      I0 => \EXE2_Instr_reg[15]\(7),
      I1 => \EXE2_Instr_reg[15]\(8),
      I2 => \EXE2_Instr_reg[15]_0\,
      I3 => \old_grant_reg[0]_2\,
      I4 => \old_grant_reg[0]_1\,
      I5 => mask(1),
      O => in_ready_packed(0)
    );
\old_grant[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000051"
    )
        port map (
      I0 => \old_grant_reg[6]\,
      I1 => FETCH_REC_Instr_valid,
      I2 => \old_grant[6]_i_14_n_0\,
      I3 => FETCH_REC_Instr_valid_reg_3,
      I4 => curState(0),
      I5 => \old_grant[6]_i_6\,
      O => FETCH_REC_Instr_valid_reg
    );
\old_grant[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF2FFF2FFF2FFF"
    )
        port map (
      I0 => in_ready_packed(0),
      I1 => EXE2_Instr_valid_reg_0,
      I2 => FETCH_REC_Instr_valid_reg_5,
      I3 => EXE1_Instr_valid,
      I4 => FETCH_REC_Instr_valid_reg_6,
      I5 => \old_grant_reg[0]_1\,
      O => \old_grant[6]_i_14_n_0\
    );
\old_grant[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001111111"
    )
        port map (
      I0 => curState(0),
      I1 => FETCH_REC_Instr_valid_reg_3,
      I2 => EXE1_Instr_valid,
      I3 => \FETCH_REC_Instr[15]_i_3__5_n_0\,
      I4 => FETCH_REC_Instr_valid,
      I5 => \old_grant_reg[6]\,
      O => \^curstate_reg[0]\
    );
\old_grant[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^curstate_reg[0]\,
      I1 => \old_grant[7]_i_2\,
      O => \curState_reg[0]_1\
    );
\old_grant_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => in_ready_packed(0),
      Q => mask(1),
      R => \old_grant_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_30 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    \old_grant_reg[0]_2\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_30 : entity is "arbitration_logic_rr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_30 is
  signal \^exe1_instr_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^exe1_instr_reg[9]\ : STD_LOGIC;
  signal \^exe1_instr_valid_reg\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_3__4_n_0\ : STD_LOGIC;
  signal mask : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EXE1_Instr[15]_i_1__4\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \EXE1_Instr_valid_i_1__4\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \FETCH_REC_Instr[15]_i_1__5\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_2__4\ : label is "soft_lutpair455";
begin
  \EXE1_Instr_reg[8]\(0) <= \^exe1_instr_reg[8]\(0);
  \EXE1_Instr_reg[9]\ <= \^exe1_instr_reg[9]\;
  EXE1_Instr_valid_reg <= \^exe1_instr_valid_reg\;
\EXE1_Instr[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__4_n_0\,
      I2 => EXE1_Instr_valid,
      O => FETCH_REC_Instr_valid_reg_0(0)
    );
\EXE1_Instr_valid_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__4_n_0\,
      I2 => EXE1_Instr_valid,
      I3 => \old_grant_reg[0]_0\,
      O => FETCH_REC_Instr_valid_reg
    );
\EXE2_Instr[15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \EXE2_Instr_reg[15]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FETCH_REC_Instr[15]_i_3__4_n_0\,
      O => \^exe1_instr_reg[8]\(0)
    );
\EXE2_Instr_valid_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_0,
      I1 => EXE2_Instr_valid_reg_1,
      I2 => EXE2_Instr_valid,
      I3 => \^exe1_instr_reg[8]\(0),
      O => EXE2_Instr_valid_reg
    );
\FETCH_REC_Instr[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__4_n_0\,
      I2 => EXE1_Instr_valid,
      O => E(0)
    );
\FETCH_REC_Instr[15]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8FFF8FFF0F"
    )
        port map (
      I0 => \old_grant_reg[0]_1\,
      I1 => FETCH_REC_Instr_valid_reg_6,
      I2 => EXE1_Instr_valid,
      I3 => FETCH_REC_Instr_valid_reg_5,
      I4 => FETCH_REC_Instr_valid_reg_4,
      I5 => \^exe1_instr_reg[9]\,
      O => \FETCH_REC_Instr[15]_i_3__4_n_0\
    );
\FETCH_REC_Instr_valid_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04040404040404"
    )
        port map (
      I0 => \^exe1_instr_valid_reg\,
      I1 => FETCH_REC_Instr_valid_reg_2,
      I2 => curState(0),
      I3 => FETCH_REC_Instr_valid_reg_1,
      I4 => \FETCH_REC_Instr[15]_i_3__4_n_0\,
      I5 => EXE1_Instr_valid,
      O => \curState_reg[0]\
    );
\FETCH_REC_has_to_save_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => \FETCH_REC_Instr[15]_i_3__4_n_0\,
      I2 => FETCH_REC_Instr_valid_reg_1,
      I3 => bbs_go,
      I4 => FETCH_REC_Instr_valid_reg_3,
      O => \^exe1_instr_valid_reg\
    );
\old_grant[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000700070007"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \EXE2_Instr_reg[15]\,
      I3 => \old_grant_reg[0]_2\,
      I4 => \old_grant_reg[0]_1\,
      I5 => mask(1),
      O => \^exe1_instr_reg[9]\
    );
\old_grant[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF2FFF2FFF2FFF"
    )
        port map (
      I0 => \^exe1_instr_reg[9]\,
      I1 => FETCH_REC_Instr_valid_reg_4,
      I2 => FETCH_REC_Instr_valid_reg_5,
      I3 => EXE1_Instr_valid,
      I4 => FETCH_REC_Instr_valid_reg_6,
      I5 => \old_grant_reg[0]_1\,
      O => EXE1_Instr_valid_reg_0
    );
\old_grant_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^exe1_instr_reg[9]\,
      Q => mask(1),
      R => \old_grant_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_43 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    \old_grant_reg[0]_2\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_43 : entity is "arbitration_logic_rr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_43 is
  signal \^exe1_instr_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^exe1_instr_reg[9]\ : STD_LOGIC;
  signal \^exe1_instr_valid_reg\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_3__3_n_0\ : STD_LOGIC;
  signal mask : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EXE1_Instr[15]_i_1__3\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \EXE1_Instr_valid_i_1__3\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \FETCH_REC_Instr[15]_i_1__4\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_2__3\ : label is "soft_lutpair381";
begin
  \EXE1_Instr_reg[8]\(0) <= \^exe1_instr_reg[8]\(0);
  \EXE1_Instr_reg[9]\ <= \^exe1_instr_reg[9]\;
  EXE1_Instr_valid_reg <= \^exe1_instr_valid_reg\;
\EXE1_Instr[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__3_n_0\,
      I2 => EXE1_Instr_valid,
      O => FETCH_REC_Instr_valid_reg_0(0)
    );
\EXE1_Instr_valid_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__3_n_0\,
      I2 => EXE1_Instr_valid,
      I3 => \old_grant_reg[0]_0\,
      O => FETCH_REC_Instr_valid_reg
    );
\EXE2_Instr[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \EXE2_Instr_reg[15]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FETCH_REC_Instr[15]_i_3__3_n_0\,
      O => \^exe1_instr_reg[8]\(0)
    );
\EXE2_Instr_valid_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_0,
      I1 => EXE2_Instr_valid_reg_1,
      I2 => EXE2_Instr_valid,
      I3 => \^exe1_instr_reg[8]\(0),
      O => EXE2_Instr_valid_reg
    );
\FETCH_REC_Instr[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__3_n_0\,
      I2 => EXE1_Instr_valid,
      O => E(0)
    );
\FETCH_REC_Instr[15]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8FFF8FFF0F"
    )
        port map (
      I0 => \old_grant_reg[0]_1\,
      I1 => FETCH_REC_Instr_valid_reg_6,
      I2 => EXE1_Instr_valid,
      I3 => FETCH_REC_Instr_valid_reg_5,
      I4 => FETCH_REC_Instr_valid_reg_4,
      I5 => \^exe1_instr_reg[9]\,
      O => \FETCH_REC_Instr[15]_i_3__3_n_0\
    );
\FETCH_REC_Instr_valid_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04040404040404"
    )
        port map (
      I0 => \^exe1_instr_valid_reg\,
      I1 => FETCH_REC_Instr_valid_reg_2,
      I2 => curState(0),
      I3 => FETCH_REC_Instr_valid_reg_1,
      I4 => \FETCH_REC_Instr[15]_i_3__3_n_0\,
      I5 => EXE1_Instr_valid,
      O => \curState_reg[0]\
    );
\FETCH_REC_has_to_save_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => \FETCH_REC_Instr[15]_i_3__3_n_0\,
      I2 => FETCH_REC_Instr_valid_reg_1,
      I3 => bbs_go,
      I4 => FETCH_REC_Instr_valid_reg_3,
      O => \^exe1_instr_valid_reg\
    );
\old_grant[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000700070007"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \EXE2_Instr_reg[15]\,
      I3 => \old_grant_reg[0]_2\,
      I4 => \old_grant_reg[0]_1\,
      I5 => mask(1),
      O => \^exe1_instr_reg[9]\
    );
\old_grant[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF2FFF2FFF2FFF"
    )
        port map (
      I0 => \^exe1_instr_reg[9]\,
      I1 => FETCH_REC_Instr_valid_reg_4,
      I2 => FETCH_REC_Instr_valid_reg_5,
      I3 => EXE1_Instr_valid,
      I4 => FETCH_REC_Instr_valid_reg_6,
      I5 => \old_grant_reg[0]_1\,
      O => EXE1_Instr_valid_reg_0
    );
\old_grant_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^exe1_instr_reg[9]\,
      Q => mask(1),
      R => \old_grant_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_56 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    \old_grant_reg[0]_2\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_56 : entity is "arbitration_logic_rr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_56 is
  signal \^exe1_instr_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^exe1_instr_reg[9]\ : STD_LOGIC;
  signal \^exe1_instr_valid_reg\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_3__2_n_0\ : STD_LOGIC;
  signal mask : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EXE1_Instr[15]_i_1__2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \EXE1_Instr_valid_i_1__2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \FETCH_REC_Instr[15]_i_1__3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_2__2\ : label is "soft_lutpair312";
begin
  \EXE1_Instr_reg[8]\(0) <= \^exe1_instr_reg[8]\(0);
  \EXE1_Instr_reg[9]\ <= \^exe1_instr_reg[9]\;
  EXE1_Instr_valid_reg <= \^exe1_instr_valid_reg\;
\EXE1_Instr[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__2_n_0\,
      I2 => EXE1_Instr_valid,
      O => FETCH_REC_Instr_valid_reg_0(0)
    );
\EXE1_Instr_valid_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__2_n_0\,
      I2 => EXE1_Instr_valid,
      I3 => \old_grant_reg[0]_0\,
      O => FETCH_REC_Instr_valid_reg
    );
\EXE2_Instr[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \EXE2_Instr_reg[15]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FETCH_REC_Instr[15]_i_3__2_n_0\,
      O => \^exe1_instr_reg[8]\(0)
    );
\EXE2_Instr_valid_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_0,
      I1 => EXE2_Instr_valid_reg_1,
      I2 => EXE2_Instr_valid,
      I3 => \^exe1_instr_reg[8]\(0),
      O => EXE2_Instr_valid_reg
    );
\FETCH_REC_Instr[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__2_n_0\,
      I2 => EXE1_Instr_valid,
      O => E(0)
    );
\FETCH_REC_Instr[15]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8FFF8FFF0F"
    )
        port map (
      I0 => \old_grant_reg[0]_1\,
      I1 => FETCH_REC_Instr_valid_reg_6,
      I2 => EXE1_Instr_valid,
      I3 => FETCH_REC_Instr_valid_reg_5,
      I4 => FETCH_REC_Instr_valid_reg_4,
      I5 => \^exe1_instr_reg[9]\,
      O => \FETCH_REC_Instr[15]_i_3__2_n_0\
    );
\FETCH_REC_Instr_valid_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04040404040404"
    )
        port map (
      I0 => \^exe1_instr_valid_reg\,
      I1 => FETCH_REC_Instr_valid_reg_2,
      I2 => curState(0),
      I3 => FETCH_REC_Instr_valid_reg_1,
      I4 => \FETCH_REC_Instr[15]_i_3__2_n_0\,
      I5 => EXE1_Instr_valid,
      O => \curState_reg[0]\
    );
\FETCH_REC_has_to_save_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => \FETCH_REC_Instr[15]_i_3__2_n_0\,
      I2 => FETCH_REC_Instr_valid_reg_1,
      I3 => bbs_go,
      I4 => FETCH_REC_Instr_valid_reg_3,
      O => \^exe1_instr_valid_reg\
    );
\old_grant[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000700070007"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \EXE2_Instr_reg[15]\,
      I3 => \old_grant_reg[0]_2\,
      I4 => \old_grant_reg[0]_1\,
      I5 => mask(1),
      O => \^exe1_instr_reg[9]\
    );
\old_grant[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF2FFF2FFF2FFF"
    )
        port map (
      I0 => \^exe1_instr_reg[9]\,
      I1 => FETCH_REC_Instr_valid_reg_4,
      I2 => FETCH_REC_Instr_valid_reg_5,
      I3 => EXE1_Instr_valid,
      I4 => FETCH_REC_Instr_valid_reg_6,
      I5 => \old_grant_reg[0]_1\,
      O => EXE1_Instr_valid_reg_0
    );
\old_grant_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^exe1_instr_reg[9]\,
      Q => mask(1),
      R => \old_grant_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_69 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    \old_grant_reg[0]_2\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_69 : entity is "arbitration_logic_rr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_69 is
  signal \^exe1_instr_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^exe1_instr_reg[9]\ : STD_LOGIC;
  signal \^exe1_instr_valid_reg\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_3__1_n_0\ : STD_LOGIC;
  signal mask : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EXE1_Instr[15]_i_1__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \EXE1_Instr_valid_i_1__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \FETCH_REC_Instr[15]_i_1__2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_2__1\ : label is "soft_lutpair239";
begin
  \EXE1_Instr_reg[8]\(0) <= \^exe1_instr_reg[8]\(0);
  \EXE1_Instr_reg[9]\ <= \^exe1_instr_reg[9]\;
  EXE1_Instr_valid_reg <= \^exe1_instr_valid_reg\;
\EXE1_Instr[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__1_n_0\,
      I2 => EXE1_Instr_valid,
      O => FETCH_REC_Instr_valid_reg_0(0)
    );
\EXE1_Instr_valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__1_n_0\,
      I2 => EXE1_Instr_valid,
      I3 => \old_grant_reg[0]_0\,
      O => FETCH_REC_Instr_valid_reg
    );
\EXE2_Instr[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \EXE2_Instr_reg[15]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FETCH_REC_Instr[15]_i_3__1_n_0\,
      O => \^exe1_instr_reg[8]\(0)
    );
\EXE2_Instr_valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_0,
      I1 => EXE2_Instr_valid_reg_1,
      I2 => EXE2_Instr_valid,
      I3 => \^exe1_instr_reg[8]\(0),
      O => EXE2_Instr_valid_reg
    );
\FETCH_REC_Instr[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__1_n_0\,
      I2 => EXE1_Instr_valid,
      O => E(0)
    );
\FETCH_REC_Instr[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8FFF8FFF0F"
    )
        port map (
      I0 => \old_grant_reg[0]_1\,
      I1 => FETCH_REC_Instr_valid_reg_6,
      I2 => EXE1_Instr_valid,
      I3 => FETCH_REC_Instr_valid_reg_5,
      I4 => FETCH_REC_Instr_valid_reg_4,
      I5 => \^exe1_instr_reg[9]\,
      O => \FETCH_REC_Instr[15]_i_3__1_n_0\
    );
\FETCH_REC_Instr_valid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04040404040404"
    )
        port map (
      I0 => \^exe1_instr_valid_reg\,
      I1 => FETCH_REC_Instr_valid_reg_2,
      I2 => curState(0),
      I3 => FETCH_REC_Instr_valid_reg_1,
      I4 => \FETCH_REC_Instr[15]_i_3__1_n_0\,
      I5 => EXE1_Instr_valid,
      O => \curState_reg[0]\
    );
\FETCH_REC_has_to_save_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => \FETCH_REC_Instr[15]_i_3__1_n_0\,
      I2 => FETCH_REC_Instr_valid_reg_1,
      I3 => bbs_go,
      I4 => FETCH_REC_Instr_valid_reg_3,
      O => \^exe1_instr_valid_reg\
    );
\old_grant[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000700070007"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \EXE2_Instr_reg[15]\,
      I3 => \old_grant_reg[0]_2\,
      I4 => \old_grant_reg[0]_1\,
      I5 => mask(1),
      O => \^exe1_instr_reg[9]\
    );
\old_grant[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF2FFF2FFF2FFF"
    )
        port map (
      I0 => \^exe1_instr_reg[9]\,
      I1 => FETCH_REC_Instr_valid_reg_4,
      I2 => FETCH_REC_Instr_valid_reg_5,
      I3 => EXE1_Instr_valid,
      I4 => FETCH_REC_Instr_valid_reg_6,
      I5 => \old_grant_reg[0]_1\,
      O => EXE1_Instr_valid_reg_0
    );
\old_grant_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^exe1_instr_reg[9]\,
      Q => mask(1),
      R => \old_grant_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_82 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    \old_grant_reg[0]_2\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_82 : entity is "arbitration_logic_rr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_82 is
  signal \^exe1_instr_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^exe1_instr_reg[9]\ : STD_LOGIC;
  signal \^exe1_instr_valid_reg\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_3__0_n_0\ : STD_LOGIC;
  signal mask : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EXE1_Instr[15]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \EXE1_Instr_valid_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \FETCH_REC_Instr[15]_i_1__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_2__0\ : label is "soft_lutpair166";
begin
  \EXE1_Instr_reg[8]\(0) <= \^exe1_instr_reg[8]\(0);
  \EXE1_Instr_reg[9]\ <= \^exe1_instr_reg[9]\;
  EXE1_Instr_valid_reg <= \^exe1_instr_valid_reg\;
\EXE1_Instr[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__0_n_0\,
      I2 => EXE1_Instr_valid,
      O => FETCH_REC_Instr_valid_reg_0(0)
    );
\EXE1_Instr_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__0_n_0\,
      I2 => EXE1_Instr_valid,
      I3 => \old_grant_reg[0]_0\,
      O => FETCH_REC_Instr_valid_reg
    );
\EXE2_Instr[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \EXE2_Instr_reg[15]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FETCH_REC_Instr[15]_i_3__0_n_0\,
      O => \^exe1_instr_reg[8]\(0)
    );
\EXE2_Instr_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_0,
      I1 => EXE2_Instr_valid_reg_1,
      I2 => EXE2_Instr_valid,
      I3 => \^exe1_instr_reg[8]\(0),
      O => EXE2_Instr_valid_reg
    );
\FETCH_REC_Instr[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3__0_n_0\,
      I2 => EXE1_Instr_valid,
      O => E(0)
    );
\FETCH_REC_Instr[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8FFF8FFF0F"
    )
        port map (
      I0 => \old_grant_reg[0]_1\,
      I1 => FETCH_REC_Instr_valid_reg_6,
      I2 => EXE1_Instr_valid,
      I3 => FETCH_REC_Instr_valid_reg_5,
      I4 => FETCH_REC_Instr_valid_reg_4,
      I5 => \^exe1_instr_reg[9]\,
      O => \FETCH_REC_Instr[15]_i_3__0_n_0\
    );
\FETCH_REC_Instr_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04040404040404"
    )
        port map (
      I0 => \^exe1_instr_valid_reg\,
      I1 => FETCH_REC_Instr_valid_reg_2,
      I2 => curState(0),
      I3 => FETCH_REC_Instr_valid_reg_1,
      I4 => \FETCH_REC_Instr[15]_i_3__0_n_0\,
      I5 => EXE1_Instr_valid,
      O => \curState_reg[0]\
    );
\FETCH_REC_has_to_save_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => \FETCH_REC_Instr[15]_i_3__0_n_0\,
      I2 => FETCH_REC_Instr_valid_reg_1,
      I3 => bbs_go,
      I4 => FETCH_REC_Instr_valid_reg_3,
      O => \^exe1_instr_valid_reg\
    );
\old_grant[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000700070007"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \EXE2_Instr_reg[15]\,
      I3 => \old_grant_reg[0]_2\,
      I4 => \old_grant_reg[0]_1\,
      I5 => mask(1),
      O => \^exe1_instr_reg[9]\
    );
\old_grant[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF2FFF2FFF2FFF"
    )
        port map (
      I0 => \^exe1_instr_reg[9]\,
      I1 => FETCH_REC_Instr_valid_reg_4,
      I2 => FETCH_REC_Instr_valid_reg_5,
      I3 => EXE1_Instr_valid,
      I4 => FETCH_REC_Instr_valid_reg_6,
      I5 => \old_grant_reg[0]_1\,
      O => EXE1_Instr_valid_reg_0
    );
\old_grant_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^exe1_instr_reg[9]\,
      Q => mask(1),
      R => \old_grant_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_95 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_1 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_1\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC;
    \channel_i\\.data102_in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[8]_0\ : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[1]\ : in STD_LOGIC;
    \middle_reg[1]_0\ : in STD_LOGIC;
    \old_grant_reg[0]_2\ : in STD_LOGIC;
    \content_reg_bram_0_i_28__0_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \content_reg_bram_0_i_28__0_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \middle_reg[3]\ : in STD_LOGIC;
    \middle_reg[4]\ : in STD_LOGIC;
    \middle_reg[4]_0\ : in STD_LOGIC;
    \middle_reg[5]\ : in STD_LOGIC;
    \content_reg_bram_0_i_32__0_0\ : in STD_LOGIC;
    \middle_reg[6]\ : in STD_LOGIC;
    content_reg_bram_0_i_31_0 : in STD_LOGIC;
    \middle_reg[7]_2\ : in STD_LOGIC;
    \content_reg_bram_0_i_28__0_2\ : in STD_LOGIC;
    \middle_reg[8]_1\ : in STD_LOGIC;
    \middle_reg[8]_2\ : in STD_LOGIC;
    \middle_reg[0]\ : in STD_LOGIC;
    \EXE2_Instr_reg[15]_0\ : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    \old_grant_reg[0]_3\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_95 : entity is "arbitration_logic_rr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_95 is
  signal \^exe1_instr_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^exe1_instr_valid_reg\ : STD_LOGIC;
  signal EXE2_Instr_valid_i_3_n_0 : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_3_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal content_reg_bram_0_i_20_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_21_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_22_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_23_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_24_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_25_n_0 : STD_LOGIC;
  signal \content_reg_bram_0_i_26__0_n_0\ : STD_LOGIC;
  signal content_reg_bram_0_i_26_n_0 : STD_LOGIC;
  signal \content_reg_bram_0_i_27__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_28__0_n_0\ : STD_LOGIC;
  signal content_reg_bram_0_i_28_n_0 : STD_LOGIC;
  signal \content_reg_bram_0_i_29__0_n_0\ : STD_LOGIC;
  signal content_reg_bram_0_i_31_n_0 : STD_LOGIC;
  signal \content_reg_bram_0_i_32__0_n_0\ : STD_LOGIC;
  signal content_reg_bram_0_i_35_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_37_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_38_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_40_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_42_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_51_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_55_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_57_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_59_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_63_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_64_n_0 : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1_2\ : STD_LOGIC;
  signal in_ready_packed : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mask : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EXE1_Instr[15]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of EXE1_Instr_valid_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of EXE2_Instr_valid_i_3 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \FETCH_REC_Instr[15]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of FETCH_REC_has_to_save_i_2 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_10 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_11 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_12 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_13 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_14 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_15 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_16 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_16__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_16__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_17 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_22 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_23 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_24 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_25 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_26 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_27__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_28 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_29__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_35 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_42 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_51 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_7 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_8 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_9 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \middle[0]_i_1__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \middle[1]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \middle[2]_i_1__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \middle[3]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \middle[4]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \middle[5]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \middle[6]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \middle[7]_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \middle[8]_i_2__0\ : label is "soft_lutpair74";
begin
  \EXE1_Instr_reg[8]\(0) <= \^exe1_instr_reg[8]\(0);
  EXE1_Instr_valid_reg <= \^exe1_instr_valid_reg\;
  SR(0) <= \^sr\(0);
  \cur_is_even_character_reg_rep__1_0\ <= \^cur_is_even_character_reg_rep__1_0\;
  \cur_is_even_character_reg_rep__1_2\ <= \^cur_is_even_character_reg_rep__1_2\;
\EXE1_Instr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3_n_0\,
      I2 => EXE1_Instr_valid,
      O => FETCH_REC_Instr_valid_reg_0(0)
    );
EXE1_Instr_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3_n_0\,
      I2 => EXE1_Instr_valid,
      I3 => \^sr\(0),
      O => FETCH_REC_Instr_valid_reg
    );
\EXE2_Instr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \EXE2_Instr_reg[15]_0\,
      I1 => \EXE2_Instr_reg[15]\(6),
      I2 => \EXE2_Instr_reg[15]\(7),
      I3 => \EXE2_Instr_reg[15]\(8),
      I4 => \FETCH_REC_Instr[15]_i_3_n_0\,
      O => \^exe1_instr_reg[8]\(0)
    );
EXE2_Instr_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => EXE2_Instr_valid_i_3_n_0,
      I2 => EXE2_Instr_valid,
      I3 => \^exe1_instr_reg[8]\(0),
      O => EXE2_Instr_valid_reg
    );
EXE2_Instr_valid_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_0,
      I1 => content_reg_bram_0_0,
      I2 => \switch2channel\\.ready\,
      I3 => \old_grant_reg[0]_2\,
      I4 => in_ready_packed(0),
      O => EXE2_Instr_valid_i_3_n_0
    );
\FETCH_REC_Instr[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => \FETCH_REC_Instr[15]_i_3_n_0\,
      I2 => EXE1_Instr_valid,
      O => E(0)
    );
\FETCH_REC_Instr[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8FFF8FFF0F"
    )
        port map (
      I0 => \old_grant_reg[0]_2\,
      I1 => FETCH_REC_Instr_valid_reg_6,
      I2 => EXE1_Instr_valid,
      I3 => FETCH_REC_Instr_valid_reg_5,
      I4 => FETCH_REC_Instr_valid_reg_4,
      I5 => in_ready_packed(0),
      O => \FETCH_REC_Instr[15]_i_3_n_0\
    );
FETCH_REC_Instr_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04040404040404"
    )
        port map (
      I0 => \^exe1_instr_valid_reg\,
      I1 => FETCH_REC_Instr_valid_reg_2,
      I2 => curState(0),
      I3 => FETCH_REC_Instr_valid_reg_1,
      I4 => \FETCH_REC_Instr[15]_i_3_n_0\,
      I5 => EXE1_Instr_valid,
      O => \curState_reg[0]\
    );
FETCH_REC_has_to_save_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => \FETCH_REC_Instr[15]_i_3_n_0\,
      I2 => FETCH_REC_Instr_valid_reg_1,
      I3 => bbs_go,
      I4 => FETCH_REC_Instr_valid_reg_3,
      O => \^exe1_instr_valid_reg\
    );
content_reg_bram_0_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_0\,
      O => \cur_is_even_character_reg_rep__1\(0)
    );
content_reg_bram_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \content_reg_bram_0_i_28__0_n_0\,
      I1 => content_reg_bram_0_0,
      I2 => \channel_i\\.data102_in\(7),
      O => EXE1_Instr_valid_reg_0(7)
    );
\content_reg_bram_0_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => content_reg_bram_0_i_25_n_0,
      O => DINADIN(4)
    );
\content_reg_bram_0_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => content_reg_bram_0_i_25_n_0,
      O => cur_is_even_character_reg_1(4)
    );
content_reg_bram_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => content_reg_bram_0_i_26_n_0,
      O => DINADIN(3)
    );
\content_reg_bram_0_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => content_reg_bram_0_i_26_n_0,
      O => cur_is_even_character_reg_1(3)
    );
\content_reg_bram_0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \channel_i\\.data102_in\(6),
      I1 => content_reg_bram_0_i_31_n_0,
      I2 => content_reg_bram_0_0,
      O => EXE1_Instr_valid_reg_0(6)
    );
content_reg_bram_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \content_reg_bram_0_i_32__0_n_0\,
      I1 => content_reg_bram_0_0,
      I2 => \channel_i\\.data102_in\(5),
      O => EXE1_Instr_valid_reg_0(5)
    );
\content_reg_bram_0_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => \content_reg_bram_0_i_27__0_n_0\,
      O => DINADIN(2)
    );
\content_reg_bram_0_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => \content_reg_bram_0_i_27__0_n_0\,
      O => cur_is_even_character_reg_1(2)
    );
content_reg_bram_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => content_reg_bram_0_i_28_n_0,
      O => DINADIN(1)
    );
\content_reg_bram_0_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => content_reg_bram_0_i_28_n_0,
      O => cur_is_even_character_reg_1(1)
    );
\content_reg_bram_0_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \channel_i\\.data102_in\(4),
      I1 => content_reg_bram_0_i_35_n_0,
      I2 => content_reg_bram_0_0,
      O => EXE1_Instr_valid_reg_0(4)
    );
content_reg_bram_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \channel_i\\.data102_in\(3),
      I1 => content_reg_bram_0_i_37_n_0,
      I2 => content_reg_bram_0_0,
      O => EXE1_Instr_valid_reg_0(3)
    );
\content_reg_bram_0_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => \content_reg_bram_0_i_29__0_n_0\,
      O => DINADIN(0)
    );
\content_reg_bram_0_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => \content_reg_bram_0_i_29__0_n_0\,
      O => cur_is_even_character_reg_1(0)
    );
content_reg_bram_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => content_reg_bram_0_i_38_n_0,
      I1 => content_reg_bram_0_0,
      I2 => \channel_i\\.data102_in\(2),
      O => EXE1_Instr_valid_reg_0(2)
    );
content_reg_bram_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => content_reg_bram_0_i_40_n_0,
      I1 => content_reg_bram_0_0,
      I2 => \channel_i\\.data102_in\(1),
      O => EXE1_Instr_valid_reg_0(1)
    );
\content_reg_bram_0_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => \tail_reg[4]\,
      I2 => \tail_reg[4]_0\,
      I3 => content_reg_bram_0_i_21_n_0,
      O => \^cur_is_even_character_reg_rep__1_0\
    );
\content_reg_bram_0_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => \tail_reg[4]\,
      I2 => \tail_reg[4]_0\,
      I3 => content_reg_bram_0_i_20_n_0,
      O => \^cur_is_even_character_reg_rep__1_2\
    );
content_reg_bram_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => content_reg_bram_0_i_42_n_0,
      I1 => content_reg_bram_0_0,
      I2 => \channel_i\\.data102_in\(0),
      O => EXE1_Instr_valid_reg_0(0)
    );
\content_reg_bram_0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_2\,
      O => \cur_is_even_character_reg_rep__1_1\(0)
    );
content_reg_bram_0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_i\\.data102_in\(0),
      I1 => content_reg_bram_0_0,
      I2 => content_reg_bram_0_i_42_n_0,
      O => content_reg_bram_0_i_20_n_0
    );
content_reg_bram_0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \channel_i\\.data102_in\(0),
      I1 => content_reg_bram_0_0,
      I2 => content_reg_bram_0_i_42_n_0,
      O => content_reg_bram_0_i_21_n_0
    );
content_reg_bram_0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \channel_i\\.data102_in\(8),
      I1 => \content_reg_bram_0_i_26__0_n_0\,
      I2 => content_reg_bram_0_0,
      O => content_reg_bram_0_i_22_n_0
    );
content_reg_bram_0_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \channel_i\\.data102_in\(7),
      I1 => \content_reg_bram_0_i_28__0_n_0\,
      I2 => content_reg_bram_0_0,
      O => content_reg_bram_0_i_23_n_0
    );
content_reg_bram_0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \channel_i\\.data102_in\(6),
      I1 => content_reg_bram_0_i_31_n_0,
      I2 => content_reg_bram_0_0,
      O => content_reg_bram_0_i_24_n_0
    );
content_reg_bram_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \channel_i\\.data102_in\(5),
      I1 => \content_reg_bram_0_i_32__0_n_0\,
      I2 => content_reg_bram_0_0,
      O => content_reg_bram_0_i_25_n_0
    );
content_reg_bram_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \channel_i\\.data102_in\(4),
      I1 => content_reg_bram_0_i_35_n_0,
      I2 => content_reg_bram_0_0,
      O => content_reg_bram_0_i_26_n_0
    );
\content_reg_bram_0_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F002F2F"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => \middle_reg[8]_1\,
      I2 => content_reg_bram_0_i_51_n_0,
      I3 => \middle_reg[8]_2\,
      I4 => EXE2_Instr_valid_i_3_n_0,
      O => \content_reg_bram_0_i_26__0_n_0\
    );
\content_reg_bram_0_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \channel_i\\.data102_in\(3),
      I1 => content_reg_bram_0_i_37_n_0,
      I2 => content_reg_bram_0_0,
      O => \content_reg_bram_0_i_27__0_n_0\
    );
content_reg_bram_0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \channel_i\\.data102_in\(2),
      I1 => content_reg_bram_0_i_38_n_0,
      I2 => content_reg_bram_0_0,
      O => content_reg_bram_0_i_28_n_0
    );
\content_reg_bram_0_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C3FFFF"
    )
        port map (
      I0 => \EXE2_Instr_reg[15]\(5),
      I1 => Q(5),
      I2 => \middle_reg[7]_2\,
      I3 => \middle_reg[1]\,
      I4 => content_reg_bram_0_i_51_n_0,
      I5 => content_reg_bram_0_i_55_n_0,
      O => \content_reg_bram_0_i_28__0_n_0\
    );
\content_reg_bram_0_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \channel_i\\.data102_in\(1),
      I1 => content_reg_bram_0_i_40_n_0,
      I2 => content_reg_bram_0_0,
      O => \content_reg_bram_0_i_29__0_n_0\
    );
content_reg_bram_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => Q(4),
      I1 => \middle_reg[6]\,
      I2 => \EXE2_Instr_reg[15]\(4),
      I3 => \middle_reg[1]\,
      I4 => content_reg_bram_0_i_51_n_0,
      I5 => content_reg_bram_0_i_57_n_0,
      O => content_reg_bram_0_i_31_n_0
    );
\content_reg_bram_0_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C3FFFF"
    )
        port map (
      I0 => \EXE2_Instr_reg[15]\(3),
      I1 => Q(3),
      I2 => \middle_reg[5]\,
      I3 => \middle_reg[1]\,
      I4 => content_reg_bram_0_i_51_n_0,
      I5 => content_reg_bram_0_i_59_n_0,
      O => \content_reg_bram_0_i_32__0_n_0\
    );
content_reg_bram_0_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => \middle_reg[4]\,
      I1 => content_reg_bram_0_i_51_n_0,
      I2 => \middle_reg[4]_0\,
      I3 => EXE2_Instr_valid_i_3_n_0,
      O => content_reg_bram_0_i_35_n_0
    );
content_reg_bram_0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => \middle_reg[3]\,
      I2 => \EXE2_Instr_reg[15]\(2),
      I3 => \middle_reg[1]\,
      I4 => content_reg_bram_0_i_51_n_0,
      I5 => content_reg_bram_0_i_63_n_0,
      O => content_reg_bram_0_i_37_n_0
    );
content_reg_bram_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \EXE2_Instr_reg[15]\(1),
      I3 => \middle_reg[1]\,
      I4 => content_reg_bram_0_i_51_n_0,
      I5 => content_reg_bram_0_i_64_n_0,
      O => content_reg_bram_0_i_38_n_0
    );
content_reg_bram_0_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AFF00003AFF3AFF"
    )
        port map (
      I0 => Q(0),
      I1 => \EXE2_Instr_reg[15]\(0),
      I2 => \middle_reg[1]\,
      I3 => content_reg_bram_0_i_51_n_0,
      I4 => \middle_reg[1]_0\,
      I5 => EXE2_Instr_valid_i_3_n_0,
      O => content_reg_bram_0_i_40_n_0
    );
content_reg_bram_0_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => EXE2_Instr_valid_i_3_n_0,
      I1 => \middle_reg[0]\,
      I2 => content_reg_bram_0_i_51_n_0,
      O => content_reg_bram_0_i_42_n_0
    );
content_reg_bram_0_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => in_ready_packed(0),
      I1 => EXE2_Instr_valid_reg_0,
      I2 => content_reg_bram_0_0,
      I3 => \switch2channel\\.ready\,
      O => content_reg_bram_0_i_51_n_0
    );
content_reg_bram_0_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A80"
    )
        port map (
      I0 => EXE2_Instr_valid_i_3_n_0,
      I1 => \content_reg_bram_0_i_28__0_1\(4),
      I2 => \old_grant_reg[0]_2\,
      I3 => \content_reg_bram_0_i_28__0_0\(5),
      I4 => \content_reg_bram_0_i_28__0_2\,
      O => content_reg_bram_0_i_55_n_0
    );
content_reg_bram_0_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A80"
    )
        port map (
      I0 => EXE2_Instr_valid_i_3_n_0,
      I1 => \content_reg_bram_0_i_28__0_1\(3),
      I2 => \old_grant_reg[0]_2\,
      I3 => \content_reg_bram_0_i_28__0_0\(4),
      I4 => content_reg_bram_0_i_31_0,
      O => content_reg_bram_0_i_57_n_0
    );
content_reg_bram_0_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA280028"
    )
        port map (
      I0 => EXE2_Instr_valid_i_3_n_0,
      I1 => \content_reg_bram_0_i_32__0_0\,
      I2 => \content_reg_bram_0_i_28__0_0\(3),
      I3 => \old_grant_reg[0]_2\,
      I4 => \content_reg_bram_0_i_28__0_1\(2),
      O => content_reg_bram_0_i_59_n_0
    );
content_reg_bram_0_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A8000002A80"
    )
        port map (
      I0 => EXE2_Instr_valid_i_3_n_0,
      I1 => \content_reg_bram_0_i_28__0_0\(0),
      I2 => \content_reg_bram_0_i_28__0_0\(1),
      I3 => \content_reg_bram_0_i_28__0_0\(2),
      I4 => \old_grant_reg[0]_2\,
      I5 => \content_reg_bram_0_i_28__0_1\(1),
      O => content_reg_bram_0_i_63_n_0
    );
content_reg_bram_0_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AA80220"
    )
        port map (
      I0 => EXE2_Instr_valid_i_3_n_0,
      I1 => \old_grant_reg[0]_2\,
      I2 => \content_reg_bram_0_i_28__0_0\(1),
      I3 => \content_reg_bram_0_i_28__0_0\(0),
      I4 => \content_reg_bram_0_i_28__0_1\(0),
      O => content_reg_bram_0_i_64_n_0
    );
content_reg_bram_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => content_reg_bram_0_i_22_n_0,
      O => DINADIN(7)
    );
\content_reg_bram_0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => content_reg_bram_0_i_22_n_0,
      O => cur_is_even_character_reg_1(7)
    );
content_reg_bram_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => content_reg_bram_0_i_23_n_0,
      O => DINADIN(6)
    );
\content_reg_bram_0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => content_reg_bram_0_i_23_n_0,
      O => cur_is_even_character_reg_1(6)
    );
content_reg_bram_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => content_reg_bram_0_i_24_n_0,
      O => DINADIN(5)
    );
\content_reg_bram_0_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => content_reg_bram_0_i_24_n_0,
      O => cur_is_even_character_reg_1(5)
    );
\content_reg_bram_0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \content_reg_bram_0_i_26__0_n_0\,
      I1 => content_reg_bram_0_0,
      I2 => \channel_i\\.data102_in\(8),
      O => EXE1_Instr_valid_reg_0(8)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => \old_grant_reg[0]_0\(0),
      I1 => \old_grant_reg[0]_0\(2),
      I2 => \old_grant_reg[0]_0\(1),
      I3 => \old_grant_reg[0]_1\,
      I4 => s00_axi_aresetn,
      O => \^sr\(0)
    );
\middle[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => \content_reg_bram_0_i_29__0_n_0\,
      I4 => DOUTBDOUT(0),
      I5 => \middle_reg[7]\,
      O => cur_is_even_character_reg(0)
    );
\middle[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => \content_reg_bram_0_i_29__0_n_0\,
      I4 => \middle_reg[7]_0\(0),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg_0(0)
    );
\middle[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => content_reg_bram_0_i_42_n_0,
      I1 => content_reg_bram_0_0,
      I2 => \channel_i\\.data102_in\(0),
      I3 => \middle_reg[8]\(0),
      I4 => \middle_reg[8]_0\,
      O => content_reg_bram_0(0)
    );
\middle[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007474"
    )
        port map (
      I0 => content_reg_bram_0_i_40_n_0,
      I1 => content_reg_bram_0_0,
      I2 => \channel_i\\.data102_in\(1),
      I3 => \middle_reg[8]\(1),
      I4 => \middle_reg[8]_0\,
      O => content_reg_bram_0(1)
    );
\middle[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => content_reg_bram_0_i_28_n_0,
      I4 => DOUTBDOUT(1),
      I5 => \middle_reg[7]\,
      O => cur_is_even_character_reg(1)
    );
\middle[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => content_reg_bram_0_i_28_n_0,
      I4 => \middle_reg[7]_0\(1),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg_0(1)
    );
\middle[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => \content_reg_bram_0_i_27__0_n_0\,
      I4 => DOUTBDOUT(2),
      I5 => \middle_reg[7]\,
      O => cur_is_even_character_reg(2)
    );
\middle[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => \content_reg_bram_0_i_27__0_n_0\,
      I4 => \middle_reg[7]_0\(2),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg_0(2)
    );
\middle[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007474"
    )
        port map (
      I0 => content_reg_bram_0_i_38_n_0,
      I1 => content_reg_bram_0_0,
      I2 => \channel_i\\.data102_in\(2),
      I3 => \middle_reg[8]\(2),
      I4 => \middle_reg[8]_0\,
      O => content_reg_bram_0(2)
    );
\middle[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF003A3A"
    )
        port map (
      I0 => \channel_i\\.data102_in\(3),
      I1 => content_reg_bram_0_i_37_n_0,
      I2 => content_reg_bram_0_0,
      I3 => \middle_reg[8]\(3),
      I4 => \middle_reg[8]_0\,
      O => content_reg_bram_0(3)
    );
\middle[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => content_reg_bram_0_i_26_n_0,
      I4 => DOUTBDOUT(3),
      I5 => \middle_reg[7]\,
      O => cur_is_even_character_reg(3)
    );
\middle[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => content_reg_bram_0_i_26_n_0,
      I4 => \middle_reg[7]_0\(3),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg_0(3)
    );
\middle[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => content_reg_bram_0_i_25_n_0,
      I4 => DOUTBDOUT(4),
      I5 => \middle_reg[7]\,
      O => cur_is_even_character_reg(4)
    );
\middle[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => content_reg_bram_0_i_25_n_0,
      I4 => \middle_reg[7]_0\(4),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg_0(4)
    );
\middle[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF003A3A"
    )
        port map (
      I0 => \channel_i\\.data102_in\(4),
      I1 => content_reg_bram_0_i_35_n_0,
      I2 => content_reg_bram_0_0,
      I3 => \middle_reg[8]\(4),
      I4 => \middle_reg[8]_0\,
      O => content_reg_bram_0(4)
    );
\middle[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007474"
    )
        port map (
      I0 => \content_reg_bram_0_i_32__0_n_0\,
      I1 => content_reg_bram_0_0,
      I2 => \channel_i\\.data102_in\(5),
      I3 => \middle_reg[8]\(5),
      I4 => \middle_reg[8]_0\,
      O => content_reg_bram_0(5)
    );
\middle[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => content_reg_bram_0_i_24_n_0,
      I4 => DOUTBDOUT(5),
      I5 => \middle_reg[7]\,
      O => cur_is_even_character_reg(5)
    );
\middle[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => content_reg_bram_0_i_24_n_0,
      I4 => \middle_reg[7]_0\(5),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg_0(5)
    );
\middle[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => content_reg_bram_0_i_23_n_0,
      I4 => DOUTBDOUT(6),
      I5 => \middle_reg[7]\,
      O => cur_is_even_character_reg(6)
    );
\middle[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => content_reg_bram_0_i_23_n_0,
      I4 => \middle_reg[7]_0\(6),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg_0(6)
    );
\middle[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF003A3A"
    )
        port map (
      I0 => \channel_i\\.data102_in\(6),
      I1 => content_reg_bram_0_i_31_n_0,
      I2 => content_reg_bram_0_0,
      I3 => \middle_reg[8]\(6),
      I4 => \middle_reg[8]_0\,
      O => content_reg_bram_0(6)
    );
\middle[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007474"
    )
        port map (
      I0 => \content_reg_bram_0_i_28__0_n_0\,
      I1 => content_reg_bram_0_0,
      I2 => \channel_i\\.data102_in\(7),
      I3 => \middle_reg[8]\(7),
      I4 => \middle_reg[8]_0\,
      O => content_reg_bram_0(7)
    );
\middle[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_20_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_21_n_0,
      I3 => content_reg_bram_0_i_22_n_0,
      I4 => DOUTBDOUT(7),
      I5 => \middle_reg[7]\,
      O => cur_is_even_character_reg(7)
    );
\middle[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => content_reg_bram_0_i_21_n_0,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_i_20_n_0,
      I3 => content_reg_bram_0_i_22_n_0,
      I4 => \middle_reg[7]_0\(7),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg_0(7)
    );
\middle[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007474"
    )
        port map (
      I0 => \content_reg_bram_0_i_26__0_n_0\,
      I1 => content_reg_bram_0_0,
      I2 => \channel_i\\.data102_in\(8),
      I3 => \middle_reg[8]\(8),
      I4 => \middle_reg[8]_0\,
      O => content_reg_bram_0(8)
    );
\old_grant[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000700070007"
    )
        port map (
      I0 => \EXE2_Instr_reg[15]\(7),
      I1 => \EXE2_Instr_reg[15]\(8),
      I2 => \EXE2_Instr_reg[15]_0\,
      I3 => \old_grant_reg[0]_3\,
      I4 => \old_grant_reg[0]_2\,
      I5 => mask(1),
      O => in_ready_packed(0)
    );
\old_grant[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF2FFF2FFF2FFF"
    )
        port map (
      I0 => in_ready_packed(0),
      I1 => FETCH_REC_Instr_valid_reg_4,
      I2 => FETCH_REC_Instr_valid_reg_5,
      I3 => EXE1_Instr_valid,
      I4 => FETCH_REC_Instr_valid_reg_6,
      I5 => \old_grant_reg[0]_2\,
      O => EXE1_Instr_valid_reg_1
    );
\old_grant_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => in_ready_packed(0),
      Q => mask(1),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr__parameterized0\ is
  port (
    \old_grant_reg[7]_0\ : out STD_LOGIC;
    \old_grant_reg[4]_0\ : out STD_LOGIC;
    \old_grant_reg[0]_0\ : out STD_LOGIC;
    \old_grant_reg[7]_1\ : out STD_LOGIC;
    \old_grant_reg[6]_0\ : out STD_LOGIC;
    \slv_reg4_reg[0]\ : out STD_LOGIC;
    \slv_reg4_reg[0]_0\ : out STD_LOGIC;
    \slv_reg4_reg[0]_1\ : out STD_LOGIC;
    \slv_reg4_reg[0]_2\ : out STD_LOGIC;
    \slv_reg4_reg[0]_3\ : out STD_LOGIC;
    \slv_reg4_reg[0]_4\ : out STD_LOGIC;
    \slv_reg4_reg[0]_5\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg : out STD_LOGIC;
    cur_is_even_character_reg_0 : out STD_LOGIC;
    cur_is_even_character_reg_1 : out STD_LOGIC;
    cur_is_even_character_reg_2 : out STD_LOGIC;
    \old_grant_reg[2]_0\ : in STD_LOGIC;
    \old_grant_reg[2]_1\ : in STD_LOGIC;
    \old_grant_reg[3]_0\ : in STD_LOGIC;
    \old_grant_reg[3]_1\ : in STD_LOGIC;
    \old_grant_reg[4]_1\ : in STD_LOGIC;
    \old_grant_reg[4]_2\ : in STD_LOGIC;
    \old_grant_reg[5]_0\ : in STD_LOGIC;
    \old_grant_reg[5]_1\ : in STD_LOGIC;
    \old_grant_reg[6]_1\ : in STD_LOGIC;
    \old_grant_reg[6]_2\ : in STD_LOGIC;
    \old_grant_reg[1]_0\ : in STD_LOGIC;
    \old_grant_reg[1]_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\ : in STD_LOGIC;
    p_49_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \memory_bb\\.addr\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_77_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cur_state_reg[0]\ : in STD_LOGIC;
    \cur_state_reg[0]_0\ : in STD_LOGIC;
    \cur_state_reg[0]_1\ : in STD_LOGIC;
    \cur_state_reg[0]_2\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_is_even_character_reg_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_0\ : in STD_LOGIC;
    \cur_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_status_register_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cur_is_even_character : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \memory_for_cc\\.addr\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \old_grant_reg[7]_2\ : in STD_LOGIC;
    \memory_bb\\.valid\ : in STD_LOGIC;
    \old_grant_reg[1]_2\ : in STD_LOGIC;
    \old_grant_reg[1]_3\ : in STD_LOGIC;
    \old_grant_reg[7]_3\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr__parameterized0\ : entity is "arbitration_logic_rr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr__parameterized0\ is
  signal \curState[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \curState[0]_i_3_n_0\ : STD_LOGIC;
  signal \cur_cc_pointer[31]_i_3_n_0\ : STD_LOGIC;
  signal \cur_cc_pointer[31]_i_4_n_0\ : STD_LOGIC;
  signal \cur_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_100_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_62_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_64_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_65_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_67_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_68_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_69_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_70_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_72_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_73_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_74_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_75_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_77_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_78_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_79_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_80_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_82_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_83_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_84_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_85_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_87_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_89_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_90_n_0\ : STD_LOGIC;
  signal in_ready_packed : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal old_grant : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \old_grant[3]_i_2_n_0\ : STD_LOGIC;
  signal \old_grant[3]_i_3_n_0\ : STD_LOGIC;
  signal \old_grant[3]_i_4_n_0\ : STD_LOGIC;
  signal \old_grant[4]_i_2_n_0\ : STD_LOGIC;
  signal \old_grant[4]_i_3_n_0\ : STD_LOGIC;
  signal \old_grant[5]_i_2_n_0\ : STD_LOGIC;
  signal \old_grant[5]_i_3_n_0\ : STD_LOGIC;
  signal \old_grant[6]_i_11_n_0\ : STD_LOGIC;
  signal \old_grant[6]_i_3_n_0\ : STD_LOGIC;
  signal \old_grant[6]_i_7_n_0\ : STD_LOGIC;
  signal \old_grant[6]_i_8_n_0\ : STD_LOGIC;
  signal \old_grant[6]_i_9_n_0\ : STD_LOGIC;
  signal \old_grant[7]_i_2_n_0\ : STD_LOGIC;
  signal \old_grant[7]_i_3_n_0\ : STD_LOGIC;
  signal \^old_grant_reg[4]_0\ : STD_LOGIC;
  signal \^old_grant_reg[6]_0\ : STD_LOGIC;
  signal \^old_grant_reg[7]_0\ : STD_LOGIC;
  signal \^old_grant_reg[7]_1\ : STD_LOGIC;
  signal \^slv_reg4_reg[0]\ : STD_LOGIC;
  signal \^slv_reg4_reg[0]_1\ : STD_LOGIC;
  signal \^slv_reg4_reg[0]_2\ : STD_LOGIC;
  signal \^slv_reg4_reg[0]_3\ : STD_LOGIC;
  signal \^slv_reg4_reg[0]_4\ : STD_LOGIC;
  signal \^slv_reg4_reg[0]_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \curState[0]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \curState[0]_i_2__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \curState[0]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cur_cc_pointer[31]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cur_cc_pointer[31]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of cur_is_even_character_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cur_state[2]_i_5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_64\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_69\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_99\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \old_grant[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \old_grant[3]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \old_grant[3]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \old_grant[3]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \old_grant[4]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \old_grant[5]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \old_grant[5]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \old_grant[6]_i_11\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \old_grant[6]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \old_grant[6]_i_8\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \old_grant[6]_i_9\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \old_grant[7]_i_1\ : label is "soft_lutpair1";
begin
  \old_grant_reg[4]_0\ <= \^old_grant_reg[4]_0\;
  \old_grant_reg[6]_0\ <= \^old_grant_reg[6]_0\;
  \old_grant_reg[7]_0\ <= \^old_grant_reg[7]_0\;
  \old_grant_reg[7]_1\ <= \^old_grant_reg[7]_1\;
  \slv_reg4_reg[0]\ <= \^slv_reg4_reg[0]\;
  \slv_reg4_reg[0]_1\ <= \^slv_reg4_reg[0]_1\;
  \slv_reg4_reg[0]_2\ <= \^slv_reg4_reg[0]_2\;
  \slv_reg4_reg[0]_3\ <= \^slv_reg4_reg[0]_3\;
  \slv_reg4_reg[0]_4\ <= \^slv_reg4_reg[0]_4\;
  \slv_reg4_reg[0]_5\ <= \^slv_reg4_reg[0]_5\;
\FSM_sequential_status_register[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEA00C0AAEAFFFF"
    )
        port map (
      I0 => \cur_cc_pointer[31]_i_4_n_0\,
      I1 => \FSM_sequential_status_register_reg[0]\,
      I2 => \FSM_sequential_status_register_reg[0]_0\(0),
      I3 => \FSM_sequential_status_register_reg[0]_1\,
      I4 => \cur_state_reg[0]_0\,
      I5 => \FSM_sequential_status_register_reg[0]_2\,
      O => \slv_reg4_reg[2]\(0)
    );
\curState[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBBFF"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => old_grant(0),
      I2 => \old_grant_reg[1]_0\,
      I3 => \old_grant_reg[1]_1\,
      I4 => \^old_grant_reg[7]_0\,
      O => \old_grant_reg[0]_0\
    );
\curState[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \^old_grant_reg[7]_0\,
      I2 => \old_grant_reg[1]_0\,
      O => \^slv_reg4_reg[0]\
    );
\curState[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \old_grant[7]_i_2_n_0\,
      O => \slv_reg4_reg[0]_0\
    );
\curState[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFFFBFAFAF"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \^old_grant_reg[7]_0\,
      I2 => \old_grant_reg[6]_2\,
      I3 => \old_grant_reg[6]_1\,
      I4 => \old_grant[6]_i_3_n_0\,
      I5 => \^old_grant_reg[4]_0\,
      O => \^slv_reg4_reg[0]_1\
    );
\curState[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFFFBFAFAF"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \^old_grant_reg[7]_0\,
      I2 => \old_grant_reg[5]_1\,
      I3 => \old_grant_reg[5]_0\,
      I4 => \old_grant[5]_i_3_n_0\,
      I5 => \old_grant[5]_i_2_n_0\,
      O => \^slv_reg4_reg[0]_2\
    );
\curState[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFFFBFAFAF"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \^old_grant_reg[7]_0\,
      I2 => \old_grant_reg[4]_2\,
      I3 => \old_grant_reg[4]_1\,
      I4 => \old_grant[4]_i_3_n_0\,
      I5 => \old_grant[4]_i_2_n_0\,
      O => \^slv_reg4_reg[0]_3\
    );
\curState[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFFFBFAFAF"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \^old_grant_reg[7]_0\,
      I2 => \old_grant_reg[3]_1\,
      I3 => \old_grant_reg[3]_0\,
      I4 => \old_grant[3]_i_4_n_0\,
      I5 => \curState[0]_i_3_n_0\,
      O => \^slv_reg4_reg[0]_4\
    );
\curState[0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFFFBFAFAF"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \^old_grant_reg[7]_0\,
      I2 => \old_grant_reg[2]_1\,
      I3 => \old_grant_reg[2]_0\,
      I4 => \curState[0]_i_3__0_n_0\,
      I5 => \old_grant[3]_i_2_n_0\,
      O => \^slv_reg4_reg[0]_5\
    );
\curState[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC88"
    )
        port map (
      I0 => \old_grant_reg[1]_1\,
      I1 => old_grant(0),
      I2 => old_grant(1),
      I3 => \old_grant_reg[2]_1\,
      O => \curState[0]_i_3_n_0\
    );
\curState[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => old_grant(0),
      I1 => old_grant(1),
      O => \curState[0]_i_3__0_n_0\
    );
\cur_cc_pointer[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \cur_cc_pointer[31]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \cur_cc_pointer[31]_i_4_n_0\,
      O => \cur_state_reg[1]\(0)
    );
\cur_cc_pointer[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009F"
    )
        port map (
      I0 => \cur_is_even_character_reg_rep__1\(0),
      I1 => O(0),
      I2 => \^old_grant_reg[7]_1\,
      I3 => \cur_is_even_character_reg_rep__1_0\,
      O => \cur_cc_pointer[31]_i_3_n_0\
    );
\cur_cc_pointer[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_sequential_status_register_reg[0]_3\,
      I1 => Q(2),
      I2 => \^old_grant_reg[7]_1\,
      I3 => \FSM_sequential_status_register_reg[0]_4\(0),
      I4 => \FSM_sequential_status_register_reg[0]_4\(1),
      I5 => \FSM_sequential_status_register_reg[0]_4\(2),
      O => \cur_cc_pointer[31]_i_4_n_0\
    );
cur_is_even_character_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cur_cc_pointer[31]_i_3_n_0\,
      I1 => cur_is_even_character,
      O => cur_is_even_character_reg
    );
\cur_is_even_character_rep__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cur_cc_pointer[31]_i_3_n_0\,
      I1 => cur_is_even_character,
      O => cur_is_even_character_reg_1
    );
\cur_is_even_character_rep__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cur_cc_pointer[31]_i_3_n_0\,
      I1 => cur_is_even_character,
      O => cur_is_even_character_reg_2
    );
cur_is_even_character_rep_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cur_cc_pointer[31]_i_3_n_0\,
      I1 => cur_is_even_character,
      O => cur_is_even_character_reg_0
    );
\cur_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4545FF45"
    )
        port map (
      I0 => \cur_state_reg[0]\,
      I1 => \cur_cc_pointer[31]_i_4_n_0\,
      I2 => \cur_state_reg[0]_0\,
      I3 => \cur_state[2]_i_5_n_0\,
      I4 => \cur_state_reg[0]_1\,
      I5 => \cur_state_reg[0]_2\,
      O => E(0)
    );
\cur_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF9F"
    )
        port map (
      I0 => \cur_is_even_character_reg_rep__1\(0),
      I1 => O(0),
      I2 => \^old_grant_reg[7]_1\,
      I3 => \cur_state_reg[0]_3\,
      O => \cur_state[2]_i_5_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_77_n_0\,
      I3 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_78_n_0\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_79_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_80_n_0\,
      O => ADDRARDADDR(2)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => \old_grant_reg[1]_3\,
      I1 => \old_grant[6]_i_7_n_0\,
      I2 => \old_grant[4]_i_2_n_0\,
      I3 => \old_grant[6]_i_9_n_0\,
      I4 => \old_grant_reg[6]_2\,
      I5 => \^old_grant_reg[4]_0\,
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_100_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_82_n_0\,
      I3 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_83_n_0\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_84_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_85_n_0\,
      O => ADDRARDADDR(1)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_87_n_0\,
      I3 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88_n_0\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_89_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_90_n_0\,
      O => ADDRARDADDR(0)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFFAAFFAAFF"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \^old_grant_reg[6]_0\,
      I2 => old_grant(7),
      I3 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_100_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\,
      O => \^old_grant_reg[7]_1\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^slv_reg4_reg[0]_1\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\(5),
      I2 => p_77_out(5),
      I3 => \^slv_reg4_reg[0]_5\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\(5),
      I5 => \^slv_reg4_reg[0]_2\,
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_62_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^slv_reg4_reg[0]_4\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\(5),
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\(5),
      I3 => \^slv_reg4_reg[0]\,
      I4 => \memory_for_cc\\.addr\(5),
      I5 => \^old_grant_reg[7]_1\,
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30753030"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \^slv_reg4_reg[0]_3\,
      I2 => p_49_out(5),
      I3 => \old_grant[7]_i_2_n_0\,
      I4 => \memory_bb\\.addr\(5),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_64_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500440000000000"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => old_grant(0),
      I2 => \old_grant_reg[1]_0\,
      I3 => \old_grant_reg[1]_1\,
      I4 => \^old_grant_reg[7]_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(5),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_65_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^slv_reg4_reg[0]_5\,
      I1 => p_77_out(4),
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\(4),
      I3 => \^slv_reg4_reg[0]_1\,
      I4 => p_49_out(4),
      I5 => \^slv_reg4_reg[0]_3\,
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_67_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^slv_reg4_reg[0]_2\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\(4),
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\(4),
      I3 => \^slv_reg4_reg[0]\,
      I4 => \memory_for_cc\\.addr\(4),
      I5 => \^old_grant_reg[7]_1\,
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_68_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \old_grant[7]_i_2_n_0\,
      I2 => \memory_bb\\.addr\(4),
      I3 => \^slv_reg4_reg[0]_4\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\(4),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_69_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_62_n_0\,
      I3 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63_n_0\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_64_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_65_n_0\,
      O => ADDRARDADDR(5)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500440000000000"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => old_grant(0),
      I2 => \old_grant_reg[1]_0\,
      I3 => \old_grant_reg[1]_1\,
      I4 => \^old_grant_reg[7]_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(4),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_70_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^slv_reg4_reg[0]_3\,
      I1 => p_49_out(3),
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\(3),
      I3 => \^slv_reg4_reg[0]_1\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\(3),
      I5 => \^slv_reg4_reg[0]_2\,
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_72_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^slv_reg4_reg[0]_4\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\(3),
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\(3),
      I3 => \^slv_reg4_reg[0]\,
      I4 => \memory_for_cc\\.addr\(3),
      I5 => \^old_grant_reg[7]_1\,
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_73_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \old_grant[7]_i_2_n_0\,
      I2 => \memory_bb\\.addr\(3),
      I3 => \^slv_reg4_reg[0]_5\,
      I4 => p_77_out(3),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_74_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500440000000000"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => old_grant(0),
      I2 => \old_grant_reg[1]_0\,
      I3 => \old_grant_reg[1]_1\,
      I4 => \^old_grant_reg[7]_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(3),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_75_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^slv_reg4_reg[0]_3\,
      I1 => p_49_out(2),
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\(2),
      I3 => \^slv_reg4_reg[0]_1\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\(2),
      I5 => \^slv_reg4_reg[0]_2\,
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_77_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^slv_reg4_reg[0]_4\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\(2),
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\(2),
      I3 => \^slv_reg4_reg[0]\,
      I4 => \memory_for_cc\\.addr\(2),
      I5 => \^old_grant_reg[7]_1\,
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_78_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \old_grant[7]_i_2_n_0\,
      I2 => \memory_bb\\.addr\(2),
      I3 => \^slv_reg4_reg[0]_5\,
      I4 => p_77_out(2),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_79_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_67_n_0\,
      I3 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_68_n_0\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_69_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_70_n_0\,
      O => ADDRARDADDR(4)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500440000000000"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => old_grant(0),
      I2 => \old_grant_reg[1]_0\,
      I3 => \old_grant_reg[1]_1\,
      I4 => \^old_grant_reg[7]_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(2),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_80_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^slv_reg4_reg[0]_1\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\(1),
      I2 => p_77_out(1),
      I3 => \^slv_reg4_reg[0]_5\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\(1),
      I5 => \^slv_reg4_reg[0]_2\,
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_82_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^slv_reg4_reg[0]_4\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\(1),
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\(1),
      I3 => \^slv_reg4_reg[0]\,
      I4 => \memory_for_cc\\.addr\(1),
      I5 => \^old_grant_reg[7]_1\,
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_83_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30753030"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \^slv_reg4_reg[0]_3\,
      I2 => p_49_out(1),
      I3 => \old_grant[7]_i_2_n_0\,
      I4 => \memory_bb\\.addr\(1),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_84_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500440000000000"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => old_grant(0),
      I2 => \old_grant_reg[1]_0\,
      I3 => \old_grant_reg[1]_1\,
      I4 => \^old_grant_reg[7]_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(1),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_85_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^slv_reg4_reg[0]_3\,
      I1 => p_49_out(0),
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\(0),
      I3 => \^slv_reg4_reg[0]_1\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\(0),
      I5 => \^slv_reg4_reg[0]_2\,
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_87_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^slv_reg4_reg[0]_4\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\(0),
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\(0),
      I3 => \^slv_reg4_reg[0]\,
      I4 => \memory_for_cc\\.addr\(0),
      I5 => \^old_grant_reg[7]_1\,
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \old_grant[7]_i_2_n_0\,
      I2 => \memory_bb\\.addr\(0),
      I3 => \^slv_reg4_reg[0]_5\,
      I4 => p_77_out(0),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_89_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_72_n_0\,
      I3 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_73_n_0\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_74_n_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_75_n_0\,
      O => ADDRARDADDR(3)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500440000000000"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => old_grant(0),
      I2 => \old_grant_reg[1]_0\,
      I3 => \old_grant_reg[1]_1\,
      I4 => \^old_grant_reg[7]_0\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_90_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^old_grant_reg[4]_0\,
      I1 => old_grant(6),
      O => \^old_grant_reg[6]_0\
    );
\old_grant[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => old_grant(0),
      I1 => \old_grant_reg[1]_0\,
      I2 => \old_grant_reg[1]_1\,
      I3 => \^old_grant_reg[7]_0\,
      O => in_ready_packed(1)
    );
\old_grant[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FF000054540000"
    )
        port map (
      I0 => \old_grant[3]_i_2_n_0\,
      I1 => old_grant(1),
      I2 => old_grant(0),
      I3 => \old_grant_reg[2]_0\,
      I4 => \old_grant_reg[2]_1\,
      I5 => \^old_grant_reg[7]_0\,
      O => in_ready_packed(2)
    );
\old_grant[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000001010000"
    )
        port map (
      I0 => \old_grant[3]_i_2_n_0\,
      I1 => \old_grant[3]_i_3_n_0\,
      I2 => \old_grant[3]_i_4_n_0\,
      I3 => \old_grant_reg[3]_0\,
      I4 => \old_grant_reg[3]_1\,
      I5 => \^old_grant_reg[7]_0\,
      O => in_ready_packed(3)
    );
\old_grant[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => old_grant(0),
      I1 => \old_grant_reg[1]_1\,
      O => \old_grant[3]_i_2_n_0\
    );
\old_grant[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \old_grant_reg[2]_1\,
      I1 => old_grant(1),
      I2 => old_grant(0),
      O => \old_grant[3]_i_3_n_0\
    );
\old_grant[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => old_grant(1),
      I1 => old_grant(0),
      I2 => old_grant(2),
      O => \old_grant[3]_i_4_n_0\
    );
\old_grant[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F001100"
    )
        port map (
      I0 => \old_grant[4]_i_2_n_0\,
      I1 => \old_grant[4]_i_3_n_0\,
      I2 => \old_grant_reg[4]_1\,
      I3 => \old_grant_reg[4]_2\,
      I4 => \^old_grant_reg[7]_0\,
      O => in_ready_packed(4)
    );
\old_grant[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0EEA0EEA0"
    )
        port map (
      I0 => \old_grant_reg[2]_1\,
      I1 => \old_grant_reg[1]_1\,
      I2 => old_grant(1),
      I3 => old_grant(0),
      I4 => old_grant(2),
      I5 => \old_grant_reg[3]_1\,
      O => \old_grant[4]_i_2_n_0\
    );
\old_grant[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => old_grant(2),
      I1 => old_grant(0),
      I2 => old_grant(1),
      I3 => old_grant(3),
      O => \old_grant[4]_i_3_n_0\
    );
\old_grant[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F001100"
    )
        port map (
      I0 => \old_grant[5]_i_2_n_0\,
      I1 => \old_grant[5]_i_3_n_0\,
      I2 => \old_grant_reg[5]_0\,
      I3 => \old_grant_reg[5]_1\,
      I4 => \^old_grant_reg[7]_0\,
      O => in_ready_packed(5)
    );
\old_grant[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => old_grant(3),
      I1 => old_grant(1),
      I2 => old_grant(0),
      I3 => old_grant(2),
      I4 => old_grant(4),
      O => \old_grant[5]_i_2_n_0\
    );
\old_grant[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \old_grant[6]_i_9_n_0\,
      I1 => \old_grant[6]_i_8_n_0\,
      I2 => \old_grant[3]_i_2_n_0\,
      I3 => \old_grant[3]_i_3_n_0\,
      O => \old_grant[5]_i_3_n_0\
    );
\old_grant[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F001100"
    )
        port map (
      I0 => \^old_grant_reg[4]_0\,
      I1 => \old_grant[6]_i_3_n_0\,
      I2 => \old_grant_reg[6]_1\,
      I3 => \old_grant_reg[6]_2\,
      I4 => \^old_grant_reg[7]_0\,
      O => in_ready_packed(6)
    );
\old_grant[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\,
      I1 => old_grant(7),
      I2 => \^old_grant_reg[4]_0\,
      I3 => old_grant(6),
      O => \old_grant[6]_i_11_n_0\
    );
\old_grant[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => old_grant(4),
      I1 => old_grant(2),
      I2 => old_grant(0),
      I3 => old_grant(1),
      I4 => old_grant(3),
      I5 => old_grant(5),
      O => \^old_grant_reg[4]_0\
    );
\old_grant[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \old_grant[6]_i_7_n_0\,
      I1 => \old_grant[3]_i_3_n_0\,
      I2 => \old_grant[3]_i_2_n_0\,
      I3 => \old_grant[6]_i_8_n_0\,
      I4 => \old_grant[6]_i_9_n_0\,
      O => \old_grant[6]_i_3_n_0\
    );
\old_grant[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \old_grant[6]_i_11_n_0\,
      I1 => \old_grant_reg[1]_2\,
      I2 => \old_grant[6]_i_9_n_0\,
      I3 => \old_grant[4]_i_2_n_0\,
      I4 => \old_grant[6]_i_7_n_0\,
      I5 => \old_grant_reg[1]_3\,
      O => \^old_grant_reg[7]_0\
    );
\old_grant[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \old_grant_reg[5]_1\,
      I1 => old_grant(4),
      I2 => old_grant(2),
      I3 => old_grant(0),
      I4 => old_grant(1),
      I5 => old_grant(3),
      O => \old_grant[6]_i_7_n_0\
    );
\old_grant[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \old_grant_reg[3]_1\,
      I1 => old_grant(2),
      I2 => old_grant(0),
      I3 => old_grant(1),
      O => \old_grant[6]_i_8_n_0\
    );
\old_grant[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \old_grant_reg[4]_2\,
      I1 => old_grant(3),
      I2 => old_grant(1),
      I3 => old_grant(0),
      I4 => old_grant(2),
      O => \old_grant[6]_i_9_n_0\
    );
\old_grant[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \old_grant[7]_i_2_n_0\,
      O => in_ready_packed(7)
    );
\old_grant[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400FFFFF4F4FFFF"
    )
        port map (
      I0 => old_grant(6),
      I1 => \^old_grant_reg[4]_0\,
      I2 => \old_grant[7]_i_3_n_0\,
      I3 => \old_grant_reg[7]_2\,
      I4 => \memory_bb\\.valid\,
      I5 => \^old_grant_reg[7]_0\,
      O => \old_grant[7]_i_2_n_0\
    );
\old_grant[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \^old_grant_reg[4]_0\,
      I1 => \old_grant_reg[6]_2\,
      I2 => \old_grant[6]_i_9_n_0\,
      I3 => \old_grant[4]_i_2_n_0\,
      I4 => \old_grant[6]_i_7_n_0\,
      O => \old_grant[7]_i_3_n_0\
    );
\old_grant_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => old_grant(0),
      R => \old_grant_reg[7]_3\
    );
\old_grant_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => in_ready_packed(1),
      Q => old_grant(1),
      R => \old_grant_reg[7]_3\
    );
\old_grant_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => in_ready_packed(2),
      Q => old_grant(2),
      R => \old_grant_reg[7]_3\
    );
\old_grant_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => in_ready_packed(3),
      Q => old_grant(3),
      R => \old_grant_reg[7]_3\
    );
\old_grant_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => in_ready_packed(4),
      Q => old_grant(4),
      R => \old_grant_reg[7]_3\
    );
\old_grant_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => in_ready_packed(5),
      Q => old_grant(5),
      R => \old_grant_reg[7]_3\
    );
\old_grant_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => in_ready_packed(6),
      Q => old_grant(6),
      R => \old_grant_reg[7]_3\
    );
\old_grant_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => in_ready_packed(7),
      Q => old_grant(7),
      R => \old_grant_reg[7]_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped is
  port (
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    curState : out STD_LOGIC_VECTOR ( 0 to 0 );
    \memory_bb\\.valid\ : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    data_out0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \curState_reg[0]_0\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    content_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \is_present_reg[0]_0\ : in STD_LOGIC;
    \old_grant[7]_i_2\ : in STD_LOGIC;
    fifo_cur_char_data_out_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid : in STD_LOGIC;
    FETCH_REC_not_stall : in STD_LOGIC;
    \curState_reg[0]_1\ : in STD_LOGIC;
    \old_grant[6]_i_6\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0\ : in STD_LOGIC;
    \curState_reg[0]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped is
  signal \FETCH_REC_has_to_save_i_10__0_n_0\ : STD_LOGIC;
  signal \FETCH_REC_has_to_save_i_5__6_n_0\ : STD_LOGIC;
  signal \FETCH_REC_has_to_save_i_7__3_n_0\ : STD_LOGIC;
  signal \FETCH_REC_has_to_save_i_8__3_n_0\ : STD_LOGIC;
  signal \FETCH_REC_has_to_save_i_9__3_n_0\ : STD_LOGIC;
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal block_sel_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cache_line_saved : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cache_line_saved__0\ : STD_LOGIC;
  signal \^curstate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \curState[0]_i_1__6_n_0\ : STD_LOGIC;
  signal data_from_memory : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal hit1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \is_present[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \is_present__14\ : STD_LOGIC;
  signal \is_present_reg[0]_127\ : STD_LOGIC;
  signal \is_present_reg[10]_117\ : STD_LOGIC;
  signal \is_present_reg[11]_116\ : STD_LOGIC;
  signal \is_present_reg[12]_115\ : STD_LOGIC;
  signal \is_present_reg[13]_114\ : STD_LOGIC;
  signal \is_present_reg[14]_113\ : STD_LOGIC;
  signal \is_present_reg[15]_112\ : STD_LOGIC;
  signal \is_present_reg[1]_126\ : STD_LOGIC;
  signal \is_present_reg[2]_125\ : STD_LOGIC;
  signal \is_present_reg[3]_124\ : STD_LOGIC;
  signal \is_present_reg[4]_123\ : STD_LOGIC;
  signal \is_present_reg[5]_122\ : STD_LOGIC;
  signal \is_present_reg[6]_121\ : STD_LOGIC;
  signal \is_present_reg[7]_120\ : STD_LOGIC;
  signal \is_present_reg[8]_119\ : STD_LOGIC;
  signal \is_present_reg[9]_118\ : STD_LOGIC;
  signal \^memory_bb\\.valid\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \tag_reg_0_15_0_4_i_1__5_n_0\ : STD_LOGIC;
  signal tag_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_content_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg : label is "anEngine/anEngine/a_cache/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg : label is 63;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg : label is 496;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg : label is 63;
  attribute METHODOLOGY_DRC_VIOS of tag_reg_0_15_0_4 : label is "";
  attribute RTL_RAM_BITS of tag_reg_0_15_0_4 : label is 80;
  attribute RTL_RAM_NAME of tag_reg_0_15_0_4 : label is "anEngine/anEngine/a_cache/tag";
  attribute ram_addr_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_addr_end of tag_reg_0_15_0_4 : label is 15;
  attribute ram_offset of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_end of tag_reg_0_15_0_4 : label is 4;
begin
  WEBWE(0) <= \^webwe\(0);
  curState(0) <= \^curstate\(0);
  \memory_bb\\.valid\ <= \^memory_bb\\.valid\;
  p_1_in <= \^p_1_in\;
\FETCH_REC_Instr[0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(32),
      I1 => data_from_memory(48),
      I2 => data_from_memory(0),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(16),
      O => data_out0(0)
    );
\FETCH_REC_Instr[10]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(42),
      I1 => data_from_memory(58),
      I2 => data_from_memory(10),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(26),
      O => data_out0(10)
    );
\FETCH_REC_Instr[11]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(43),
      I1 => data_from_memory(59),
      I2 => data_from_memory(11),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(27),
      O => data_out0(11)
    );
\FETCH_REC_Instr[12]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(44),
      I1 => data_from_memory(60),
      I2 => data_from_memory(12),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(28),
      O => data_out0(12)
    );
\FETCH_REC_Instr[13]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(45),
      I1 => data_from_memory(61),
      I2 => data_from_memory(13),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(29),
      O => data_out0(13)
    );
\FETCH_REC_Instr[14]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(46),
      I1 => data_from_memory(62),
      I2 => data_from_memory(14),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(30),
      O => data_out0(14)
    );
\FETCH_REC_Instr[15]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(47),
      I1 => data_from_memory(63),
      I2 => data_from_memory(15),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(31),
      O => data_out0(15)
    );
\FETCH_REC_Instr[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(33),
      I1 => data_from_memory(49),
      I2 => data_from_memory(1),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(17),
      O => data_out0(1)
    );
\FETCH_REC_Instr[2]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(34),
      I1 => data_from_memory(50),
      I2 => data_from_memory(2),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(18),
      O => data_out0(2)
    );
\FETCH_REC_Instr[3]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(35),
      I1 => data_from_memory(51),
      I2 => data_from_memory(3),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(19),
      O => data_out0(3)
    );
\FETCH_REC_Instr[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(36),
      I1 => data_from_memory(52),
      I2 => data_from_memory(4),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(20),
      O => data_out0(4)
    );
\FETCH_REC_Instr[5]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(37),
      I1 => data_from_memory(53),
      I2 => data_from_memory(5),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(21),
      O => data_out0(5)
    );
\FETCH_REC_Instr[6]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(38),
      I1 => data_from_memory(54),
      I2 => data_from_memory(6),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(22),
      O => data_out0(6)
    );
\FETCH_REC_Instr[7]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(39),
      I1 => data_from_memory(55),
      I2 => data_from_memory(7),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(23),
      O => data_out0(7)
    );
\FETCH_REC_Instr[8]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(40),
      I1 => data_from_memory(56),
      I2 => data_from_memory(8),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(24),
      O => data_out0(8)
    );
\FETCH_REC_Instr[9]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => data_from_memory(41),
      I1 => data_from_memory(57),
      I2 => data_from_memory(9),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(25),
      O => data_out0(9)
    );
\FETCH_REC_has_to_save_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \is_present_reg[9]_118\,
      I1 => \is_present_reg[11]_116\,
      I2 => D(2),
      I3 => D(3),
      I4 => \is_present_reg[8]_119\,
      I5 => \is_present_reg[10]_117\,
      O => \FETCH_REC_has_to_save_i_10__0_n_0\
    );
\FETCH_REC_has_to_save_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => D(7),
      I1 => hit1(1),
      I2 => \FETCH_REC_has_to_save_i_5__6_n_0\,
      I3 => \is_present__14\,
      O => \^p_1_in\
    );
\FETCH_REC_has_to_save_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000001"
    )
        port map (
      I0 => hit1(2),
      I1 => hit1(3),
      I2 => hit1(4),
      I3 => hit1(0),
      I4 => D(6),
      O => \FETCH_REC_has_to_save_i_5__6_n_0\
    );
\FETCH_REC_has_to_save_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \FETCH_REC_has_to_save_i_7__3_n_0\,
      I1 => \FETCH_REC_has_to_save_i_8__3_n_0\,
      I2 => D(4),
      I3 => D(5),
      I4 => \FETCH_REC_has_to_save_i_9__3_n_0\,
      I5 => \FETCH_REC_has_to_save_i_10__0_n_0\,
      O => \is_present__14\
    );
\FETCH_REC_has_to_save_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \is_present_reg[5]_122\,
      I1 => \is_present_reg[7]_120\,
      I2 => D(2),
      I3 => D(3),
      I4 => \is_present_reg[4]_123\,
      I5 => \is_present_reg[6]_121\,
      O => \FETCH_REC_has_to_save_i_7__3_n_0\
    );
\FETCH_REC_has_to_save_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \is_present_reg[13]_114\,
      I1 => \is_present_reg[15]_112\,
      I2 => D(2),
      I3 => D(3),
      I4 => \is_present_reg[12]_115\,
      I5 => \is_present_reg[14]_113\,
      O => \FETCH_REC_has_to_save_i_8__3_n_0\
    );
\FETCH_REC_has_to_save_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \is_present_reg[1]_126\,
      I1 => \is_present_reg[3]_124\,
      I2 => D(2),
      I3 => D(3),
      I4 => \is_present_reg[0]_127\,
      I5 => \is_present_reg[2]_125\,
      O => \FETCH_REC_has_to_save_i_9__3_n_0\
    );
\block_sel_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(0),
      Q => block_sel_saved(0),
      R => '0'
    );
\block_sel_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(1),
      Q => block_sel_saved(1),
      R => '0'
    );
\cache_line_saved[3]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \is_present_reg[0]_0\,
      O => \cache_line_saved__0\
    );
\cache_line_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(2),
      Q => cache_line_saved(0),
      R => '0'
    );
\cache_line_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(3),
      Q => cache_line_saved(1),
      R => '0'
    );
\cache_line_saved_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(4),
      Q => cache_line_saved(2),
      R => '0'
    );
\cache_line_saved_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(5),
      Q => cache_line_saved(3),
      R => '0'
    );
content_reg: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 10) => B"11111",
      ADDRARDADDR(9 downto 6) => D(5 downto 2),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 10) => B"11111",
      ADDRBWRADDR(9 downto 6) => cache_line_saved(3 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_content_reg_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_content_reg_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_content_reg_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_content_reg_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_content_reg_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_content_reg_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DBITERR => NLW_content_reg_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => \memory\\.data\(31 downto 0),
      DINBDIN(31 downto 0) => \memory\\.data\(63 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => data_from_memory(31 downto 0),
      DOUTBDOUT(31 downto 0) => data_from_memory(63 downto 32),
      DOUTPADOUTP(3 downto 0) => NLW_content_reg_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_content_reg_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_content_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^webwe\(0),
      ENBWREN => \^curstate\(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_content_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_content_reg_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => content_reg_0(0),
      WEBWE(6) => content_reg_0(0),
      WEBWE(5) => content_reg_0(0),
      WEBWE(4) => \^webwe\(0),
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
\content_reg_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \is_present_reg[0]_0\,
      O => \^webwe\(0)
    );
\curState[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004404"
    )
        port map (
      I0 => \curState_reg[0]_2\,
      I1 => \curState_reg[0]_1\,
      I2 => FETCH_REC_Instr_valid,
      I3 => FETCH_REC_not_stall,
      I4 => \^p_1_in\,
      I5 => \^curstate\(0),
      O => \curState[0]_i_1__6_n_0\
    );
\curState_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \curState[0]_i_1__6_n_0\,
      Q => \^curstate\(0),
      R => \is_present_reg[0]_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^memory_bb\\.valid\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60\,
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0\,
      O => \curState_reg[0]_0\
    );
\is_present[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => cache_line_saved(1),
      I4 => \^curstate\(0),
      I5 => \is_present_reg[0]_127\,
      O => \is_present[0]_i_1__6_n_0\
    );
\is_present[10]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(0),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(3),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[10]_117\,
      O => \is_present[10]_i_1__6_n_0\
    );
\is_present[11]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(0),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(3),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[11]_116\,
      O => \is_present[11]_i_1__6_n_0\
    );
\is_present[12]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(0),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(3),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[12]_115\,
      O => \is_present[12]_i_1__6_n_0\
    );
\is_present[13]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(2),
      I4 => \^curstate\(0),
      I5 => \is_present_reg[13]_114\,
      O => \is_present[13]_i_1__6_n_0\
    );
\is_present[14]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(2),
      I4 => \^curstate\(0),
      I5 => \is_present_reg[14]_113\,
      O => \is_present[14]_i_1__6_n_0\
    );
\is_present[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[15]_112\,
      O => \is_present[15]_i_1__6_n_0\
    );
\is_present[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(1),
      I3 => cache_line_saved(0),
      I4 => \^curstate\(0),
      I5 => \is_present_reg[1]_126\,
      O => \is_present[1]_i_1__6_n_0\
    );
\is_present[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => cache_line_saved(1),
      I4 => \^curstate\(0),
      I5 => \is_present_reg[2]_125\,
      O => \is_present[2]_i_1__6_n_0\
    );
\is_present[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[3]_124\,
      O => \is_present[3]_i_1__6_n_0\
    );
\is_present[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(0),
      I2 => cache_line_saved(2),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[4]_123\,
      O => \is_present[4]_i_1__6_n_0\
    );
\is_present[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(1),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[5]_122\,
      O => \is_present[5]_i_1__6_n_0\
    );
\is_present[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[6]_121\,
      O => \is_present[6]_i_1__6_n_0\
    );
\is_present[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[7]_120\,
      O => \is_present[7]_i_1__6_n_0\
    );
\is_present[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(0),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(3),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[8]_119\,
      O => \is_present[8]_i_1__6_n_0\
    );
\is_present[9]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => cache_line_saved(1),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(3),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[9]_118\,
      O => \is_present[9]_i_1__6_n_0\
    );
\is_present_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[0]_i_1__6_n_0\,
      Q => \is_present_reg[0]_127\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[10]_i_1__6_n_0\,
      Q => \is_present_reg[10]_117\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[11]_i_1__6_n_0\,
      Q => \is_present_reg[11]_116\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[12]_i_1__6_n_0\,
      Q => \is_present_reg[12]_115\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[13]_i_1__6_n_0\,
      Q => \is_present_reg[13]_114\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[14]_i_1__6_n_0\,
      Q => \is_present_reg[14]_113\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[15]_i_1__6_n_0\,
      Q => \is_present_reg[15]_112\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[1]_i_1__6_n_0\,
      Q => \is_present_reg[1]_126\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[2]_i_1__6_n_0\,
      Q => \is_present_reg[2]_125\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[3]_i_1__6_n_0\,
      Q => \is_present_reg[3]_124\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[4]_i_1__6_n_0\,
      Q => \is_present_reg[4]_123\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[5]_i_1__6_n_0\,
      Q => \is_present_reg[5]_122\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[6]_i_1__6_n_0\,
      Q => \is_present_reg[6]_121\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[7]_i_1__6_n_0\,
      Q => \is_present_reg[7]_120\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[8]_i_1__6_n_0\,
      Q => \is_present_reg[8]_119\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[9]_i_1__6_n_0\,
      Q => \is_present_reg[9]_118\,
      R => \is_present_reg[0]_0\
    );
\old_grant[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004500"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => FETCH_REC_not_stall,
      I2 => FETCH_REC_Instr_valid,
      I3 => \curState_reg[0]_1\,
      I4 => \^curstate\(0),
      I5 => \old_grant[6]_i_6\,
      O => FETCH_REC_Instr_valid_reg
    );
\old_grant[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040400040"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \old_grant[7]_i_2\,
      I2 => fifo_cur_char_data_out_valid,
      I3 => FETCH_REC_Instr_valid,
      I4 => FETCH_REC_not_stall,
      I5 => \^p_1_in\,
      O => \^memory_bb\\.valid\
    );
tag_reg_0_15_0_4: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => D(5 downto 2),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => D(5 downto 2),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => D(5 downto 2),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => D(5 downto 2),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => D(5 downto 2),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => D(5 downto 2),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => D(5 downto 2),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => cache_line_saved(3 downto 0),
      DIA(1 downto 0) => tag_saved(1 downto 0),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => hit1(1 downto 0),
      DOB(1 downto 0) => hit1(3 downto 2),
      DOC(1) => NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => hit1(4),
      DOD(1 downto 0) => NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      DOE(1 downto 0) => NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED(1 downto 0),
      WCLK => s00_axi_aclk,
      WE => \tag_reg_0_15_0_4_i_1__5_n_0\
    );
\tag_reg_0_15_0_4_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \is_present_reg[0]_0\,
      O => \tag_reg_0_15_0_4_i_1__5_n_0\
    );
\tag_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(6),
      Q => tag_saved(0),
      R => '0'
    );
\tag_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(7),
      Q => tag_saved(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_12 is
  port (
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    curState : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    \curState_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_2\ : out STD_LOGIC;
    content_reg_0 : out STD_LOGIC;
    content_reg_1 : out STD_LOGIC;
    content_reg_2 : out STD_LOGIC;
    content_reg_3 : out STD_LOGIC;
    content_reg_4 : out STD_LOGIC;
    content_reg_5 : out STD_LOGIC;
    content_reg_6 : out STD_LOGIC;
    content_reg_7 : out STD_LOGIC;
    content_reg_8 : out STD_LOGIC;
    content_reg_9 : out STD_LOGIC;
    content_reg_10 : out STD_LOGIC;
    content_reg_11 : out STD_LOGIC;
    content_reg_12 : out STD_LOGIC;
    content_reg_13 : out STD_LOGIC;
    content_reg_14 : out STD_LOGIC;
    content_reg_15 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    content_reg_16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_3\ : in STD_LOGIC;
    FETCH_REC_has_to_save_reg : in STD_LOGIC;
    \head_reg[0]\ : in STD_LOGIC;
    \head_reg[0]_0\ : in STD_LOGIC;
    \curState_reg[0]_4\ : in STD_LOGIC;
    \curState_reg[0]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_12 : entity is "cache_block_directly_mapped";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_12 is
  signal FETCH_REC_has_to_save_i_11_n_0 : STD_LOGIC;
  signal FETCH_REC_has_to_save_i_12_n_0 : STD_LOGIC;
  signal FETCH_REC_has_to_save_i_13_n_0 : STD_LOGIC;
  signal FETCH_REC_has_to_save_i_14_n_0 : STD_LOGIC;
  signal \FETCH_REC_has_to_save_i_5__5_n_0\ : STD_LOGIC;
  signal \FETCH_REC_has_to_save_i_6__5_n_0\ : STD_LOGIC;
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal block_sel_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cache_line_saved : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cache_line_saved__0\ : STD_LOGIC;
  signal \^curstate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \curState[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \^curstate_reg[0]_0\ : STD_LOGIC;
  signal data_from_memory : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal hit1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \is_present[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \is_present_reg[0]_111\ : STD_LOGIC;
  signal \is_present_reg[10]_101\ : STD_LOGIC;
  signal \is_present_reg[11]_100\ : STD_LOGIC;
  signal \is_present_reg[12]_99\ : STD_LOGIC;
  signal \is_present_reg[13]_98\ : STD_LOGIC;
  signal \is_present_reg[14]_97\ : STD_LOGIC;
  signal \is_present_reg[15]_96\ : STD_LOGIC;
  signal \is_present_reg[1]_110\ : STD_LOGIC;
  signal \is_present_reg[2]_109\ : STD_LOGIC;
  signal \is_present_reg[3]_108\ : STD_LOGIC;
  signal \is_present_reg[4]_107\ : STD_LOGIC;
  signal \is_present_reg[5]_106\ : STD_LOGIC;
  signal \is_present_reg[6]_105\ : STD_LOGIC;
  signal \is_present_reg[7]_104\ : STD_LOGIC;
  signal \is_present_reg[8]_103\ : STD_LOGIC;
  signal \is_present_reg[9]_102\ : STD_LOGIC;
  signal \^s00_axi_aclk_0\ : STD_LOGIC;
  signal \tag_reg_0_15_0_4_i_1__4_n_0\ : STD_LOGIC;
  signal tag_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_content_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_1__5\ : label is "soft_lutpair490";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg : label is "anEngine/anEngine/a_cache/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg : label is 63;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg : label is 496;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg : label is 63;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__21\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__22\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \head[4]_i_1__22\ : label is "soft_lutpair489";
  attribute METHODOLOGY_DRC_VIOS of tag_reg_0_15_0_4 : label is "";
  attribute RTL_RAM_BITS of tag_reg_0_15_0_4 : label is 80;
  attribute RTL_RAM_NAME of tag_reg_0_15_0_4 : label is "anEngine/anEngine/a_cache/tag";
  attribute ram_addr_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_addr_end of tag_reg_0_15_0_4 : label is 15;
  attribute ram_offset of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_end of tag_reg_0_15_0_4 : label is 4;
begin
  WEBWE(0) <= \^webwe\(0);
  curState(0) <= \^curstate\(0);
  \curState_reg[0]_0\ <= \^curstate_reg[0]_0\;
  s00_axi_aclk_0 <= \^s00_axi_aclk_0\;
\FETCH_REC_Instr[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(0),
      I1 => data_from_memory(16),
      I2 => data_from_memory(32),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(48),
      O => content_reg_0
    );
\FETCH_REC_Instr[10]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(10),
      I1 => data_from_memory(26),
      I2 => data_from_memory(42),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(58),
      O => content_reg_10
    );
\FETCH_REC_Instr[11]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(11),
      I1 => data_from_memory(27),
      I2 => data_from_memory(43),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(59),
      O => content_reg_11
    );
\FETCH_REC_Instr[12]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(12),
      I1 => data_from_memory(28),
      I2 => data_from_memory(44),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(60),
      O => content_reg_12
    );
\FETCH_REC_Instr[13]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(13),
      I1 => data_from_memory(29),
      I2 => data_from_memory(45),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(61),
      O => content_reg_13
    );
\FETCH_REC_Instr[14]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(14),
      I1 => data_from_memory(30),
      I2 => data_from_memory(46),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(62),
      O => content_reg_14
    );
\FETCH_REC_Instr[15]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => data_from_memory(15),
      I1 => data_from_memory(31),
      I2 => data_from_memory(63),
      I3 => block_sel_saved(0),
      I4 => block_sel_saved(1),
      I5 => data_from_memory(47),
      O => content_reg_15
    );
\FETCH_REC_Instr[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(1),
      I1 => data_from_memory(17),
      I2 => data_from_memory(33),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(49),
      O => content_reg_1
    );
\FETCH_REC_Instr[2]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => data_from_memory(2),
      I1 => data_from_memory(18),
      I2 => data_from_memory(50),
      I3 => block_sel_saved(0),
      I4 => block_sel_saved(1),
      I5 => data_from_memory(34),
      O => content_reg_2
    );
\FETCH_REC_Instr[3]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(3),
      I1 => data_from_memory(19),
      I2 => data_from_memory(35),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(51),
      O => content_reg_3
    );
\FETCH_REC_Instr[4]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(4),
      I1 => data_from_memory(20),
      I2 => data_from_memory(36),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(52),
      O => content_reg_4
    );
\FETCH_REC_Instr[5]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(5),
      I1 => data_from_memory(21),
      I2 => data_from_memory(37),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(53),
      O => content_reg_5
    );
\FETCH_REC_Instr[6]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(6),
      I1 => data_from_memory(22),
      I2 => data_from_memory(38),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(54),
      O => content_reg_6
    );
\FETCH_REC_Instr[7]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(7),
      I1 => data_from_memory(23),
      I2 => data_from_memory(39),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(55),
      O => content_reg_7
    );
\FETCH_REC_Instr[8]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(8),
      I1 => data_from_memory(24),
      I2 => data_from_memory(40),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(56),
      O => content_reg_8
    );
\FETCH_REC_Instr[9]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(9),
      I1 => data_from_memory(25),
      I2 => data_from_memory(41),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(57),
      O => content_reg_9
    );
FETCH_REC_has_to_save_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[11]_100\,
      I1 => \is_present_reg[10]_101\,
      I2 => D(3),
      I3 => \is_present_reg[9]_102\,
      I4 => D(2),
      I5 => \is_present_reg[8]_103\,
      O => FETCH_REC_has_to_save_i_11_n_0
    );
FETCH_REC_has_to_save_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[15]_96\,
      I1 => \is_present_reg[14]_97\,
      I2 => D(3),
      I3 => \is_present_reg[13]_98\,
      I4 => D(2),
      I5 => \is_present_reg[12]_99\,
      O => FETCH_REC_has_to_save_i_12_n_0
    );
FETCH_REC_has_to_save_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[7]_104\,
      I1 => \is_present_reg[6]_105\,
      I2 => D(3),
      I3 => \is_present_reg[5]_106\,
      I4 => D(2),
      I5 => \is_present_reg[4]_107\,
      O => FETCH_REC_has_to_save_i_13_n_0
    );
FETCH_REC_has_to_save_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[3]_108\,
      I1 => \is_present_reg[2]_109\,
      I2 => D(3),
      I3 => \is_present_reg[1]_110\,
      I4 => D(2),
      I5 => \is_present_reg[0]_111\,
      O => FETCH_REC_has_to_save_i_14_n_0
    );
\FETCH_REC_has_to_save_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => FETCH_REC_has_to_save_reg,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      O => \curState_reg[0]_1\(0)
    );
\FETCH_REC_has_to_save_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FETCH_REC_has_to_save_i_5__5_n_0\,
      I1 => hit1(3),
      I2 => \FETCH_REC_has_to_save_i_6__5_n_0\,
      O => \^s00_axi_aclk_0\
    );
\FETCH_REC_has_to_save_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => hit1(4),
      I1 => hit1(2),
      I2 => D(7),
      I3 => hit1(1),
      I4 => hit1(0),
      I5 => D(6),
      O => \FETCH_REC_has_to_save_i_5__5_n_0\
    );
\FETCH_REC_has_to_save_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F303F50505F5F"
    )
        port map (
      I0 => FETCH_REC_has_to_save_i_11_n_0,
      I1 => FETCH_REC_has_to_save_i_12_n_0,
      I2 => D(5),
      I3 => FETCH_REC_has_to_save_i_13_n_0,
      I4 => FETCH_REC_has_to_save_i_14_n_0,
      I5 => D(4),
      O => \FETCH_REC_has_to_save_i_6__5_n_0\
    );
\block_sel_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(0),
      Q => block_sel_saved(0),
      R => '0'
    );
\block_sel_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(1),
      Q => block_sel_saved(1),
      R => '0'
    );
\cache_line_saved[3]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \curState_reg[0]_3\,
      I1 => \^curstate\(0),
      O => \cache_line_saved__0\
    );
\cache_line_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(2),
      Q => cache_line_saved(0),
      R => '0'
    );
\cache_line_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(3),
      Q => cache_line_saved(1),
      R => '0'
    );
\cache_line_saved_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(4),
      Q => cache_line_saved(2),
      R => '0'
    );
\cache_line_saved_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(5),
      Q => cache_line_saved(3),
      R => '0'
    );
content_reg: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 10) => B"11111",
      ADDRARDADDR(9 downto 6) => D(5 downto 2),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 10) => B"11111",
      ADDRBWRADDR(9 downto 6) => cache_line_saved(3 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_content_reg_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_content_reg_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_content_reg_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_content_reg_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_content_reg_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_content_reg_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DBITERR => NLW_content_reg_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => \memory\\.data\(31 downto 0),
      DINBDIN(31 downto 0) => \memory\\.data\(63 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => data_from_memory(31 downto 0),
      DOUTBDOUT(31 downto 0) => data_from_memory(63 downto 32),
      DOUTPADOUTP(3 downto 0) => NLW_content_reg_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_content_reg_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_content_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^webwe\(0),
      ENBWREN => \^curstate\(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_content_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_content_reg_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => content_reg_16(0),
      WEBWE(6) => content_reg_16(0),
      WEBWE(5) => content_reg_16(0),
      WEBWE(4) => content_reg_16(0),
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
\content_reg_bram_0_i_18__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => FETCH_REC_has_to_save_reg,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]_0\,
      O => \^curstate_reg[0]_0\
    );
\content_reg_bram_0_i_18__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => FETCH_REC_has_to_save_reg,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]_0\,
      O => \curState_reg[0]_2\
    );
\content_reg_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \curState_reg[0]_3\,
      O => \^webwe\(0)
    );
\curState[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \curState_reg[0]_4\,
      I1 => \curState_reg[0]_5\,
      I2 => \^curstate\(0),
      O => \curState[0]_i_1__5_n_0\
    );
\curState_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \curState[0]_i_1__5_n_0\,
      Q => \^curstate\(0),
      R => \curState_reg[0]_3\
    );
\head[4]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^curstate_reg[0]_0\,
      O => E(0)
    );
\head[4]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => FETCH_REC_has_to_save_reg,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]\,
      I4 => \head_reg[0]_0\,
      O => p_0_in(0)
    );
\is_present[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[0]_111\,
      O => \is_present[0]_i_1__5_n_0\
    );
\is_present[10]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(3),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[10]_101\,
      O => \is_present[10]_i_1__5_n_0\
    );
\is_present[11]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[11]_100\,
      O => \is_present[11]_i_1__5_n_0\
    );
\is_present[12]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(2),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[12]_99\,
      O => \is_present[12]_i_1__5_n_0\
    );
\is_present[13]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[13]_98\,
      O => \is_present[13]_i_1__5_n_0\
    );
\is_present[14]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(3),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[14]_97\,
      O => \is_present[14]_i_1__5_n_0\
    );
\is_present[15]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => cache_line_saved(2),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[15]_96\,
      O => \is_present[15]_i_1__5_n_0\
    );
\is_present[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[1]_110\,
      O => \is_present[1]_i_1__5_n_0\
    );
\is_present[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[2]_109\,
      O => \is_present[2]_i_1__5_n_0\
    );
\is_present[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[3]_108\,
      O => \is_present[3]_i_1__5_n_0\
    );
\is_present[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[4]_107\,
      O => \is_present[4]_i_1__5_n_0\
    );
\is_present[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(3),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[5]_106\,
      O => \is_present[5]_i_1__5_n_0\
    );
\is_present[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[6]_105\,
      O => \is_present[6]_i_1__5_n_0\
    );
\is_present[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(3),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[7]_104\,
      O => \is_present[7]_i_1__5_n_0\
    );
\is_present[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[8]_103\,
      O => \is_present[8]_i_1__5_n_0\
    );
\is_present[9]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[9]_102\,
      O => \is_present[9]_i_1__5_n_0\
    );
\is_present_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[0]_i_1__5_n_0\,
      Q => \is_present_reg[0]_111\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[10]_i_1__5_n_0\,
      Q => \is_present_reg[10]_101\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[11]_i_1__5_n_0\,
      Q => \is_present_reg[11]_100\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[12]_i_1__5_n_0\,
      Q => \is_present_reg[12]_99\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[13]_i_1__5_n_0\,
      Q => \is_present_reg[13]_98\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[14]_i_1__5_n_0\,
      Q => \is_present_reg[14]_97\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[15]_i_1__5_n_0\,
      Q => \is_present_reg[15]_96\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[1]_i_1__5_n_0\,
      Q => \is_present_reg[1]_110\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[2]_i_1__5_n_0\,
      Q => \is_present_reg[2]_109\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[3]_i_1__5_n_0\,
      Q => \is_present_reg[3]_108\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[4]_i_1__5_n_0\,
      Q => \is_present_reg[4]_107\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[5]_i_1__5_n_0\,
      Q => \is_present_reg[5]_106\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[6]_i_1__5_n_0\,
      Q => \is_present_reg[6]_105\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[7]_i_1__5_n_0\,
      Q => \is_present_reg[7]_104\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[8]_i_1__5_n_0\,
      Q => \is_present_reg[8]_103\,
      R => \curState_reg[0]_3\
    );
\is_present_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[9]_i_1__5_n_0\,
      Q => \is_present_reg[9]_102\,
      R => \curState_reg[0]_3\
    );
tag_reg_0_15_0_4: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => D(5 downto 2),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => D(5 downto 2),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => D(5 downto 2),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => D(5 downto 2),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => D(5 downto 2),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => D(5 downto 2),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => D(5 downto 2),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => cache_line_saved(3 downto 0),
      DIA(1 downto 0) => tag_saved(1 downto 0),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => hit1(1 downto 0),
      DOB(1 downto 0) => hit1(3 downto 2),
      DOC(1) => NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => hit1(4),
      DOD(1 downto 0) => NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      DOE(1 downto 0) => NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED(1 downto 0),
      WCLK => s00_axi_aclk,
      WE => \tag_reg_0_15_0_4_i_1__4_n_0\
    );
\tag_reg_0_15_0_4_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \curState_reg[0]_3\,
      O => \tag_reg_0_15_0_4_i_1__4_n_0\
    );
\tag_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(6),
      Q => tag_saved(0),
      R => '0'
    );
\tag_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(7),
      Q => tag_saved(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_25 is
  port (
    curState : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_1\ : out STD_LOGIC;
    \curState_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_3\ : out STD_LOGIC;
    \curState_reg[0]_4\ : out STD_LOGIC;
    content_reg_0 : out STD_LOGIC;
    content_reg_1 : out STD_LOGIC;
    content_reg_2 : out STD_LOGIC;
    content_reg_3 : out STD_LOGIC;
    content_reg_4 : out STD_LOGIC;
    content_reg_5 : out STD_LOGIC;
    content_reg_6 : out STD_LOGIC;
    content_reg_7 : out STD_LOGIC;
    content_reg_8 : out STD_LOGIC;
    content_reg_9 : out STD_LOGIC;
    content_reg_10 : out STD_LOGIC;
    content_reg_11 : out STD_LOGIC;
    content_reg_12 : out STD_LOGIC;
    content_reg_13 : out STD_LOGIC;
    content_reg_14 : out STD_LOGIC;
    content_reg_15 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \old_grant_reg[5]\ : in STD_LOGIC;
    FETCH_REC_Instr_valid : in STD_LOGIC;
    \old_grant_reg[5]_0\ : in STD_LOGIC;
    \is_present_reg[0]_0\ : in STD_LOGIC;
    \curState_reg[0]_5\ : in STD_LOGIC;
    \head_reg[0]\ : in STD_LOGIC;
    \head_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[6]\ : in STD_LOGIC;
    \old_grant_reg[6]_0\ : in STD_LOGIC;
    \old_grant_reg[6]_1\ : in STD_LOGIC;
    \old_grant_reg[6]_2\ : in STD_LOGIC;
    \old_grant_reg[6]_3\ : in STD_LOGIC;
    \curState_reg[0]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_25 : entity is "cache_block_directly_mapped";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_25 is
  signal \FETCH_REC_has_to_save_i_5__4_n_0\ : STD_LOGIC;
  signal block_sel_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cache_line_saved : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cache_line_saved__0\ : STD_LOGIC;
  signal \^curstate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \curState[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \^curstate_reg[0]_0\ : STD_LOGIC;
  signal \^curstate_reg[0]_1\ : STD_LOGIC;
  signal data_from_memory : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal hit1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \is_present[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \is_present_reg[0]_95\ : STD_LOGIC;
  signal \is_present_reg[10]_85\ : STD_LOGIC;
  signal \is_present_reg[11]_84\ : STD_LOGIC;
  signal \is_present_reg[12]_83\ : STD_LOGIC;
  signal \is_present_reg[13]_82\ : STD_LOGIC;
  signal \is_present_reg[14]_81\ : STD_LOGIC;
  signal \is_present_reg[15]_80\ : STD_LOGIC;
  signal \is_present_reg[1]_94\ : STD_LOGIC;
  signal \is_present_reg[2]_93\ : STD_LOGIC;
  signal \is_present_reg[3]_92\ : STD_LOGIC;
  signal \is_present_reg[4]_91\ : STD_LOGIC;
  signal \is_present_reg[5]_90\ : STD_LOGIC;
  signal \is_present_reg[6]_89\ : STD_LOGIC;
  signal \is_present_reg[7]_88\ : STD_LOGIC;
  signal \is_present_reg[8]_87\ : STD_LOGIC;
  signal \is_present_reg[9]_86\ : STD_LOGIC;
  signal \old_grant[5]_i_10_n_0\ : STD_LOGIC;
  signal \old_grant[5]_i_11_n_0\ : STD_LOGIC;
  signal \old_grant[5]_i_12_n_0\ : STD_LOGIC;
  signal \old_grant[5]_i_13_n_0\ : STD_LOGIC;
  signal \old_grant[5]_i_6_n_0\ : STD_LOGIC;
  signal \old_grant[5]_i_7_n_0\ : STD_LOGIC;
  signal \^s00_axi_aclk_0\ : STD_LOGIC;
  signal \tag_reg_0_15_0_4_i_1__3_n_0\ : STD_LOGIC;
  signal tag_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_content_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_1__4\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_3__4\ : label is "soft_lutpair419";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg : label is "anEngine/anEngine/a_cache/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg : label is 63;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg : label is 496;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg : label is 63;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__19\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__20\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \head[4]_i_1__21\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \old_grant[5]_i_6\ : label is "soft_lutpair419";
  attribute METHODOLOGY_DRC_VIOS of tag_reg_0_15_0_4 : label is "";
  attribute RTL_RAM_BITS of tag_reg_0_15_0_4 : label is 80;
  attribute RTL_RAM_NAME of tag_reg_0_15_0_4 : label is "anEngine/anEngine/a_cache/tag";
  attribute ram_addr_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_addr_end of tag_reg_0_15_0_4 : label is 15;
  attribute ram_offset of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_end of tag_reg_0_15_0_4 : label is 4;
begin
  curState(0) <= \^curstate\(0);
  \curState_reg[0]_0\ <= \^curstate_reg[0]_0\;
  \curState_reg[0]_1\ <= \^curstate_reg[0]_1\;
  s00_axi_aclk_0 <= \^s00_axi_aclk_0\;
\FETCH_REC_Instr[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(0),
      I1 => data_from_memory(16),
      I2 => data_from_memory(32),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(48),
      O => content_reg_0
    );
\FETCH_REC_Instr[10]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(10),
      I1 => data_from_memory(26),
      I2 => data_from_memory(42),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(58),
      O => content_reg_10
    );
\FETCH_REC_Instr[11]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(11),
      I1 => data_from_memory(27),
      I2 => data_from_memory(43),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(59),
      O => content_reg_11
    );
\FETCH_REC_Instr[12]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(12),
      I1 => data_from_memory(28),
      I2 => data_from_memory(44),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(60),
      O => content_reg_12
    );
\FETCH_REC_Instr[13]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(13),
      I1 => data_from_memory(29),
      I2 => data_from_memory(45),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(61),
      O => content_reg_13
    );
\FETCH_REC_Instr[14]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(14),
      I1 => data_from_memory(30),
      I2 => data_from_memory(46),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(62),
      O => content_reg_14
    );
\FETCH_REC_Instr[15]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => data_from_memory(15),
      I1 => data_from_memory(31),
      I2 => data_from_memory(63),
      I3 => block_sel_saved(0),
      I4 => block_sel_saved(1),
      I5 => data_from_memory(47),
      O => content_reg_15
    );
\FETCH_REC_Instr[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(1),
      I1 => data_from_memory(17),
      I2 => data_from_memory(33),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(49),
      O => content_reg_1
    );
\FETCH_REC_Instr[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => data_from_memory(2),
      I1 => data_from_memory(18),
      I2 => data_from_memory(50),
      I3 => block_sel_saved(0),
      I4 => block_sel_saved(1),
      I5 => data_from_memory(34),
      O => content_reg_2
    );
\FETCH_REC_Instr[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(3),
      I1 => data_from_memory(19),
      I2 => data_from_memory(35),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(51),
      O => content_reg_3
    );
\FETCH_REC_Instr[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(4),
      I1 => data_from_memory(20),
      I2 => data_from_memory(36),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(52),
      O => content_reg_4
    );
\FETCH_REC_Instr[5]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(5),
      I1 => data_from_memory(21),
      I2 => data_from_memory(37),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(53),
      O => content_reg_5
    );
\FETCH_REC_Instr[6]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(6),
      I1 => data_from_memory(22),
      I2 => data_from_memory(38),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(54),
      O => content_reg_6
    );
\FETCH_REC_Instr[7]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(7),
      I1 => data_from_memory(23),
      I2 => data_from_memory(39),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(55),
      O => content_reg_7
    );
\FETCH_REC_Instr[8]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(8),
      I1 => data_from_memory(24),
      I2 => data_from_memory(40),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(56),
      O => content_reg_8
    );
\FETCH_REC_Instr[9]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(9),
      I1 => data_from_memory(25),
      I2 => data_from_memory(41),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(57),
      O => content_reg_9
    );
\FETCH_REC_has_to_save_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      O => \curState_reg[0]_2\(0)
    );
\FETCH_REC_has_to_save_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FETCH_REC_has_to_save_i_5__4_n_0\,
      I1 => hit1(3),
      I2 => \old_grant[5]_i_7_n_0\,
      O => \^s00_axi_aclk_0\
    );
\FETCH_REC_has_to_save_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => hit1(4),
      I1 => hit1(2),
      I2 => D(7),
      I3 => hit1(1),
      I4 => hit1(0),
      I5 => D(6),
      O => \FETCH_REC_has_to_save_i_5__4_n_0\
    );
\block_sel_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(0),
      Q => block_sel_saved(0),
      R => '0'
    );
\block_sel_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(1),
      Q => block_sel_saved(1),
      R => '0'
    );
\cache_line_saved[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \is_present_reg[0]_0\,
      I1 => \^curstate\(0),
      O => \cache_line_saved__0\
    );
\cache_line_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(2),
      Q => cache_line_saved(0),
      R => '0'
    );
\cache_line_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(3),
      Q => cache_line_saved(1),
      R => '0'
    );
\cache_line_saved_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(4),
      Q => cache_line_saved(2),
      R => '0'
    );
\cache_line_saved_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(5),
      Q => cache_line_saved(3),
      R => '0'
    );
content_reg: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 10) => B"11111",
      ADDRARDADDR(9 downto 6) => D(5 downto 2),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 10) => B"11111",
      ADDRBWRADDR(9 downto 6) => cache_line_saved(3 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_content_reg_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_content_reg_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_content_reg_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_content_reg_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_content_reg_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_content_reg_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DBITERR => NLW_content_reg_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => \memory\\.data\(31 downto 0),
      DINBDIN(31 downto 0) => \memory\\.data\(63 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => data_from_memory(31 downto 0),
      DOUTBDOUT(31 downto 0) => data_from_memory(63 downto 32),
      DOUTPADOUTP(3 downto 0) => NLW_content_reg_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_content_reg_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_content_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => WEBWE(0),
      ENBWREN => \^curstate\(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_content_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_content_reg_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => WEBWE(1),
      WEBWE(6) => WEBWE(1),
      WEBWE(5) => WEBWE(1),
      WEBWE(4) => WEBWE(1),
      WEBWE(3 downto 2) => WEBWE(1 downto 0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\content_reg_bram_0_i_18__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]_0\,
      O => \^curstate_reg[0]_1\
    );
\content_reg_bram_0_i_18__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]_0\,
      O => \curState_reg[0]_3\
    );
\curState[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \curState_reg[0]_6\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \curState_reg[0]_5\,
      I3 => \^curstate\(0),
      O => \curState[0]_i_1__4_n_0\
    );
\curState_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \curState[0]_i_1__4_n_0\,
      Q => \^curstate\(0),
      R => \is_present_reg[0]_0\
    );
\head[4]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^curstate_reg[0]_1\,
      O => E(0)
    );
\head[4]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]\,
      I4 => \head_reg[0]_0\,
      O => p_0_in(0)
    );
\is_present[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[0]_95\,
      O => \is_present[0]_i_1__4_n_0\
    );
\is_present[10]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(3),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[10]_85\,
      O => \is_present[10]_i_1__4_n_0\
    );
\is_present[11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[11]_84\,
      O => \is_present[11]_i_1__4_n_0\
    );
\is_present[12]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(2),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[12]_83\,
      O => \is_present[12]_i_1__4_n_0\
    );
\is_present[13]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[13]_82\,
      O => \is_present[13]_i_1__4_n_0\
    );
\is_present[14]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(3),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[14]_81\,
      O => \is_present[14]_i_1__4_n_0\
    );
\is_present[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => cache_line_saved(2),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[15]_80\,
      O => \is_present[15]_i_1__4_n_0\
    );
\is_present[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[1]_94\,
      O => \is_present[1]_i_1__4_n_0\
    );
\is_present[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[2]_93\,
      O => \is_present[2]_i_1__4_n_0\
    );
\is_present[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[3]_92\,
      O => \is_present[3]_i_1__4_n_0\
    );
\is_present[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[4]_91\,
      O => \is_present[4]_i_1__4_n_0\
    );
\is_present[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(3),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[5]_90\,
      O => \is_present[5]_i_1__4_n_0\
    );
\is_present[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[6]_89\,
      O => \is_present[6]_i_1__4_n_0\
    );
\is_present[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(3),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[7]_88\,
      O => \is_present[7]_i_1__4_n_0\
    );
\is_present[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[8]_87\,
      O => \is_present[8]_i_1__4_n_0\
    );
\is_present[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[9]_86\,
      O => \is_present[9]_i_1__4_n_0\
    );
\is_present_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[0]_i_1__4_n_0\,
      Q => \is_present_reg[0]_95\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[10]_i_1__4_n_0\,
      Q => \is_present_reg[10]_85\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[11]_i_1__4_n_0\,
      Q => \is_present_reg[11]_84\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[12]_i_1__4_n_0\,
      Q => \is_present_reg[12]_83\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[13]_i_1__4_n_0\,
      Q => \is_present_reg[13]_82\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[14]_i_1__4_n_0\,
      Q => \is_present_reg[14]_81\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[15]_i_1__4_n_0\,
      Q => \is_present_reg[15]_80\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[1]_i_1__4_n_0\,
      Q => \is_present_reg[1]_94\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[2]_i_1__4_n_0\,
      Q => \is_present_reg[2]_93\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[3]_i_1__4_n_0\,
      Q => \is_present_reg[3]_92\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[4]_i_1__4_n_0\,
      Q => \is_present_reg[4]_91\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[5]_i_1__4_n_0\,
      Q => \is_present_reg[5]_90\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[6]_i_1__4_n_0\,
      Q => \is_present_reg[6]_89\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[7]_i_1__4_n_0\,
      Q => \is_present_reg[7]_88\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[8]_i_1__4_n_0\,
      Q => \is_present_reg[8]_87\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[9]_i_1__4_n_0\,
      Q => \is_present_reg[9]_86\,
      R => \is_present_reg[0]_0\
    );
\old_grant[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[11]_84\,
      I1 => \is_present_reg[10]_85\,
      I2 => D(3),
      I3 => \is_present_reg[9]_86\,
      I4 => D(2),
      I5 => \is_present_reg[8]_87\,
      O => \old_grant[5]_i_10_n_0\
    );
\old_grant[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[15]_80\,
      I1 => \is_present_reg[14]_81\,
      I2 => D(3),
      I3 => \is_present_reg[13]_82\,
      I4 => D(2),
      I5 => \is_present_reg[12]_83\,
      O => \old_grant[5]_i_11_n_0\
    );
\old_grant[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[7]_88\,
      I1 => \is_present_reg[6]_89\,
      I2 => D(3),
      I3 => \is_present_reg[5]_90\,
      I4 => D(2),
      I5 => \is_present_reg[4]_91\,
      O => \old_grant[5]_i_12_n_0\
    );
\old_grant[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[3]_92\,
      I1 => \is_present_reg[2]_93\,
      I2 => D(3),
      I3 => \is_present_reg[1]_94\,
      I4 => D(2),
      I5 => \is_present_reg[0]_95\,
      O => \old_grant[5]_i_13_n_0\
    );
\old_grant[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \old_grant[5]_i_6_n_0\,
      I2 => \old_grant[5]_i_7_n_0\,
      I3 => \old_grant_reg[5]\,
      I4 => FETCH_REC_Instr_valid,
      I5 => \old_grant_reg[5]_0\,
      O => \^curstate_reg[0]_0\
    );
\old_grant[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hit1(3),
      I1 => \FETCH_REC_has_to_save_i_5__4_n_0\,
      O => \old_grant[5]_i_6_n_0\
    );
\old_grant[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F303F50505F5F"
    )
        port map (
      I0 => \old_grant[5]_i_10_n_0\,
      I1 => \old_grant[5]_i_11_n_0\,
      I2 => D(5),
      I3 => \old_grant[5]_i_12_n_0\,
      I4 => \old_grant[5]_i_13_n_0\,
      I5 => D(4),
      O => \old_grant[5]_i_7_n_0\
    );
\old_grant[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^curstate_reg[0]_0\,
      I1 => \old_grant_reg[6]\,
      I2 => \old_grant_reg[6]_0\,
      I3 => \old_grant_reg[6]_1\,
      I4 => \old_grant_reg[6]_2\,
      I5 => \old_grant_reg[6]_3\,
      O => \curState_reg[0]_4\
    );
tag_reg_0_15_0_4: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => D(5 downto 2),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => D(5 downto 2),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => D(5 downto 2),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => D(5 downto 2),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => D(5 downto 2),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => D(5 downto 2),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => D(5 downto 2),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => cache_line_saved(3 downto 0),
      DIA(1 downto 0) => tag_saved(1 downto 0),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => hit1(1 downto 0),
      DOB(1 downto 0) => hit1(3 downto 2),
      DOC(1) => NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => hit1(4),
      DOD(1 downto 0) => NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      DOE(1 downto 0) => NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED(1 downto 0),
      WCLK => s00_axi_aclk,
      WE => \tag_reg_0_15_0_4_i_1__3_n_0\
    );
\tag_reg_0_15_0_4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \is_present_reg[0]_0\,
      O => \tag_reg_0_15_0_4_i_1__3_n_0\
    );
\tag_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(6),
      Q => tag_saved(0),
      R => '0'
    );
\tag_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(7),
      Q => tag_saved(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_38 is
  port (
    curState : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_1\ : out STD_LOGIC;
    \curState_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_3\ : out STD_LOGIC;
    \curState_reg[0]_4\ : out STD_LOGIC;
    content_reg_0 : out STD_LOGIC;
    content_reg_1 : out STD_LOGIC;
    content_reg_2 : out STD_LOGIC;
    content_reg_3 : out STD_LOGIC;
    content_reg_4 : out STD_LOGIC;
    content_reg_5 : out STD_LOGIC;
    content_reg_6 : out STD_LOGIC;
    content_reg_7 : out STD_LOGIC;
    content_reg_8 : out STD_LOGIC;
    content_reg_9 : out STD_LOGIC;
    content_reg_10 : out STD_LOGIC;
    content_reg_11 : out STD_LOGIC;
    content_reg_12 : out STD_LOGIC;
    content_reg_13 : out STD_LOGIC;
    content_reg_14 : out STD_LOGIC;
    content_reg_15 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \old_grant_reg[4]\ : in STD_LOGIC;
    FETCH_REC_Instr_valid : in STD_LOGIC;
    \old_grant_reg[4]_0\ : in STD_LOGIC;
    \curState_reg[0]_5\ : in STD_LOGIC;
    \curState_reg[0]_6\ : in STD_LOGIC;
    \head_reg[0]\ : in STD_LOGIC;
    \head_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[5]\ : in STD_LOGIC;
    \old_grant_reg[5]_0\ : in STD_LOGIC;
    \old_grant_reg[5]_1\ : in STD_LOGIC;
    \old_grant_reg[5]_2\ : in STD_LOGIC;
    \curState_reg[0]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_38 : entity is "cache_block_directly_mapped";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_38 is
  signal \FETCH_REC_has_to_save_i_5__3_n_0\ : STD_LOGIC;
  signal block_sel_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cache_line_saved : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cache_line_saved__0\ : STD_LOGIC;
  signal \^curstate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \curState[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \^curstate_reg[0]_0\ : STD_LOGIC;
  signal \^curstate_reg[0]_1\ : STD_LOGIC;
  signal data_from_memory : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal hit1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \is_present[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \is_present_reg[0]_79\ : STD_LOGIC;
  signal \is_present_reg[10]_69\ : STD_LOGIC;
  signal \is_present_reg[11]_68\ : STD_LOGIC;
  signal \is_present_reg[12]_67\ : STD_LOGIC;
  signal \is_present_reg[13]_66\ : STD_LOGIC;
  signal \is_present_reg[14]_65\ : STD_LOGIC;
  signal \is_present_reg[15]_64\ : STD_LOGIC;
  signal \is_present_reg[1]_78\ : STD_LOGIC;
  signal \is_present_reg[2]_77\ : STD_LOGIC;
  signal \is_present_reg[3]_76\ : STD_LOGIC;
  signal \is_present_reg[4]_75\ : STD_LOGIC;
  signal \is_present_reg[5]_74\ : STD_LOGIC;
  signal \is_present_reg[6]_73\ : STD_LOGIC;
  signal \is_present_reg[7]_72\ : STD_LOGIC;
  signal \is_present_reg[8]_71\ : STD_LOGIC;
  signal \is_present_reg[9]_70\ : STD_LOGIC;
  signal \old_grant[4]_i_10_n_0\ : STD_LOGIC;
  signal \old_grant[4]_i_11_n_0\ : STD_LOGIC;
  signal \old_grant[4]_i_12_n_0\ : STD_LOGIC;
  signal \old_grant[4]_i_13_n_0\ : STD_LOGIC;
  signal \old_grant[4]_i_6_n_0\ : STD_LOGIC;
  signal \old_grant[4]_i_7_n_0\ : STD_LOGIC;
  signal \^s00_axi_aclk_0\ : STD_LOGIC;
  signal \^slv_reg4_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tag_reg_0_15_0_4_i_1__2_n_0\ : STD_LOGIC;
  signal tag_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_content_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_1__3\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_3__3\ : label is "soft_lutpair349";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg : label is "anEngine/anEngine/a_cache/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg : label is 63;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg : label is 496;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg : label is 63;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__17\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__18\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \head[4]_i_1__20\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \old_grant[4]_i_6\ : label is "soft_lutpair349";
  attribute METHODOLOGY_DRC_VIOS of tag_reg_0_15_0_4 : label is "";
  attribute RTL_RAM_BITS of tag_reg_0_15_0_4 : label is 80;
  attribute RTL_RAM_NAME of tag_reg_0_15_0_4 : label is "anEngine/anEngine/a_cache/tag";
  attribute ram_addr_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_addr_end of tag_reg_0_15_0_4 : label is 15;
  attribute ram_offset of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_end of tag_reg_0_15_0_4 : label is 4;
begin
  curState(0) <= \^curstate\(0);
  \curState_reg[0]_0\ <= \^curstate_reg[0]_0\;
  \curState_reg[0]_1\ <= \^curstate_reg[0]_1\;
  s00_axi_aclk_0 <= \^s00_axi_aclk_0\;
  \slv_reg4_reg[0]\(0) <= \^slv_reg4_reg[0]\(0);
\FETCH_REC_Instr[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(0),
      I1 => data_from_memory(16),
      I2 => data_from_memory(32),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(48),
      O => content_reg_0
    );
\FETCH_REC_Instr[10]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(10),
      I1 => data_from_memory(26),
      I2 => data_from_memory(42),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(58),
      O => content_reg_10
    );
\FETCH_REC_Instr[11]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(11),
      I1 => data_from_memory(27),
      I2 => data_from_memory(43),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(59),
      O => content_reg_11
    );
\FETCH_REC_Instr[12]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(12),
      I1 => data_from_memory(28),
      I2 => data_from_memory(44),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(60),
      O => content_reg_12
    );
\FETCH_REC_Instr[13]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(13),
      I1 => data_from_memory(29),
      I2 => data_from_memory(45),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(61),
      O => content_reg_13
    );
\FETCH_REC_Instr[14]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(14),
      I1 => data_from_memory(30),
      I2 => data_from_memory(46),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(62),
      O => content_reg_14
    );
\FETCH_REC_Instr[15]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => data_from_memory(15),
      I1 => data_from_memory(31),
      I2 => data_from_memory(63),
      I3 => block_sel_saved(0),
      I4 => block_sel_saved(1),
      I5 => data_from_memory(47),
      O => content_reg_15
    );
\FETCH_REC_Instr[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(1),
      I1 => data_from_memory(17),
      I2 => data_from_memory(33),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(49),
      O => content_reg_1
    );
\FETCH_REC_Instr[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => data_from_memory(2),
      I1 => data_from_memory(18),
      I2 => data_from_memory(50),
      I3 => block_sel_saved(0),
      I4 => block_sel_saved(1),
      I5 => data_from_memory(34),
      O => content_reg_2
    );
\FETCH_REC_Instr[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(3),
      I1 => data_from_memory(19),
      I2 => data_from_memory(35),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(51),
      O => content_reg_3
    );
\FETCH_REC_Instr[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(4),
      I1 => data_from_memory(20),
      I2 => data_from_memory(36),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(52),
      O => content_reg_4
    );
\FETCH_REC_Instr[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(5),
      I1 => data_from_memory(21),
      I2 => data_from_memory(37),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(53),
      O => content_reg_5
    );
\FETCH_REC_Instr[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(6),
      I1 => data_from_memory(22),
      I2 => data_from_memory(38),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(54),
      O => content_reg_6
    );
\FETCH_REC_Instr[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(7),
      I1 => data_from_memory(23),
      I2 => data_from_memory(39),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(55),
      O => content_reg_7
    );
\FETCH_REC_Instr[8]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(8),
      I1 => data_from_memory(24),
      I2 => data_from_memory(40),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(56),
      O => content_reg_8
    );
\FETCH_REC_Instr[9]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(9),
      I1 => data_from_memory(25),
      I2 => data_from_memory(41),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(57),
      O => content_reg_9
    );
\FETCH_REC_has_to_save_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \curState_reg[0]_6\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      O => \curState_reg[0]_2\(0)
    );
\FETCH_REC_has_to_save_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FETCH_REC_has_to_save_i_5__3_n_0\,
      I1 => hit1(3),
      I2 => \old_grant[4]_i_7_n_0\,
      O => \^s00_axi_aclk_0\
    );
\FETCH_REC_has_to_save_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => hit1(4),
      I1 => hit1(2),
      I2 => D(7),
      I3 => hit1(1),
      I4 => hit1(0),
      I5 => D(6),
      O => \FETCH_REC_has_to_save_i_5__3_n_0\
    );
\block_sel_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(0),
      Q => block_sel_saved(0),
      R => '0'
    );
\block_sel_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(1),
      Q => block_sel_saved(1),
      R => '0'
    );
\cache_line_saved[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^curstate\(0),
      O => \cache_line_saved__0\
    );
\cache_line_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(2),
      Q => cache_line_saved(0),
      R => '0'
    );
\cache_line_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(3),
      Q => cache_line_saved(1),
      R => '0'
    );
\cache_line_saved_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(4),
      Q => cache_line_saved(2),
      R => '0'
    );
\cache_line_saved_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(5),
      Q => cache_line_saved(3),
      R => '0'
    );
content_reg: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 10) => B"11111",
      ADDRARDADDR(9 downto 6) => D(5 downto 2),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 10) => B"11111",
      ADDRBWRADDR(9 downto 6) => cache_line_saved(3 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_content_reg_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_content_reg_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_content_reg_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_content_reg_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_content_reg_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_content_reg_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DBITERR => NLW_content_reg_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => \memory\\.data\(31 downto 0),
      DINBDIN(31 downto 0) => \memory\\.data\(63 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => data_from_memory(31 downto 0),
      DOUTBDOUT(31 downto 0) => data_from_memory(63 downto 32),
      DOUTPADOUTP(3 downto 0) => NLW_content_reg_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_content_reg_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_content_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => WEBWE(0),
      ENBWREN => \^curstate\(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_content_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_content_reg_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => \^slv_reg4_reg[0]\(0),
      WEBWE(6) => \^slv_reg4_reg[0]\(0),
      WEBWE(5) => \^slv_reg4_reg[0]\(0),
      WEBWE(4) => \^slv_reg4_reg[0]\(0),
      WEBWE(3) => \^slv_reg4_reg[0]\(0),
      WEBWE(2) => \^slv_reg4_reg[0]\(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\content_reg_bram_0_i_18__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \curState_reg[0]_6\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]_0\,
      O => \^curstate_reg[0]_1\
    );
\content_reg_bram_0_i_18__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \curState_reg[0]_6\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]_0\,
      O => \curState_reg[0]_3\
    );
\content_reg_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      O => \^slv_reg4_reg[0]\(0)
    );
\curState[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \curState_reg[0]_7\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \curState_reg[0]_6\,
      I3 => \^curstate\(0),
      O => \curState[0]_i_1__3_n_0\
    );
\curState_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \curState[0]_i_1__3_n_0\,
      Q => \^curstate\(0),
      R => \curState_reg[0]_5\
    );
\head[4]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^curstate_reg[0]_1\,
      O => E(0)
    );
\head[4]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \curState_reg[0]_6\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]\,
      I4 => \head_reg[0]_0\,
      O => p_0_in(0)
    );
\is_present[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[0]_79\,
      O => \is_present[0]_i_1__3_n_0\
    );
\is_present[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(3),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[10]_69\,
      O => \is_present[10]_i_1__3_n_0\
    );
\is_present[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[11]_68\,
      O => \is_present[11]_i_1__3_n_0\
    );
\is_present[12]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(2),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[12]_67\,
      O => \is_present[12]_i_1__3_n_0\
    );
\is_present[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[13]_66\,
      O => \is_present[13]_i_1__3_n_0\
    );
\is_present[14]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(3),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[14]_65\,
      O => \is_present[14]_i_1__3_n_0\
    );
\is_present[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => cache_line_saved(2),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[15]_64\,
      O => \is_present[15]_i_1__3_n_0\
    );
\is_present[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[1]_78\,
      O => \is_present[1]_i_1__3_n_0\
    );
\is_present[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[2]_77\,
      O => \is_present[2]_i_1__3_n_0\
    );
\is_present[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[3]_76\,
      O => \is_present[3]_i_1__3_n_0\
    );
\is_present[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[4]_75\,
      O => \is_present[4]_i_1__3_n_0\
    );
\is_present[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(3),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[5]_74\,
      O => \is_present[5]_i_1__3_n_0\
    );
\is_present[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[6]_73\,
      O => \is_present[6]_i_1__3_n_0\
    );
\is_present[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(3),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[7]_72\,
      O => \is_present[7]_i_1__3_n_0\
    );
\is_present[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[8]_71\,
      O => \is_present[8]_i_1__3_n_0\
    );
\is_present[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[9]_70\,
      O => \is_present[9]_i_1__3_n_0\
    );
\is_present_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[0]_i_1__3_n_0\,
      Q => \is_present_reg[0]_79\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[10]_i_1__3_n_0\,
      Q => \is_present_reg[10]_69\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[11]_i_1__3_n_0\,
      Q => \is_present_reg[11]_68\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[12]_i_1__3_n_0\,
      Q => \is_present_reg[12]_67\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[13]_i_1__3_n_0\,
      Q => \is_present_reg[13]_66\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[14]_i_1__3_n_0\,
      Q => \is_present_reg[14]_65\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[15]_i_1__3_n_0\,
      Q => \is_present_reg[15]_64\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[1]_i_1__3_n_0\,
      Q => \is_present_reg[1]_78\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[2]_i_1__3_n_0\,
      Q => \is_present_reg[2]_77\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[3]_i_1__3_n_0\,
      Q => \is_present_reg[3]_76\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[4]_i_1__3_n_0\,
      Q => \is_present_reg[4]_75\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[5]_i_1__3_n_0\,
      Q => \is_present_reg[5]_74\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[6]_i_1__3_n_0\,
      Q => \is_present_reg[6]_73\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[7]_i_1__3_n_0\,
      Q => \is_present_reg[7]_72\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[8]_i_1__3_n_0\,
      Q => \is_present_reg[8]_71\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[9]_i_1__3_n_0\,
      Q => \is_present_reg[9]_70\,
      R => \curState_reg[0]_5\
    );
\old_grant[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[11]_68\,
      I1 => \is_present_reg[10]_69\,
      I2 => D(3),
      I3 => \is_present_reg[9]_70\,
      I4 => D(2),
      I5 => \is_present_reg[8]_71\,
      O => \old_grant[4]_i_10_n_0\
    );
\old_grant[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[15]_64\,
      I1 => \is_present_reg[14]_65\,
      I2 => D(3),
      I3 => \is_present_reg[13]_66\,
      I4 => D(2),
      I5 => \is_present_reg[12]_67\,
      O => \old_grant[4]_i_11_n_0\
    );
\old_grant[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[7]_72\,
      I1 => \is_present_reg[6]_73\,
      I2 => D(3),
      I3 => \is_present_reg[5]_74\,
      I4 => D(2),
      I5 => \is_present_reg[4]_75\,
      O => \old_grant[4]_i_12_n_0\
    );
\old_grant[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[3]_76\,
      I1 => \is_present_reg[2]_77\,
      I2 => D(3),
      I3 => \is_present_reg[1]_78\,
      I4 => D(2),
      I5 => \is_present_reg[0]_79\,
      O => \old_grant[4]_i_13_n_0\
    );
\old_grant[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \old_grant[4]_i_6_n_0\,
      I2 => \old_grant[4]_i_7_n_0\,
      I3 => \old_grant_reg[4]\,
      I4 => FETCH_REC_Instr_valid,
      I5 => \old_grant_reg[4]_0\,
      O => \^curstate_reg[0]_0\
    );
\old_grant[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hit1(3),
      I1 => \FETCH_REC_has_to_save_i_5__3_n_0\,
      O => \old_grant[4]_i_6_n_0\
    );
\old_grant[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F303F50505F5F"
    )
        port map (
      I0 => \old_grant[4]_i_10_n_0\,
      I1 => \old_grant[4]_i_11_n_0\,
      I2 => D(5),
      I3 => \old_grant[4]_i_12_n_0\,
      I4 => \old_grant[4]_i_13_n_0\,
      I5 => D(4),
      O => \old_grant[4]_i_7_n_0\
    );
\old_grant[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^curstate_reg[0]_0\,
      I1 => \old_grant_reg[5]\,
      I2 => \old_grant_reg[5]_0\,
      I3 => \old_grant_reg[5]_1\,
      I4 => \old_grant_reg[5]_2\,
      O => \curState_reg[0]_4\
    );
tag_reg_0_15_0_4: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => D(5 downto 2),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => D(5 downto 2),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => D(5 downto 2),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => D(5 downto 2),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => D(5 downto 2),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => D(5 downto 2),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => D(5 downto 2),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => cache_line_saved(3 downto 0),
      DIA(1 downto 0) => tag_saved(1 downto 0),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => hit1(1 downto 0),
      DOB(1 downto 0) => hit1(3 downto 2),
      DOC(1) => NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => hit1(4),
      DOD(1 downto 0) => NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      DOE(1 downto 0) => NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED(1 downto 0),
      WCLK => s00_axi_aclk,
      WE => \tag_reg_0_15_0_4_i_1__2_n_0\
    );
\tag_reg_0_15_0_4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \curState_reg[0]_5\,
      O => \tag_reg_0_15_0_4_i_1__2_n_0\
    );
\tag_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(6),
      Q => tag_saved(0),
      R => '0'
    );
\tag_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(7),
      Q => tag_saved(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_51 is
  port (
    curState : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_1\ : out STD_LOGIC;
    \curState_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_3\ : out STD_LOGIC;
    \curState_reg[0]_4\ : out STD_LOGIC;
    content_reg_0 : out STD_LOGIC;
    content_reg_1 : out STD_LOGIC;
    content_reg_2 : out STD_LOGIC;
    content_reg_3 : out STD_LOGIC;
    content_reg_4 : out STD_LOGIC;
    content_reg_5 : out STD_LOGIC;
    content_reg_6 : out STD_LOGIC;
    content_reg_7 : out STD_LOGIC;
    content_reg_8 : out STD_LOGIC;
    content_reg_9 : out STD_LOGIC;
    content_reg_10 : out STD_LOGIC;
    content_reg_11 : out STD_LOGIC;
    content_reg_12 : out STD_LOGIC;
    content_reg_13 : out STD_LOGIC;
    content_reg_14 : out STD_LOGIC;
    content_reg_15 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    content_reg_16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \old_grant_reg[3]\ : in STD_LOGIC;
    FETCH_REC_Instr_valid : in STD_LOGIC;
    \old_grant_reg[3]_0\ : in STD_LOGIC;
    \is_present_reg[0]_0\ : in STD_LOGIC;
    \curState_reg[0]_5\ : in STD_LOGIC;
    \head_reg[0]\ : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    \old_grant_reg[4]\ : in STD_LOGIC;
    \old_grant_reg[4]_0\ : in STD_LOGIC;
    \old_grant_reg[4]_1\ : in STD_LOGIC;
    \curState_reg[0]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_51 : entity is "cache_block_directly_mapped";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_51 is
  signal \FETCH_REC_has_to_save_i_5__2_n_0\ : STD_LOGIC;
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal block_sel_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cache_line_saved : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cache_line_saved__0\ : STD_LOGIC;
  signal \^curstate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \curState[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \^curstate_reg[0]_0\ : STD_LOGIC;
  signal \^curstate_reg[0]_1\ : STD_LOGIC;
  signal data_from_memory : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal hit1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \is_present[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \is_present_reg[0]_63\ : STD_LOGIC;
  signal \is_present_reg[10]_53\ : STD_LOGIC;
  signal \is_present_reg[11]_52\ : STD_LOGIC;
  signal \is_present_reg[12]_51\ : STD_LOGIC;
  signal \is_present_reg[13]_50\ : STD_LOGIC;
  signal \is_present_reg[14]_49\ : STD_LOGIC;
  signal \is_present_reg[15]_48\ : STD_LOGIC;
  signal \is_present_reg[1]_62\ : STD_LOGIC;
  signal \is_present_reg[2]_61\ : STD_LOGIC;
  signal \is_present_reg[3]_60\ : STD_LOGIC;
  signal \is_present_reg[4]_59\ : STD_LOGIC;
  signal \is_present_reg[5]_58\ : STD_LOGIC;
  signal \is_present_reg[6]_57\ : STD_LOGIC;
  signal \is_present_reg[7]_56\ : STD_LOGIC;
  signal \is_present_reg[8]_55\ : STD_LOGIC;
  signal \is_present_reg[9]_54\ : STD_LOGIC;
  signal \old_grant[3]_i_11_n_0\ : STD_LOGIC;
  signal \old_grant[3]_i_12_n_0\ : STD_LOGIC;
  signal \old_grant[3]_i_13_n_0\ : STD_LOGIC;
  signal \old_grant[3]_i_14_n_0\ : STD_LOGIC;
  signal \old_grant[3]_i_7_n_0\ : STD_LOGIC;
  signal \old_grant[3]_i_8_n_0\ : STD_LOGIC;
  signal \^s00_axi_aclk_0\ : STD_LOGIC;
  signal \tag_reg_0_15_0_4_i_1__1_n_0\ : STD_LOGIC;
  signal tag_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_content_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_3__2\ : label is "soft_lutpair276";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg : label is "anEngine/anEngine/a_cache/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg : label is 63;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg : label is 496;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg : label is 63;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__15\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__16\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \head[4]_i_1__19\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \old_grant[3]_i_7\ : label is "soft_lutpair276";
  attribute METHODOLOGY_DRC_VIOS of tag_reg_0_15_0_4 : label is "";
  attribute RTL_RAM_BITS of tag_reg_0_15_0_4 : label is 80;
  attribute RTL_RAM_NAME of tag_reg_0_15_0_4 : label is "anEngine/anEngine/a_cache/tag";
  attribute ram_addr_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_addr_end of tag_reg_0_15_0_4 : label is 15;
  attribute ram_offset of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_end of tag_reg_0_15_0_4 : label is 4;
begin
  WEBWE(0) <= \^webwe\(0);
  curState(0) <= \^curstate\(0);
  \curState_reg[0]_0\ <= \^curstate_reg[0]_0\;
  \curState_reg[0]_1\ <= \^curstate_reg[0]_1\;
  s00_axi_aclk_0 <= \^s00_axi_aclk_0\;
\FETCH_REC_Instr[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(0),
      I1 => data_from_memory(16),
      I2 => data_from_memory(32),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(48),
      O => content_reg_0
    );
\FETCH_REC_Instr[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(10),
      I1 => data_from_memory(26),
      I2 => data_from_memory(42),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(58),
      O => content_reg_10
    );
\FETCH_REC_Instr[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(11),
      I1 => data_from_memory(27),
      I2 => data_from_memory(43),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(59),
      O => content_reg_11
    );
\FETCH_REC_Instr[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(12),
      I1 => data_from_memory(28),
      I2 => data_from_memory(44),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(60),
      O => content_reg_12
    );
\FETCH_REC_Instr[13]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(13),
      I1 => data_from_memory(29),
      I2 => data_from_memory(45),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(61),
      O => content_reg_13
    );
\FETCH_REC_Instr[14]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(14),
      I1 => data_from_memory(30),
      I2 => data_from_memory(46),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(62),
      O => content_reg_14
    );
\FETCH_REC_Instr[15]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => data_from_memory(15),
      I1 => data_from_memory(31),
      I2 => data_from_memory(63),
      I3 => block_sel_saved(0),
      I4 => block_sel_saved(1),
      I5 => data_from_memory(47),
      O => content_reg_15
    );
\FETCH_REC_Instr[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(1),
      I1 => data_from_memory(17),
      I2 => data_from_memory(33),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(49),
      O => content_reg_1
    );
\FETCH_REC_Instr[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => data_from_memory(2),
      I1 => data_from_memory(18),
      I2 => data_from_memory(50),
      I3 => block_sel_saved(0),
      I4 => block_sel_saved(1),
      I5 => data_from_memory(34),
      O => content_reg_2
    );
\FETCH_REC_Instr[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(3),
      I1 => data_from_memory(19),
      I2 => data_from_memory(35),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(51),
      O => content_reg_3
    );
\FETCH_REC_Instr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(4),
      I1 => data_from_memory(20),
      I2 => data_from_memory(36),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(52),
      O => content_reg_4
    );
\FETCH_REC_Instr[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(5),
      I1 => data_from_memory(21),
      I2 => data_from_memory(37),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(53),
      O => content_reg_5
    );
\FETCH_REC_Instr[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(6),
      I1 => data_from_memory(22),
      I2 => data_from_memory(38),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(54),
      O => content_reg_6
    );
\FETCH_REC_Instr[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(7),
      I1 => data_from_memory(23),
      I2 => data_from_memory(39),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(55),
      O => content_reg_7
    );
\FETCH_REC_Instr[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(8),
      I1 => data_from_memory(24),
      I2 => data_from_memory(40),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(56),
      O => content_reg_8
    );
\FETCH_REC_Instr[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(9),
      I1 => data_from_memory(25),
      I2 => data_from_memory(41),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(57),
      O => content_reg_9
    );
\FETCH_REC_has_to_save_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      O => \curState_reg[0]_2\(0)
    );
\FETCH_REC_has_to_save_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FETCH_REC_has_to_save_i_5__2_n_0\,
      I1 => hit1(3),
      I2 => \old_grant[3]_i_8_n_0\,
      O => \^s00_axi_aclk_0\
    );
\FETCH_REC_has_to_save_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => hit1(4),
      I1 => hit1(2),
      I2 => D(7),
      I3 => hit1(1),
      I4 => hit1(0),
      I5 => D(6),
      O => \FETCH_REC_has_to_save_i_5__2_n_0\
    );
\block_sel_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(0),
      Q => block_sel_saved(0),
      R => '0'
    );
\block_sel_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(1),
      Q => block_sel_saved(1),
      R => '0'
    );
\cache_line_saved[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \is_present_reg[0]_0\,
      I1 => \^curstate\(0),
      O => \cache_line_saved__0\
    );
\cache_line_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(2),
      Q => cache_line_saved(0),
      R => '0'
    );
\cache_line_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(3),
      Q => cache_line_saved(1),
      R => '0'
    );
\cache_line_saved_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(4),
      Q => cache_line_saved(2),
      R => '0'
    );
\cache_line_saved_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(5),
      Q => cache_line_saved(3),
      R => '0'
    );
content_reg: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 10) => B"11111",
      ADDRARDADDR(9 downto 6) => D(5 downto 2),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 10) => B"11111",
      ADDRBWRADDR(9 downto 6) => cache_line_saved(3 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_content_reg_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_content_reg_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_content_reg_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_content_reg_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_content_reg_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_content_reg_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DBITERR => NLW_content_reg_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => \memory\\.data\(31 downto 0),
      DINBDIN(31 downto 0) => \memory\\.data\(63 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => data_from_memory(31 downto 0),
      DOUTBDOUT(31 downto 0) => data_from_memory(63 downto 32),
      DOUTPADOUTP(3 downto 0) => NLW_content_reg_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_content_reg_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_content_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => content_reg_16(0),
      ENBWREN => \^curstate\(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_content_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_content_reg_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => \^webwe\(0),
      WEBWE(6) => \^webwe\(0),
      WEBWE(5) => \^webwe\(0),
      WEBWE(4) => \^webwe\(0),
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => content_reg_16(0)
    );
\content_reg_bram_0_i_18__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => cur_is_even_character,
      O => \^curstate_reg[0]_1\
    );
\content_reg_bram_0_i_18__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => cur_is_even_character,
      O => \curState_reg[0]_3\
    );
\content_reg_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \is_present_reg[0]_0\,
      O => \^webwe\(0)
    );
\curState[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \curState_reg[0]_6\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \curState_reg[0]_5\,
      I3 => \^curstate\(0),
      O => \curState[0]_i_1__2_n_0\
    );
\curState_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \curState[0]_i_1__2_n_0\,
      Q => \^curstate\(0),
      R => \is_present_reg[0]_0\
    );
\head[4]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^curstate_reg[0]_1\,
      O => E(0)
    );
\head[4]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]\,
      I4 => cur_is_even_character,
      O => p_0_in(0)
    );
\is_present[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[0]_63\,
      O => \is_present[0]_i_1__2_n_0\
    );
\is_present[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(3),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[10]_53\,
      O => \is_present[10]_i_1__2_n_0\
    );
\is_present[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[11]_52\,
      O => \is_present[11]_i_1__2_n_0\
    );
\is_present[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(2),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[12]_51\,
      O => \is_present[12]_i_1__2_n_0\
    );
\is_present[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[13]_50\,
      O => \is_present[13]_i_1__2_n_0\
    );
\is_present[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(3),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[14]_49\,
      O => \is_present[14]_i_1__2_n_0\
    );
\is_present[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => cache_line_saved(2),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[15]_48\,
      O => \is_present[15]_i_1__2_n_0\
    );
\is_present[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[1]_62\,
      O => \is_present[1]_i_1__2_n_0\
    );
\is_present[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[2]_61\,
      O => \is_present[2]_i_1__2_n_0\
    );
\is_present[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[3]_60\,
      O => \is_present[3]_i_1__2_n_0\
    );
\is_present[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[4]_59\,
      O => \is_present[4]_i_1__2_n_0\
    );
\is_present[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(3),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[5]_58\,
      O => \is_present[5]_i_1__2_n_0\
    );
\is_present[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[6]_57\,
      O => \is_present[6]_i_1__2_n_0\
    );
\is_present[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(3),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[7]_56\,
      O => \is_present[7]_i_1__2_n_0\
    );
\is_present[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[8]_55\,
      O => \is_present[8]_i_1__2_n_0\
    );
\is_present[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[9]_54\,
      O => \is_present[9]_i_1__2_n_0\
    );
\is_present_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[0]_i_1__2_n_0\,
      Q => \is_present_reg[0]_63\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[10]_i_1__2_n_0\,
      Q => \is_present_reg[10]_53\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[11]_i_1__2_n_0\,
      Q => \is_present_reg[11]_52\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[12]_i_1__2_n_0\,
      Q => \is_present_reg[12]_51\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[13]_i_1__2_n_0\,
      Q => \is_present_reg[13]_50\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[14]_i_1__2_n_0\,
      Q => \is_present_reg[14]_49\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[15]_i_1__2_n_0\,
      Q => \is_present_reg[15]_48\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[1]_i_1__2_n_0\,
      Q => \is_present_reg[1]_62\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[2]_i_1__2_n_0\,
      Q => \is_present_reg[2]_61\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[3]_i_1__2_n_0\,
      Q => \is_present_reg[3]_60\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[4]_i_1__2_n_0\,
      Q => \is_present_reg[4]_59\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[5]_i_1__2_n_0\,
      Q => \is_present_reg[5]_58\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[6]_i_1__2_n_0\,
      Q => \is_present_reg[6]_57\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[7]_i_1__2_n_0\,
      Q => \is_present_reg[7]_56\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[8]_i_1__2_n_0\,
      Q => \is_present_reg[8]_55\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[9]_i_1__2_n_0\,
      Q => \is_present_reg[9]_54\,
      R => \is_present_reg[0]_0\
    );
\old_grant[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[11]_52\,
      I1 => \is_present_reg[10]_53\,
      I2 => D(3),
      I3 => \is_present_reg[9]_54\,
      I4 => D(2),
      I5 => \is_present_reg[8]_55\,
      O => \old_grant[3]_i_11_n_0\
    );
\old_grant[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[15]_48\,
      I1 => \is_present_reg[14]_49\,
      I2 => D(3),
      I3 => \is_present_reg[13]_50\,
      I4 => D(2),
      I5 => \is_present_reg[12]_51\,
      O => \old_grant[3]_i_12_n_0\
    );
\old_grant[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[7]_56\,
      I1 => \is_present_reg[6]_57\,
      I2 => D(3),
      I3 => \is_present_reg[5]_58\,
      I4 => D(2),
      I5 => \is_present_reg[4]_59\,
      O => \old_grant[3]_i_13_n_0\
    );
\old_grant[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[3]_60\,
      I1 => \is_present_reg[2]_61\,
      I2 => D(3),
      I3 => \is_present_reg[1]_62\,
      I4 => D(2),
      I5 => \is_present_reg[0]_63\,
      O => \old_grant[3]_i_14_n_0\
    );
\old_grant[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \old_grant[3]_i_7_n_0\,
      I2 => \old_grant[3]_i_8_n_0\,
      I3 => \old_grant_reg[3]\,
      I4 => FETCH_REC_Instr_valid,
      I5 => \old_grant_reg[3]_0\,
      O => \^curstate_reg[0]_0\
    );
\old_grant[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hit1(3),
      I1 => \FETCH_REC_has_to_save_i_5__2_n_0\,
      O => \old_grant[3]_i_7_n_0\
    );
\old_grant[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F303F50505F5F"
    )
        port map (
      I0 => \old_grant[3]_i_11_n_0\,
      I1 => \old_grant[3]_i_12_n_0\,
      I2 => D(5),
      I3 => \old_grant[3]_i_13_n_0\,
      I4 => \old_grant[3]_i_14_n_0\,
      I5 => D(4),
      O => \old_grant[3]_i_8_n_0\
    );
\old_grant[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^curstate_reg[0]_0\,
      I1 => \old_grant_reg[4]\,
      I2 => \old_grant_reg[4]_0\,
      I3 => \old_grant_reg[4]_1\,
      O => \curState_reg[0]_4\
    );
tag_reg_0_15_0_4: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => D(5 downto 2),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => D(5 downto 2),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => D(5 downto 2),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => D(5 downto 2),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => D(5 downto 2),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => D(5 downto 2),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => D(5 downto 2),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => cache_line_saved(3 downto 0),
      DIA(1 downto 0) => tag_saved(1 downto 0),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => hit1(1 downto 0),
      DOB(1 downto 0) => hit1(3 downto 2),
      DOC(1) => NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => hit1(4),
      DOD(1 downto 0) => NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      DOE(1 downto 0) => NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED(1 downto 0),
      WCLK => s00_axi_aclk,
      WE => \tag_reg_0_15_0_4_i_1__1_n_0\
    );
\tag_reg_0_15_0_4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \is_present_reg[0]_0\,
      O => \tag_reg_0_15_0_4_i_1__1_n_0\
    );
\tag_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(6),
      Q => tag_saved(0),
      R => '0'
    );
\tag_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(7),
      Q => tag_saved(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_64 is
  port (
    curState : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_1\ : out STD_LOGIC;
    \curState_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_3\ : out STD_LOGIC;
    \curState_reg[0]_4\ : out STD_LOGIC;
    content_reg_0 : out STD_LOGIC;
    content_reg_1 : out STD_LOGIC;
    content_reg_2 : out STD_LOGIC;
    content_reg_3 : out STD_LOGIC;
    content_reg_4 : out STD_LOGIC;
    content_reg_5 : out STD_LOGIC;
    content_reg_6 : out STD_LOGIC;
    content_reg_7 : out STD_LOGIC;
    content_reg_8 : out STD_LOGIC;
    content_reg_9 : out STD_LOGIC;
    content_reg_10 : out STD_LOGIC;
    content_reg_11 : out STD_LOGIC;
    content_reg_12 : out STD_LOGIC;
    content_reg_13 : out STD_LOGIC;
    content_reg_14 : out STD_LOGIC;
    content_reg_15 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \old_grant_reg[2]\ : in STD_LOGIC;
    FETCH_REC_Instr_valid : in STD_LOGIC;
    \old_grant_reg[2]_0\ : in STD_LOGIC;
    \curState_reg[0]_5\ : in STD_LOGIC;
    \curState_reg[0]_6\ : in STD_LOGIC;
    \head_reg[0]\ : in STD_LOGIC;
    \head_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[3]\ : in STD_LOGIC;
    \old_grant_reg[3]_0\ : in STD_LOGIC;
    \curState_reg[0]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_64 : entity is "cache_block_directly_mapped";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_64 is
  signal \FETCH_REC_has_to_save_i_5__1_n_0\ : STD_LOGIC;
  signal block_sel_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cache_line_saved : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cache_line_saved__0\ : STD_LOGIC;
  signal \^curstate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \curState[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \^curstate_reg[0]_0\ : STD_LOGIC;
  signal \^curstate_reg[0]_1\ : STD_LOGIC;
  signal data_from_memory : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal hit1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \is_present[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \is_present_reg[0]_47\ : STD_LOGIC;
  signal \is_present_reg[10]_37\ : STD_LOGIC;
  signal \is_present_reg[11]_36\ : STD_LOGIC;
  signal \is_present_reg[12]_35\ : STD_LOGIC;
  signal \is_present_reg[13]_34\ : STD_LOGIC;
  signal \is_present_reg[14]_33\ : STD_LOGIC;
  signal \is_present_reg[15]_32\ : STD_LOGIC;
  signal \is_present_reg[1]_46\ : STD_LOGIC;
  signal \is_present_reg[2]_45\ : STD_LOGIC;
  signal \is_present_reg[3]_44\ : STD_LOGIC;
  signal \is_present_reg[4]_43\ : STD_LOGIC;
  signal \is_present_reg[5]_42\ : STD_LOGIC;
  signal \is_present_reg[6]_41\ : STD_LOGIC;
  signal \is_present_reg[7]_40\ : STD_LOGIC;
  signal \is_present_reg[8]_39\ : STD_LOGIC;
  signal \is_present_reg[9]_38\ : STD_LOGIC;
  signal \old_grant[2]_i_10_n_0\ : STD_LOGIC;
  signal \old_grant[2]_i_11_n_0\ : STD_LOGIC;
  signal \old_grant[2]_i_4_n_0\ : STD_LOGIC;
  signal \old_grant[2]_i_5_n_0\ : STD_LOGIC;
  signal \old_grant[2]_i_8_n_0\ : STD_LOGIC;
  signal \old_grant[2]_i_9_n_0\ : STD_LOGIC;
  signal \^s00_axi_aclk_0\ : STD_LOGIC;
  signal \^slv_reg4_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tag_reg_0_15_0_4_i_1__0_n_0\ : STD_LOGIC;
  signal tag_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_content_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_3__1\ : label is "soft_lutpair203";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg : label is "anEngine/anEngine/a_cache/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg : label is 63;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg : label is 496;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg : label is 63;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__13\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__14\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \head[4]_i_1__18\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \old_grant[2]_i_4\ : label is "soft_lutpair203";
  attribute METHODOLOGY_DRC_VIOS of tag_reg_0_15_0_4 : label is "";
  attribute RTL_RAM_BITS of tag_reg_0_15_0_4 : label is 80;
  attribute RTL_RAM_NAME of tag_reg_0_15_0_4 : label is "anEngine/anEngine/a_cache/tag";
  attribute ram_addr_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_addr_end of tag_reg_0_15_0_4 : label is 15;
  attribute ram_offset of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_end of tag_reg_0_15_0_4 : label is 4;
begin
  curState(0) <= \^curstate\(0);
  \curState_reg[0]_0\ <= \^curstate_reg[0]_0\;
  \curState_reg[0]_1\ <= \^curstate_reg[0]_1\;
  s00_axi_aclk_0 <= \^s00_axi_aclk_0\;
  \slv_reg4_reg[0]\(0) <= \^slv_reg4_reg[0]\(0);
\FETCH_REC_Instr[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(0),
      I1 => data_from_memory(16),
      I2 => data_from_memory(32),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(48),
      O => content_reg_0
    );
\FETCH_REC_Instr[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(10),
      I1 => data_from_memory(26),
      I2 => data_from_memory(42),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(58),
      O => content_reg_10
    );
\FETCH_REC_Instr[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(11),
      I1 => data_from_memory(27),
      I2 => data_from_memory(43),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(59),
      O => content_reg_11
    );
\FETCH_REC_Instr[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(12),
      I1 => data_from_memory(28),
      I2 => data_from_memory(44),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(60),
      O => content_reg_12
    );
\FETCH_REC_Instr[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(13),
      I1 => data_from_memory(29),
      I2 => data_from_memory(45),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(61),
      O => content_reg_13
    );
\FETCH_REC_Instr[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(14),
      I1 => data_from_memory(30),
      I2 => data_from_memory(46),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(62),
      O => content_reg_14
    );
\FETCH_REC_Instr[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => data_from_memory(15),
      I1 => data_from_memory(31),
      I2 => data_from_memory(63),
      I3 => block_sel_saved(0),
      I4 => block_sel_saved(1),
      I5 => data_from_memory(47),
      O => content_reg_15
    );
\FETCH_REC_Instr[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(1),
      I1 => data_from_memory(17),
      I2 => data_from_memory(33),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(49),
      O => content_reg_1
    );
\FETCH_REC_Instr[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => data_from_memory(2),
      I1 => data_from_memory(18),
      I2 => data_from_memory(50),
      I3 => block_sel_saved(0),
      I4 => block_sel_saved(1),
      I5 => data_from_memory(34),
      O => content_reg_2
    );
\FETCH_REC_Instr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(3),
      I1 => data_from_memory(19),
      I2 => data_from_memory(35),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(51),
      O => content_reg_3
    );
\FETCH_REC_Instr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(4),
      I1 => data_from_memory(20),
      I2 => data_from_memory(36),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(52),
      O => content_reg_4
    );
\FETCH_REC_Instr[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(5),
      I1 => data_from_memory(21),
      I2 => data_from_memory(37),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(53),
      O => content_reg_5
    );
\FETCH_REC_Instr[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(6),
      I1 => data_from_memory(22),
      I2 => data_from_memory(38),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(54),
      O => content_reg_6
    );
\FETCH_REC_Instr[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(7),
      I1 => data_from_memory(23),
      I2 => data_from_memory(39),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(55),
      O => content_reg_7
    );
\FETCH_REC_Instr[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(8),
      I1 => data_from_memory(24),
      I2 => data_from_memory(40),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(56),
      O => content_reg_8
    );
\FETCH_REC_Instr[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(9),
      I1 => data_from_memory(25),
      I2 => data_from_memory(41),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(57),
      O => content_reg_9
    );
\FETCH_REC_has_to_save_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \curState_reg[0]_6\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      O => \curState_reg[0]_2\(0)
    );
\FETCH_REC_has_to_save_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FETCH_REC_has_to_save_i_5__1_n_0\,
      I1 => hit1(3),
      I2 => \old_grant[2]_i_5_n_0\,
      O => \^s00_axi_aclk_0\
    );
\FETCH_REC_has_to_save_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => hit1(4),
      I1 => hit1(2),
      I2 => D(7),
      I3 => hit1(1),
      I4 => hit1(0),
      I5 => D(6),
      O => \FETCH_REC_has_to_save_i_5__1_n_0\
    );
\block_sel_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(0),
      Q => block_sel_saved(0),
      R => '0'
    );
\block_sel_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(1),
      Q => block_sel_saved(1),
      R => '0'
    );
\cache_line_saved[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^curstate\(0),
      O => \cache_line_saved__0\
    );
\cache_line_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(2),
      Q => cache_line_saved(0),
      R => '0'
    );
\cache_line_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(3),
      Q => cache_line_saved(1),
      R => '0'
    );
\cache_line_saved_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(4),
      Q => cache_line_saved(2),
      R => '0'
    );
\cache_line_saved_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(5),
      Q => cache_line_saved(3),
      R => '0'
    );
content_reg: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 10) => B"11111",
      ADDRARDADDR(9 downto 6) => D(5 downto 2),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 10) => B"11111",
      ADDRBWRADDR(9 downto 6) => cache_line_saved(3 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_content_reg_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_content_reg_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_content_reg_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_content_reg_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_content_reg_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_content_reg_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DBITERR => NLW_content_reg_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => \memory\\.data\(31 downto 0),
      DINBDIN(31 downto 0) => \memory\\.data\(63 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => data_from_memory(31 downto 0),
      DOUTBDOUT(31 downto 0) => data_from_memory(63 downto 32),
      DOUTPADOUTP(3 downto 0) => NLW_content_reg_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_content_reg_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_content_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => WEBWE(0),
      ENBWREN => \^curstate\(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_content_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_content_reg_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => \^slv_reg4_reg[0]\(0),
      WEBWE(6) => \^slv_reg4_reg[0]\(0),
      WEBWE(5) => \^slv_reg4_reg[0]\(0),
      WEBWE(4) => \^slv_reg4_reg[0]\(0),
      WEBWE(3) => \^slv_reg4_reg[0]\(0),
      WEBWE(2) => \^slv_reg4_reg[0]\(0),
      WEBWE(1) => \^slv_reg4_reg[0]\(0),
      WEBWE(0) => \^slv_reg4_reg[0]\(0)
    );
\content_reg_bram_0_i_18__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \curState_reg[0]_6\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]_0\,
      O => \^curstate_reg[0]_1\
    );
\content_reg_bram_0_i_18__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \curState_reg[0]_6\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]_0\,
      O => \curState_reg[0]_3\
    );
\content_reg_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      O => \^slv_reg4_reg[0]\(0)
    );
\curState[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \curState_reg[0]_7\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \curState_reg[0]_6\,
      I3 => \^curstate\(0),
      O => \curState[0]_i_1__1_n_0\
    );
\curState_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \curState[0]_i_1__1_n_0\,
      Q => \^curstate\(0),
      R => \curState_reg[0]_5\
    );
\head[4]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^curstate_reg[0]_1\,
      O => E(0)
    );
\head[4]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \curState_reg[0]_6\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]\,
      I4 => \head_reg[0]_0\,
      O => p_0_in(0)
    );
\is_present[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[0]_47\,
      O => \is_present[0]_i_1__1_n_0\
    );
\is_present[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(3),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[10]_37\,
      O => \is_present[10]_i_1__1_n_0\
    );
\is_present[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[11]_36\,
      O => \is_present[11]_i_1__1_n_0\
    );
\is_present[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(2),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[12]_35\,
      O => \is_present[12]_i_1__1_n_0\
    );
\is_present[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[13]_34\,
      O => \is_present[13]_i_1__1_n_0\
    );
\is_present[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(3),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[14]_33\,
      O => \is_present[14]_i_1__1_n_0\
    );
\is_present[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => cache_line_saved(2),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[15]_32\,
      O => \is_present[15]_i_1__1_n_0\
    );
\is_present[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[1]_46\,
      O => \is_present[1]_i_1__1_n_0\
    );
\is_present[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[2]_45\,
      O => \is_present[2]_i_1__1_n_0\
    );
\is_present[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[3]_44\,
      O => \is_present[3]_i_1__1_n_0\
    );
\is_present[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[4]_43\,
      O => \is_present[4]_i_1__1_n_0\
    );
\is_present[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(3),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[5]_42\,
      O => \is_present[5]_i_1__1_n_0\
    );
\is_present[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[6]_41\,
      O => \is_present[6]_i_1__1_n_0\
    );
\is_present[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(3),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[7]_40\,
      O => \is_present[7]_i_1__1_n_0\
    );
\is_present[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[8]_39\,
      O => \is_present[8]_i_1__1_n_0\
    );
\is_present[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[9]_38\,
      O => \is_present[9]_i_1__1_n_0\
    );
\is_present_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[0]_i_1__1_n_0\,
      Q => \is_present_reg[0]_47\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[10]_i_1__1_n_0\,
      Q => \is_present_reg[10]_37\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[11]_i_1__1_n_0\,
      Q => \is_present_reg[11]_36\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[12]_i_1__1_n_0\,
      Q => \is_present_reg[12]_35\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[13]_i_1__1_n_0\,
      Q => \is_present_reg[13]_34\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[14]_i_1__1_n_0\,
      Q => \is_present_reg[14]_33\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[15]_i_1__1_n_0\,
      Q => \is_present_reg[15]_32\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[1]_i_1__1_n_0\,
      Q => \is_present_reg[1]_46\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[2]_i_1__1_n_0\,
      Q => \is_present_reg[2]_45\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[3]_i_1__1_n_0\,
      Q => \is_present_reg[3]_44\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[4]_i_1__1_n_0\,
      Q => \is_present_reg[4]_43\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[5]_i_1__1_n_0\,
      Q => \is_present_reg[5]_42\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[6]_i_1__1_n_0\,
      Q => \is_present_reg[6]_41\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[7]_i_1__1_n_0\,
      Q => \is_present_reg[7]_40\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[8]_i_1__1_n_0\,
      Q => \is_present_reg[8]_39\,
      R => \curState_reg[0]_5\
    );
\is_present_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[9]_i_1__1_n_0\,
      Q => \is_present_reg[9]_38\,
      R => \curState_reg[0]_5\
    );
\old_grant[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[7]_40\,
      I1 => \is_present_reg[6]_41\,
      I2 => D(3),
      I3 => \is_present_reg[5]_42\,
      I4 => D(2),
      I5 => \is_present_reg[4]_43\,
      O => \old_grant[2]_i_10_n_0\
    );
\old_grant[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[3]_44\,
      I1 => \is_present_reg[2]_45\,
      I2 => D(3),
      I3 => \is_present_reg[1]_46\,
      I4 => D(2),
      I5 => \is_present_reg[0]_47\,
      O => \old_grant[2]_i_11_n_0\
    );
\old_grant[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \old_grant[2]_i_4_n_0\,
      I2 => \old_grant[2]_i_5_n_0\,
      I3 => \old_grant_reg[2]\,
      I4 => FETCH_REC_Instr_valid,
      I5 => \old_grant_reg[2]_0\,
      O => \^curstate_reg[0]_0\
    );
\old_grant[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hit1(3),
      I1 => \FETCH_REC_has_to_save_i_5__1_n_0\,
      O => \old_grant[2]_i_4_n_0\
    );
\old_grant[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F303F50505F5F"
    )
        port map (
      I0 => \old_grant[2]_i_8_n_0\,
      I1 => \old_grant[2]_i_9_n_0\,
      I2 => D(5),
      I3 => \old_grant[2]_i_10_n_0\,
      I4 => \old_grant[2]_i_11_n_0\,
      I5 => D(4),
      O => \old_grant[2]_i_5_n_0\
    );
\old_grant[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[11]_36\,
      I1 => \is_present_reg[10]_37\,
      I2 => D(3),
      I3 => \is_present_reg[9]_38\,
      I4 => D(2),
      I5 => \is_present_reg[8]_39\,
      O => \old_grant[2]_i_8_n_0\
    );
\old_grant[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[15]_32\,
      I1 => \is_present_reg[14]_33\,
      I2 => D(3),
      I3 => \is_present_reg[13]_34\,
      I4 => D(2),
      I5 => \is_present_reg[12]_35\,
      O => \old_grant[2]_i_9_n_0\
    );
\old_grant[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^curstate_reg[0]_0\,
      I1 => \old_grant_reg[3]\,
      I2 => \old_grant_reg[3]_0\,
      O => \curState_reg[0]_4\
    );
tag_reg_0_15_0_4: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => D(5 downto 2),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => D(5 downto 2),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => D(5 downto 2),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => D(5 downto 2),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => D(5 downto 2),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => D(5 downto 2),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => D(5 downto 2),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => cache_line_saved(3 downto 0),
      DIA(1 downto 0) => tag_saved(1 downto 0),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => hit1(1 downto 0),
      DOB(1 downto 0) => hit1(3 downto 2),
      DOC(1) => NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => hit1(4),
      DOD(1 downto 0) => NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      DOE(1 downto 0) => NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED(1 downto 0),
      WCLK => s00_axi_aclk,
      WE => \tag_reg_0_15_0_4_i_1__0_n_0\
    );
\tag_reg_0_15_0_4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \curState_reg[0]_5\,
      O => \tag_reg_0_15_0_4_i_1__0_n_0\
    );
\tag_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(6),
      Q => tag_saved(0),
      R => '0'
    );
\tag_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(7),
      Q => tag_saved(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_77 is
  port (
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    curState : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_1\ : out STD_LOGIC;
    \curState_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_3\ : out STD_LOGIC;
    \curState_reg[0]_4\ : out STD_LOGIC;
    content_reg_0 : out STD_LOGIC;
    content_reg_1 : out STD_LOGIC;
    content_reg_2 : out STD_LOGIC;
    content_reg_3 : out STD_LOGIC;
    content_reg_4 : out STD_LOGIC;
    content_reg_5 : out STD_LOGIC;
    content_reg_6 : out STD_LOGIC;
    content_reg_7 : out STD_LOGIC;
    content_reg_8 : out STD_LOGIC;
    content_reg_9 : out STD_LOGIC;
    content_reg_10 : out STD_LOGIC;
    content_reg_11 : out STD_LOGIC;
    content_reg_12 : out STD_LOGIC;
    content_reg_13 : out STD_LOGIC;
    content_reg_14 : out STD_LOGIC;
    content_reg_15 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \old_grant_reg[1]\ : in STD_LOGIC;
    FETCH_REC_Instr_valid : in STD_LOGIC;
    \old_grant_reg[1]_0\ : in STD_LOGIC;
    \is_present_reg[0]_0\ : in STD_LOGIC;
    \curState_reg[0]_5\ : in STD_LOGIC;
    \head_reg[0]\ : in STD_LOGIC;
    \head_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[2]\ : in STD_LOGIC;
    \curState_reg[0]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_77 : entity is "cache_block_directly_mapped";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_77 is
  signal \FETCH_REC_has_to_save_i_5__0_n_0\ : STD_LOGIC;
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal block_sel_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cache_line_saved : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cache_line_saved__0\ : STD_LOGIC;
  signal \^curstate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \curState[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^curstate_reg[0]_0\ : STD_LOGIC;
  signal \^curstate_reg[0]_1\ : STD_LOGIC;
  signal data_from_memory : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal hit1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \is_present[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \is_present_reg[0]_31\ : STD_LOGIC;
  signal \is_present_reg[10]_21\ : STD_LOGIC;
  signal \is_present_reg[11]_20\ : STD_LOGIC;
  signal \is_present_reg[12]_19\ : STD_LOGIC;
  signal \is_present_reg[13]_18\ : STD_LOGIC;
  signal \is_present_reg[14]_17\ : STD_LOGIC;
  signal \is_present_reg[15]_16\ : STD_LOGIC;
  signal \is_present_reg[1]_30\ : STD_LOGIC;
  signal \is_present_reg[2]_29\ : STD_LOGIC;
  signal \is_present_reg[3]_28\ : STD_LOGIC;
  signal \is_present_reg[4]_27\ : STD_LOGIC;
  signal \is_present_reg[5]_26\ : STD_LOGIC;
  signal \is_present_reg[6]_25\ : STD_LOGIC;
  signal \is_present_reg[7]_24\ : STD_LOGIC;
  signal \is_present_reg[8]_23\ : STD_LOGIC;
  signal \is_present_reg[9]_22\ : STD_LOGIC;
  signal \old_grant[1]_i_16_n_0\ : STD_LOGIC;
  signal \old_grant[1]_i_17_n_0\ : STD_LOGIC;
  signal \old_grant[1]_i_18_n_0\ : STD_LOGIC;
  signal \old_grant[1]_i_19_n_0\ : STD_LOGIC;
  signal \old_grant[1]_i_8_n_0\ : STD_LOGIC;
  signal \old_grant[1]_i_9_n_0\ : STD_LOGIC;
  signal \^s00_axi_aclk_0\ : STD_LOGIC;
  signal tag_reg_0_15_0_4_i_1_n_0 : STD_LOGIC;
  signal tag_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_content_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_3__0\ : label is "soft_lutpair134";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg : label is "anEngine/anEngine/a_cache/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg : label is 63;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg : label is 496;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg : label is 63;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__11\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__12\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \head[4]_i_1__17\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \old_grant[1]_i_8\ : label is "soft_lutpair134";
  attribute METHODOLOGY_DRC_VIOS of tag_reg_0_15_0_4 : label is "";
  attribute RTL_RAM_BITS of tag_reg_0_15_0_4 : label is 80;
  attribute RTL_RAM_NAME of tag_reg_0_15_0_4 : label is "anEngine/anEngine/a_cache/tag";
  attribute ram_addr_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_addr_end of tag_reg_0_15_0_4 : label is 15;
  attribute ram_offset of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_end of tag_reg_0_15_0_4 : label is 4;
begin
  WEBWE(0) <= \^webwe\(0);
  curState(0) <= \^curstate\(0);
  \curState_reg[0]_0\ <= \^curstate_reg[0]_0\;
  \curState_reg[0]_1\ <= \^curstate_reg[0]_1\;
  s00_axi_aclk_0 <= \^s00_axi_aclk_0\;
\FETCH_REC_Instr[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(0),
      I1 => data_from_memory(16),
      I2 => data_from_memory(32),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(48),
      O => content_reg_0
    );
\FETCH_REC_Instr[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(10),
      I1 => data_from_memory(26),
      I2 => data_from_memory(42),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(58),
      O => content_reg_10
    );
\FETCH_REC_Instr[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(11),
      I1 => data_from_memory(27),
      I2 => data_from_memory(43),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(59),
      O => content_reg_11
    );
\FETCH_REC_Instr[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(12),
      I1 => data_from_memory(28),
      I2 => data_from_memory(44),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(60),
      O => content_reg_12
    );
\FETCH_REC_Instr[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(13),
      I1 => data_from_memory(29),
      I2 => data_from_memory(45),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(61),
      O => content_reg_13
    );
\FETCH_REC_Instr[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(14),
      I1 => data_from_memory(30),
      I2 => data_from_memory(46),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(62),
      O => content_reg_14
    );
\FETCH_REC_Instr[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => data_from_memory(15),
      I1 => data_from_memory(31),
      I2 => data_from_memory(63),
      I3 => block_sel_saved(0),
      I4 => block_sel_saved(1),
      I5 => data_from_memory(47),
      O => content_reg_15
    );
\FETCH_REC_Instr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(1),
      I1 => data_from_memory(17),
      I2 => data_from_memory(33),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(49),
      O => content_reg_1
    );
\FETCH_REC_Instr[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => data_from_memory(2),
      I1 => data_from_memory(18),
      I2 => data_from_memory(50),
      I3 => block_sel_saved(0),
      I4 => block_sel_saved(1),
      I5 => data_from_memory(34),
      O => content_reg_2
    );
\FETCH_REC_Instr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(3),
      I1 => data_from_memory(19),
      I2 => data_from_memory(35),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(51),
      O => content_reg_3
    );
\FETCH_REC_Instr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(4),
      I1 => data_from_memory(20),
      I2 => data_from_memory(36),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(52),
      O => content_reg_4
    );
\FETCH_REC_Instr[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(5),
      I1 => data_from_memory(21),
      I2 => data_from_memory(37),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(53),
      O => content_reg_5
    );
\FETCH_REC_Instr[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(6),
      I1 => data_from_memory(22),
      I2 => data_from_memory(38),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(54),
      O => content_reg_6
    );
\FETCH_REC_Instr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(7),
      I1 => data_from_memory(23),
      I2 => data_from_memory(39),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(55),
      O => content_reg_7
    );
\FETCH_REC_Instr[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(8),
      I1 => data_from_memory(24),
      I2 => data_from_memory(40),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(56),
      O => content_reg_8
    );
\FETCH_REC_Instr[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(9),
      I1 => data_from_memory(25),
      I2 => data_from_memory(41),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(57),
      O => content_reg_9
    );
\FETCH_REC_has_to_save_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      O => \curState_reg[0]_2\(0)
    );
\FETCH_REC_has_to_save_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FETCH_REC_has_to_save_i_5__0_n_0\,
      I1 => hit1(3),
      I2 => \old_grant[1]_i_9_n_0\,
      O => \^s00_axi_aclk_0\
    );
\FETCH_REC_has_to_save_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => hit1(4),
      I1 => hit1(2),
      I2 => D(7),
      I3 => hit1(1),
      I4 => hit1(0),
      I5 => D(6),
      O => \FETCH_REC_has_to_save_i_5__0_n_0\
    );
\block_sel_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(0),
      Q => block_sel_saved(0),
      R => '0'
    );
\block_sel_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(1),
      Q => block_sel_saved(1),
      R => '0'
    );
\cache_line_saved[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \is_present_reg[0]_0\,
      I1 => \^curstate\(0),
      O => \cache_line_saved__0\
    );
\cache_line_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(2),
      Q => cache_line_saved(0),
      R => '0'
    );
\cache_line_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(3),
      Q => cache_line_saved(1),
      R => '0'
    );
\cache_line_saved_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(4),
      Q => cache_line_saved(2),
      R => '0'
    );
\cache_line_saved_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(5),
      Q => cache_line_saved(3),
      R => '0'
    );
content_reg: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 10) => B"11111",
      ADDRARDADDR(9 downto 6) => D(5 downto 2),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 10) => B"11111",
      ADDRBWRADDR(9 downto 6) => cache_line_saved(3 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_content_reg_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_content_reg_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_content_reg_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_content_reg_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_content_reg_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_content_reg_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DBITERR => NLW_content_reg_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => \memory\\.data\(31 downto 0),
      DINBDIN(31 downto 0) => \memory\\.data\(63 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => data_from_memory(31 downto 0),
      DOUTBDOUT(31 downto 0) => data_from_memory(63 downto 32),
      DOUTPADOUTP(3 downto 0) => NLW_content_reg_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_content_reg_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_content_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^webwe\(0),
      ENBWREN => \^curstate\(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_content_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_content_reg_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => \^webwe\(0),
      WEBWE(6) => \^webwe\(0),
      WEBWE(5) => \^webwe\(0),
      WEBWE(4) => \^webwe\(0),
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
\content_reg_bram_0_i_18__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]_0\,
      O => \^curstate_reg[0]_1\
    );
\content_reg_bram_0_i_18__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]_0\,
      O => \curState_reg[0]_3\
    );
content_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \is_present_reg[0]_0\,
      O => \^webwe\(0)
    );
\curState[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \curState_reg[0]_6\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \curState_reg[0]_5\,
      I3 => \^curstate\(0),
      O => \curState[0]_i_1__0_n_0\
    );
\curState_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \curState[0]_i_1__0_n_0\,
      Q => \^curstate\(0),
      R => \is_present_reg[0]_0\
    );
\head[4]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^curstate_reg[0]_1\,
      O => E(0)
    );
\head[4]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]\,
      I4 => \head_reg[0]_0\,
      O => p_0_in(0)
    );
\is_present[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[0]_31\,
      O => \is_present[0]_i_1__0_n_0\
    );
\is_present[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(3),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[10]_21\,
      O => \is_present[10]_i_1__0_n_0\
    );
\is_present[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[11]_20\,
      O => \is_present[11]_i_1__0_n_0\
    );
\is_present[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(2),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[12]_19\,
      O => \is_present[12]_i_1__0_n_0\
    );
\is_present[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[13]_18\,
      O => \is_present[13]_i_1__0_n_0\
    );
\is_present[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(3),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[14]_17\,
      O => \is_present[14]_i_1__0_n_0\
    );
\is_present[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => cache_line_saved(2),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[15]_16\,
      O => \is_present[15]_i_1__0_n_0\
    );
\is_present[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[1]_30\,
      O => \is_present[1]_i_1__0_n_0\
    );
\is_present[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[2]_29\,
      O => \is_present[2]_i_1__0_n_0\
    );
\is_present[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[3]_28\,
      O => \is_present[3]_i_1__0_n_0\
    );
\is_present[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[4]_27\,
      O => \is_present[4]_i_1__0_n_0\
    );
\is_present[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(3),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[5]_26\,
      O => \is_present[5]_i_1__0_n_0\
    );
\is_present[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[6]_25\,
      O => \is_present[6]_i_1__0_n_0\
    );
\is_present[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(3),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[7]_24\,
      O => \is_present[7]_i_1__0_n_0\
    );
\is_present[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[8]_23\,
      O => \is_present[8]_i_1__0_n_0\
    );
\is_present[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[9]_22\,
      O => \is_present[9]_i_1__0_n_0\
    );
\is_present_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[0]_i_1__0_n_0\,
      Q => \is_present_reg[0]_31\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[10]_i_1__0_n_0\,
      Q => \is_present_reg[10]_21\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[11]_i_1__0_n_0\,
      Q => \is_present_reg[11]_20\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[12]_i_1__0_n_0\,
      Q => \is_present_reg[12]_19\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[13]_i_1__0_n_0\,
      Q => \is_present_reg[13]_18\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[14]_i_1__0_n_0\,
      Q => \is_present_reg[14]_17\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[15]_i_1__0_n_0\,
      Q => \is_present_reg[15]_16\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[1]_i_1__0_n_0\,
      Q => \is_present_reg[1]_30\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[2]_i_1__0_n_0\,
      Q => \is_present_reg[2]_29\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[3]_i_1__0_n_0\,
      Q => \is_present_reg[3]_28\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[4]_i_1__0_n_0\,
      Q => \is_present_reg[4]_27\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[5]_i_1__0_n_0\,
      Q => \is_present_reg[5]_26\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[6]_i_1__0_n_0\,
      Q => \is_present_reg[6]_25\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[7]_i_1__0_n_0\,
      Q => \is_present_reg[7]_24\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[8]_i_1__0_n_0\,
      Q => \is_present_reg[8]_23\,
      R => \is_present_reg[0]_0\
    );
\is_present_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[9]_i_1__0_n_0\,
      Q => \is_present_reg[9]_22\,
      R => \is_present_reg[0]_0\
    );
\old_grant[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[11]_20\,
      I1 => \is_present_reg[10]_21\,
      I2 => D(3),
      I3 => \is_present_reg[9]_22\,
      I4 => D(2),
      I5 => \is_present_reg[8]_23\,
      O => \old_grant[1]_i_16_n_0\
    );
\old_grant[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[15]_16\,
      I1 => \is_present_reg[14]_17\,
      I2 => D(3),
      I3 => \is_present_reg[13]_18\,
      I4 => D(2),
      I5 => \is_present_reg[12]_19\,
      O => \old_grant[1]_i_17_n_0\
    );
\old_grant[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[7]_24\,
      I1 => \is_present_reg[6]_25\,
      I2 => D(3),
      I3 => \is_present_reg[5]_26\,
      I4 => D(2),
      I5 => \is_present_reg[4]_27\,
      O => \old_grant[1]_i_18_n_0\
    );
\old_grant[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[3]_28\,
      I1 => \is_present_reg[2]_29\,
      I2 => D(3),
      I3 => \is_present_reg[1]_30\,
      I4 => D(2),
      I5 => \is_present_reg[0]_31\,
      O => \old_grant[1]_i_19_n_0\
    );
\old_grant[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \old_grant[1]_i_8_n_0\,
      I2 => \old_grant[1]_i_9_n_0\,
      I3 => \old_grant_reg[1]\,
      I4 => FETCH_REC_Instr_valid,
      I5 => \old_grant_reg[1]_0\,
      O => \^curstate_reg[0]_0\
    );
\old_grant[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hit1(3),
      I1 => \FETCH_REC_has_to_save_i_5__0_n_0\,
      O => \old_grant[1]_i_8_n_0\
    );
\old_grant[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F303F50505F5F"
    )
        port map (
      I0 => \old_grant[1]_i_16_n_0\,
      I1 => \old_grant[1]_i_17_n_0\,
      I2 => D(5),
      I3 => \old_grant[1]_i_18_n_0\,
      I4 => \old_grant[1]_i_19_n_0\,
      I5 => D(4),
      O => \old_grant[1]_i_9_n_0\
    );
\old_grant[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^curstate_reg[0]_0\,
      I1 => \old_grant_reg[2]\,
      O => \curState_reg[0]_4\
    );
tag_reg_0_15_0_4: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => D(5 downto 2),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => D(5 downto 2),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => D(5 downto 2),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => D(5 downto 2),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => D(5 downto 2),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => D(5 downto 2),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => D(5 downto 2),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => cache_line_saved(3 downto 0),
      DIA(1 downto 0) => tag_saved(1 downto 0),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => hit1(1 downto 0),
      DOB(1 downto 0) => hit1(3 downto 2),
      DOC(1) => NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => hit1(4),
      DOD(1 downto 0) => NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      DOE(1 downto 0) => NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED(1 downto 0),
      WCLK => s00_axi_aclk,
      WE => tag_reg_0_15_0_4_i_1_n_0
    );
tag_reg_0_15_0_4_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \is_present_reg[0]_0\,
      O => tag_reg_0_15_0_4_i_1_n_0
    );
\tag_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(6),
      Q => tag_saved(0),
      R => '0'
    );
\tag_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(7),
      Q => tag_saved(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_90 is
  port (
    curState : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_1\ : out STD_LOGIC;
    \curState_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_4\ : out STD_LOGIC;
    content_reg_0 : out STD_LOGIC;
    content_reg_1 : out STD_LOGIC;
    content_reg_2 : out STD_LOGIC;
    content_reg_3 : out STD_LOGIC;
    content_reg_4 : out STD_LOGIC;
    content_reg_5 : out STD_LOGIC;
    content_reg_6 : out STD_LOGIC;
    content_reg_7 : out STD_LOGIC;
    content_reg_8 : out STD_LOGIC;
    content_reg_9 : out STD_LOGIC;
    content_reg_10 : out STD_LOGIC;
    content_reg_11 : out STD_LOGIC;
    content_reg_12 : out STD_LOGIC;
    content_reg_13 : out STD_LOGIC;
    content_reg_14 : out STD_LOGIC;
    content_reg_15 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    FETCH_REC_Instr_valid : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    \curState_reg[0]_5\ : in STD_LOGIC;
    \head_reg[0]\ : in STD_LOGIC;
    \head_reg[0]_0\ : in STD_LOGIC;
    \curState_reg[0]_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_90 : entity is "cache_block_directly_mapped";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_90 is
  signal FETCH_REC_has_to_save_i_5_n_0 : STD_LOGIC;
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal block_sel_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cache_line_saved : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cache_line_saved__0\ : STD_LOGIC;
  signal \content_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^curstate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \curState[0]_i_1_n_0\ : STD_LOGIC;
  signal \^curstate_reg[0]_0\ : STD_LOGIC;
  signal \^curstate_reg[0]_1\ : STD_LOGIC;
  signal data_from_memory : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal hit1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \is_present[0]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[10]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[11]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[12]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[13]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[14]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[15]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[1]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[2]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[3]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[4]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[5]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[6]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[7]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[8]_i_1_n_0\ : STD_LOGIC;
  signal \is_present[9]_i_1_n_0\ : STD_LOGIC;
  signal \is_present_reg[0]_15\ : STD_LOGIC;
  signal \is_present_reg[10]_5\ : STD_LOGIC;
  signal \is_present_reg[11]_4\ : STD_LOGIC;
  signal \is_present_reg[12]_3\ : STD_LOGIC;
  signal \is_present_reg[13]_2\ : STD_LOGIC;
  signal \is_present_reg[14]_1\ : STD_LOGIC;
  signal \is_present_reg[15]_0\ : STD_LOGIC;
  signal \is_present_reg[1]_14\ : STD_LOGIC;
  signal \is_present_reg[2]_13\ : STD_LOGIC;
  signal \is_present_reg[3]_12\ : STD_LOGIC;
  signal \is_present_reg[4]_11\ : STD_LOGIC;
  signal \is_present_reg[5]_10\ : STD_LOGIC;
  signal \is_present_reg[6]_9\ : STD_LOGIC;
  signal \is_present_reg[7]_8\ : STD_LOGIC;
  signal \is_present_reg[8]_7\ : STD_LOGIC;
  signal \is_present_reg[9]_6\ : STD_LOGIC;
  signal \old_grant[1]_i_12_n_0\ : STD_LOGIC;
  signal \old_grant[1]_i_13_n_0\ : STD_LOGIC;
  signal \old_grant[1]_i_14_n_0\ : STD_LOGIC;
  signal \old_grant[1]_i_15_n_0\ : STD_LOGIC;
  signal \old_grant[1]_i_4_n_0\ : STD_LOGIC;
  signal \old_grant[1]_i_5_n_0\ : STD_LOGIC;
  signal \^s00_axi_aclk_0\ : STD_LOGIC;
  signal \tag_reg_0_15_0_4_i_1__6_n_0\ : STD_LOGIC;
  signal tag_saved : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_content_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_content_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_content_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_content_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FETCH_REC_has_to_save_i_1 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of FETCH_REC_has_to_save_i_3 : label is "soft_lutpair42";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg : label is "p0_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg : label is "anEngine/anEngine/a_cache/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg : label is 63;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg : label is 496;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg : label is 63;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__10\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__9\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \head[4]_i_1__16\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \old_grant[1]_i_4\ : label is "soft_lutpair42";
  attribute METHODOLOGY_DRC_VIOS of tag_reg_0_15_0_4 : label is "";
  attribute RTL_RAM_BITS of tag_reg_0_15_0_4 : label is 80;
  attribute RTL_RAM_NAME of tag_reg_0_15_0_4 : label is "anEngine/anEngine/a_cache/tag";
  attribute ram_addr_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_addr_end of tag_reg_0_15_0_4 : label is 15;
  attribute ram_offset of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_begin of tag_reg_0_15_0_4 : label is 0;
  attribute ram_slice_end of tag_reg_0_15_0_4 : label is 4;
begin
  WEBWE(0) <= \^webwe\(0);
  curState(0) <= \^curstate\(0);
  \curState_reg[0]_0\ <= \^curstate_reg[0]_0\;
  \curState_reg[0]_1\ <= \^curstate_reg[0]_1\;
  s00_axi_aclk_0 <= \^s00_axi_aclk_0\;
\FETCH_REC_Instr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(0),
      I1 => data_from_memory(16),
      I2 => data_from_memory(32),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(48),
      O => content_reg_0
    );
\FETCH_REC_Instr[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(10),
      I1 => data_from_memory(26),
      I2 => data_from_memory(42),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(58),
      O => content_reg_10
    );
\FETCH_REC_Instr[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(11),
      I1 => data_from_memory(27),
      I2 => data_from_memory(43),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(59),
      O => content_reg_11
    );
\FETCH_REC_Instr[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(12),
      I1 => data_from_memory(28),
      I2 => data_from_memory(44),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(60),
      O => content_reg_12
    );
\FETCH_REC_Instr[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(13),
      I1 => data_from_memory(29),
      I2 => data_from_memory(45),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(61),
      O => content_reg_13
    );
\FETCH_REC_Instr[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(14),
      I1 => data_from_memory(30),
      I2 => data_from_memory(46),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(62),
      O => content_reg_14
    );
\FETCH_REC_Instr[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => data_from_memory(15),
      I1 => data_from_memory(31),
      I2 => data_from_memory(63),
      I3 => block_sel_saved(0),
      I4 => block_sel_saved(1),
      I5 => data_from_memory(47),
      O => content_reg_15
    );
\FETCH_REC_Instr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(1),
      I1 => data_from_memory(17),
      I2 => data_from_memory(33),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(49),
      O => content_reg_1
    );
\FETCH_REC_Instr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => data_from_memory(2),
      I1 => data_from_memory(18),
      I2 => data_from_memory(50),
      I3 => block_sel_saved(0),
      I4 => block_sel_saved(1),
      I5 => data_from_memory(34),
      O => content_reg_2
    );
\FETCH_REC_Instr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(3),
      I1 => data_from_memory(19),
      I2 => data_from_memory(35),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(51),
      O => content_reg_3
    );
\FETCH_REC_Instr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(4),
      I1 => data_from_memory(20),
      I2 => data_from_memory(36),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(52),
      O => content_reg_4
    );
\FETCH_REC_Instr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(5),
      I1 => data_from_memory(21),
      I2 => data_from_memory(37),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(53),
      O => content_reg_5
    );
\FETCH_REC_Instr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(6),
      I1 => data_from_memory(22),
      I2 => data_from_memory(38),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(54),
      O => content_reg_6
    );
\FETCH_REC_Instr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(7),
      I1 => data_from_memory(23),
      I2 => data_from_memory(39),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(55),
      O => content_reg_7
    );
\FETCH_REC_Instr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(8),
      I1 => data_from_memory(24),
      I2 => data_from_memory(40),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(56),
      O => content_reg_8
    );
\FETCH_REC_Instr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => data_from_memory(9),
      I1 => data_from_memory(25),
      I2 => data_from_memory(41),
      I3 => block_sel_saved(1),
      I4 => block_sel_saved(0),
      I5 => data_from_memory(57),
      O => content_reg_9
    );
FETCH_REC_has_to_save_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      O => \curState_reg[0]_3\(0)
    );
FETCH_REC_has_to_save_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => FETCH_REC_has_to_save_i_5_n_0,
      I1 => hit1(3),
      I2 => \old_grant[1]_i_5_n_0\,
      O => \^s00_axi_aclk_0\
    );
FETCH_REC_has_to_save_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => hit1(4),
      I1 => hit1(2),
      I2 => D(7),
      I3 => hit1(1),
      I4 => hit1(0),
      I5 => D(6),
      O => FETCH_REC_has_to_save_i_5_n_0
    );
\block_sel_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(0),
      Q => block_sel_saved(0),
      R => '0'
    );
\block_sel_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(1),
      Q => block_sel_saved(1),
      R => '0'
    );
\cache_line_saved[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SR(0),
      I1 => \^curstate\(0),
      O => \cache_line_saved__0\
    );
\cache_line_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(2),
      Q => cache_line_saved(0),
      R => '0'
    );
\cache_line_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(3),
      Q => cache_line_saved(1),
      R => '0'
    );
\cache_line_saved_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(4),
      Q => cache_line_saved(2),
      R => '0'
    );
\cache_line_saved_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(5),
      Q => cache_line_saved(3),
      R => '0'
    );
content_reg: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 10) => B"11111",
      ADDRARDADDR(9 downto 6) => D(5 downto 2),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 10) => B"11111",
      ADDRBWRADDR(9 downto 6) => cache_line_saved(3 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_content_reg_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_content_reg_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_content_reg_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_content_reg_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_content_reg_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_content_reg_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DBITERR => NLW_content_reg_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => \memory\\.data\(31 downto 0),
      DINBDIN(31 downto 0) => \memory\\.data\(63 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => data_from_memory(31 downto 0),
      DOUTBDOUT(31 downto 0) => data_from_memory(63 downto 32),
      DOUTPADOUTP(3 downto 0) => NLW_content_reg_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_content_reg_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_content_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \content_reg_i_1__0_n_0\,
      ENBWREN => \^curstate\(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_content_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_content_reg_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => \^webwe\(0),
      WEBWE(6) => \^webwe\(0),
      WEBWE(5) => \^webwe\(0),
      WEBWE(4) => \^webwe\(0),
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \content_reg_i_1__0_n_0\
    );
\content_reg_bram_0_i_18__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]_0\,
      O => \curState_reg[0]_4\
    );
\content_reg_bram_0_i_18__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]_0\,
      O => \^curstate_reg[0]_1\
    );
\content_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SR(0),
      O => \content_reg_i_1__0_n_0\
    );
content_reg_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SR(0),
      O => \^webwe\(0)
    );
\curState[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \curState_reg[0]_6\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \curState_reg[0]_5\,
      I3 => \^curstate\(0),
      O => \curState[0]_i_1_n_0\
    );
\curState_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \curState[0]_i_1_n_0\,
      Q => \^curstate\(0),
      R => SR(0)
    );
\head[4]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \curState_reg[0]_5\,
      I1 => \^s00_axi_aclk_0\,
      I2 => \^curstate\(0),
      I3 => \head_reg[0]\,
      I4 => \head_reg[0]_0\,
      O => p_0_in(0)
    );
\head[4]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^curstate_reg[0]_1\,
      O => E(0)
    );
\is_present[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[0]_15\,
      O => \is_present[0]_i_1_n_0\
    );
\is_present[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(3),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[10]_5\,
      O => \is_present[10]_i_1_n_0\
    );
\is_present[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[11]_4\,
      O => \is_present[11]_i_1_n_0\
    );
\is_present[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(2),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[12]_3\,
      O => \is_present[12]_i_1_n_0\
    );
\is_present[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(1),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[13]_2\,
      O => \is_present[13]_i_1_n_0\
    );
\is_present[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(3),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[14]_1\,
      O => \is_present[14]_i_1_n_0\
    );
\is_present[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => cache_line_saved(2),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[15]_0\,
      O => \is_present[15]_i_1_n_0\
    );
\is_present[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => cache_line_saved(1),
      I1 => cache_line_saved(2),
      I2 => cache_line_saved(0),
      I3 => \^curstate\(0),
      I4 => cache_line_saved(3),
      I5 => \is_present_reg[1]_14\,
      O => \is_present[1]_i_1_n_0\
    );
\is_present[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[2]_13\,
      O => \is_present[2]_i_1_n_0\
    );
\is_present[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[3]_12\,
      O => \is_present[3]_i_1_n_0\
    );
\is_present[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => cache_line_saved(3),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[4]_11\,
      O => \is_present[4]_i_1_n_0\
    );
\is_present[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(3),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[5]_10\,
      O => \is_present[5]_i_1_n_0\
    );
\is_present[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => cache_line_saved(0),
      I1 => \^curstate\(0),
      I2 => cache_line_saved(3),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(2),
      I5 => \is_present_reg[6]_9\,
      O => \is_present[6]_i_1_n_0\
    );
\is_present[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => cache_line_saved(3),
      I2 => cache_line_saved(2),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[7]_8\,
      O => \is_present[7]_i_1_n_0\
    );
\is_present[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(1),
      I4 => cache_line_saved(0),
      I5 => \is_present_reg[8]_7\,
      O => \is_present[8]_i_1_n_0\
    );
\is_present[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => cache_line_saved(2),
      I1 => cache_line_saved(3),
      I2 => \^curstate\(0),
      I3 => cache_line_saved(0),
      I4 => cache_line_saved(1),
      I5 => \is_present_reg[9]_6\,
      O => \is_present[9]_i_1_n_0\
    );
\is_present_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[0]_i_1_n_0\,
      Q => \is_present_reg[0]_15\,
      R => SR(0)
    );
\is_present_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[10]_i_1_n_0\,
      Q => \is_present_reg[10]_5\,
      R => SR(0)
    );
\is_present_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[11]_i_1_n_0\,
      Q => \is_present_reg[11]_4\,
      R => SR(0)
    );
\is_present_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[12]_i_1_n_0\,
      Q => \is_present_reg[12]_3\,
      R => SR(0)
    );
\is_present_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[13]_i_1_n_0\,
      Q => \is_present_reg[13]_2\,
      R => SR(0)
    );
\is_present_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[14]_i_1_n_0\,
      Q => \is_present_reg[14]_1\,
      R => SR(0)
    );
\is_present_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[15]_i_1_n_0\,
      Q => \is_present_reg[15]_0\,
      R => SR(0)
    );
\is_present_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[1]_i_1_n_0\,
      Q => \is_present_reg[1]_14\,
      R => SR(0)
    );
\is_present_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[2]_i_1_n_0\,
      Q => \is_present_reg[2]_13\,
      R => SR(0)
    );
\is_present_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[3]_i_1_n_0\,
      Q => \is_present_reg[3]_12\,
      R => SR(0)
    );
\is_present_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[4]_i_1_n_0\,
      Q => \is_present_reg[4]_11\,
      R => SR(0)
    );
\is_present_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[5]_i_1_n_0\,
      Q => \is_present_reg[5]_10\,
      R => SR(0)
    );
\is_present_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[6]_i_1_n_0\,
      Q => \is_present_reg[6]_9\,
      R => SR(0)
    );
\is_present_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[7]_i_1_n_0\,
      Q => \is_present_reg[7]_8\,
      R => SR(0)
    );
\is_present_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[8]_i_1_n_0\,
      Q => \is_present_reg[8]_7\,
      R => SR(0)
    );
\is_present_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \is_present[9]_i_1_n_0\,
      Q => \is_present_reg[9]_6\,
      R => SR(0)
    );
\old_grant[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^curstate_reg[0]_0\,
      I1 => \old_grant_reg[0]_1\,
      O => \curState_reg[0]_2\(0)
    );
\old_grant[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[11]_4\,
      I1 => \is_present_reg[10]_5\,
      I2 => D(3),
      I3 => \is_present_reg[9]_6\,
      I4 => D(2),
      I5 => \is_present_reg[8]_7\,
      O => \old_grant[1]_i_12_n_0\
    );
\old_grant[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[15]_0\,
      I1 => \is_present_reg[14]_1\,
      I2 => D(3),
      I3 => \is_present_reg[13]_2\,
      I4 => D(2),
      I5 => \is_present_reg[12]_3\,
      O => \old_grant[1]_i_13_n_0\
    );
\old_grant[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[7]_8\,
      I1 => \is_present_reg[6]_9\,
      I2 => D(3),
      I3 => \is_present_reg[5]_10\,
      I4 => D(2),
      I5 => \is_present_reg[4]_11\,
      O => \old_grant[1]_i_14_n_0\
    );
\old_grant[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \is_present_reg[3]_12\,
      I1 => \is_present_reg[2]_13\,
      I2 => D(3),
      I3 => \is_present_reg[1]_14\,
      I4 => D(2),
      I5 => \is_present_reg[0]_15\,
      O => \old_grant[1]_i_15_n_0\
    );
\old_grant[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051005151"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => \old_grant[1]_i_4_n_0\,
      I2 => \old_grant[1]_i_5_n_0\,
      I3 => \old_grant_reg[0]\,
      I4 => FETCH_REC_Instr_valid,
      I5 => \old_grant_reg[0]_0\,
      O => \^curstate_reg[0]_0\
    );
\old_grant[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hit1(3),
      I1 => FETCH_REC_has_to_save_i_5_n_0,
      O => \old_grant[1]_i_4_n_0\
    );
\old_grant[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F303F50505F5F"
    )
        port map (
      I0 => \old_grant[1]_i_12_n_0\,
      I1 => \old_grant[1]_i_13_n_0\,
      I2 => D(5),
      I3 => \old_grant[1]_i_14_n_0\,
      I4 => \old_grant[1]_i_15_n_0\,
      I5 => D(4),
      O => \old_grant[1]_i_5_n_0\
    );
tag_reg_0_15_0_4: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => D(5 downto 2),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => D(5 downto 2),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => D(5 downto 2),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => D(5 downto 2),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => D(5 downto 2),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => D(5 downto 2),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => D(5 downto 2),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => cache_line_saved(3 downto 0),
      DIA(1 downto 0) => tag_saved(1 downto 0),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => hit1(1 downto 0),
      DOB(1 downto 0) => hit1(3 downto 2),
      DOC(1) => NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED(1),
      DOC(0) => hit1(4),
      DOD(1 downto 0) => NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED(1 downto 0),
      DOE(1 downto 0) => NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED(1 downto 0),
      WCLK => s00_axi_aclk,
      WE => \tag_reg_0_15_0_4_i_1__6_n_0\
    );
\tag_reg_0_15_0_4_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^curstate\(0),
      I1 => SR(0),
      O => \tag_reg_0_15_0_4_i_1__6_n_0\
    );
\tag_saved_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(6),
      Q => tag_saved(0),
      R => '0'
    );
\tag_saved_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cache_line_saved__0\,
      D => D(7),
      Q => tag_saved(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[0]_0\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    cur_is_even_character_reg_rep_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_cc_pointer_reg[3]\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_0\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_1\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_2\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_3\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_4\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_5\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_6\ : out STD_LOGIC;
    \switch2cpu\\.latency\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    fifo_cur_char_data_out_valid : out STD_LOGIC;
    fifo_even_data_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \best_output__1\ : out STD_LOGIC;
    \head_reg[1]_0\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \channel_old_latency_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[4]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \switch2channel\\.latency__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_pc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[0]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_state_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    all_bb_full : in STD_LOGIC;
    \cur_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \old_grant_reg[0]_i_15_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \tail_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_1\ : in STD_LOGIC;
    \head_reg[0]_1\ : in STD_LOGIC;
    \fifo_cur_char_data_out_ready__0\ : in STD_LOGIC;
    \min_latency1_carry_i_29__6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \min_latency1_carry_i_29__6_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_odd_data_out_not_valid : in STD_LOGIC;
    fifo_odd_data_count : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    \head_reg[6]_0\ : in STD_LOGIC;
    \head_reg[6]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[6]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \channel_i\\.latency\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^channel_old_latency_reg[0]_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_18__7_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__21_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__21_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_30__14_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_31__14_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep_0\ : STD_LOGIC;
  signal fifo_cur_char_data_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^fifo_cur_char_data_out_valid\ : STD_LOGIC;
  signal fifo_even_data_count : STD_LOGIC_VECTOR ( 4 to 4 );
  signal fifo_even_data_out_not_valid : STD_LOGIC;
  signal from_memory : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \head[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__21_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__14_n_0\ : STD_LOGIC;
  signal \head[4]_i_5_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_0\ : STD_LOGIC;
  signal \^head_reg[1]_0\ : STD_LOGIC;
  signal middle : STD_LOGIC;
  signal \middle[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \middle[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \middle[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \middle[3]_i_1__22_n_0\ : STD_LOGIC;
  signal \middle[4]_i_1__22_n_0\ : STD_LOGIC;
  signal \middle[5]_i_1__22_n_0\ : STD_LOGIC;
  signal \middle[6]_i_1__22_n_0\ : STD_LOGIC;
  signal \middle[7]_i_2__14_n_0\ : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \min_latency1_carry_i_14__6_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_29__6_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_30__6_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_17_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_18_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_19_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_20_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_21_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_22_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_23_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_24_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_25_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_26_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_27_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_28_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_29_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_30_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_31_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_32_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__20_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__21_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_next20_in : STD_LOGIC;
  signal state_next4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^switch2cpu\\.latency\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_2__6\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \channel_old_latency[0]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \channel_old_latency[2]_i_1__6\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \channel_old_latency[4]_i_2__0\ : label is "soft_lutpair558";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_even/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__6\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__8\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_20__21\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_21__21\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__8\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \head[0]_i_1__22\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \head[1]_i_1__21\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \head[2]_i_1__21\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \head[3]_i_1__21\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \head[4]_i_2__14\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \head[4]_i_3__6\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \head[6]_i_3__6\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_10__6\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_20__0\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_30__6\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_36__0\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__21\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__7\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \tail[1]_i_1__20\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \tail[2]_i_1__13\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \tail[3]_i_1__6\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \tail[4]_i_2\ : label is "soft_lutpair555";
begin
  WEA(0) <= \^wea\(0);
  \channel_old_latency_reg[0]_0\ <= \^channel_old_latency_reg[0]_0\;
  cur_is_even_character_reg_rep <= \^cur_is_even_character_reg_rep\;
  cur_is_even_character_reg_rep_0 <= \^cur_is_even_character_reg_rep_0\;
  fifo_cur_char_data_out_valid <= \^fifo_cur_char_data_out_valid\;
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
  \head_reg[1]_0\ <= \^head_reg[1]_0\;
  \switch2cpu\\.latency\(1 downto 0) <= \^switch2cpu\\.latency\(1 downto 0);
\FETCH_REC_has_to_save_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => fifo_even_data_out_not_valid,
      I1 => \head_reg[0]_1\,
      I2 => fifo_odd_data_out_not_valid,
      O => \^fifo_cur_char_data_out_valid\
    );
\block_sel_saved[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => \middle_reg_n_0_[0]\,
      I1 => from_memory(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_even_data_out(0)
    );
\block_sel_saved[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => \middle_reg_n_0_[1]\,
      I1 => from_memory(1),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_even_data_out(1)
    );
\channel_old_latency[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep\,
      I1 => \channel_old_latency_reg[4]_0\,
      I2 => \^channel_old_latency_reg[0]_0\,
      I3 => \channel_old_latency_reg[4]\(0),
      O => \channel_old_latency_reg[0]\(0)
    );
\channel_old_latency[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7878"
    )
        port map (
      I0 => \channel_old_latency_reg[4]\(0),
      I1 => \^channel_old_latency_reg[0]_0\,
      I2 => \channel_i\\.latency\(2),
      I3 => \^cur_is_even_character_reg_rep\,
      I4 => \channel_old_latency_reg[4]_0\,
      O => \channel_old_latency_reg[0]\(1)
    );
\channel_old_latency[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F80807F7F8080"
    )
        port map (
      I0 => \channel_old_latency_reg[4]\(0),
      I1 => \^channel_old_latency_reg[0]_0\,
      I2 => \channel_i\\.latency\(2),
      I3 => \channel_old_latency_reg[4]_0\,
      I4 => \channel_i\\.latency\(3),
      I5 => \channel_i\\.latency\(4),
      O => \channel_old_latency_reg[0]\(2)
    );
\channel_old_latency[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF8000"
    )
        port map (
      I0 => \channel_i\\.latency\(2),
      I1 => \channel_i\\.latency\(3),
      I2 => \channel_old_latency_reg[4]\(0),
      I3 => \^channel_old_latency_reg[0]_0\,
      I4 => \channel_i\\.latency\(4),
      I5 => \channel_old_latency_reg[4]_0\,
      O => \channel_old_latency_reg[0]\(3)
    );
\channel_old_latency[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => fifo_cur_char_data_count(1),
      I1 => \min_latency1_carry_i_14__6_n_0\,
      I2 => fifo_cur_char_data_count(2),
      I3 => CO(0),
      I4 => \switch2channel\\.latency__0\(1),
      O => \channel_i\\.latency\(2)
    );
\channel_old_latency[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => fifo_cur_char_data_count(1),
      I1 => \min_latency1_carry_i_14__6_n_0\,
      I2 => fifo_cur_char_data_count(2),
      I3 => fifo_cur_char_data_count(3),
      I4 => CO(0),
      I5 => \switch2channel\\.latency__0\(2),
      O => \channel_i\\.latency\(3)
    );
\channel_old_latency[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^head_reg[0]_0\,
      I1 => \^cur_is_even_character_reg_rep_0\,
      I2 => CO(0),
      I3 => \switch2channel\\.latency__0\(3),
      O => \channel_i\\.latency\(4)
    );
\channel_old_latency[6]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^switch2cpu\\.latency\(1),
      I1 => CO(0),
      I2 => \switch2channel\\.latency__0\(0),
      O => \^channel_old_latency_reg[0]_0\
    );
\channel_old_latency[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFF9FFF0FFFFFFF"
    )
        port map (
      I0 => \^head_reg[0]_0\,
      I1 => \^cur_is_even_character_reg_rep_0\,
      I2 => \channel_i\\.latency\(3),
      I3 => \channel_i\\.latency\(2),
      I4 => \switch2channel\\.latency__0\(3),
      I5 => CO(0),
      O => \^cur_is_even_character_reg_rep\
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 4) => where_to_read(4 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => from_memory(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => content_reg_bram_0_0,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEBBEFF"
    )
        port map (
      I0 => \content_reg_bram_0_i_30__14_n_0\,
      I1 => head_reg(1),
      I2 => tail_reg(1),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      I5 => \content_reg_bram_0_i_31__14_n_0\,
      O => \^wea\(0)
    );
\content_reg_bram_0_i_18__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(0),
      I2 => state_cur(1),
      O => \content_reg_bram_0_i_18__7_n_0\
    );
\content_reg_bram_0_i_19__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(1),
      I2 => head_reg(2),
      O => \content_reg_bram_0_i_19__6_n_0\
    );
\content_reg_bram_0_i_19__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7F00"
    )
        port map (
      I0 => CO(0),
      I1 => \^wea\(0),
      I2 => \head_reg[6]\(0),
      I3 => content_reg_bram_0_1,
      I4 => content_reg_bram_0_2,
      O => \best_output__1\
    );
\content_reg_bram_0_i_20__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      I2 => state_cur(0),
      O => \content_reg_bram_0_i_20__21_n_0\
    );
\content_reg_bram_0_i_21__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      O => \content_reg_bram_0_i_21__21_n_0\
    );
\content_reg_bram_0_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08802AA20880"
    )
        port map (
      I0 => \content_reg_bram_0_i_18__7_n_0\,
      I1 => p_0_in(0),
      I2 => head_reg(4),
      I3 => \content_reg_bram_0_i_19__6_n_0\,
      I4 => \head[4]_i_2__14_n_0\,
      I5 => \content_reg_bram_0_i_20__21_n_0\,
      O => where_to_read(4)
    );
\content_reg_bram_0_i_30__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955555556AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(3),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(4),
      O => \content_reg_bram_0_i_30__14_n_0\
    );
\content_reg_bram_0_i_31__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7777BBBBDDDDEEE"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(3),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(2),
      I5 => tail_reg(3),
      O => \content_reg_bram_0_i_31__14_n_0\
    );
\content_reg_bram_0_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08802AA20880"
    )
        port map (
      I0 => \content_reg_bram_0_i_18__7_n_0\,
      I1 => p_0_in(0),
      I2 => head_reg(3),
      I3 => \content_reg_bram_0_i_21__21_n_0\,
      I4 => \head[3]_i_1__21_n_0\,
      I5 => \content_reg_bram_0_i_20__21_n_0\,
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFF80002AAA800"
    )
        port map (
      I0 => \content_reg_bram_0_i_18__7_n_0\,
      I1 => p_0_in(0),
      I2 => head_reg(0),
      I3 => head_reg(1),
      I4 => head_reg(2),
      I5 => \content_reg_bram_0_i_20__21_n_0\,
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3666666666666666"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      I2 => p_0_in(0),
      I3 => state_cur(0),
      I4 => state_cur(1),
      I5 => state_cur(2),
      O => where_to_read(1)
    );
\content_reg_bram_0_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => p_0_in(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => where_to_read(0)
    );
\content_reg_i_10__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => \middle_reg_n_0_[3]\,
      I1 => from_memory(3),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_even_data_out(3)
    );
\content_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => \middle_reg_n_0_[2]\,
      I1 => from_memory(2),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_even_data_out(2)
    );
\content_reg_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => \middle_reg_n_0_[5]\,
      I1 => from_memory(5),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_even_data_out(5)
    );
\content_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => \middle_reg_n_0_[4]\,
      I1 => from_memory(4),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_even_data_out(4)
    );
\curState[0]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => \^fifo_cur_char_data_out_valid\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => \cur_state_reg[1]\
    );
\cur_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000600"
    )
        port map (
      I0 => O(0),
      I1 => \cur_state_reg[0]\(3),
      I2 => Q(0),
      I3 => Q(2),
      I4 => all_bb_full,
      I5 => \cur_state_reg[0]_0\(0),
      O => \cur_cc_pointer_reg[3]\
    );
\head[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__22_n_0\
    );
\head[1]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__21_n_0\
    );
\head[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      I2 => head_reg(2),
      O => \head[2]_i_1__21_n_0\
    );
\head[3]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => head_reg(1),
      I1 => head_reg(0),
      I2 => head_reg(2),
      I3 => head_reg(3),
      O => \head[3]_i_1__21_n_0\
    );
\head[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fifo_even_data_out_not_valid,
      I1 => \head_reg[0]_1\,
      I2 => \fifo_cur_char_data_out_ready__0\,
      O => p_0_in(0)
    );
\head[4]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(3),
      I4 => head_reg(4),
      O => \head[4]_i_2__14_n_0\
    );
\head[4]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \head[4]_i_5_n_0\,
      I1 => tail_reg(2),
      I2 => head_reg(2),
      I3 => tail_reg(1),
      I4 => head_reg(1),
      O => fifo_even_data_out_not_valid
    );
\head[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => tail_reg(4),
      I3 => head_reg(4),
      I4 => head_reg(3),
      I5 => tail_reg(3),
      O => \head[4]_i_5_n_0\
    );
\head[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^head_reg[1]_0\,
      I1 => \head_reg[6]_0\,
      I2 => \head_reg[6]_1\(0),
      I3 => \head_reg[6]_2\,
      O => \head_reg[5]\(0)
    );
\head[6]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wea\(0),
      I1 => \head_reg[6]\(0),
      O => \^head_reg[1]_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[0]_i_1__22_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_1\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[1]_i_1__21_n_0\,
      Q => head_reg(1),
      R => \tail_reg[0]_1\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[2]_i_1__21_n_0\,
      Q => head_reg(2),
      R => \tail_reg[0]_1\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[3]_i_1__21_n_0\,
      Q => head_reg(3),
      R => \tail_reg[0]_1\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[4]_i_2__14_n_0\,
      Q => head_reg(4),
      R => \tail_reg[0]_1\
    );
\middle[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F0F022222222"
    )
        port map (
      I0 => input_pc(0),
      I1 => \middle_reg[0]_0\,
      I2 => from_memory(0),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => \middle[0]_i_1__22_n_0\
    );
\middle[1]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F0F022222222"
    )
        port map (
      I0 => input_pc(1),
      I1 => \middle_reg[0]_0\,
      I2 => from_memory(1),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => \middle[1]_i_1__22_n_0\
    );
\middle[2]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F0F022222222"
    )
        port map (
      I0 => input_pc(2),
      I1 => \middle_reg[0]_0\,
      I2 => from_memory(2),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => \middle[2]_i_1__22_n_0\
    );
\middle[3]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F0F022222222"
    )
        port map (
      I0 => input_pc(3),
      I1 => \middle_reg[0]_0\,
      I2 => from_memory(3),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => \middle[3]_i_1__22_n_0\
    );
\middle[4]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F0F022222222"
    )
        port map (
      I0 => input_pc(4),
      I1 => \middle_reg[0]_0\,
      I2 => from_memory(4),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => \middle[4]_i_1__22_n_0\
    );
\middle[5]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F0F022222222"
    )
        port map (
      I0 => input_pc(5),
      I1 => \middle_reg[0]_0\,
      I2 => from_memory(5),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => \middle[5]_i_1__22_n_0\
    );
\middle[6]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F0F022222222"
    )
        port map (
      I0 => input_pc(6),
      I1 => \middle_reg[0]_0\,
      I2 => from_memory(6),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => \middle[6]_i_1__22_n_0\
    );
\middle[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0085D0C"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \tail_reg[0]_0\(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \tail_reg[0]_1\,
      O => middle
    );
\middle[7]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022F0F022222222"
    )
        port map (
      I0 => input_pc(7),
      I1 => \middle_reg[0]_0\,
      I2 => from_memory(7),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => \middle[7]_i_2__14_n_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[0]_i_1__22_n_0\,
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[1]_i_1__22_n_0\,
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[2]_i_1__22_n_0\,
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[3]_i_1__22_n_0\,
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[4]_i_1__22_n_0\,
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[5]_i_1__22_n_0\,
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[6]_i_1__22_n_0\,
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[7]_i_2__14_n_0\,
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\min_latency1_carry_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fifo_even_data_count(4),
      I1 => \head_reg[0]_1\,
      I2 => fifo_odd_data_count(3),
      O => \^cur_is_even_character_reg_rep_0\
    );
\min_latency1_carry_i_11__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => fifo_cur_char_data_count(1),
      I1 => \min_latency1_carry_i_14__6_n_0\,
      I2 => fifo_cur_char_data_count(2),
      I3 => fifo_cur_char_data_count(3),
      O => \^head_reg[0]_0\
    );
min_latency1_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2FFFF2DD20000"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => \head_reg[0]_1\,
      I5 => fifo_odd_data_count(0),
      O => fifo_cur_char_data_count(1)
    );
\min_latency1_carry_i_14__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028AA28AA280028"
    )
        port map (
      I0 => \min_latency1_carry_i_29__6_n_0\,
      I1 => \min_latency1_carry_i_29__6_0\(0),
      I2 => \min_latency1_carry_i_29__6_1\(0),
      I3 => \head_reg[0]_1\,
      I4 => tail_reg(0),
      I5 => head_reg(0),
      O => \min_latency1_carry_i_14__6_n_0\
    );
\min_latency1_carry_i_15__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => \min_latency1_carry_i_30__6_n_0\,
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => \head_reg[0]_1\,
      I4 => fifo_odd_data_count(1),
      O => fifo_cur_char_data_count(2)
    );
min_latency1_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => \state_cur[2]_i_5__21_n_0\,
      I1 => head_reg(3),
      I2 => tail_reg(3),
      I3 => \head_reg[0]_1\,
      I4 => fifo_odd_data_count(2),
      O => fifo_cur_char_data_count(3)
    );
min_latency1_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F90909F906F6F606"
    )
        port map (
      I0 => \min_latency1_carry_i_29__6_0\(0),
      I1 => \min_latency1_carry_i_29__6_1\(0),
      I2 => \head_reg[0]_1\,
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => \min_latency1_carry_i_29__6_n_0\,
      O => \^switch2cpu\\.latency\(0)
    );
\min_latency1_carry_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \min_latency1_carry_i_14__6_n_0\,
      I1 => fifo_cur_char_data_count(1),
      O => \^switch2cpu\\.latency\(1)
    );
\min_latency1_carry_i_26__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => tail_reg(3),
      I1 => \state_cur[2]_i_5__21_n_0\,
      I2 => head_reg(3),
      I3 => head_reg(4),
      I4 => tail_reg(4),
      O => fifo_even_data_count(4)
    );
\min_latency1_carry_i_29__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => fifo_cur_char_data_count(0),
      I1 => fifo_cur_char_data_count(1),
      I2 => fifo_cur_char_data_count(2),
      I3 => \^cur_is_even_character_reg_rep_0\,
      I4 => fifo_cur_char_data_count(3),
      O => \min_latency1_carry_i_29__6_n_0\
    );
\min_latency1_carry_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87FF807F80070000"
    )
        port map (
      I0 => fifo_cur_char_data_count(1),
      I1 => \min_latency1_carry_i_14__6_n_0\,
      I2 => fifo_cur_char_data_count(2),
      I3 => fifo_cur_char_data_count(3),
      I4 => \switch2channel\\.latency__0\(1),
      I5 => \switch2channel\\.latency__0\(2),
      O => DI(0)
    );
\min_latency1_carry_i_30__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF45"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(0),
      I2 => head_reg(0),
      I3 => tail_reg(1),
      O => \min_latency1_carry_i_30__6_n_0\
    );
\min_latency1_carry_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => \head_reg[0]_1\,
      I3 => \min_latency1_carry_i_29__6_1\(0),
      I4 => \min_latency1_carry_i_29__6_0\(0),
      O => fifo_cur_char_data_count(0)
    );
\min_latency1_carry_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7800007807808007"
    )
        port map (
      I0 => fifo_cur_char_data_count(1),
      I1 => \min_latency1_carry_i_14__6_n_0\,
      I2 => fifo_cur_char_data_count(2),
      I3 => fifo_cur_char_data_count(3),
      I4 => \switch2channel\\.latency__0\(2),
      I5 => \switch2channel\\.latency__0\(1),
      O => S(0)
    );
\old_grant[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(24),
      I1 => \old_grant_reg[0]_i_15_0\(16),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(8),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(0),
      O => \old_grant[0]_i_17_n_0\
    );
\old_grant[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(56),
      I1 => \old_grant_reg[0]_i_15_0\(48),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(40),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(32),
      O => \old_grant[0]_i_18_n_0\
    );
\old_grant[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(25),
      I1 => \old_grant_reg[0]_i_15_0\(17),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(9),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(1),
      O => \old_grant[0]_i_19_n_0\
    );
\old_grant[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(57),
      I1 => \old_grant_reg[0]_i_15_0\(49),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(41),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(33),
      O => \old_grant[0]_i_20_n_0\
    );
\old_grant[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(26),
      I1 => \old_grant_reg[0]_i_15_0\(18),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(10),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(2),
      O => \old_grant[0]_i_21_n_0\
    );
\old_grant[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(58),
      I1 => \old_grant_reg[0]_i_15_0\(50),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(42),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(34),
      O => \old_grant[0]_i_22_n_0\
    );
\old_grant[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(27),
      I1 => \old_grant_reg[0]_i_15_0\(19),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(11),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(3),
      O => \old_grant[0]_i_23_n_0\
    );
\old_grant[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(59),
      I1 => \old_grant_reg[0]_i_15_0\(51),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(43),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(35),
      O => \old_grant[0]_i_24_n_0\
    );
\old_grant[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(28),
      I1 => \old_grant_reg[0]_i_15_0\(20),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(12),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(4),
      O => \old_grant[0]_i_25_n_0\
    );
\old_grant[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(60),
      I1 => \old_grant_reg[0]_i_15_0\(52),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(44),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(36),
      O => \old_grant[0]_i_26_n_0\
    );
\old_grant[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(29),
      I1 => \old_grant_reg[0]_i_15_0\(21),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(13),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(5),
      O => \old_grant[0]_i_27_n_0\
    );
\old_grant[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(61),
      I1 => \old_grant_reg[0]_i_15_0\(53),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(45),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(37),
      O => \old_grant[0]_i_28_n_0\
    );
\old_grant[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(31),
      I1 => \old_grant_reg[0]_i_15_0\(23),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(15),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(7),
      O => \old_grant[0]_i_29_n_0\
    );
\old_grant[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(63),
      I1 => \old_grant_reg[0]_i_15_0\(55),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(47),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(39),
      O => \old_grant[0]_i_30_n_0\
    );
\old_grant[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(30),
      I1 => \old_grant_reg[0]_i_15_0\(22),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(14),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(6),
      O => \old_grant[0]_i_31_n_0\
    );
\old_grant[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \old_grant_reg[0]_i_15_0\(62),
      I1 => \old_grant_reg[0]_i_15_0\(54),
      I2 => \cur_state_reg[0]\(1),
      I3 => \old_grant_reg[0]_i_15_0\(46),
      I4 => \cur_state_reg[0]\(0),
      I5 => \old_grant_reg[0]_i_15_0\(38),
      O => \old_grant[0]_i_32_n_0\
    );
\old_grant_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \old_grant[0]_i_19_n_0\,
      I1 => \old_grant[0]_i_20_n_0\,
      O => \cur_cc_pointer_reg[2]_5\,
      S => \cur_state_reg[0]\(2)
    );
\old_grant_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \old_grant[0]_i_21_n_0\,
      I1 => \old_grant[0]_i_22_n_0\,
      O => \cur_cc_pointer_reg[2]_4\,
      S => \cur_state_reg[0]\(2)
    );
\old_grant_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \old_grant[0]_i_23_n_0\,
      I1 => \old_grant[0]_i_24_n_0\,
      O => \cur_cc_pointer_reg[2]_3\,
      S => \cur_state_reg[0]\(2)
    );
\old_grant_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \old_grant[0]_i_25_n_0\,
      I1 => \old_grant[0]_i_26_n_0\,
      O => \cur_cc_pointer_reg[2]_2\,
      S => \cur_state_reg[0]\(2)
    );
\old_grant_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \old_grant[0]_i_27_n_0\,
      I1 => \old_grant[0]_i_28_n_0\,
      O => \cur_cc_pointer_reg[2]_1\,
      S => \cur_state_reg[0]\(2)
    );
\old_grant_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \old_grant[0]_i_29_n_0\,
      I1 => \old_grant[0]_i_30_n_0\,
      O => \cur_cc_pointer_reg[2]\,
      S => \cur_state_reg[0]\(2)
    );
\old_grant_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \old_grant[0]_i_31_n_0\,
      I1 => \old_grant[0]_i_32_n_0\,
      O => \cur_cc_pointer_reg[2]_0\,
      S => \cur_state_reg[0]\(2)
    );
\old_grant_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \old_grant[0]_i_17_n_0\,
      I1 => \old_grant[0]_i_18_n_0\,
      O => \cur_cc_pointer_reg[2]_6\,
      S => \cur_state_reg[0]\(2)
    );
\state_cur[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA0FAFA20207A2A"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_next20_in,
      I2 => state_cur(1),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => \tail_reg[0]_0\(0),
      O => state_next(0)
    );
\state_cur[1]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0FFFF0C00FCFF0C"
    )
        port map (
      I0 => state_next20_in,
      I1 => \tail_reg[0]_0\(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => p_0_in(0),
      O => \state_cur[2]_i_1__21_n_0\
    );
\state_cur[2]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99FFF9FD"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      I2 => \tail_reg[0]_0\(0),
      I3 => p_0_in(0),
      I4 => state_cur(0),
      O => state_next(2)
    );
\state_cur[2]_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \state_cur[2]_i_4__20_n_0\,
      I1 => tail_reg(4),
      I2 => head_reg(4),
      I3 => head_reg(3),
      I4 => \state_cur[2]_i_5__21_n_0\,
      I5 => tail_reg(3),
      O => state_next20_in
    );
\state_cur[2]_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(0),
      O => \state_cur[2]_i_4__20_n_0\
    );
\state_cur[2]_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF757751551011"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(1),
      I5 => tail_reg(2),
      O => \state_cur[2]_i_5__21_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__21_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__21_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__21_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_1\
    );
\tag_saved[0]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => \middle_reg_n_0_[6]\,
      I1 => from_memory(6),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_even_data_out(6)
    );
\tag_saved[1]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => \middle_reg_n_0_[7]\,
      I1 => from_memory(7),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_even_data_out(7)
    );
\tail[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => state_next4(0)
    );
\tail[1]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => state_next4(1)
    );
\tail[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      O => state_next4(2)
    );
\tail[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tail_reg(1),
      I1 => tail_reg(0),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      O => state_next4(3)
    );
\tail[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(3),
      I4 => tail_reg(4),
      O => state_next4(4)
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => state_next4(0),
      Q => tail_reg(0),
      R => \tail_reg[0]_1\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => state_next4(1),
      Q => tail_reg(1),
      R => \tail_reg[0]_1\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => state_next4(2),
      Q => tail_reg(2),
      R => \tail_reg[0]_1\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => state_next4(3),
      Q => tail_reg(3),
      R => \tail_reg[0]_1\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => state_next4(4),
      Q => tail_reg(4),
      R => \tail_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_18 is
  port (
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_0\ : out STD_LOGIC;
    min_latency1_carry : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_2\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__0_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__0_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_1\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    \tail_reg[5]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC;
    \tail_reg[3]_0\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_16_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_1 : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[1]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[6]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[4]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[2]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FETCH_REC_Pc_reg[2]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[3]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[5]\ : in STD_LOGIC;
    \min_latency1_carry_i_7__5\ : in STD_LOGIC;
    \min_latency1_carry_i_7__5_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_state[0]_i_14\ : in STD_LOGIC;
    \cur_state[0]_i_14_0\ : in STD_LOGIC;
    \cur_state[0]_i_14_1\ : in STD_LOGIC;
    \min_latency1_carry_i_9__6_0\ : in STD_LOGIC;
    \head_reg[6]\ : in STD_LOGIC;
    \head_reg[6]_0\ : in STD_LOGIC;
    \head_reg[6]_1\ : in STD_LOGIC;
    \min_latency1_carry_i_8__5_0\ : in STD_LOGIC;
    \min_latency1_carry_i_8__5_1\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_18 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_18 is
  signal \FETCH_REC_has_to_save_i_7__2_n_0\ : STD_LOGIC;
  signal \FETCH_REC_has_to_save_i_8__2_n_0\ : STD_LOGIC;
  signal \channel_old_latency[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \^content_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \content_reg_bram_0_i_17__22_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_30__12_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_31__12_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_5__22_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_6__22_n_0\ : STD_LOGIC;
  signal \content_reg_i_12__6_n_0\ : STD_LOGIC;
  signal \content_reg_i_8__6_n_0\ : STD_LOGIC;
  signal \content_reg_i_9__4_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__0_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cur_is_even_character_reg_rep__0_1\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__0_2\ : STD_LOGIC;
  signal fifo_even_data_in_ready : STD_LOGIC;
  signal \head[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__19_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__12_n_0\ : STD_LOGIC;
  signal \head[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \head[6]_i_7__4_n_0\ : STD_LOGIC;
  signal \head[6]_i_8__4_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_0\ : STD_LOGIC;
  signal \^head_reg[0]_1\ : STD_LOGIC;
  signal \^head_reg[0]_2\ : STD_LOGIC;
  signal \^head_reg[2]_0\ : STD_LOGIC;
  signal middle : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \min_latency1_carry_i_10__5_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_11__5_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_14__5_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_24__5_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_25__5_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_31__5_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_9__6_n_0\ : STD_LOGIC;
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_3__17_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__17_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__19_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_next4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_7__2\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_8__2\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \channel_old_latency[0]_i_1__5\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \channel_old_latency[3]_i_2__4\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \channel_old_latency[4]_i_1__4\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_5__5\ : label is "soft_lutpair503";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_even/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__22\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_1__17\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_30__12\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_32__11\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_3__18\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__22\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \content_reg_i_12__6\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \content_reg_i_8__6\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \content_reg_i_9__4\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_122\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \head[0]_i_1__19\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \head[2]_i_1__19\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \head[3]_i_1__19\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \head[4]_i_2__12\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \head[6]_i_1__4\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \head[6]_i_8__4\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \middle[7]_i_3__12\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_10__5\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_11__5\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_14__5\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_24__5\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_25__5\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_9__6\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__18\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__21\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \tail[1]_i_1__18\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \tail[2]_i_1__12\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \tail[3]_i_1__5\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \tail[4]_i_1__12\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \tail[6]_i_1__5\ : label is "soft_lutpair502";
begin
  content_reg_bram_0_0(7 downto 0) <= \^content_reg_bram_0_0\(7 downto 0);
  cur_is_even_character_reg_rep <= \^cur_is_even_character_reg_rep\;
  \cur_is_even_character_reg_rep__0\ <= \^cur_is_even_character_reg_rep__0\;
  \cur_is_even_character_reg_rep__0_0\(0) <= \^cur_is_even_character_reg_rep__0_0\(0);
  \cur_is_even_character_reg_rep__0_1\ <= \^cur_is_even_character_reg_rep__0_1\;
  \cur_is_even_character_reg_rep__0_2\ <= \^cur_is_even_character_reg_rep__0_2\;
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
  \head_reg[0]_1\ <= \^head_reg[0]_1\;
  \head_reg[0]_2\ <= \^head_reg[0]_2\;
  \head_reg[2]_0\ <= \^head_reg[2]_0\;
\FETCH_REC_Instr[15]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \switch2channel\\.ready\,
      I1 => \^head_reg[2]_0\,
      I2 => \^head_reg[0]_1\,
      O => \tail_reg[5]_0\
    );
\FETCH_REC_has_to_save_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002FF0200"
    )
        port map (
      I0 => \FETCH_REC_has_to_save_i_7__2_n_0\,
      I1 => \head[4]_i_4__5_n_0\,
      I2 => \FETCH_REC_has_to_save_i_8__2_n_0\,
      I3 => \cur_state[0]_i_14\,
      I4 => \cur_state[0]_i_14_0\,
      I5 => \cur_state[0]_i_14_1\,
      O => \^cur_is_even_character_reg_rep\
    );
\FETCH_REC_has_to_save_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      O => \FETCH_REC_has_to_save_i_7__2_n_0\
    );
\FETCH_REC_has_to_save_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      O => \FETCH_REC_has_to_save_i_8__2_n_0\
    );
\block_sel_saved[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[0]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^content_reg_bram_0_0\(0),
      I5 => \FETCH_REC_Pc_reg[0]_0\,
      O => D(0)
    );
\block_sel_saved[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[1]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^content_reg_bram_0_0\(1),
      I5 => \FETCH_REC_Pc_reg[1]\,
      O => D(1)
    );
\channel_old_latency[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__4_n_0\,
      I1 => \^cur_is_even_character_reg_rep__0\,
      I2 => \^head_reg[0]_2\,
      I3 => \channel_old_latency_reg[1]\,
      I4 => p_16_out(0),
      O => \channel_old_latency_reg[0]\(0)
    );
\channel_old_latency[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F0FF0F0"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__4_n_0\,
      I1 => \^cur_is_even_character_reg_rep__0\,
      I2 => p_16_out(0),
      I3 => \channel_old_latency_reg[1]\,
      I4 => \^head_reg[0]_2\,
      O => \channel_old_latency_reg[0]\(1)
    );
\channel_old_latency[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFF4440FFFF000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__4_n_0\,
      I1 => \^cur_is_even_character_reg_rep__0\,
      I2 => p_16_out(0),
      I3 => \^head_reg[0]_2\,
      I4 => \^cur_is_even_character_reg_rep__0_0\(0),
      I5 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(2)
    );
\channel_old_latency[3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A009AFF"
    )
        port map (
      I0 => \min_latency1_carry_i_14__5_n_0\,
      I1 => \^head_reg[0]_0\,
      I2 => \^cur_is_even_character_reg_rep__0_1\,
      I3 => CO(0),
      I4 => \channel_old_latency_reg[2]\,
      O => \^cur_is_even_character_reg_rep__0_0\(0)
    );
\channel_old_latency[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF08F708"
    )
        port map (
      I0 => p_16_out(0),
      I1 => \^head_reg[0]_2\,
      I2 => \channel_old_latency[6]_i_2__4_n_0\,
      I3 => \^cur_is_even_character_reg_rep__0\,
      I4 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(3)
    );
\channel_old_latency[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFF4000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__4_n_0\,
      I1 => \^cur_is_even_character_reg_rep__0\,
      I2 => p_16_out(0),
      I3 => \^head_reg[0]_2\,
      I4 => p_16_out(2),
      I5 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(4)
    );
\channel_old_latency[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__4_n_0\,
      I1 => \^cur_is_even_character_reg_rep__0\,
      I2 => p_16_out(0),
      I3 => \^head_reg[0]_2\,
      I4 => p_16_out(2),
      I5 => p_16_out(3),
      O => \channel_old_latency_reg[0]\(5)
    );
\channel_old_latency[6]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__0_0\(0),
      I1 => p_16_out(1),
      O => \channel_old_latency[6]_i_2__4_n_0\
    );
\channel_old_latency[6]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F2F0F20000FFFF"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__0_1\,
      I1 => \min_latency1_carry_i_9__6_n_0\,
      I2 => \min_latency1_carry_i_10__5_n_0\,
      I3 => \min_latency1_carry_i_11__5_n_0\,
      I4 => \channel_old_latency_reg[1]_0\,
      I5 => CO(0),
      O => \^cur_is_even_character_reg_rep__0\
    );
\channel_old_latency[6]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \^head_reg[0]_0\,
      I1 => \^cur_is_even_character_reg_rep__0_1\,
      I2 => CO(0),
      I3 => \channel_old_latency_reg[1]_1\,
      O => \^head_reg[0]_2\
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 6) => where_to_read(4 downto 2),
      ADDRBWRADDR(5) => \content_reg_bram_0_i_5__22_n_0\,
      ADDRBWRADDR(4) => \content_reg_bram_0_i_6__22_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^content_reg_bram_0_0\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => E(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => fifo_even_data_in_ready,
      WEA(0) => fifo_even_data_in_ready,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DEBBE7D"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(4),
      I2 => tail_reg(4),
      I3 => \content_reg_bram_0_i_30__12_n_0\,
      I4 => tail_reg(3),
      I5 => \content_reg_bram_0_i_31__12_n_0\,
      O => fifo_even_data_in_ready
    );
\content_reg_bram_0_i_17__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => p_0_in_0(0),
      O => \content_reg_bram_0_i_17__22_n_0\
    );
\content_reg_bram_0_i_19__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      O => \content_reg_bram_0_i_19__5_n_0\
    );
\content_reg_bram_0_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => content_reg_bram_0_2,
      I1 => \^head_reg[2]_0\,
      I2 => \tail_reg[0]_1\,
      O => \switch2channel\\.valid\
    );
\content_reg_bram_0_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC6CCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_17__22_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_30__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \content_reg_bram_0_i_30__12_n_0\
    );
\content_reg_bram_0_i_31__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFEBFFFF7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(1),
      O => \content_reg_bram_0_i_31__12_n_0\
    );
\content_reg_bram_0_i_32__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \tail_reg[0]_1\,
      I1 => \^head_reg[2]_0\,
      I2 => content_reg_bram_0_2,
      I3 => \^head_reg[0]_1\,
      O => \EXE1_Instr_reg[9]\
    );
\content_reg_bram_0_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56AAAAAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => \content_reg_bram_0_i_17__22_n_0\,
      I3 => head_reg(1),
      I4 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF007F80FF00"
    )
        port map (
      I0 => content_reg_bram_0_5,
      I1 => \content_reg_bram_0_i_19__5_n_0\,
      I2 => state_cur(0),
      I3 => head_reg(2),
      I4 => head_reg(1),
      I5 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => p_0_in_0(0),
      I5 => head_reg(0),
      O => \content_reg_bram_0_i_5__22_n_0\
    );
\content_reg_bram_0_i_6__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => p_0_in_0(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => state_cur(0),
      O => \content_reg_bram_0_i_6__22_n_0\
    );
\content_reg_i_12__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[2]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \content_reg_i_12__6_n_0\
    );
\content_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[5]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^content_reg_bram_0_0\(5),
      I5 => \FETCH_REC_Pc_reg[5]\,
      O => D(5)
    );
\content_reg_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[4]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^content_reg_bram_0_0\(4),
      I5 => \FETCH_REC_Pc_reg[4]\,
      O => D(4)
    );
\content_reg_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \content_reg_i_8__6_n_0\,
      I1 => \^content_reg_bram_0_0\(3),
      I2 => \content_reg_i_9__4_n_0\,
      I3 => \FETCH_REC_Pc_reg[3]_0\,
      I4 => \FETCH_REC_Pc_reg[3]\(1),
      I5 => \FETCH_REC_Pc_reg[2]_0\,
      O => D(3)
    );
\content_reg_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \content_reg_i_12__6_n_0\,
      I1 => \^content_reg_bram_0_0\(2),
      I2 => \content_reg_i_9__4_n_0\,
      I3 => \FETCH_REC_Pc_reg[2]\,
      I4 => \FETCH_REC_Pc_reg[3]\(0),
      I5 => \FETCH_REC_Pc_reg[2]_0\,
      O => D(2)
    );
\content_reg_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[3]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \content_reg_i_8__6_n_0\
    );
\content_reg_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \content_reg_i_9__4_n_0\
    );
\cur_state[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222A222A222FBBB"
    )
        port map (
      I0 => content_reg_bram_0_2,
      I1 => \switch2channel\\.ready\,
      I2 => CO(0),
      I3 => \^head_reg[0]_1\,
      I4 => content_reg_bram_0_3,
      I5 => content_reg_bram_0_4,
      O => \head_reg[2]_1\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^head_reg[0]_1\,
      I1 => CO(0),
      O => min_latency1_carry
    );
\head[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__19_n_0\
    );
\head[1]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__19_n_0\
    );
\head[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \head[2]_i_1__19_n_0\
    );
\head[3]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \head[3]_i_1__19_n_0\
    );
\head[4]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      O => \head[4]_i_2__12_n_0\
    );
\head[4]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \head[4]_i_4__5_n_0\,
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => \tail_reg[3]_0\
    );
\head[4]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \head[4]_i_4__5_n_0\
    );
\head[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \switch2channel\\.ready\,
      I1 => \^head_reg[2]_0\,
      I2 => \^head_reg[0]_1\,
      I3 => content_reg_bram_0_2,
      O => \tail_reg[5]\(0)
    );
\head[6]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5DDD5DDDF333"
    )
        port map (
      I0 => content_reg_bram_0_2,
      I1 => \switch2channel\\.ready\,
      I2 => CO(0),
      I3 => \^head_reg[0]_1\,
      I4 => content_reg_bram_0_3,
      I5 => content_reg_bram_0_4,
      O => \^head_reg[2]_0\
    );
\head[6]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE00FEFEFEFE"
    )
        port map (
      I0 => \content_reg_bram_0_i_31__12_n_0\,
      I1 => \head[6]_i_7__4_n_0\,
      I2 => \head[6]_i_8__4_n_0\,
      I3 => \head_reg[6]\,
      I4 => \head_reg[6]_0\,
      I5 => \head_reg[6]_1\,
      O => \^head_reg[0]_1\
    );
\head[6]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => tail_reg(3),
      O => \head[6]_i_7__4_n_0\
    );
\head[6]_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \head[6]_i_8__4_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[0]_i_1__19_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_0\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[1]_i_1__19_n_0\,
      Q => head_reg(1),
      R => \tail_reg[0]_0\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[2]_i_1__19_n_0\,
      Q => head_reg(2),
      R => \tail_reg[0]_0\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[3]_i_1__19_n_0\,
      Q => head_reg(3),
      R => \tail_reg[0]_0\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[4]_i_2__12_n_0\,
      Q => head_reg(4),
      R => \tail_reg[0]_0\
    );
\middle[7]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A010101000F0001"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => \tail_reg[0]_0\,
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => p_0_in_0(0),
      O => middle
    );
\middle[7]_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => p_0_in_0(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(0),
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(1),
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(2),
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(3),
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(4),
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(5),
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(6),
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(7),
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\min_latency1_carry_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \min_latency1_carry_i_25__5_n_0\,
      I1 => \FETCH_REC_Pc_reg[0]\,
      I2 => \min_latency1_carry_i_8__5_0\,
      O => \min_latency1_carry_i_10__5_n_0\
    );
\min_latency1_carry_i_11__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_5__19_n_0\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \min_latency1_carry_i_8__5_1\,
      O => \min_latency1_carry_i_11__5_n_0\
    );
\min_latency1_carry_i_14__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \min_latency1_carry_i_31__5_n_0\,
      I1 => \FETCH_REC_Pc_reg[0]\,
      I2 => \min_latency1_carry_i_9__6_0\,
      O => \min_latency1_carry_i_14__5_n_0\
    );
\min_latency1_carry_i_15__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D22DFFFFD22D0000"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      I5 => \min_latency1_carry_i_7__5_0\,
      O => \^head_reg[0]_0\
    );
\min_latency1_carry_i_16__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__0_1\,
      I1 => \min_latency1_carry_i_9__6_n_0\,
      I2 => \min_latency1_carry_i_11__5_n_0\,
      O => \^cur_is_even_character_reg_rep__0_2\
    );
\min_latency1_carry_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0F0D"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__0_1\,
      I1 => \min_latency1_carry_i_9__6_n_0\,
      I2 => \min_latency1_carry_i_10__5_n_0\,
      I3 => \min_latency1_carry_i_11__5_n_0\,
      I4 => min_latency1_carry_1,
      I5 => \channel_old_latency_reg[1]_0\,
      O => DI(1)
    );
\min_latency1_carry_i_24__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \min_latency1_carry_i_24__5_n_0\
    );
\min_latency1_carry_i_25__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => \state_cur[2]_i_5__19_n_0\,
      O => \min_latency1_carry_i_25__5_n_0\
    );
\min_latency1_carry_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF656500"
    )
        port map (
      I0 => \min_latency1_carry_i_14__5_n_0\,
      I1 => \^head_reg[0]_0\,
      I2 => \^cur_is_even_character_reg_rep__0_1\,
      I3 => \^cur_is_even_character_reg_rep__0_2\,
      I4 => min_latency1_carry_0,
      I5 => \channel_old_latency_reg[2]\,
      O => DI(0)
    );
\min_latency1_carry_i_31__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999966666696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(0),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \min_latency1_carry_i_31__5_n_0\
    );
\min_latency1_carry_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0D0000F0F2"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__0_1\,
      I1 => \min_latency1_carry_i_9__6_n_0\,
      I2 => \min_latency1_carry_i_10__5_n_0\,
      I3 => \min_latency1_carry_i_11__5_n_0\,
      I4 => min_latency1_carry_1,
      I5 => \channel_old_latency_reg[1]_0\,
      O => S(1)
    );
\min_latency1_carry_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660060660066060"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__0_2\,
      I1 => min_latency1_carry_0,
      I2 => \min_latency1_carry_i_14__5_n_0\,
      I3 => \^head_reg[0]_0\,
      I4 => \^cur_is_even_character_reg_rep__0_1\,
      I5 => \channel_old_latency_reg[2]\,
      O => S(0)
    );
\min_latency1_carry_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E200E2E2E2E2"
    )
        port map (
      I0 => \min_latency1_carry_i_7__5\,
      I1 => \FETCH_REC_Pc_reg[0]\,
      I2 => \min_latency1_carry_i_24__5_n_0\,
      I3 => \min_latency1_carry_i_11__5_n_0\,
      I4 => \min_latency1_carry_i_9__6_n_0\,
      I5 => \min_latency1_carry_i_10__5_n_0\,
      O => \^cur_is_even_character_reg_rep__0_1\
    );
\min_latency1_carry_i_9__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^head_reg[0]_0\,
      I1 => \min_latency1_carry_i_14__5_n_0\,
      O => \min_latency1_carry_i_9__6_n_0\
    );
\old_grant[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBEF"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => \cur_state_reg[1]\
    );
\state_cur[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F2B2B3B3B0000"
    )
        port map (
      I0 => state_cur(0),
      I1 => p_0_in_0(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => \state_cur[2]_i_3__17_n_0\,
      I4 => state_cur(2),
      I5 => state_cur(1),
      O => state_next(0)
    );
\state_cur[1]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F33131CCCCDDDD"
    )
        port map (
      I0 => \state_cur_reg[0]_0\,
      I1 => state_cur(1),
      I2 => content_reg_bram_0_5,
      I3 => \state_cur[2]_i_3__17_n_0\,
      I4 => state_cur(0),
      I5 => state_cur(2),
      O => \state_cur[2]_i_1__19_n_0\
    );
\state_cur[2]_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FB1FFF"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => state_cur(1),
      I3 => p_0_in_0(0),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9F6FFF6FFFFF6F"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_4__17_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \state_cur[2]_i_5__19_n_0\,
      O => \state_cur[2]_i_3__17_n_0\
    );
\state_cur[2]_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_4__17_n_0\
    );
\state_cur[2]_i_5__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_5__19_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__19_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__19_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__19_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_0\
    );
\tag_saved[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[6]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^content_reg_bram_0_0\(6),
      I5 => \FETCH_REC_Pc_reg[6]\,
      O => D(6)
    );
\tag_saved[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[7]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^content_reg_bram_0_0\(7),
      I5 => \FETCH_REC_Pc_reg[7]\,
      O => D(7)
    );
\tail[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => state_next4(0)
    );
\tail[1]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => state_next4(1)
    );
\tail[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => state_next4(2)
    );
\tail[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(3),
      O => state_next4(3)
    );
\tail[4]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(3),
      O => state_next4(4)
    );
\tail[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \switch2channel\\.ready\,
      I1 => content_reg_bram_0_2,
      I2 => \^head_reg[2]_0\,
      I3 => \tail_reg[0]_1\,
      O => p_0_in(0)
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(0),
      Q => tail_reg(0),
      R => \tail_reg[0]_0\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(1),
      Q => tail_reg(1),
      R => \tail_reg[0]_0\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(2),
      Q => tail_reg(2),
      R => \tail_reg[0]_0\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(3),
      Q => tail_reg(3),
      R => \tail_reg[0]_0\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(4),
      Q => tail_reg(4),
      R => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_19 is
  port (
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tail_reg[0]_0\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    content_reg_bram_0_1 : out STD_LOGIC;
    content_reg_bram_0_2 : out STD_LOGIC;
    content_reg_bram_0_3 : out STD_LOGIC;
    content_reg_bram_0_4 : out STD_LOGIC;
    content_reg_bram_0_5 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0_0\ : out STD_LOGIC;
    content_reg_bram_0_6 : out STD_LOGIC;
    \state_cur_reg[1]_1\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \tail_reg[3]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \head_reg[4]_2\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    \head_reg[0]_2\ : out STD_LOGIC;
    \head_reg[2]_1\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_cur_reg[2]_0\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_19 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_19 is
  signal \^content_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \content_reg_bram_0_i_17__12_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__21_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__18_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_5__21_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_6__21_n_0\ : STD_LOGIC;
  signal fifo_odd_data_in_ready : STD_LOGIC;
  signal \head[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__18_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__11_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_0\ : STD_LOGIC;
  signal middle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal middle_0 : STD_LOGIC;
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_cur0 : STD_LOGIC;
  signal \state_cur[2]_i_3__18_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__18_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__18_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tail[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__21_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1__11_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_9__2\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \block_sel_saved[0]_i_2__5\ : label is "soft_lutpair510";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_odd/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__12\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__21\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_20__18\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_4__18\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__21\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \content_reg_i_10__5\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \content_reg_i_11__5\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \content_reg_i_13__4\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \head[0]_i_1__18\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \head[1]_i_1__18\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \head[2]_i_1__18\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \head[3]_i_1__18\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \head[4]_i_2__11\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \head[6]_i_10__4\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \middle[7]_i_3__11\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_23__5\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_26__4\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_27__5\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_33__5\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__17\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__22\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \tail[0]_i_1__18\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \tail[1]_i_1__17\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \tail[2]_i_1__11\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \tail[3]_i_1__21\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \tail[4]_i_1__11\ : label is "soft_lutpair516";
begin
  content_reg_bram_0_0(7 downto 0) <= \^content_reg_bram_0_0\(7 downto 0);
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
FETCH_REC_has_to_save_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \head_reg[4]_1\
    );
\FETCH_REC_has_to_save_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      O => \head_reg[2]_0\
    );
\block_sel_saved[0]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(0),
      I1 => middle(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_1
    );
\block_sel_saved[1]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(1),
      I1 => middle(1),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_2
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 6) => where_to_read(4 downto 2),
      ADDRBWRADDR(5) => \content_reg_bram_0_i_5__21_n_0\,
      ADDRBWRADDR(4) => \content_reg_bram_0_i_6__21_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => content_reg_bram_0_8(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^content_reg_bram_0_0\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => content_reg_bram_0_7(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => fifo_odd_data_in_ready,
      WEA(0) => fifo_odd_data_in_ready,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DEBBE7D"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(4),
      I2 => tail_reg(4),
      I3 => \content_reg_bram_0_i_20__18_n_0\,
      I4 => tail_reg(3),
      I5 => \^head_reg[0]_0\,
      O => fifo_odd_data_in_ready
    );
\content_reg_bram_0_i_17__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => \state_cur_reg[2]_0\,
      O => \content_reg_bram_0_i_17__12_n_0\
    );
\content_reg_bram_0_i_19__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => state_cur(0),
      O => \content_reg_bram_0_i_19__21_n_0\
    );
\content_reg_bram_0_i_20__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \content_reg_bram_0_i_20__18_n_0\
    );
\content_reg_bram_0_i_21__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFEBFFFF7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(1),
      O => \^head_reg[0]_0\
    );
\content_reg_bram_0_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC6CCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_17__12_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FB4F0F0F0F0F0F0"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => \content_reg_bram_0_i_19__21_n_0\,
      I2 => head_reg(3),
      I3 => head_reg(0),
      I4 => head_reg(1),
      I5 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0B4F0"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => \content_reg_bram_0_i_19__21_n_0\,
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA6AAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \state_cur_reg[2]_0\,
      I5 => head_reg(0),
      O => \content_reg_bram_0_i_5__21_n_0\
    );
\content_reg_bram_0_i_6__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => \state_cur_reg[2]_0\,
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => state_cur(0),
      O => \content_reg_bram_0_i_6__21_n_0\
    );
\content_reg_i_10__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(3),
      O => \cur_is_even_character_reg_rep__0_0\
    );
\content_reg_i_11__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \state_cur_reg[1]_1\
    );
\content_reg_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(2),
      O => \cur_is_even_character_reg_rep__0\
    );
\content_reg_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(5),
      I1 => middle(5),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_6
    );
\content_reg_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(4),
      I1 => middle(4),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_5
    );
\head[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__18_n_0\
    );
\head[1]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__18_n_0\
    );
\head[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \head[2]_i_1__18_n_0\
    );
\head[3]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \head[3]_i_1__18_n_0\
    );
\head[4]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      O => \head[4]_i_2__11_n_0\
    );
\head[6]_i_10__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \tail_reg[0]_0\
    );
\head[6]_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => tail_reg(3),
      O => \head_reg[4]_2\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[0]_i_1__18_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_1\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[1]_i_1__18_n_0\,
      Q => head_reg(1),
      R => \tail_reg[0]_1\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[2]_i_1__18_n_0\,
      Q => head_reg(2),
      R => \tail_reg[0]_1\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[3]_i_1__18_n_0\,
      Q => head_reg(3),
      R => \tail_reg[0]_1\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[4]_i_2__11_n_0\,
      Q => head_reg(4),
      R => \tail_reg[0]_1\
    );
\middle[7]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F00010A010101"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => \tail_reg[0]_1\,
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => \state_cur_reg[2]_0\,
      O => middle_0
    );
\middle[7]_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => state_cur(1),
      I1 => \state_cur_reg[2]_0\,
      I2 => state_cur(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(0),
      Q => middle(0),
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(1),
      Q => middle(1),
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(2),
      Q => middle(2),
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(3),
      Q => middle(3),
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(4),
      Q => middle(4),
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(5),
      Q => middle(5),
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(6),
      Q => middle(6),
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(7),
      Q => middle(7),
      R => '0'
    );
\min_latency1_carry_i_23__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \head_reg[0]_2\
    );
\min_latency1_carry_i_26__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => \state_cur[2]_i_5__18_n_0\,
      O => \head_reg[4]_0\
    );
\min_latency1_carry_i_27__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_5__18_n_0\,
      O => \tail_reg[3]_0\
    );
\min_latency1_carry_i_32__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999966666696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(0),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \head_reg[2]_1\
    );
\min_latency1_carry_i_33__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      O => \head_reg[0]_1\
    );
\state_cur[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F8E8EAEAE0000"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => state_cur(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => \state_cur[2]_i_3__18_n_0\,
      I4 => state_cur(2),
      I5 => state_cur(1),
      O => state_next(0)
    );
\state_cur[1]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F1133CCCCDDDD"
    )
        port map (
      I0 => \state_cur_reg[0]_0\,
      I1 => state_cur(1),
      I2 => \state_cur[2]_i_3__18_n_0\,
      I3 => \state_cur_reg[2]_0\,
      I4 => state_cur(0),
      I5 => state_cur(2),
      O => state_cur0
    );
\state_cur[2]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8BABFF"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => state_cur(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9F6FFF6FFFFF6F"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_4__18_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \state_cur[2]_i_5__18_n_0\,
      O => \state_cur[2]_i_3__18_n_0\
    );
\state_cur[2]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_4__18_n_0\
    );
\state_cur[2]_i_5__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_5__18_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_1\
    );
\tag_saved[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(6),
      I1 => middle(6),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_3
    );
\tag_saved[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(7),
      I1 => middle(7),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_4
    );
\tail[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__18_n_0\
    );
\tail[1]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__17_n_0\
    );
\tail[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \tail[2]_i_1__11_n_0\
    );
\tail[3]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(2),
      O => \tail[3]_i_1__21_n_0\
    );
\tail[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(3),
      O => \tail[4]_i_1__11_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_7(0),
      D => \tail[0]_i_1__18_n_0\,
      Q => tail_reg(0),
      R => \tail_reg[0]_1\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_7(0),
      D => \tail[1]_i_1__17_n_0\,
      Q => tail_reg(1),
      R => \tail_reg[0]_1\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_7(0),
      D => \tail[2]_i_1__11_n_0\,
      Q => tail_reg(2),
      R => \tail_reg[0]_1\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_7(0),
      D => \tail[3]_i_1__21_n_0\,
      Q => tail_reg(3),
      R => \tail_reg[0]_1\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_7(0),
      D => \tail[4]_i_1__11_n_0\,
      Q => tail_reg(4),
      R => \tail_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_31 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_0\ : out STD_LOGIC;
    min_latency1_carry : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_2\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_1\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \tail_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC;
    \tail_reg[3]_0\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_30_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_1 : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    in_ready_packed : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[0]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[1]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[6]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FETCH_REC_Pc_reg[6]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[4]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[2]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[3]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[5]\ : in STD_LOGIC;
    \min_latency1_carry_i_7__4\ : in STD_LOGIC;
    \min_latency1_carry_i_8__4_0\ : in STD_LOGIC;
    \min_latency1_carry_i_7__4_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_state[0]_i_9\ : in STD_LOGIC;
    \cur_state[0]_i_9_0\ : in STD_LOGIC;
    \cur_state[0]_i_9_1\ : in STD_LOGIC;
    \min_latency1_carry_i_9__5_0\ : in STD_LOGIC;
    \head_reg[6]\ : in STD_LOGIC;
    \head_reg[6]_0\ : in STD_LOGIC;
    \head_reg[6]_1\ : in STD_LOGIC;
    \min_latency1_carry_i_8__4_1\ : in STD_LOGIC;
    \min_latency1_carry_i_8__4_2\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_31 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_31 is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^exe1_instr_reg[9]_0\ : STD_LOGIC;
  signal \FETCH_REC_has_to_save_i_6__4_n_0\ : STD_LOGIC;
  signal \FETCH_REC_has_to_save_i_7__1_n_0\ : STD_LOGIC;
  signal \channel_old_latency[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_17__21_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_30__10_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_31__10_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_5__20_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_6__20_n_0\ : STD_LOGIC;
  signal \content_reg_i_12__5_n_0\ : STD_LOGIC;
  signal \content_reg_i_8__5_n_0\ : STD_LOGIC;
  signal \content_reg_i_9__3_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cur_is_even_character_reg_rep__1_1\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1_2\ : STD_LOGIC;
  signal fifo_even_data_in_ready : STD_LOGIC;
  signal \head[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__10_n_0\ : STD_LOGIC;
  signal \head[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \head[6]_i_7__3_n_0\ : STD_LOGIC;
  signal \head[6]_i_8__3_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_0\ : STD_LOGIC;
  signal \^head_reg[0]_1\ : STD_LOGIC;
  signal \^head_reg[0]_2\ : STD_LOGIC;
  signal \^head_reg[2]_0\ : STD_LOGIC;
  signal middle : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \min_latency1_carry_i_10__4_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_11__4_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_14__4_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_24__4_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_25__4_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_31__4_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_9__5_n_0\ : STD_LOGIC;
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_3__14_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__14_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__16_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_next4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tag_saved[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \tag_saved[1]_i_2__6_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^tail_reg[5]_0\ : STD_LOGIC;
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EXE2_Instr_valid_i_3__4\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_6__4\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_7__1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \channel_old_latency[1]_i_1__5\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \channel_old_latency[3]_i_2__3\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \channel_old_latency[4]_i_1__3\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_5__4\ : label is "soft_lutpair434";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_even/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__21\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_1__14\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_30__10\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_32__9\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_38__4\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_3__15\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__20\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \content_reg_i_12__5\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \content_reg_i_8__5\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \content_reg_i_9__3\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_121\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \head[0]_i_1__16\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \head[2]_i_1__16\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \head[3]_i_1__16\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \head[4]_i_2__10\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \head[6]_i_1__3\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \head[6]_i_8__3\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \middle[7]_i_3__10\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_10__4\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_11__4\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_14__4\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_24__4\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_25__4\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_9__5\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__15\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__19\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \tag_saved[0]_i_2__6\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \tag_saved[1]_i_2__6\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \tail[1]_i_1__15\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \tail[2]_i_1__10\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \tail[3]_i_1__4\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \tail[4]_i_1__10\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \tail[6]_i_1__4\ : label is "soft_lutpair431";
begin
  DOUTBDOUT(7 downto 0) <= \^doutbdout\(7 downto 0);
  \EXE1_Instr_reg[9]_0\ <= \^exe1_instr_reg[9]_0\;
  cur_is_even_character_reg_rep <= \^cur_is_even_character_reg_rep\;
  \cur_is_even_character_reg_rep__1\ <= \^cur_is_even_character_reg_rep__1\;
  \cur_is_even_character_reg_rep__1_0\(0) <= \^cur_is_even_character_reg_rep__1_0\(0);
  \cur_is_even_character_reg_rep__1_1\ <= \^cur_is_even_character_reg_rep__1_1\;
  \cur_is_even_character_reg_rep__1_2\ <= \^cur_is_even_character_reg_rep__1_2\;
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
  \head_reg[0]_1\ <= \^head_reg[0]_1\;
  \head_reg[0]_2\ <= \^head_reg[0]_2\;
  \head_reg[2]_0\ <= \^head_reg[2]_0\;
  \tail_reg[5]_0\ <= \^tail_reg[5]_0\;
\EXE2_Instr_valid_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \^head_reg[0]_1\,
      I1 => \^head_reg[2]_0\,
      I2 => \switch2channel\\.ready\,
      I3 => content_reg_bram_0_1,
      I4 => in_ready_packed(0),
      O => \^tail_reg[5]_0\
    );
\FETCH_REC_has_to_save_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002FF0200"
    )
        port map (
      I0 => \FETCH_REC_has_to_save_i_6__4_n_0\,
      I1 => \head[4]_i_4__4_n_0\,
      I2 => \FETCH_REC_has_to_save_i_7__1_n_0\,
      I3 => \cur_state[0]_i_9\,
      I4 => \cur_state[0]_i_9_0\,
      I5 => \cur_state[0]_i_9_1\,
      O => \^cur_is_even_character_reg_rep\
    );
\FETCH_REC_has_to_save_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      O => \FETCH_REC_has_to_save_i_6__4_n_0\
    );
\FETCH_REC_has_to_save_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      O => \FETCH_REC_has_to_save_i_7__1_n_0\
    );
\block_sel_saved[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[0]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^doutbdout\(0),
      I5 => \FETCH_REC_Pc_reg[0]_0\,
      O => D(0)
    );
\block_sel_saved[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[1]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^doutbdout\(1),
      I5 => \FETCH_REC_Pc_reg[1]\,
      O => D(1)
    );
\channel_old_latency[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__3_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => \^head_reg[0]_2\,
      I3 => \channel_old_latency_reg[1]\,
      I4 => p_30_out(0),
      O => \channel_old_latency_reg[0]\(0)
    );
\channel_old_latency[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F0FF0F0"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__3_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_30_out(0),
      I3 => \channel_old_latency_reg[1]\,
      I4 => \^head_reg[0]_2\,
      O => \channel_old_latency_reg[0]\(1)
    );
\channel_old_latency[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFF4440FFFF000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__3_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_30_out(0),
      I3 => \^head_reg[0]_2\,
      I4 => \^cur_is_even_character_reg_rep__1_0\(0),
      I5 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(2)
    );
\channel_old_latency[3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A009AFF"
    )
        port map (
      I0 => \min_latency1_carry_i_14__4_n_0\,
      I1 => \^head_reg[0]_0\,
      I2 => \^cur_is_even_character_reg_rep__1_1\,
      I3 => CO(0),
      I4 => \channel_old_latency_reg[2]\,
      O => \^cur_is_even_character_reg_rep__1_0\(0)
    );
\channel_old_latency[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF08F708"
    )
        port map (
      I0 => p_30_out(0),
      I1 => \^head_reg[0]_2\,
      I2 => \channel_old_latency[6]_i_2__3_n_0\,
      I3 => \^cur_is_even_character_reg_rep__1\,
      I4 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(3)
    );
\channel_old_latency[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFF4000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__3_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_30_out(0),
      I3 => \^head_reg[0]_2\,
      I4 => p_30_out(2),
      I5 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(4)
    );
\channel_old_latency[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__3_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_30_out(0),
      I3 => \^head_reg[0]_2\,
      I4 => p_30_out(2),
      I5 => p_30_out(3),
      O => \channel_old_latency_reg[0]\(5)
    );
\channel_old_latency[6]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_0\(0),
      I1 => p_30_out(1),
      O => \channel_old_latency[6]_i_2__3_n_0\
    );
\channel_old_latency[6]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F2F0F20000FFFF"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__5_n_0\,
      I2 => \min_latency1_carry_i_10__4_n_0\,
      I3 => \min_latency1_carry_i_11__4_n_0\,
      I4 => \channel_old_latency_reg[1]_0\,
      I5 => CO(0),
      O => \^cur_is_even_character_reg_rep__1\
    );
\channel_old_latency[6]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \^head_reg[0]_0\,
      I1 => \^cur_is_even_character_reg_rep__1_1\,
      I2 => CO(0),
      I3 => \channel_old_latency_reg[1]_1\,
      O => \^head_reg[0]_2\
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 6) => where_to_read(4 downto 2),
      ADDRBWRADDR(5) => \content_reg_bram_0_i_5__20_n_0\,
      ADDRBWRADDR(4) => \content_reg_bram_0_i_6__20_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^doutbdout\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => E(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => fifo_even_data_in_ready,
      WEA(0) => fifo_even_data_in_ready,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DEBBE7D"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(4),
      I2 => tail_reg(4),
      I3 => \content_reg_bram_0_i_30__10_n_0\,
      I4 => tail_reg(3),
      I5 => \content_reg_bram_0_i_31__10_n_0\,
      O => fifo_even_data_in_ready
    );
\content_reg_bram_0_i_17__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => p_0_in_0(0),
      O => \content_reg_bram_0_i_17__21_n_0\
    );
\content_reg_bram_0_i_19__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      O => \content_reg_bram_0_i_19__4_n_0\
    );
\content_reg_bram_0_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => content_reg_bram_0_0,
      I1 => \^head_reg[2]_0\,
      I2 => \tail_reg[0]_1\,
      O => \switch2channel\\.valid\
    );
\content_reg_bram_0_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC6CCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_17__21_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_30__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \content_reg_bram_0_i_30__10_n_0\
    );
\content_reg_bram_0_i_31__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFEBFFFF7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(1),
      O => \content_reg_bram_0_i_31__10_n_0\
    );
\content_reg_bram_0_i_32__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^tail_reg[5]_0\,
      I1 => content_reg_bram_0_4,
      I2 => \^exe1_instr_reg[9]_0\,
      O => \EXE1_Instr_reg[8]\
    );
\content_reg_bram_0_i_32__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \tail_reg[0]_1\,
      I1 => \^head_reg[2]_0\,
      I2 => content_reg_bram_0_0,
      I3 => \^head_reg[0]_1\,
      O => \EXE1_Instr_reg[9]\
    );
\content_reg_bram_0_i_38__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => in_ready_packed(0),
      I1 => \^head_reg[0]_1\,
      I2 => \^head_reg[2]_0\,
      I3 => \switch2channel\\.ready\,
      O => \^exe1_instr_reg[9]_0\
    );
\content_reg_bram_0_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56AAAAAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => \content_reg_bram_0_i_17__21_n_0\,
      I3 => head_reg(1),
      I4 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF007F80FF00"
    )
        port map (
      I0 => content_reg_bram_0_3,
      I1 => \content_reg_bram_0_i_19__4_n_0\,
      I2 => state_cur(0),
      I3 => head_reg(2),
      I4 => head_reg(1),
      I5 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => p_0_in_0(0),
      I5 => head_reg(0),
      O => \content_reg_bram_0_i_5__20_n_0\
    );
\content_reg_bram_0_i_6__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => p_0_in_0(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => state_cur(0),
      O => \content_reg_bram_0_i_6__20_n_0\
    );
\content_reg_i_12__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[2]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \content_reg_i_12__5_n_0\
    );
\content_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[5]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^doutbdout\(5),
      I5 => \FETCH_REC_Pc_reg[5]\,
      O => D(5)
    );
\content_reg_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[4]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^doutbdout\(4),
      I5 => \FETCH_REC_Pc_reg[4]\,
      O => D(4)
    );
\content_reg_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \content_reg_i_8__5_n_0\,
      I1 => \^doutbdout\(3),
      I2 => \content_reg_i_9__3_n_0\,
      I3 => \FETCH_REC_Pc_reg[3]\,
      I4 => \FETCH_REC_Pc_reg[7]\(1),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(3)
    );
\content_reg_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \content_reg_i_12__5_n_0\,
      I1 => \^doutbdout\(2),
      I2 => \content_reg_i_9__3_n_0\,
      I3 => \FETCH_REC_Pc_reg[2]\,
      I4 => \FETCH_REC_Pc_reg[7]\(0),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(2)
    );
\content_reg_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[3]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \content_reg_i_8__5_n_0\
    );
\content_reg_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \content_reg_i_9__3_n_0\
    );
\cur_state[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222A222A222FBBB"
    )
        port map (
      I0 => content_reg_bram_0_0,
      I1 => \switch2channel\\.ready\,
      I2 => CO(0),
      I3 => \^head_reg[0]_1\,
      I4 => content_reg_bram_0_1,
      I5 => content_reg_bram_0_2,
      O => \head_reg[2]_1\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^head_reg[0]_1\,
      I1 => CO(0),
      O => min_latency1_carry
    );
\head[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__16_n_0\
    );
\head[1]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__16_n_0\
    );
\head[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \head[2]_i_1__16_n_0\
    );
\head[3]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \head[3]_i_1__16_n_0\
    );
\head[4]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      O => \head[4]_i_2__10_n_0\
    );
\head[4]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \head[4]_i_4__4_n_0\,
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => \tail_reg[3]_0\
    );
\head[4]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \head[4]_i_4__4_n_0\
    );
\head[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \switch2channel\\.ready\,
      I1 => \^head_reg[2]_0\,
      I2 => \^head_reg[0]_1\,
      I3 => content_reg_bram_0_0,
      O => \tail_reg[5]\(0)
    );
\head[6]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5DDD5DDDF333"
    )
        port map (
      I0 => content_reg_bram_0_0,
      I1 => \switch2channel\\.ready\,
      I2 => CO(0),
      I3 => \^head_reg[0]_1\,
      I4 => content_reg_bram_0_1,
      I5 => content_reg_bram_0_2,
      O => \^head_reg[2]_0\
    );
\head[6]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE00FEFEFEFE"
    )
        port map (
      I0 => \content_reg_bram_0_i_31__10_n_0\,
      I1 => \head[6]_i_7__3_n_0\,
      I2 => \head[6]_i_8__3_n_0\,
      I3 => \head_reg[6]\,
      I4 => \head_reg[6]_0\,
      I5 => \head_reg[6]_1\,
      O => \^head_reg[0]_1\
    );
\head[6]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => tail_reg(3),
      O => \head[6]_i_7__3_n_0\
    );
\head[6]_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \head[6]_i_8__3_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[0]_i_1__16_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_0\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[1]_i_1__16_n_0\,
      Q => head_reg(1),
      R => \tail_reg[0]_0\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[2]_i_1__16_n_0\,
      Q => head_reg(2),
      R => \tail_reg[0]_0\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[3]_i_1__16_n_0\,
      Q => head_reg(3),
      R => \tail_reg[0]_0\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[4]_i_2__10_n_0\,
      Q => head_reg(4),
      R => \tail_reg[0]_0\
    );
\middle[7]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A010101000F0001"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => \tail_reg[0]_0\,
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => p_0_in_0(0),
      O => middle
    );
\middle[7]_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => p_0_in_0(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(0),
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(1),
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(2),
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(3),
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(4),
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(5),
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(6),
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(7),
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\min_latency1_carry_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \min_latency1_carry_i_25__4_n_0\,
      I1 => \min_latency1_carry_i_8__4_0\,
      I2 => \min_latency1_carry_i_8__4_1\,
      O => \min_latency1_carry_i_10__4_n_0\
    );
\min_latency1_carry_i_11__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_5__16_n_0\,
      I3 => \min_latency1_carry_i_8__4_0\,
      I4 => \min_latency1_carry_i_8__4_2\,
      O => \min_latency1_carry_i_11__4_n_0\
    );
\min_latency1_carry_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \min_latency1_carry_i_31__4_n_0\,
      I1 => \min_latency1_carry_i_8__4_0\,
      I2 => \min_latency1_carry_i_9__5_0\,
      O => \min_latency1_carry_i_14__4_n_0\
    );
\min_latency1_carry_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D22DFFFFD22D0000"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => \min_latency1_carry_i_8__4_0\,
      I5 => \min_latency1_carry_i_7__4_0\,
      O => \^head_reg[0]_0\
    );
\min_latency1_carry_i_16__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__5_n_0\,
      I2 => \min_latency1_carry_i_11__4_n_0\,
      O => \^cur_is_even_character_reg_rep__1_2\
    );
\min_latency1_carry_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0F0D"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__5_n_0\,
      I2 => \min_latency1_carry_i_10__4_n_0\,
      I3 => \min_latency1_carry_i_11__4_n_0\,
      I4 => min_latency1_carry_1,
      I5 => \channel_old_latency_reg[1]_0\,
      O => DI(1)
    );
\min_latency1_carry_i_24__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \min_latency1_carry_i_24__4_n_0\
    );
\min_latency1_carry_i_25__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => \state_cur[2]_i_5__16_n_0\,
      O => \min_latency1_carry_i_25__4_n_0\
    );
\min_latency1_carry_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF656500"
    )
        port map (
      I0 => \min_latency1_carry_i_14__4_n_0\,
      I1 => \^head_reg[0]_0\,
      I2 => \^cur_is_even_character_reg_rep__1_1\,
      I3 => \^cur_is_even_character_reg_rep__1_2\,
      I4 => min_latency1_carry_0,
      I5 => \channel_old_latency_reg[2]\,
      O => DI(0)
    );
\min_latency1_carry_i_31__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999966666696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(0),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \min_latency1_carry_i_31__4_n_0\
    );
\min_latency1_carry_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0D0000F0F2"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__5_n_0\,
      I2 => \min_latency1_carry_i_10__4_n_0\,
      I3 => \min_latency1_carry_i_11__4_n_0\,
      I4 => min_latency1_carry_1,
      I5 => \channel_old_latency_reg[1]_0\,
      O => S(1)
    );
\min_latency1_carry_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660060660066060"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_2\,
      I1 => min_latency1_carry_0,
      I2 => \min_latency1_carry_i_14__4_n_0\,
      I3 => \^head_reg[0]_0\,
      I4 => \^cur_is_even_character_reg_rep__1_1\,
      I5 => \channel_old_latency_reg[2]\,
      O => S(0)
    );
\min_latency1_carry_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E200E2E2E2E2"
    )
        port map (
      I0 => \min_latency1_carry_i_7__4\,
      I1 => \min_latency1_carry_i_8__4_0\,
      I2 => \min_latency1_carry_i_24__4_n_0\,
      I3 => \min_latency1_carry_i_11__4_n_0\,
      I4 => \min_latency1_carry_i_9__5_n_0\,
      I5 => \min_latency1_carry_i_10__4_n_0\,
      O => \^cur_is_even_character_reg_rep__1_1\
    );
\min_latency1_carry_i_9__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^head_reg[0]_0\,
      I1 => \min_latency1_carry_i_14__4_n_0\,
      O => \min_latency1_carry_i_9__5_n_0\
    );
\old_grant[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBEF"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => \cur_state_reg[1]\
    );
\state_cur[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F2B2B3B3B0000"
    )
        port map (
      I0 => state_cur(0),
      I1 => p_0_in_0(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => \state_cur[2]_i_3__14_n_0\,
      I4 => state_cur(2),
      I5 => state_cur(1),
      O => state_next(0)
    );
\state_cur[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F33131CCCCDDDD"
    )
        port map (
      I0 => \state_cur_reg[0]_0\,
      I1 => state_cur(1),
      I2 => content_reg_bram_0_3,
      I3 => \state_cur[2]_i_3__14_n_0\,
      I4 => state_cur(0),
      I5 => state_cur(2),
      O => \state_cur[2]_i_1__16_n_0\
    );
\state_cur[2]_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FB1FFF"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => state_cur(1),
      I3 => p_0_in_0(0),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9F6FFF6FFFFF6F"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_4__14_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \state_cur[2]_i_5__16_n_0\,
      O => \state_cur[2]_i_3__14_n_0\
    );
\state_cur[2]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_4__14_n_0\
    );
\state_cur[2]_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_5__16_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__16_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__16_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__16_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_0\
    );
\tag_saved[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \tag_saved[0]_i_2__6_n_0\,
      I1 => \^doutbdout\(6),
      I2 => \content_reg_i_9__3_n_0\,
      I3 => \FETCH_REC_Pc_reg[6]\,
      I4 => \FETCH_REC_Pc_reg[7]\(2),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(6)
    );
\tag_saved[0]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[6]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \tag_saved[0]_i_2__6_n_0\
    );
\tag_saved[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \tag_saved[1]_i_2__6_n_0\,
      I1 => \^doutbdout\(7),
      I2 => \content_reg_i_9__3_n_0\,
      I3 => \FETCH_REC_Pc_reg[7]_0\,
      I4 => \FETCH_REC_Pc_reg[7]\(3),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(7)
    );
\tag_saved[1]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[7]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \tag_saved[1]_i_2__6_n_0\
    );
\tail[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => state_next4(0)
    );
\tail[1]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => state_next4(1)
    );
\tail[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => state_next4(2)
    );
\tail[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(3),
      O => state_next4(3)
    );
\tail[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(3),
      O => state_next4(4)
    );
\tail[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \switch2channel\\.ready\,
      I1 => content_reg_bram_0_0,
      I2 => \^head_reg[2]_0\,
      I3 => \tail_reg[0]_1\,
      O => p_0_in(0)
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(0),
      Q => tail_reg(0),
      R => \tail_reg[0]_0\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(1),
      Q => tail_reg(1),
      R => \tail_reg[0]_0\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(2),
      Q => tail_reg(2),
      R => \tail_reg[0]_0\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(3),
      Q => tail_reg(3),
      R => \tail_reg[0]_0\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(4),
      Q => tail_reg(4),
      R => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32 is
  port (
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tail_reg[0]_0\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    content_reg_bram_0_1 : out STD_LOGIC;
    content_reg_bram_0_2 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0_0\ : out STD_LOGIC;
    content_reg_bram_0_3 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0_1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0_2\ : out STD_LOGIC;
    content_reg_bram_0_4 : out STD_LOGIC;
    \state_cur_reg[1]_1\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \tail_reg[3]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \head_reg[4]_2\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    \head_reg[0]_2\ : out STD_LOGIC;
    \head_reg[2]_1\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_cur_reg[2]_0\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32 is
  signal \^content_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \content_reg_bram_0_i_17__10_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__19_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__15_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_5__19_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_6__19_n_0\ : STD_LOGIC;
  signal fifo_odd_data_in_ready : STD_LOGIC;
  signal \head[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__9_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_0\ : STD_LOGIC;
  signal middle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal middle_0 : STD_LOGIC;
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_cur0 : STD_LOGIC;
  signal \state_cur[2]_i_3__15_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__15_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__15_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tail[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__19_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1__9_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_8__1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \block_sel_saved[1]_i_2__4\ : label is "soft_lutpair442";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_odd/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__10\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__19\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_20__15\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_4__15\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__19\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \content_reg_i_10__4\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \content_reg_i_11__4\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \content_reg_i_13__3\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \head[0]_i_1__15\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \head[1]_i_1__15\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \head[2]_i_1__15\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \head[3]_i_1__15\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \head[4]_i_2__9\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \head[6]_i_10__3\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \middle[7]_i_3__9\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_23__4\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_26__3\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_27__4\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_33__4\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__14\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__20\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \tag_saved[0]_i_3__4\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \tag_saved[1]_i_3__4\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \tail[0]_i_1__15\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \tail[1]_i_1__14\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \tail[2]_i_1__9\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \tail[3]_i_1__19\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \tail[4]_i_1__9\ : label is "soft_lutpair447";
begin
  content_reg_bram_0_0(7 downto 0) <= \^content_reg_bram_0_0\(7 downto 0);
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
\FETCH_REC_has_to_save_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      O => \head_reg[2]_0\
    );
\FETCH_REC_has_to_save_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \head_reg[4]_1\
    );
\block_sel_saved[0]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(0),
      I1 => middle(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_1
    );
\block_sel_saved[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(1),
      I1 => middle(1),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_2
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 6) => where_to_read(4 downto 2),
      ADDRBWRADDR(5) => \content_reg_bram_0_i_5__19_n_0\,
      ADDRBWRADDR(4) => \content_reg_bram_0_i_6__19_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => content_reg_bram_0_6(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^content_reg_bram_0_0\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => content_reg_bram_0_5(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => fifo_odd_data_in_ready,
      WEA(0) => fifo_odd_data_in_ready,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DEBBE7D"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(4),
      I2 => tail_reg(4),
      I3 => \content_reg_bram_0_i_20__15_n_0\,
      I4 => tail_reg(3),
      I5 => \^head_reg[0]_0\,
      O => fifo_odd_data_in_ready
    );
\content_reg_bram_0_i_17__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => \state_cur_reg[2]_0\,
      O => \content_reg_bram_0_i_17__10_n_0\
    );
\content_reg_bram_0_i_19__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => state_cur(0),
      O => \content_reg_bram_0_i_19__19_n_0\
    );
\content_reg_bram_0_i_20__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \content_reg_bram_0_i_20__15_n_0\
    );
\content_reg_bram_0_i_21__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFEBFFFF7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(1),
      O => \^head_reg[0]_0\
    );
\content_reg_bram_0_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC6CCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_17__10_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FB4F0F0F0F0F0F0"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => \content_reg_bram_0_i_19__19_n_0\,
      I2 => head_reg(3),
      I3 => head_reg(0),
      I4 => head_reg(1),
      I5 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0B4F0"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => \content_reg_bram_0_i_19__19_n_0\,
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA6AAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \state_cur_reg[2]_0\,
      I5 => head_reg(0),
      O => \content_reg_bram_0_i_5__19_n_0\
    );
\content_reg_bram_0_i_6__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => \state_cur_reg[2]_0\,
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => state_cur(0),
      O => \content_reg_bram_0_i_6__19_n_0\
    );
\content_reg_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(3),
      O => \cur_is_even_character_reg_rep__0_2\
    );
\content_reg_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \state_cur_reg[1]_1\
    );
\content_reg_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(2),
      O => \cur_is_even_character_reg_rep__0_1\
    );
\content_reg_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(5),
      I1 => middle(5),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_4
    );
\content_reg_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(4),
      I1 => middle(4),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_3
    );
\head[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__15_n_0\
    );
\head[1]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__15_n_0\
    );
\head[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \head[2]_i_1__15_n_0\
    );
\head[3]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \head[3]_i_1__15_n_0\
    );
\head[4]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      O => \head[4]_i_2__9_n_0\
    );
\head[6]_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \tail_reg[0]_0\
    );
\head[6]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => tail_reg(3),
      O => \head_reg[4]_2\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[0]_i_1__15_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_1\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[1]_i_1__15_n_0\,
      Q => head_reg(1),
      R => \tail_reg[0]_1\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[2]_i_1__15_n_0\,
      Q => head_reg(2),
      R => \tail_reg[0]_1\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[3]_i_1__15_n_0\,
      Q => head_reg(3),
      R => \tail_reg[0]_1\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[4]_i_2__9_n_0\,
      Q => head_reg(4),
      R => \tail_reg[0]_1\
    );
\middle[7]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F00010A010101"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => \tail_reg[0]_1\,
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => \state_cur_reg[2]_0\,
      O => middle_0
    );
\middle[7]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => state_cur(1),
      I1 => \state_cur_reg[2]_0\,
      I2 => state_cur(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(0),
      Q => middle(0),
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(1),
      Q => middle(1),
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(2),
      Q => middle(2),
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(3),
      Q => middle(3),
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(4),
      Q => middle(4),
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(5),
      Q => middle(5),
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(6),
      Q => middle(6),
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(7),
      Q => middle(7),
      R => '0'
    );
\min_latency1_carry_i_23__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \head_reg[0]_2\
    );
\min_latency1_carry_i_26__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => \state_cur[2]_i_5__15_n_0\,
      O => \head_reg[4]_0\
    );
\min_latency1_carry_i_27__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_5__15_n_0\,
      O => \tail_reg[3]_0\
    );
\min_latency1_carry_i_32__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999966666696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(0),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \head_reg[2]_1\
    );
\min_latency1_carry_i_33__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      O => \head_reg[0]_1\
    );
\state_cur[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F8E8EAEAE0000"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => state_cur(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => \state_cur[2]_i_3__15_n_0\,
      I4 => state_cur(2),
      I5 => state_cur(1),
      O => state_next(0)
    );
\state_cur[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F1133CCCCDDDD"
    )
        port map (
      I0 => \state_cur_reg[0]_0\,
      I1 => state_cur(1),
      I2 => \state_cur[2]_i_3__15_n_0\,
      I3 => \state_cur_reg[2]_0\,
      I4 => state_cur(0),
      I5 => state_cur(2),
      O => state_cur0
    );
\state_cur[2]_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8BABFF"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => state_cur(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9F6FFF6FFFFF6F"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_4__15_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \state_cur[2]_i_5__15_n_0\,
      O => \state_cur[2]_i_3__15_n_0\
    );
\state_cur[2]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_4__15_n_0\
    );
\state_cur[2]_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_5__15_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_1\
    );
\tag_saved[0]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(6),
      O => \cur_is_even_character_reg_rep__0\
    );
\tag_saved[1]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(7),
      O => \cur_is_even_character_reg_rep__0_0\
    );
\tail[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__15_n_0\
    );
\tail[1]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__14_n_0\
    );
\tail[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \tail[2]_i_1__9_n_0\
    );
\tail[3]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(2),
      O => \tail[3]_i_1__19_n_0\
    );
\tail[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(3),
      O => \tail[4]_i_1__9_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[0]_i_1__15_n_0\,
      Q => tail_reg(0),
      R => \tail_reg[0]_1\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[1]_i_1__14_n_0\,
      Q => tail_reg(1),
      R => \tail_reg[0]_1\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[2]_i_1__9_n_0\,
      Q => tail_reg(2),
      R => \tail_reg[0]_1\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[3]_i_1__19_n_0\,
      Q => tail_reg(3),
      R => \tail_reg[0]_1\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[4]_i_1__9_n_0\,
      Q => tail_reg(4),
      R => \tail_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_44 is
  port (
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \head_reg[0]_2\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_1\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \tail_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tail_reg[3]_0\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[6]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    p_44_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    in_ready_packed : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[0]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[1]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[6]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FETCH_REC_Pc_reg[6]_1\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[4]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[2]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[3]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[5]\ : in STD_LOGIC;
    \min_latency1_carry_i_7__3\ : in STD_LOGIC;
    \min_latency1_carry_i_7__3_0\ : in STD_LOGIC;
    \min_latency1_carry_i_9__4_0\ : in STD_LOGIC;
    \head_reg[6]\ : in STD_LOGIC;
    \head_reg[6]_0\ : in STD_LOGIC;
    \head_reg[6]_1\ : in STD_LOGIC;
    \min_latency1_carry_i_8__3_0\ : in STD_LOGIC;
    \min_latency1_carry_i_8__3_1\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_44 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_44 is
  signal \^exe1_instr_reg[9]_0\ : STD_LOGIC;
  signal \channel_old_latency[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \^content_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \content_reg_bram_0_i_17__20_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_30__8_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_31__8_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_5__18_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_6__18_n_0\ : STD_LOGIC;
  signal \content_reg_i_12__4_n_0\ : STD_LOGIC;
  signal \content_reg_i_8__4_n_0\ : STD_LOGIC;
  signal \content_reg_i_9__2_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cur_is_even_character_reg_rep__1_1\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1_2\ : STD_LOGIC;
  signal fifo_even_data_in_ready : STD_LOGIC;
  signal \head[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \head[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \head[6]_i_7__2_n_0\ : STD_LOGIC;
  signal \head[6]_i_8__2_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_0\ : STD_LOGIC;
  signal \^head_reg[0]_1\ : STD_LOGIC;
  signal \^head_reg[0]_2\ : STD_LOGIC;
  signal \^head_reg[2]_0\ : STD_LOGIC;
  signal middle : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \min_latency1_carry_i_10__3_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_11__3_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_14__3_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_24__3_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_25__3_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_31__3_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_9__4_n_0\ : STD_LOGIC;
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_3__11_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__11_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__13_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_next4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tag_saved[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \tag_saved[1]_i_2__5_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^tail_reg[5]_0\ : STD_LOGIC;
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EXE2_Instr_valid_i_3__3\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \channel_old_latency[0]_i_1__3\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \channel_old_latency[3]_i_2__2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \channel_old_latency[4]_i_1__2\ : label is "soft_lutpair355";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_even/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__20\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_1__11\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_30__8\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_32__7\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_38__3\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_3__12\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__18\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \content_reg_i_12__4\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \content_reg_i_8__4\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \content_reg_i_9__2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \head[0]_i_1__13\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \head[2]_i_1__13\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \head[3]_i_1__13\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \head[4]_i_2__8\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \head[6]_i_1__2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \head[6]_i_8__2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \middle[7]_i_3__8\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_10__3\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_14__3\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_24__3\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_9__4\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__12\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__17\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \tag_saved[0]_i_2__5\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \tag_saved[1]_i_2__5\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \tail[1]_i_1__12\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \tail[2]_i_1__8\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \tail[3]_i_1__3\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \tail[4]_i_1__8\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \tail[6]_i_1__3\ : label is "soft_lutpair361";
begin
  \EXE1_Instr_reg[9]_0\ <= \^exe1_instr_reg[9]_0\;
  content_reg_bram_0_0(7 downto 0) <= \^content_reg_bram_0_0\(7 downto 0);
  \cur_is_even_character_reg_rep__1\ <= \^cur_is_even_character_reg_rep__1\;
  \cur_is_even_character_reg_rep__1_0\(0) <= \^cur_is_even_character_reg_rep__1_0\(0);
  \cur_is_even_character_reg_rep__1_1\ <= \^cur_is_even_character_reg_rep__1_1\;
  \cur_is_even_character_reg_rep__1_2\ <= \^cur_is_even_character_reg_rep__1_2\;
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
  \head_reg[0]_1\ <= \^head_reg[0]_1\;
  \head_reg[0]_2\ <= \^head_reg[0]_2\;
  \head_reg[2]_0\ <= \^head_reg[2]_0\;
  \tail_reg[5]_0\ <= \^tail_reg[5]_0\;
\EXE2_Instr_valid_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \^head_reg[0]_2\,
      I1 => \^head_reg[2]_0\,
      I2 => \switch2channel\\.ready\,
      I3 => content_reg_bram_0_3,
      I4 => in_ready_packed(0),
      O => \^tail_reg[5]_0\
    );
\block_sel_saved[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[0]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^content_reg_bram_0_0\(0),
      I5 => \FETCH_REC_Pc_reg[0]_0\,
      O => D(0)
    );
\block_sel_saved[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[1]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^content_reg_bram_0_0\(1),
      I5 => \FETCH_REC_Pc_reg[1]\,
      O => D(1)
    );
\channel_old_latency[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__2_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => \^head_reg[0]_1\,
      I3 => \channel_old_latency_reg[1]\,
      I4 => p_44_out(0),
      O => \channel_old_latency_reg[0]\(0)
    );
\channel_old_latency[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F0FF0F0"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__2_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_44_out(0),
      I3 => \channel_old_latency_reg[1]\,
      I4 => \^head_reg[0]_1\,
      O => \channel_old_latency_reg[0]\(1)
    );
\channel_old_latency[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFF4440FFFF000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__2_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_44_out(0),
      I3 => \^head_reg[0]_1\,
      I4 => \^cur_is_even_character_reg_rep__1_0\(0),
      I5 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(2)
    );
\channel_old_latency[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A009AFF"
    )
        port map (
      I0 => \min_latency1_carry_i_14__3_n_0\,
      I1 => \^head_reg[0]_0\,
      I2 => \^cur_is_even_character_reg_rep__1_1\,
      I3 => CO(0),
      I4 => \channel_old_latency_reg[2]\,
      O => \^cur_is_even_character_reg_rep__1_0\(0)
    );
\channel_old_latency[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF08F708"
    )
        port map (
      I0 => p_44_out(0),
      I1 => \^head_reg[0]_1\,
      I2 => \channel_old_latency[6]_i_2__2_n_0\,
      I3 => \^cur_is_even_character_reg_rep__1\,
      I4 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(3)
    );
\channel_old_latency[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFF4000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__2_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_44_out(0),
      I3 => \^head_reg[0]_1\,
      I4 => p_44_out(2),
      I5 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(4)
    );
\channel_old_latency[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__2_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_44_out(0),
      I3 => \^head_reg[0]_1\,
      I4 => p_44_out(2),
      I5 => p_44_out(3),
      O => \channel_old_latency_reg[0]\(5)
    );
\channel_old_latency[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_0\(0),
      I1 => p_44_out(1),
      O => \channel_old_latency[6]_i_2__2_n_0\
    );
\channel_old_latency[6]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F2F0F20000FFFF"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__4_n_0\,
      I2 => \min_latency1_carry_i_10__3_n_0\,
      I3 => \min_latency1_carry_i_11__3_n_0\,
      I4 => \channel_old_latency_reg[1]_0\,
      I5 => CO(0),
      O => \^cur_is_even_character_reg_rep__1\
    );
\channel_old_latency[6]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \^head_reg[0]_0\,
      I1 => \^cur_is_even_character_reg_rep__1_1\,
      I2 => CO(0),
      I3 => \channel_old_latency_reg[1]_1\,
      O => \^head_reg[0]_1\
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 6) => where_to_read(4 downto 2),
      ADDRBWRADDR(5) => \content_reg_bram_0_i_5__18_n_0\,
      ADDRBWRADDR(4) => \content_reg_bram_0_i_6__18_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^content_reg_bram_0_0\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => E(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => fifo_even_data_in_ready,
      WEA(0) => fifo_even_data_in_ready,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DEBBE7D"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(4),
      I2 => tail_reg(4),
      I3 => \content_reg_bram_0_i_30__8_n_0\,
      I4 => tail_reg(3),
      I5 => \content_reg_bram_0_i_31__8_n_0\,
      O => fifo_even_data_in_ready
    );
\content_reg_bram_0_i_17__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => p_0_in_0(0),
      O => \content_reg_bram_0_i_17__20_n_0\
    );
\content_reg_bram_0_i_19__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      O => \content_reg_bram_0_i_19__3_n_0\
    );
\content_reg_bram_0_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => content_reg_bram_0_2,
      I1 => \^head_reg[2]_0\,
      I2 => \tail_reg[0]_1\,
      O => \switch2channel\\.valid\
    );
\content_reg_bram_0_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC6CCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_17__20_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_30__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \content_reg_bram_0_i_30__8_n_0\
    );
\content_reg_bram_0_i_31__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFEBFFFF7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(1),
      O => \content_reg_bram_0_i_31__8_n_0\
    );
\content_reg_bram_0_i_32__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \tail_reg[0]_1\,
      I1 => \^head_reg[2]_0\,
      I2 => content_reg_bram_0_2,
      I3 => \^head_reg[0]_2\,
      O => \EXE1_Instr_reg[9]\
    );
\content_reg_bram_0_i_32__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^tail_reg[5]_0\,
      I1 => content_reg_bram_0_6,
      I2 => \^exe1_instr_reg[9]_0\,
      O => \EXE1_Instr_reg[8]\
    );
\content_reg_bram_0_i_38__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => in_ready_packed(0),
      I1 => \^head_reg[0]_2\,
      I2 => \^head_reg[2]_0\,
      I3 => \switch2channel\\.ready\,
      O => \^exe1_instr_reg[9]_0\
    );
\content_reg_bram_0_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56AAAAAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => \content_reg_bram_0_i_17__20_n_0\,
      I3 => head_reg(1),
      I4 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF007F80FF00"
    )
        port map (
      I0 => content_reg_bram_0_5,
      I1 => \content_reg_bram_0_i_19__3_n_0\,
      I2 => state_cur(0),
      I3 => head_reg(2),
      I4 => head_reg(1),
      I5 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => p_0_in_0(0),
      I5 => head_reg(0),
      O => \content_reg_bram_0_i_5__18_n_0\
    );
\content_reg_bram_0_i_6__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => p_0_in_0(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => state_cur(0),
      O => \content_reg_bram_0_i_6__18_n_0\
    );
\content_reg_i_12__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[2]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \content_reg_i_12__4_n_0\
    );
\content_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[5]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^content_reg_bram_0_0\(5),
      I5 => \FETCH_REC_Pc_reg[5]\,
      O => D(5)
    );
\content_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[4]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^content_reg_bram_0_0\(4),
      I5 => \FETCH_REC_Pc_reg[4]\,
      O => D(4)
    );
\content_reg_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \content_reg_i_8__4_n_0\,
      I1 => \^content_reg_bram_0_0\(3),
      I2 => \content_reg_i_9__2_n_0\,
      I3 => \FETCH_REC_Pc_reg[3]\,
      I4 => \FETCH_REC_Pc_reg[7]\(1),
      I5 => \FETCH_REC_Pc_reg[6]_1\,
      O => D(3)
    );
\content_reg_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \content_reg_i_12__4_n_0\,
      I1 => \^content_reg_bram_0_0\(2),
      I2 => \content_reg_i_9__2_n_0\,
      I3 => \FETCH_REC_Pc_reg[2]\,
      I4 => \FETCH_REC_Pc_reg[7]\(0),
      I5 => \FETCH_REC_Pc_reg[6]_1\,
      O => D(2)
    );
\content_reg_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[3]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \content_reg_i_8__4_n_0\
    );
\content_reg_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \content_reg_i_9__2_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222A222A222FBBB"
    )
        port map (
      I0 => content_reg_bram_0_2,
      I1 => \switch2channel\\.ready\,
      I2 => CO(0),
      I3 => \^head_reg[0]_2\,
      I4 => content_reg_bram_0_3,
      I5 => content_reg_bram_0_4,
      O => \head_reg[2]_1\
    );
\head[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__13_n_0\
    );
\head[1]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__13_n_0\
    );
\head[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \head[2]_i_1__13_n_0\
    );
\head[3]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \head[3]_i_1__13_n_0\
    );
\head[4]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      O => \head[4]_i_2__8_n_0\
    );
\head[4]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \head[4]_i_4__3_n_0\,
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => \tail_reg[3]_0\
    );
\head[4]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \head[4]_i_4__3_n_0\
    );
\head[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \switch2channel\\.ready\,
      I1 => \^head_reg[2]_0\,
      I2 => \^head_reg[0]_2\,
      I3 => content_reg_bram_0_2,
      O => \tail_reg[5]\(0)
    );
\head[6]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5DDD5DDDF333"
    )
        port map (
      I0 => content_reg_bram_0_2,
      I1 => \switch2channel\\.ready\,
      I2 => CO(0),
      I3 => \^head_reg[0]_2\,
      I4 => content_reg_bram_0_3,
      I5 => content_reg_bram_0_4,
      O => \^head_reg[2]_0\
    );
\head[6]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE00FEFEFEFE"
    )
        port map (
      I0 => \content_reg_bram_0_i_31__8_n_0\,
      I1 => \head[6]_i_7__2_n_0\,
      I2 => \head[6]_i_8__2_n_0\,
      I3 => \head_reg[6]\,
      I4 => \head_reg[6]_0\,
      I5 => \head_reg[6]_1\,
      O => \^head_reg[0]_2\
    );
\head[6]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => tail_reg(3),
      O => \head[6]_i_7__2_n_0\
    );
\head[6]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \head[6]_i_8__2_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[0]_i_1__13_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_0\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[1]_i_1__13_n_0\,
      Q => head_reg(1),
      R => \tail_reg[0]_0\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[2]_i_1__13_n_0\,
      Q => head_reg(2),
      R => \tail_reg[0]_0\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[3]_i_1__13_n_0\,
      Q => head_reg(3),
      R => \tail_reg[0]_0\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[4]_i_2__8_n_0\,
      Q => head_reg(4),
      R => \tail_reg[0]_0\
    );
\middle[7]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A010101000F0001"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => \tail_reg[0]_0\,
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => p_0_in_0(0),
      O => middle
    );
\middle[7]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => p_0_in_0(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(0),
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(1),
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(2),
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(3),
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(4),
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(5),
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(6),
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(7),
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\min_latency1_carry_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \min_latency1_carry_i_25__3_n_0\,
      I1 => \FETCH_REC_Pc_reg[0]\,
      I2 => \min_latency1_carry_i_8__3_0\,
      O => \min_latency1_carry_i_10__3_n_0\
    );
\min_latency1_carry_i_11__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_5__13_n_0\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \min_latency1_carry_i_8__3_1\,
      O => \min_latency1_carry_i_11__3_n_0\
    );
\min_latency1_carry_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \min_latency1_carry_i_31__3_n_0\,
      I1 => \FETCH_REC_Pc_reg[0]\,
      I2 => \min_latency1_carry_i_9__4_0\,
      O => \min_latency1_carry_i_14__3_n_0\
    );
\min_latency1_carry_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D22DFFFFD22D0000"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      I5 => \min_latency1_carry_i_7__3_0\,
      O => \^head_reg[0]_0\
    );
\min_latency1_carry_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__4_n_0\,
      I2 => \min_latency1_carry_i_11__3_n_0\,
      O => \^cur_is_even_character_reg_rep__1_2\
    );
\min_latency1_carry_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0F0D"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__4_n_0\,
      I2 => \min_latency1_carry_i_10__3_n_0\,
      I3 => \min_latency1_carry_i_11__3_n_0\,
      I4 => min_latency1_carry_0,
      I5 => \channel_old_latency_reg[1]_0\,
      O => DI(1)
    );
\min_latency1_carry_i_24__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \min_latency1_carry_i_24__3_n_0\
    );
\min_latency1_carry_i_25__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => \state_cur[2]_i_5__13_n_0\,
      O => \min_latency1_carry_i_25__3_n_0\
    );
\min_latency1_carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF656500"
    )
        port map (
      I0 => \min_latency1_carry_i_14__3_n_0\,
      I1 => \^head_reg[0]_0\,
      I2 => \^cur_is_even_character_reg_rep__1_1\,
      I3 => \^cur_is_even_character_reg_rep__1_2\,
      I4 => min_latency1_carry,
      I5 => \channel_old_latency_reg[2]\,
      O => DI(0)
    );
\min_latency1_carry_i_31__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999966666696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(0),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \min_latency1_carry_i_31__3_n_0\
    );
\min_latency1_carry_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0D0000F0F2"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__4_n_0\,
      I2 => \min_latency1_carry_i_10__3_n_0\,
      I3 => \min_latency1_carry_i_11__3_n_0\,
      I4 => min_latency1_carry_0,
      I5 => \channel_old_latency_reg[1]_0\,
      O => S(1)
    );
\min_latency1_carry_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660060660066060"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_2\,
      I1 => min_latency1_carry,
      I2 => \min_latency1_carry_i_14__3_n_0\,
      I3 => \^head_reg[0]_0\,
      I4 => \^cur_is_even_character_reg_rep__1_1\,
      I5 => \channel_old_latency_reg[2]\,
      O => S(0)
    );
\min_latency1_carry_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E200E2E2E2E2"
    )
        port map (
      I0 => \min_latency1_carry_i_7__3\,
      I1 => \FETCH_REC_Pc_reg[0]\,
      I2 => \min_latency1_carry_i_24__3_n_0\,
      I3 => \min_latency1_carry_i_11__3_n_0\,
      I4 => \min_latency1_carry_i_9__4_n_0\,
      I5 => \min_latency1_carry_i_10__3_n_0\,
      O => \^cur_is_even_character_reg_rep__1_1\
    );
\min_latency1_carry_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^head_reg[0]_0\,
      I1 => \min_latency1_carry_i_14__3_n_0\,
      O => \min_latency1_carry_i_9__4_n_0\
    );
\state_cur[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F2B2B3B3B0000"
    )
        port map (
      I0 => state_cur(0),
      I1 => p_0_in_0(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => \state_cur[2]_i_3__11_n_0\,
      I4 => state_cur(2),
      I5 => state_cur(1),
      O => state_next(0)
    );
\state_cur[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F33131CCCCDDDD"
    )
        port map (
      I0 => \state_cur_reg[0]_0\,
      I1 => state_cur(1),
      I2 => content_reg_bram_0_5,
      I3 => \state_cur[2]_i_3__11_n_0\,
      I4 => state_cur(0),
      I5 => state_cur(2),
      O => \state_cur[2]_i_1__13_n_0\
    );
\state_cur[2]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FB1FFF"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => state_cur(1),
      I3 => p_0_in_0(0),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9F6FFF6FFFFF6F"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_4__11_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \state_cur[2]_i_5__13_n_0\,
      O => \state_cur[2]_i_3__11_n_0\
    );
\state_cur[2]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_4__11_n_0\
    );
\state_cur[2]_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_5__13_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__13_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__13_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__13_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_0\
    );
\tag_saved[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \tag_saved[0]_i_2__5_n_0\,
      I1 => \^content_reg_bram_0_0\(6),
      I2 => \content_reg_i_9__2_n_0\,
      I3 => \FETCH_REC_Pc_reg[6]_0\,
      I4 => \FETCH_REC_Pc_reg[7]\(2),
      I5 => \FETCH_REC_Pc_reg[6]_1\,
      O => D(6)
    );
\tag_saved[0]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[6]\,
      I3 => \FETCH_REC_Pc_reg[6]\,
      O => \tag_saved[0]_i_2__5_n_0\
    );
\tag_saved[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \tag_saved[1]_i_2__5_n_0\,
      I1 => \^content_reg_bram_0_0\(7),
      I2 => \content_reg_i_9__2_n_0\,
      I3 => \FETCH_REC_Pc_reg[7]_0\,
      I4 => \FETCH_REC_Pc_reg[7]\(3),
      I5 => \FETCH_REC_Pc_reg[6]_1\,
      O => D(7)
    );
\tag_saved[1]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[7]\,
      I3 => \FETCH_REC_Pc_reg[6]\,
      O => \tag_saved[1]_i_2__5_n_0\
    );
\tail[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => state_next4(0)
    );
\tail[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => state_next4(1)
    );
\tail[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => state_next4(2)
    );
\tail[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(3),
      O => state_next4(3)
    );
\tail[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(3),
      O => state_next4(4)
    );
\tail[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \switch2channel\\.ready\,
      I1 => content_reg_bram_0_2,
      I2 => \^head_reg[2]_0\,
      I3 => \tail_reg[0]_1\,
      O => p_0_in(0)
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(0),
      Q => tail_reg(0),
      R => \tail_reg[0]_0\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(1),
      Q => tail_reg(1),
      R => \tail_reg[0]_0\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(2),
      Q => tail_reg(2),
      R => \tail_reg[0]_0\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(3),
      Q => tail_reg(3),
      R => \tail_reg[0]_0\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(4),
      Q => tail_reg(4),
      R => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_45 is
  port (
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tail_reg[0]_0\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    content_reg_bram_0_1 : out STD_LOGIC;
    content_reg_bram_0_2 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0_0\ : out STD_LOGIC;
    content_reg_bram_0_3 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC;
    content_reg_bram_0_4 : out STD_LOGIC;
    \state_cur_reg[1]_1\ : out STD_LOGIC;
    \cur_state_reg[1]\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \tail_reg[3]_0\ : out STD_LOGIC;
    \head_reg[0]_2\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_cur_reg[2]_0\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[6]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115_0\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_45 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_45 is
  signal \FETCH_REC_has_to_save_i_6__3_n_0\ : STD_LOGIC;
  signal \^content_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \content_reg_bram_0_i_17__8_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__17_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__12_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_5__17_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_6__17_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep\ : STD_LOGIC;
  signal fifo_odd_data_in_ready : STD_LOGIC;
  signal \head[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__7_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_0\ : STD_LOGIC;
  signal \^head_reg[0]_1\ : STD_LOGIC;
  signal middle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal middle_0 : STD_LOGIC;
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_cur0 : STD_LOGIC;
  signal \state_cur[2]_i_3__12_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__12_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__12_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tail[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__17_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1__7_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \block_sel_saved[1]_i_2__3\ : label is "soft_lutpair367";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_odd/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__8\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__17\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_20__12\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_4__12\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__17\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \content_reg_i_10__3\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \content_reg_i_11__3\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \content_reg_i_13__2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \head[0]_i_1__12\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \head[1]_i_1__12\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \head[2]_i_1__12\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \head[3]_i_1__12\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \head[4]_i_2__7\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \head[6]_i_10__2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \middle[7]_i_3__7\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_23__3\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_26__2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_27__3\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_33__3\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__11\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__18\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \tag_saved[0]_i_3__3\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \tag_saved[1]_i_3__3\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \tail[1]_i_1__11\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \tail[2]_i_1__7\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \tail[3]_i_1__17\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \tail[4]_i_1__7\ : label is "soft_lutpair374";
begin
  content_reg_bram_0_0(7 downto 0) <= \^content_reg_bram_0_0\(7 downto 0);
  cur_is_even_character_reg_rep <= \^cur_is_even_character_reg_rep\;
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
  \head_reg[0]_1\ <= \^head_reg[0]_1\;
\FETCH_REC_has_to_save_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888B88888B"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115_0\,
      I2 => \^head_reg[0]_1\,
      I3 => tail_reg(2),
      I4 => head_reg(2),
      I5 => \FETCH_REC_has_to_save_i_6__3_n_0\,
      O => \^cur_is_even_character_reg_rep\
    );
\FETCH_REC_has_to_save_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \FETCH_REC_has_to_save_i_6__3_n_0\
    );
\block_sel_saved[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(0),
      I1 => middle(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_1
    );
\block_sel_saved[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(1),
      I1 => middle(1),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_2
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 6) => where_to_read(4 downto 2),
      ADDRBWRADDR(5) => \content_reg_bram_0_i_5__17_n_0\,
      ADDRBWRADDR(4) => \content_reg_bram_0_i_6__17_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => content_reg_bram_0_6(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^content_reg_bram_0_0\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => content_reg_bram_0_5(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => fifo_odd_data_in_ready,
      WEA(0) => fifo_odd_data_in_ready,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DEBBE7D"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(4),
      I2 => tail_reg(4),
      I3 => \content_reg_bram_0_i_20__12_n_0\,
      I4 => tail_reg(3),
      I5 => \^head_reg[0]_0\,
      O => fifo_odd_data_in_ready
    );
\content_reg_bram_0_i_17__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => \state_cur_reg[2]_0\,
      O => \content_reg_bram_0_i_17__8_n_0\
    );
\content_reg_bram_0_i_19__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => state_cur(0),
      O => \content_reg_bram_0_i_19__17_n_0\
    );
\content_reg_bram_0_i_20__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \content_reg_bram_0_i_20__12_n_0\
    );
\content_reg_bram_0_i_21__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFEBFFFF7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(1),
      O => \^head_reg[0]_0\
    );
\content_reg_bram_0_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC6CCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_17__8_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FB4F0F0F0F0F0F0"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => \content_reg_bram_0_i_19__17_n_0\,
      I2 => head_reg(3),
      I3 => head_reg(0),
      I4 => head_reg(1),
      I5 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0B4F0"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => \content_reg_bram_0_i_19__17_n_0\,
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA6AAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \state_cur_reg[2]_0\,
      I5 => head_reg(0),
      O => \content_reg_bram_0_i_5__17_n_0\
    );
\content_reg_bram_0_i_6__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => \state_cur_reg[2]_0\,
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => state_cur(0),
      O => \content_reg_bram_0_i_6__17_n_0\
    );
\content_reg_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(3),
      O => \cur_is_even_character_reg_rep__1_0\
    );
\content_reg_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \state_cur_reg[1]_1\
    );
\content_reg_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(2),
      O => \cur_is_even_character_reg_rep__1\
    );
\content_reg_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(5),
      I1 => middle(5),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_4
    );
\content_reg_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(4),
      I1 => middle(4),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_3
    );
\head[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__12_n_0\
    );
\head[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__12_n_0\
    );
\head[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \head[2]_i_1__12_n_0\
    );
\head[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \head[3]_i_1__12_n_0\
    );
\head[4]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      O => \head[4]_i_2__7_n_0\
    );
\head[6]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \tail_reg[0]_0\
    );
\head[6]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => tail_reg(3),
      O => \head_reg[4]_1\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[0]_i_1__12_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_1\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[1]_i_1__12_n_0\,
      Q => head_reg(1),
      R => \tail_reg[0]_1\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[2]_i_1__12_n_0\,
      Q => head_reg(2),
      R => \tail_reg[0]_1\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[3]_i_1__12_n_0\,
      Q => head_reg(3),
      R => \tail_reg[0]_1\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[4]_i_2__7_n_0\,
      Q => head_reg(4),
      R => \tail_reg[0]_1\
    );
\middle[7]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F00010A010101"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => \tail_reg[0]_1\,
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => \state_cur_reg[2]_0\,
      O => middle_0
    );
\middle[7]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => state_cur(1),
      I1 => \state_cur_reg[2]_0\,
      I2 => state_cur(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(0),
      Q => middle(0),
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(1),
      Q => middle(1),
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(2),
      Q => middle(2),
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(3),
      Q => middle(3),
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(4),
      Q => middle(4),
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(5),
      Q => middle(5),
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(6),
      Q => middle(6),
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(7),
      Q => middle(7),
      R => '0'
    );
\min_latency1_carry_i_23__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \^head_reg[0]_1\
    );
\min_latency1_carry_i_26__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => \state_cur[2]_i_5__12_n_0\,
      O => \head_reg[4]_0\
    );
\min_latency1_carry_i_27__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_5__12_n_0\,
      O => \tail_reg[3]_0\
    );
\min_latency1_carry_i_32__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999966666696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(0),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \head_reg[2]_0\
    );
\min_latency1_carry_i_33__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      O => \head_reg[0]_2\
    );
\old_grant[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBEF"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => \cur_state_reg[1]\
    );
\state_cur[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F8E8EAEAE0000"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => state_cur(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => \state_cur[2]_i_3__12_n_0\,
      I4 => state_cur(2),
      I5 => state_cur(1),
      O => state_next(0)
    );
\state_cur[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F1133CCCCDDDD"
    )
        port map (
      I0 => \state_cur_reg[0]_0\,
      I1 => state_cur(1),
      I2 => \state_cur[2]_i_3__12_n_0\,
      I3 => \state_cur_reg[2]_0\,
      I4 => state_cur(0),
      I5 => state_cur(2),
      O => state_cur0
    );
\state_cur[2]_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8BABFF"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => state_cur(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9F6FFF6FFFFF6F"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_4__12_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \state_cur[2]_i_5__12_n_0\,
      O => \state_cur[2]_i_3__12_n_0\
    );
\state_cur[2]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_4__12_n_0\
    );
\state_cur[2]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_5__12_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_1\
    );
\tag_saved[0]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[6]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(6),
      O => \cur_is_even_character_reg_rep__0\
    );
\tag_saved[1]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[6]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(7),
      O => \cur_is_even_character_reg_rep__0_0\
    );
\tail[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__12_n_0\
    );
\tail[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__11_n_0\
    );
\tail[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \tail[2]_i_1__7_n_0\
    );
\tail[3]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(2),
      O => \tail[3]_i_1__17_n_0\
    );
\tail[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(3),
      O => \tail[4]_i_1__7_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[0]_i_1__12_n_0\,
      Q => tail_reg(0),
      R => \tail_reg[0]_1\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[1]_i_1__11_n_0\,
      Q => tail_reg(1),
      R => \tail_reg[0]_1\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[2]_i_1__7_n_0\,
      Q => tail_reg(2),
      R => \tail_reg[0]_1\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[3]_i_1__17_n_0\,
      Q => tail_reg(3),
      R => \tail_reg[0]_1\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[4]_i_1__7_n_0\,
      Q => tail_reg(4),
      R => \tail_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_57 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_0\ : out STD_LOGIC;
    min_latency1_carry : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_2\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_1\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \tail_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC;
    \tail_reg[3]_0\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_58_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_1 : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    in_ready_packed : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[0]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[1]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[6]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FETCH_REC_Pc_reg[6]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[4]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[2]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[3]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[5]\ : in STD_LOGIC;
    \min_latency1_carry_i_7__2\ : in STD_LOGIC;
    \min_latency1_carry_i_8__2_0\ : in STD_LOGIC;
    \min_latency1_carry_i_7__2_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cur_is_even_character : in STD_LOGIC;
    \cur_state[0]_i_12\ : in STD_LOGIC;
    \cur_state[0]_i_12_0\ : in STD_LOGIC;
    \min_latency1_carry_i_9__3_0\ : in STD_LOGIC;
    \head_reg[6]\ : in STD_LOGIC;
    \head_reg[6]_0\ : in STD_LOGIC;
    \head_reg[6]_1\ : in STD_LOGIC;
    \min_latency1_carry_i_8__2_1\ : in STD_LOGIC;
    \min_latency1_carry_i_8__2_2\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_57 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_57 is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^exe1_instr_reg[9]_0\ : STD_LOGIC;
  signal \FETCH_REC_has_to_save_i_6__2_n_0\ : STD_LOGIC;
  signal \FETCH_REC_has_to_save_i_7__0_n_0\ : STD_LOGIC;
  signal \channel_old_latency[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_17__19_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_30__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_31__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_5__16_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_6__16_n_0\ : STD_LOGIC;
  signal \content_reg_i_12__3_n_0\ : STD_LOGIC;
  signal \content_reg_i_8__3_n_0\ : STD_LOGIC;
  signal \content_reg_i_9__1_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cur_is_even_character_reg_rep__1_1\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1_2\ : STD_LOGIC;
  signal fifo_even_data_in_ready : STD_LOGIC;
  signal \head[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \head[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \head[6]_i_7__1_n_0\ : STD_LOGIC;
  signal \head[6]_i_8__1_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_0\ : STD_LOGIC;
  signal \^head_reg[0]_1\ : STD_LOGIC;
  signal \^head_reg[0]_2\ : STD_LOGIC;
  signal \^head_reg[2]_0\ : STD_LOGIC;
  signal middle : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \min_latency1_carry_i_10__2_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_11__2_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_14__2_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_24__2_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_25__2_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_31__2_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_9__3_n_0\ : STD_LOGIC;
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_3__8_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__8_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__10_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_next4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tag_saved[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \tag_saved[1]_i_2__4_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^tail_reg[5]_0\ : STD_LOGIC;
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EXE2_Instr_valid_i_3__2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_6__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_7__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \channel_old_latency[1]_i_1__3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \channel_old_latency[3]_i_2__1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \channel_old_latency[4]_i_1__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_5__2\ : label is "soft_lutpair291";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_even/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__19\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_1__8\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_30__6\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_32__5\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_38__2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_3__9\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__16\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \content_reg_i_12__3\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \content_reg_i_8__3\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \content_reg_i_9__1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_119\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \head[0]_i_1__10\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \head[2]_i_1__10\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \head[3]_i_1__10\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \head[4]_i_2__6\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \head[6]_i_1__1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \head[6]_i_8__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \middle[7]_i_3__6\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_10__2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_11__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_14__2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_24__2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_25__2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_9__3\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__9\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__15\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \tag_saved[0]_i_2__4\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \tag_saved[1]_i_2__4\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \tail[1]_i_1__9\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \tail[2]_i_1__6\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \tail[3]_i_1__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \tail[4]_i_1__6\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \tail[6]_i_1__2\ : label is "soft_lutpair288";
begin
  DOUTBDOUT(7 downto 0) <= \^doutbdout\(7 downto 0);
  \EXE1_Instr_reg[9]_0\ <= \^exe1_instr_reg[9]_0\;
  cur_is_even_character_reg <= \^cur_is_even_character_reg\;
  \cur_is_even_character_reg_rep__1\ <= \^cur_is_even_character_reg_rep__1\;
  \cur_is_even_character_reg_rep__1_0\(0) <= \^cur_is_even_character_reg_rep__1_0\(0);
  \cur_is_even_character_reg_rep__1_1\ <= \^cur_is_even_character_reg_rep__1_1\;
  \cur_is_even_character_reg_rep__1_2\ <= \^cur_is_even_character_reg_rep__1_2\;
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
  \head_reg[0]_1\ <= \^head_reg[0]_1\;
  \head_reg[0]_2\ <= \^head_reg[0]_2\;
  \head_reg[2]_0\ <= \^head_reg[2]_0\;
  \tail_reg[5]_0\ <= \^tail_reg[5]_0\;
\EXE2_Instr_valid_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \^head_reg[0]_1\,
      I1 => \^head_reg[2]_0\,
      I2 => \switch2channel\\.ready\,
      I3 => content_reg_bram_0_1,
      I4 => in_ready_packed(0),
      O => \^tail_reg[5]_0\
    );
\FETCH_REC_has_to_save_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002FF0200"
    )
        port map (
      I0 => \FETCH_REC_has_to_save_i_6__2_n_0\,
      I1 => \head[4]_i_4__2_n_0\,
      I2 => \FETCH_REC_has_to_save_i_7__0_n_0\,
      I3 => cur_is_even_character,
      I4 => \cur_state[0]_i_12\,
      I5 => \cur_state[0]_i_12_0\,
      O => \^cur_is_even_character_reg\
    );
\FETCH_REC_has_to_save_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      O => \FETCH_REC_has_to_save_i_6__2_n_0\
    );
\FETCH_REC_has_to_save_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      O => \FETCH_REC_has_to_save_i_7__0_n_0\
    );
\block_sel_saved[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[0]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^doutbdout\(0),
      I5 => \FETCH_REC_Pc_reg[0]_0\,
      O => D(0)
    );
\block_sel_saved[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[1]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^doutbdout\(1),
      I5 => \FETCH_REC_Pc_reg[1]\,
      O => D(1)
    );
\channel_old_latency[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__1_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => \^head_reg[0]_2\,
      I3 => \channel_old_latency_reg[1]\,
      I4 => p_58_out(0),
      O => \channel_old_latency_reg[0]\(0)
    );
\channel_old_latency[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F0FF0F0"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__1_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_58_out(0),
      I3 => \channel_old_latency_reg[1]\,
      I4 => \^head_reg[0]_2\,
      O => \channel_old_latency_reg[0]\(1)
    );
\channel_old_latency[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFF4440FFFF000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__1_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_58_out(0),
      I3 => \^head_reg[0]_2\,
      I4 => \^cur_is_even_character_reg_rep__1_0\(0),
      I5 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(2)
    );
\channel_old_latency[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A009AFF"
    )
        port map (
      I0 => \min_latency1_carry_i_14__2_n_0\,
      I1 => \^head_reg[0]_0\,
      I2 => \^cur_is_even_character_reg_rep__1_1\,
      I3 => CO(0),
      I4 => \channel_old_latency_reg[2]\,
      O => \^cur_is_even_character_reg_rep__1_0\(0)
    );
\channel_old_latency[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF08F708"
    )
        port map (
      I0 => p_58_out(0),
      I1 => \^head_reg[0]_2\,
      I2 => \channel_old_latency[6]_i_2__1_n_0\,
      I3 => \^cur_is_even_character_reg_rep__1\,
      I4 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(3)
    );
\channel_old_latency[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFF4000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__1_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_58_out(0),
      I3 => \^head_reg[0]_2\,
      I4 => p_58_out(2),
      I5 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(4)
    );
\channel_old_latency[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__1_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_58_out(0),
      I3 => \^head_reg[0]_2\,
      I4 => p_58_out(2),
      I5 => p_58_out(3),
      O => \channel_old_latency_reg[0]\(5)
    );
\channel_old_latency[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_0\(0),
      I1 => p_58_out(1),
      O => \channel_old_latency[6]_i_2__1_n_0\
    );
\channel_old_latency[6]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F2F0F20000FFFF"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__3_n_0\,
      I2 => \min_latency1_carry_i_10__2_n_0\,
      I3 => \min_latency1_carry_i_11__2_n_0\,
      I4 => \channel_old_latency_reg[1]_0\,
      I5 => CO(0),
      O => \^cur_is_even_character_reg_rep__1\
    );
\channel_old_latency[6]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \^head_reg[0]_0\,
      I1 => \^cur_is_even_character_reg_rep__1_1\,
      I2 => CO(0),
      I3 => \channel_old_latency_reg[1]_1\,
      O => \^head_reg[0]_2\
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 6) => where_to_read(4 downto 2),
      ADDRBWRADDR(5) => \content_reg_bram_0_i_5__16_n_0\,
      ADDRBWRADDR(4) => \content_reg_bram_0_i_6__16_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^doutbdout\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => E(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => fifo_even_data_in_ready,
      WEA(0) => fifo_even_data_in_ready,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DEBBE7D"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(4),
      I2 => tail_reg(4),
      I3 => \content_reg_bram_0_i_30__6_n_0\,
      I4 => tail_reg(3),
      I5 => \content_reg_bram_0_i_31__6_n_0\,
      O => fifo_even_data_in_ready
    );
\content_reg_bram_0_i_17__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => p_0_in_0(0),
      O => \content_reg_bram_0_i_17__19_n_0\
    );
\content_reg_bram_0_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      O => \content_reg_bram_0_i_19__2_n_0\
    );
\content_reg_bram_0_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => content_reg_bram_0_0,
      I1 => \^head_reg[2]_0\,
      I2 => \tail_reg[0]_1\,
      O => \switch2channel\\.valid\
    );
\content_reg_bram_0_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC6CCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_17__19_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_30__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \content_reg_bram_0_i_30__6_n_0\
    );
\content_reg_bram_0_i_31__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFEBFFFF7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(1),
      O => \content_reg_bram_0_i_31__6_n_0\
    );
\content_reg_bram_0_i_32__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \tail_reg[0]_1\,
      I1 => \^head_reg[2]_0\,
      I2 => content_reg_bram_0_0,
      I3 => \^head_reg[0]_1\,
      O => \EXE1_Instr_reg[9]\
    );
\content_reg_bram_0_i_32__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^tail_reg[5]_0\,
      I1 => content_reg_bram_0_4,
      I2 => \^exe1_instr_reg[9]_0\,
      O => \EXE1_Instr_reg[8]\
    );
\content_reg_bram_0_i_38__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => in_ready_packed(0),
      I1 => \^head_reg[0]_1\,
      I2 => \^head_reg[2]_0\,
      I3 => \switch2channel\\.ready\,
      O => \^exe1_instr_reg[9]_0\
    );
\content_reg_bram_0_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56AAAAAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => \content_reg_bram_0_i_17__19_n_0\,
      I3 => head_reg(1),
      I4 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF007F80FF00"
    )
        port map (
      I0 => content_reg_bram_0_3,
      I1 => \content_reg_bram_0_i_19__2_n_0\,
      I2 => state_cur(0),
      I3 => head_reg(2),
      I4 => head_reg(1),
      I5 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => p_0_in_0(0),
      I5 => head_reg(0),
      O => \content_reg_bram_0_i_5__16_n_0\
    );
\content_reg_bram_0_i_6__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => p_0_in_0(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => state_cur(0),
      O => \content_reg_bram_0_i_6__16_n_0\
    );
\content_reg_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[2]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \content_reg_i_12__3_n_0\
    );
\content_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[5]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^doutbdout\(5),
      I5 => \FETCH_REC_Pc_reg[5]\,
      O => D(5)
    );
\content_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[4]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^doutbdout\(4),
      I5 => \FETCH_REC_Pc_reg[4]\,
      O => D(4)
    );
\content_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \content_reg_i_8__3_n_0\,
      I1 => \^doutbdout\(3),
      I2 => \content_reg_i_9__1_n_0\,
      I3 => \FETCH_REC_Pc_reg[3]\,
      I4 => \FETCH_REC_Pc_reg[7]\(1),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(3)
    );
\content_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \content_reg_i_12__3_n_0\,
      I1 => \^doutbdout\(2),
      I2 => \content_reg_i_9__1_n_0\,
      I3 => \FETCH_REC_Pc_reg[2]\,
      I4 => \FETCH_REC_Pc_reg[7]\(0),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(2)
    );
\content_reg_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[3]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \content_reg_i_8__3_n_0\
    );
\content_reg_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \content_reg_i_9__1_n_0\
    );
\cur_state[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222A222A222FBBB"
    )
        port map (
      I0 => content_reg_bram_0_0,
      I1 => \switch2channel\\.ready\,
      I2 => CO(0),
      I3 => \^head_reg[0]_1\,
      I4 => content_reg_bram_0_1,
      I5 => content_reg_bram_0_2,
      O => \head_reg[2]_1\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^head_reg[0]_1\,
      I1 => CO(0),
      O => min_latency1_carry
    );
\head[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__10_n_0\
    );
\head[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__10_n_0\
    );
\head[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \head[2]_i_1__10_n_0\
    );
\head[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \head[3]_i_1__10_n_0\
    );
\head[4]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      O => \head[4]_i_2__6_n_0\
    );
\head[4]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \head[4]_i_4__2_n_0\,
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => \tail_reg[3]_0\
    );
\head[4]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \head[4]_i_4__2_n_0\
    );
\head[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \switch2channel\\.ready\,
      I1 => \^head_reg[2]_0\,
      I2 => \^head_reg[0]_1\,
      I3 => content_reg_bram_0_0,
      O => \tail_reg[5]\(0)
    );
\head[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5DDD5DDDF333"
    )
        port map (
      I0 => content_reg_bram_0_0,
      I1 => \switch2channel\\.ready\,
      I2 => CO(0),
      I3 => \^head_reg[0]_1\,
      I4 => content_reg_bram_0_1,
      I5 => content_reg_bram_0_2,
      O => \^head_reg[2]_0\
    );
\head[6]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE00FEFEFEFE"
    )
        port map (
      I0 => \content_reg_bram_0_i_31__6_n_0\,
      I1 => \head[6]_i_7__1_n_0\,
      I2 => \head[6]_i_8__1_n_0\,
      I3 => \head_reg[6]\,
      I4 => \head_reg[6]_0\,
      I5 => \head_reg[6]_1\,
      O => \^head_reg[0]_1\
    );
\head[6]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => tail_reg(3),
      O => \head[6]_i_7__1_n_0\
    );
\head[6]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \head[6]_i_8__1_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[0]_i_1__10_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_0\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[1]_i_1__10_n_0\,
      Q => head_reg(1),
      R => \tail_reg[0]_0\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[2]_i_1__10_n_0\,
      Q => head_reg(2),
      R => \tail_reg[0]_0\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[3]_i_1__10_n_0\,
      Q => head_reg(3),
      R => \tail_reg[0]_0\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[4]_i_2__6_n_0\,
      Q => head_reg(4),
      R => \tail_reg[0]_0\
    );
\middle[7]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A010101000F0001"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => \tail_reg[0]_0\,
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => p_0_in_0(0),
      O => middle
    );
\middle[7]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => p_0_in_0(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(0),
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(1),
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(2),
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(3),
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(4),
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(5),
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(6),
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(7),
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\min_latency1_carry_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \min_latency1_carry_i_25__2_n_0\,
      I1 => \min_latency1_carry_i_8__2_0\,
      I2 => \min_latency1_carry_i_8__2_1\,
      O => \min_latency1_carry_i_10__2_n_0\
    );
\min_latency1_carry_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_5__10_n_0\,
      I3 => \min_latency1_carry_i_8__2_0\,
      I4 => \min_latency1_carry_i_8__2_2\,
      O => \min_latency1_carry_i_11__2_n_0\
    );
\min_latency1_carry_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \min_latency1_carry_i_31__2_n_0\,
      I1 => \min_latency1_carry_i_8__2_0\,
      I2 => \min_latency1_carry_i_9__3_0\,
      O => \min_latency1_carry_i_14__2_n_0\
    );
\min_latency1_carry_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D22DFFFFD22D0000"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => \min_latency1_carry_i_8__2_0\,
      I5 => \min_latency1_carry_i_7__2_0\,
      O => \^head_reg[0]_0\
    );
\min_latency1_carry_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__3_n_0\,
      I2 => \min_latency1_carry_i_11__2_n_0\,
      O => \^cur_is_even_character_reg_rep__1_2\
    );
\min_latency1_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0F0D"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__3_n_0\,
      I2 => \min_latency1_carry_i_10__2_n_0\,
      I3 => \min_latency1_carry_i_11__2_n_0\,
      I4 => min_latency1_carry_1,
      I5 => \channel_old_latency_reg[1]_0\,
      O => DI(1)
    );
\min_latency1_carry_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \min_latency1_carry_i_24__2_n_0\
    );
\min_latency1_carry_i_25__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => \state_cur[2]_i_5__10_n_0\,
      O => \min_latency1_carry_i_25__2_n_0\
    );
\min_latency1_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF656500"
    )
        port map (
      I0 => \min_latency1_carry_i_14__2_n_0\,
      I1 => \^head_reg[0]_0\,
      I2 => \^cur_is_even_character_reg_rep__1_1\,
      I3 => \^cur_is_even_character_reg_rep__1_2\,
      I4 => min_latency1_carry_0,
      I5 => \channel_old_latency_reg[2]\,
      O => DI(0)
    );
\min_latency1_carry_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999966666696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(0),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \min_latency1_carry_i_31__2_n_0\
    );
\min_latency1_carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0D0000F0F2"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__3_n_0\,
      I2 => \min_latency1_carry_i_10__2_n_0\,
      I3 => \min_latency1_carry_i_11__2_n_0\,
      I4 => min_latency1_carry_1,
      I5 => \channel_old_latency_reg[1]_0\,
      O => S(1)
    );
\min_latency1_carry_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660060660066060"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_2\,
      I1 => min_latency1_carry_0,
      I2 => \min_latency1_carry_i_14__2_n_0\,
      I3 => \^head_reg[0]_0\,
      I4 => \^cur_is_even_character_reg_rep__1_1\,
      I5 => \channel_old_latency_reg[2]\,
      O => S(0)
    );
\min_latency1_carry_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E200E2E2E2E2"
    )
        port map (
      I0 => \min_latency1_carry_i_7__2\,
      I1 => \min_latency1_carry_i_8__2_0\,
      I2 => \min_latency1_carry_i_24__2_n_0\,
      I3 => \min_latency1_carry_i_11__2_n_0\,
      I4 => \min_latency1_carry_i_9__3_n_0\,
      I5 => \min_latency1_carry_i_10__2_n_0\,
      O => \^cur_is_even_character_reg_rep__1_1\
    );
\min_latency1_carry_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^head_reg[0]_0\,
      I1 => \min_latency1_carry_i_14__2_n_0\,
      O => \min_latency1_carry_i_9__3_n_0\
    );
\old_grant[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBEF"
    )
        port map (
      I0 => \^cur_is_even_character_reg\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => \cur_state_reg[1]\
    );
\state_cur[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F2B2B3B3B0000"
    )
        port map (
      I0 => state_cur(0),
      I1 => p_0_in_0(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => \state_cur[2]_i_3__8_n_0\,
      I4 => state_cur(2),
      I5 => state_cur(1),
      O => state_next(0)
    );
\state_cur[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F33131CCCCDDDD"
    )
        port map (
      I0 => \state_cur_reg[0]_0\,
      I1 => state_cur(1),
      I2 => content_reg_bram_0_3,
      I3 => \state_cur[2]_i_3__8_n_0\,
      I4 => state_cur(0),
      I5 => state_cur(2),
      O => \state_cur[2]_i_1__10_n_0\
    );
\state_cur[2]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FB1FFF"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => state_cur(1),
      I3 => p_0_in_0(0),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9F6FFF6FFFFF6F"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_4__8_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \state_cur[2]_i_5__10_n_0\,
      O => \state_cur[2]_i_3__8_n_0\
    );
\state_cur[2]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_4__8_n_0\
    );
\state_cur[2]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_5__10_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__10_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__10_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__10_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_0\
    );
\tag_saved[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \tag_saved[0]_i_2__4_n_0\,
      I1 => \^doutbdout\(6),
      I2 => \content_reg_i_9__1_n_0\,
      I3 => \FETCH_REC_Pc_reg[6]\,
      I4 => \FETCH_REC_Pc_reg[7]\(2),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(6)
    );
\tag_saved[0]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[6]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \tag_saved[0]_i_2__4_n_0\
    );
\tag_saved[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \tag_saved[1]_i_2__4_n_0\,
      I1 => \^doutbdout\(7),
      I2 => \content_reg_i_9__1_n_0\,
      I3 => \FETCH_REC_Pc_reg[7]_0\,
      I4 => \FETCH_REC_Pc_reg[7]\(3),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(7)
    );
\tag_saved[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[7]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \tag_saved[1]_i_2__4_n_0\
    );
\tail[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => state_next4(0)
    );
\tail[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => state_next4(1)
    );
\tail[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => state_next4(2)
    );
\tail[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(3),
      O => state_next4(3)
    );
\tail[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(3),
      O => state_next4(4)
    );
\tail[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \switch2channel\\.ready\,
      I1 => content_reg_bram_0_0,
      I2 => \^head_reg[2]_0\,
      I3 => \tail_reg[0]_1\,
      O => p_0_in(0)
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(0),
      Q => tail_reg(0),
      R => \tail_reg[0]_0\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(1),
      Q => tail_reg(1),
      R => \tail_reg[0]_0\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(2),
      Q => tail_reg(2),
      R => \tail_reg[0]_0\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(3),
      Q => tail_reg(3),
      R => \tail_reg[0]_0\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(4),
      Q => tail_reg(4),
      R => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_58 is
  port (
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tail_reg[0]_0\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    content_reg_bram_0_1 : out STD_LOGIC;
    content_reg_bram_0_2 : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC;
    cur_is_even_character_reg_rep_0 : out STD_LOGIC;
    content_reg_bram_0_3 : out STD_LOGIC;
    cur_is_even_character_reg_rep_1 : out STD_LOGIC;
    cur_is_even_character_reg_rep_2 : out STD_LOGIC;
    content_reg_bram_0_4 : out STD_LOGIC;
    \state_cur_reg[1]_1\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \tail_reg[3]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \head_reg[4]_2\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    \head_reg[0]_2\ : out STD_LOGIC;
    \head_reg[2]_1\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_cur_reg[2]_0\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_58 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_58 is
  signal \^content_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \content_reg_bram_0_i_17__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__15_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__9_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_5__15_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_6__15_n_0\ : STD_LOGIC;
  signal fifo_odd_data_in_ready : STD_LOGIC;
  signal \head[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__5_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_0\ : STD_LOGIC;
  signal middle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal middle_0 : STD_LOGIC;
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_cur0 : STD_LOGIC;
  signal \state_cur[2]_i_3__9_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__9_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__9_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tail[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1__5_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_8__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \block_sel_saved[1]_i_2__2\ : label is "soft_lutpair299";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_odd/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__6\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__15\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_20__9\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_4__9\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__15\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \content_reg_i_10__2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \content_reg_i_11__2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \content_reg_i_13__1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \head[0]_i_1__9\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \head[1]_i_1__9\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \head[2]_i_1__9\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \head[3]_i_1__9\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \head[4]_i_2__5\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \head[6]_i_10__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \middle[7]_i_3__5\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_23__2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_26__1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_27__2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_33__2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__8\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__16\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \tag_saved[0]_i_3__2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \tag_saved[1]_i_3__2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \tail[0]_i_1__9\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \tail[1]_i_1__8\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \tail[2]_i_1__5\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \tail[3]_i_1__15\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \tail[4]_i_1__5\ : label is "soft_lutpair304";
begin
  content_reg_bram_0_0(7 downto 0) <= \^content_reg_bram_0_0\(7 downto 0);
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
\FETCH_REC_has_to_save_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      O => \head_reg[2]_0\
    );
\FETCH_REC_has_to_save_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \head_reg[4]_1\
    );
\block_sel_saved[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(0),
      I1 => middle(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_1
    );
\block_sel_saved[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(1),
      I1 => middle(1),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_2
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 6) => where_to_read(4 downto 2),
      ADDRBWRADDR(5) => \content_reg_bram_0_i_5__15_n_0\,
      ADDRBWRADDR(4) => \content_reg_bram_0_i_6__15_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => content_reg_bram_0_6(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^content_reg_bram_0_0\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => content_reg_bram_0_5(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => fifo_odd_data_in_ready,
      WEA(0) => fifo_odd_data_in_ready,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DEBBE7D"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(4),
      I2 => tail_reg(4),
      I3 => \content_reg_bram_0_i_20__9_n_0\,
      I4 => tail_reg(3),
      I5 => \^head_reg[0]_0\,
      O => fifo_odd_data_in_ready
    );
\content_reg_bram_0_i_17__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => \state_cur_reg[2]_0\,
      O => \content_reg_bram_0_i_17__6_n_0\
    );
\content_reg_bram_0_i_19__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => state_cur(0),
      O => \content_reg_bram_0_i_19__15_n_0\
    );
\content_reg_bram_0_i_20__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \content_reg_bram_0_i_20__9_n_0\
    );
\content_reg_bram_0_i_21__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFEBFFFF7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(1),
      O => \^head_reg[0]_0\
    );
\content_reg_bram_0_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC6CCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_17__6_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FB4F0F0F0F0F0F0"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => \content_reg_bram_0_i_19__15_n_0\,
      I2 => head_reg(3),
      I3 => head_reg(0),
      I4 => head_reg(1),
      I5 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0B4F0"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => \content_reg_bram_0_i_19__15_n_0\,
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA6AAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \state_cur_reg[2]_0\,
      I5 => head_reg(0),
      O => \content_reg_bram_0_i_5__15_n_0\
    );
\content_reg_bram_0_i_6__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => \state_cur_reg[2]_0\,
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => state_cur(0),
      O => \content_reg_bram_0_i_6__15_n_0\
    );
\content_reg_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(3),
      O => cur_is_even_character_reg_rep_2
    );
\content_reg_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \state_cur_reg[1]_1\
    );
\content_reg_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(2),
      O => cur_is_even_character_reg_rep_1
    );
\content_reg_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(5),
      I1 => middle(5),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_4
    );
\content_reg_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(4),
      I1 => middle(4),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_3
    );
\head[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__9_n_0\
    );
\head[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__9_n_0\
    );
\head[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \head[2]_i_1__9_n_0\
    );
\head[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \head[3]_i_1__9_n_0\
    );
\head[4]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      O => \head[4]_i_2__5_n_0\
    );
\head[6]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \tail_reg[0]_0\
    );
\head[6]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => tail_reg(3),
      O => \head_reg[4]_2\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[0]_i_1__9_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_1\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[1]_i_1__9_n_0\,
      Q => head_reg(1),
      R => \tail_reg[0]_1\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[2]_i_1__9_n_0\,
      Q => head_reg(2),
      R => \tail_reg[0]_1\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[3]_i_1__9_n_0\,
      Q => head_reg(3),
      R => \tail_reg[0]_1\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[4]_i_2__5_n_0\,
      Q => head_reg(4),
      R => \tail_reg[0]_1\
    );
\middle[7]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F00010A010101"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => \tail_reg[0]_1\,
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => \state_cur_reg[2]_0\,
      O => middle_0
    );
\middle[7]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => state_cur(1),
      I1 => \state_cur_reg[2]_0\,
      I2 => state_cur(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(0),
      Q => middle(0),
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(1),
      Q => middle(1),
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(2),
      Q => middle(2),
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(3),
      Q => middle(3),
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(4),
      Q => middle(4),
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(5),
      Q => middle(5),
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(6),
      Q => middle(6),
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(7),
      Q => middle(7),
      R => '0'
    );
\min_latency1_carry_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \head_reg[0]_2\
    );
\min_latency1_carry_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => \state_cur[2]_i_5__9_n_0\,
      O => \head_reg[4]_0\
    );
\min_latency1_carry_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_5__9_n_0\,
      O => \tail_reg[3]_0\
    );
\min_latency1_carry_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999966666696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(0),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \head_reg[2]_1\
    );
\min_latency1_carry_i_33__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      O => \head_reg[0]_1\
    );
\state_cur[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F8E8EAEAE0000"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => state_cur(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => \state_cur[2]_i_3__9_n_0\,
      I4 => state_cur(2),
      I5 => state_cur(1),
      O => state_next(0)
    );
\state_cur[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F1133CCCCDDDD"
    )
        port map (
      I0 => \state_cur_reg[0]_0\,
      I1 => state_cur(1),
      I2 => \state_cur[2]_i_3__9_n_0\,
      I3 => \state_cur_reg[2]_0\,
      I4 => state_cur(0),
      I5 => state_cur(2),
      O => state_cur0
    );
\state_cur[2]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8BABFF"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => state_cur(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9F6FFF6FFFFF6F"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_4__9_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \state_cur[2]_i_5__9_n_0\,
      O => \state_cur[2]_i_3__9_n_0\
    );
\state_cur[2]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_4__9_n_0\
    );
\state_cur[2]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_5__9_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_1\
    );
\tag_saved[0]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(6),
      O => cur_is_even_character_reg_rep
    );
\tag_saved[1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(7),
      O => cur_is_even_character_reg_rep_0
    );
\tail[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__9_n_0\
    );
\tail[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__8_n_0\
    );
\tail[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \tail[2]_i_1__5_n_0\
    );
\tail[3]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(2),
      O => \tail[3]_i_1__15_n_0\
    );
\tail[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(3),
      O => \tail[4]_i_1__5_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[0]_i_1__9_n_0\,
      Q => tail_reg(0),
      R => \tail_reg[0]_1\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[1]_i_1__8_n_0\,
      Q => tail_reg(1),
      R => \tail_reg[0]_1\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[2]_i_1__5_n_0\,
      Q => tail_reg(2),
      R => \tail_reg[0]_1\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[3]_i_1__15_n_0\,
      Q => tail_reg(3),
      R => \tail_reg[0]_1\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[4]_i_1__5_n_0\,
      Q => tail_reg(4),
      R => \tail_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_7 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_odd_data_out_not_valid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fifo_odd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    fifo_odd_data_in_valid : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[0]_0\ : in STD_LOGIC;
    input_pc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tail_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_1\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]\ : in STD_LOGIC;
    \fifo_cur_char_data_out_ready__0\ : in STD_LOGIC;
    fifo_even_data_out : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_7 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \content_reg_bram_0_i_16__22_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_17__15_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_18__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__7_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__22_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__20_n_0\ : STD_LOGIC;
  signal fifo_odd_data_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^fifo_odd_data_out_not_valid\ : STD_LOGIC;
  signal from_memory : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \head[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__20_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__13_n_0\ : STD_LOGIC;
  signal \head[4]_i_4__6_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^head_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^head_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal middle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal middle_0 : STD_LOGIC;
  signal middle_next : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_cur0 : STD_LOGIC;
  signal \state_cur[2]_i_4__21_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__22_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_next20_in : STD_LOGIC;
  signal \tail[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \tail[4]_i_2__0_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_odd/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__15\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_18__6\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__7\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__7\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \head[1]_i_1__20\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \head[2]_i_1__20\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \head[3]_i_1__20\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \head[4]_i_2__13\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \head[4]_i_3__7\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_27__6\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_28__6\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_32__6\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__20\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__8\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \tail[1]_i_1__21\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \tail[2]_i_1__14\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \tail[3]_i_1__7\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \tail[4]_i_2__0\ : label is "soft_lutpair567";
begin
  Q(0) <= \^q\(0);
  fifo_odd_data_out_not_valid <= \^fifo_odd_data_out_not_valid\;
  \head_reg[0]_0\(0) <= \^head_reg[0]_0\(0);
  \head_reg[1]_0\(0) <= \^head_reg[1]_0\(0);
\block_sel_saved[0]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => middle(0),
      I1 => from_memory(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_odd_data_out(0)
    );
\block_sel_saved[1]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => middle(1),
      I1 => from_memory(1),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_odd_data_out(1)
    );
\block_sel_saved_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => fifo_odd_data_out(0),
      I1 => fifo_even_data_out(0),
      O => D(0),
      S => \FETCH_REC_Pc_reg[7]\
    );
\block_sel_saved_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => fifo_odd_data_out(1),
      I1 => fifo_even_data_out(1),
      O => D(1),
      S => \FETCH_REC_Pc_reg[7]\
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 5) => tail_reg(4 downto 1),
      ADDRARDADDR(4) => \^q\(0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 4) => where_to_read(4 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => from_memory(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => fifo_odd_data_in_valid,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^head_reg[1]_0\(0),
      WEA(0) => \^head_reg[1]_0\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEBBEFF"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__22_n_0\,
      I1 => head_reg(1),
      I2 => tail_reg(1),
      I3 => \^head_reg[0]_0\(0),
      I4 => \^q\(0),
      I5 => \content_reg_bram_0_i_21__20_n_0\,
      O => \^head_reg[1]_0\(0)
    );
\content_reg_bram_0_i_16__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(0),
      I2 => state_cur(1),
      O => \content_reg_bram_0_i_16__22_n_0\
    );
\content_reg_bram_0_i_17__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(1),
      I2 => head_reg(2),
      O => \content_reg_bram_0_i_17__15_n_0\
    );
\content_reg_bram_0_i_18__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      I2 => state_cur(0),
      O => \content_reg_bram_0_i_18__6_n_0\
    );
\content_reg_bram_0_i_19__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      O => \content_reg_bram_0_i_19__7_n_0\
    );
\content_reg_bram_0_i_20__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955555556AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(3),
      I2 => tail_reg(1),
      I3 => \^q\(0),
      I4 => tail_reg(2),
      I5 => head_reg(4),
      O => \content_reg_bram_0_i_20__22_n_0\
    );
\content_reg_bram_0_i_21__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7777BBBBDDDDEEE"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(3),
      I2 => tail_reg(1),
      I3 => \^q\(0),
      I4 => tail_reg(2),
      I5 => tail_reg(3),
      O => \content_reg_bram_0_i_21__20_n_0\
    );
\content_reg_bram_0_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08802AA20880"
    )
        port map (
      I0 => \content_reg_bram_0_i_16__22_n_0\,
      I1 => p_0_in(0),
      I2 => head_reg(4),
      I3 => \content_reg_bram_0_i_17__15_n_0\,
      I4 => \head[4]_i_2__13_n_0\,
      I5 => \content_reg_bram_0_i_18__6_n_0\,
      O => where_to_read(4)
    );
\content_reg_bram_0_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08802AA20880"
    )
        port map (
      I0 => \content_reg_bram_0_i_16__22_n_0\,
      I1 => p_0_in(0),
      I2 => head_reg(3),
      I3 => \content_reg_bram_0_i_19__7_n_0\,
      I4 => \head[3]_i_1__20_n_0\,
      I5 => \content_reg_bram_0_i_18__6_n_0\,
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFF80002AAA800"
    )
        port map (
      I0 => \content_reg_bram_0_i_16__22_n_0\,
      I1 => p_0_in(0),
      I2 => \^head_reg[0]_0\(0),
      I3 => head_reg(1),
      I4 => head_reg(2),
      I5 => \content_reg_bram_0_i_18__6_n_0\,
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3666666666666666"
    )
        port map (
      I0 => \^head_reg[0]_0\(0),
      I1 => head_reg(1),
      I2 => p_0_in(0),
      I3 => state_cur(0),
      I4 => state_cur(1),
      I5 => state_cur(2),
      O => where_to_read(1)
    );
\content_reg_bram_0_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \^head_reg[0]_0\(0),
      I1 => p_0_in(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => where_to_read(0)
    );
\content_reg_i_11__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => middle(2),
      I1 => from_memory(2),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_odd_data_out(2)
    );
\content_reg_i_1__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => fifo_odd_data_out(5),
      I1 => fifo_even_data_out(5),
      O => D(5),
      S => \FETCH_REC_Pc_reg[7]\
    );
\content_reg_i_2__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => fifo_odd_data_out(4),
      I1 => fifo_even_data_out(4),
      O => D(4),
      S => \FETCH_REC_Pc_reg[7]\
    );
\content_reg_i_3__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => fifo_odd_data_out(3),
      I1 => fifo_even_data_out(3),
      O => D(3),
      S => \FETCH_REC_Pc_reg[7]\
    );
\content_reg_i_4__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => fifo_odd_data_out(2),
      I1 => fifo_even_data_out(2),
      O => D(2),
      S => \FETCH_REC_Pc_reg[7]\
    );
\content_reg_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => middle(5),
      I1 => from_memory(5),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_odd_data_out(5)
    );
\content_reg_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => middle(4),
      I1 => from_memory(4),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_odd_data_out(4)
    );
\content_reg_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => middle(3),
      I1 => from_memory(3),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_odd_data_out(3)
    );
\head[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^head_reg[0]_0\(0),
      O => \head[0]_i_1__21_n_0\
    );
\head[1]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^head_reg[0]_0\(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__20_n_0\
    );
\head[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^head_reg[0]_0\(0),
      I1 => head_reg(1),
      I2 => head_reg(2),
      O => \head[2]_i_1__20_n_0\
    );
\head[3]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => head_reg(1),
      I1 => \^head_reg[0]_0\(0),
      I2 => head_reg(2),
      I3 => head_reg(3),
      O => \head[3]_i_1__20_n_0\
    );
\head[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[7]\,
      I1 => \^fifo_odd_data_out_not_valid\,
      I2 => \fifo_cur_char_data_out_ready__0\,
      O => p_0_in(0)
    );
\head[4]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => head_reg(2),
      I1 => \^head_reg[0]_0\(0),
      I2 => head_reg(1),
      I3 => head_reg(3),
      I4 => head_reg(4),
      O => \head[4]_i_2__13_n_0\
    );
\head[4]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \head[4]_i_4__6_n_0\,
      I1 => tail_reg(2),
      I2 => head_reg(2),
      I3 => tail_reg(1),
      I4 => head_reg(1),
      O => \^fifo_odd_data_out_not_valid\
    );
\head[4]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^head_reg[0]_0\(0),
      I2 => tail_reg(4),
      I3 => head_reg(4),
      I4 => head_reg(3),
      I5 => tail_reg(3),
      O => \head[4]_i_4__6_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[0]_i_1__21_n_0\,
      Q => \^head_reg[0]_0\(0),
      R => \tail_reg[0]_1\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[1]_i_1__20_n_0\,
      Q => head_reg(1),
      R => \tail_reg[0]_1\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[2]_i_1__20_n_0\,
      Q => head_reg(2),
      R => \tail_reg[0]_1\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[3]_i_1__20_n_0\,
      Q => head_reg(3),
      R => \tail_reg[0]_1\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[4]_i_2__13_n_0\,
      Q => head_reg(4),
      R => \tail_reg[0]_1\
    );
\middle[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F0F088888888"
    )
        port map (
      I0 => \middle_reg[0]_0\,
      I1 => input_pc(0),
      I2 => from_memory(0),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => middle_next(0)
    );
\middle[1]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F0F088888888"
    )
        port map (
      I0 => \middle_reg[0]_0\,
      I1 => input_pc(1),
      I2 => from_memory(1),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => middle_next(1)
    );
\middle[2]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F0F088888888"
    )
        port map (
      I0 => \middle_reg[0]_0\,
      I1 => input_pc(2),
      I2 => from_memory(2),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => middle_next(2)
    );
\middle[3]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F0F088888888"
    )
        port map (
      I0 => \middle_reg[0]_0\,
      I1 => input_pc(3),
      I2 => from_memory(3),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => middle_next(3)
    );
\middle[4]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F0F088888888"
    )
        port map (
      I0 => \middle_reg[0]_0\,
      I1 => input_pc(4),
      I2 => from_memory(4),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => middle_next(4)
    );
\middle[5]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F0F088888888"
    )
        port map (
      I0 => \middle_reg[0]_0\,
      I1 => input_pc(5),
      I2 => from_memory(5),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => middle_next(5)
    );
\middle[6]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F0F088888888"
    )
        port map (
      I0 => \middle_reg[0]_0\,
      I1 => input_pc(6),
      I2 => from_memory(6),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => middle_next(6)
    );
\middle[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0085D0C"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \tail_reg[0]_0\(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \tail_reg[0]_1\,
      O => middle_0
    );
\middle[7]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F0F088888888"
    )
        port map (
      I0 => \middle_reg[0]_0\,
      I1 => input_pc(7),
      I2 => from_memory(7),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => state_cur(1),
      O => middle_next(7)
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => middle_next(0),
      Q => middle(0),
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => middle_next(1),
      Q => middle(1),
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => middle_next(2),
      Q => middle(2),
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => middle_next(3),
      Q => middle(3),
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => middle_next(4),
      Q => middle(4),
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => middle_next(5),
      Q => middle(5),
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => middle_next(6),
      Q => middle(6),
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => middle_next(7),
      Q => middle(7),
      R => '0'
    );
\min_latency1_carry_i_27__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => tail_reg(3),
      I1 => \state_cur[2]_i_5__22_n_0\,
      I2 => head_reg(3),
      I3 => head_reg(4),
      I4 => tail_reg(4),
      O => fifo_odd_data_count(3)
    );
\min_latency1_carry_i_28__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^head_reg[0]_0\(0),
      I1 => \^q\(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      O => fifo_odd_data_count(0)
    );
\min_latency1_carry_i_31__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D04A2FBA2FB5D04"
    )
        port map (
      I0 => tail_reg(1),
      I1 => \^head_reg[0]_0\(0),
      I2 => \^q\(0),
      I3 => head_reg(1),
      I4 => head_reg(2),
      I5 => tail_reg(2),
      O => fifo_odd_data_count(1)
    );
\min_latency1_carry_i_32__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \state_cur[2]_i_5__22_n_0\,
      I1 => head_reg(3),
      I2 => tail_reg(3),
      O => fifo_odd_data_count(2)
    );
\state_cur[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA0FAFA20207A2A"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_next20_in,
      I2 => state_cur(1),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => \tail_reg[0]_0\(0),
      O => state_next(0)
    );
\state_cur[1]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0FFFF0C00FCFF0C"
    )
        port map (
      I0 => state_next20_in,
      I1 => \tail_reg[0]_0\(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => p_0_in(0),
      O => state_cur0
    );
\state_cur[2]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99FFF9FD"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      I2 => \tail_reg[0]_0\(0),
      I3 => p_0_in(0),
      I4 => state_cur(0),
      O => state_next(2)
    );
\state_cur[2]_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \state_cur[2]_i_4__21_n_0\,
      I1 => tail_reg(4),
      I2 => head_reg(4),
      I3 => head_reg(3),
      I4 => \state_cur[2]_i_5__22_n_0\,
      I5 => tail_reg(3),
      O => state_next20_in
    );
\state_cur[2]_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => \^q\(0),
      I5 => \^head_reg[0]_0\(0),
      O => \state_cur[2]_i_4__21_n_0\
    );
\state_cur[2]_i_5__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF757751551011"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => \^q\(0),
      I3 => \^head_reg[0]_0\(0),
      I4 => tail_reg(1),
      I5 => tail_reg(2),
      O => \state_cur[2]_i_5__22_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_1\
    );
\tag_saved[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => middle(6),
      I1 => from_memory(6),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_odd_data_out(6)
    );
\tag_saved[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => middle(7),
      I1 => from_memory(7),
      I2 => state_cur(1),
      I3 => state_cur(2),
      O => fifo_odd_data_out(7)
    );
\tag_saved_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => fifo_odd_data_out(6),
      I1 => fifo_even_data_out(6),
      O => D(6),
      S => \FETCH_REC_Pc_reg[7]\
    );
\tag_saved_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => fifo_odd_data_out(7),
      I1 => fifo_even_data_out(7),
      O => D(7),
      S => \FETCH_REC_Pc_reg[7]\
    );
\tail[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \tail[0]_i_1__21_n_0\
    );
\tail[1]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__21_n_0\
    );
\tail[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      O => \tail[2]_i_1__14_n_0\
    );
\tail[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tail_reg(1),
      I1 => \^q\(0),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      O => \tail[3]_i_1__7_n_0\
    );
\tail[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => tail_reg(2),
      I1 => \^q\(0),
      I2 => tail_reg(1),
      I3 => tail_reg(3),
      I4 => tail_reg(4),
      O => \tail[4]_i_2__0_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => \tail[0]_i_1__21_n_0\,
      Q => \^q\(0),
      R => \tail_reg[0]_1\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => \tail[1]_i_1__21_n_0\,
      Q => tail_reg(1),
      R => \tail_reg[0]_1\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => \tail[2]_i_1__14_n_0\,
      Q => tail_reg(2),
      R => \tail_reg[0]_1\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => \tail[3]_i_1__7_n_0\,
      Q => tail_reg(3),
      R => \tail_reg[0]_1\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => \tail[4]_i_2__0_n_0\,
      Q => tail_reg(4),
      R => \tail_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_70 is
  port (
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_0\ : out STD_LOGIC;
    min_latency1_carry : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_2\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \tail_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC;
    \tail_reg[3]_0\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_72_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_1 : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    in_ready_packed : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_7 : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[1]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[6]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FETCH_REC_Pc_reg[6]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[4]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[2]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[3]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[5]\ : in STD_LOGIC;
    \min_latency1_carry_i_7__1\ : in STD_LOGIC;
    \min_latency1_carry_i_7__1_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cur_is_even_character : in STD_LOGIC;
    \cur_state[0]_i_10\ : in STD_LOGIC;
    \cur_state[0]_i_10_0\ : in STD_LOGIC;
    \min_latency1_carry_i_9__2_0\ : in STD_LOGIC;
    \head_reg[6]\ : in STD_LOGIC;
    \head_reg[6]_0\ : in STD_LOGIC;
    \head_reg[6]_1\ : in STD_LOGIC;
    \min_latency1_carry_i_8__1_0\ : in STD_LOGIC;
    \min_latency1_carry_i_8__1_1\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_70 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_70 is
  signal \^exe1_instr_reg[9]_0\ : STD_LOGIC;
  signal \FETCH_REC_has_to_save_i_6__1_n_0\ : STD_LOGIC;
  signal FETCH_REC_has_to_save_i_7_n_0 : STD_LOGIC;
  signal \channel_old_latency[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \^content_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \content_reg_bram_0_i_17__18_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_30__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_31__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_5__14_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_6__14_n_0\ : STD_LOGIC;
  signal \content_reg_i_12__2_n_0\ : STD_LOGIC;
  signal \content_reg_i_8__2_n_0\ : STD_LOGIC;
  signal \content_reg_i_9__0_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cur_is_even_character_reg_rep__1_1\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1_2\ : STD_LOGIC;
  signal fifo_even_data_in_ready : STD_LOGIC;
  signal \head[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \head[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \head[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \head[6]_i_8__0_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_0\ : STD_LOGIC;
  signal \^head_reg[0]_1\ : STD_LOGIC;
  signal \^head_reg[0]_2\ : STD_LOGIC;
  signal \^head_reg[2]_0\ : STD_LOGIC;
  signal middle : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \min_latency1_carry_i_10__1_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_11__1_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_14__1_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_24__1_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_25__1_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_31__1_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_9__2_n_0\ : STD_LOGIC;
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_3__5_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__5_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__7_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_next4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tag_saved[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \tag_saved[1]_i_2__3_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^tail_reg[5]_0\ : STD_LOGIC;
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EXE2_Instr_valid_i_3__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \FETCH_REC_has_to_save_i_6__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of FETCH_REC_has_to_save_i_7 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \channel_old_latency[1]_i_1__2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \channel_old_latency[3]_i_2__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \channel_old_latency[4]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_5__1\ : label is "soft_lutpair218";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_even/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__18\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_1__5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_30__4\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_32__3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_38__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_3__6\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__14\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \content_reg_i_12__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \content_reg_i_8__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \content_reg_i_9__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_120\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \head[0]_i_1__7\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \head[2]_i_1__7\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \head[3]_i_1__7\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \head[4]_i_2__4\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \head[6]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \head[6]_i_8__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \middle[7]_i_3__4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_10__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_11__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_14__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_24__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_25__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_9__2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__6\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__13\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \tag_saved[0]_i_2__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tag_saved[1]_i_2__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tail[1]_i_1__6\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tail[2]_i_1__4\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \tail[3]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \tail[4]_i_1__4\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \tail[6]_i_1__1\ : label is "soft_lutpair215";
begin
  \EXE1_Instr_reg[9]_0\ <= \^exe1_instr_reg[9]_0\;
  content_reg_bram_0_0(7 downto 0) <= \^content_reg_bram_0_0\(7 downto 0);
  cur_is_even_character_reg <= \^cur_is_even_character_reg\;
  \cur_is_even_character_reg_rep__1\ <= \^cur_is_even_character_reg_rep__1\;
  \cur_is_even_character_reg_rep__1_0\(0) <= \^cur_is_even_character_reg_rep__1_0\(0);
  \cur_is_even_character_reg_rep__1_1\ <= \^cur_is_even_character_reg_rep__1_1\;
  \cur_is_even_character_reg_rep__1_2\ <= \^cur_is_even_character_reg_rep__1_2\;
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
  \head_reg[0]_1\ <= \^head_reg[0]_1\;
  \head_reg[0]_2\ <= \^head_reg[0]_2\;
  \head_reg[2]_0\ <= \^head_reg[2]_0\;
  \tail_reg[5]_0\ <= \^tail_reg[5]_0\;
\EXE2_Instr_valid_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \^head_reg[0]_1\,
      I1 => \^head_reg[2]_0\,
      I2 => \switch2channel\\.ready\,
      I3 => content_reg_bram_0_6,
      I4 => in_ready_packed(0),
      O => \^tail_reg[5]_0\
    );
\FETCH_REC_has_to_save_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002FF0200"
    )
        port map (
      I0 => \FETCH_REC_has_to_save_i_6__1_n_0\,
      I1 => \head[4]_i_4__1_n_0\,
      I2 => FETCH_REC_has_to_save_i_7_n_0,
      I3 => cur_is_even_character,
      I4 => \cur_state[0]_i_10\,
      I5 => \cur_state[0]_i_10_0\,
      O => \^cur_is_even_character_reg\
    );
\FETCH_REC_has_to_save_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      O => \FETCH_REC_has_to_save_i_6__1_n_0\
    );
FETCH_REC_has_to_save_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      O => FETCH_REC_has_to_save_i_7_n_0
    );
\block_sel_saved[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[0]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^content_reg_bram_0_0\(0),
      I5 => \FETCH_REC_Pc_reg[0]_0\,
      O => D(0)
    );
\block_sel_saved[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[1]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^content_reg_bram_0_0\(1),
      I5 => \FETCH_REC_Pc_reg[1]\,
      O => D(1)
    );
\channel_old_latency[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__0_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => \^head_reg[0]_2\,
      I3 => \channel_old_latency_reg[1]\,
      I4 => p_72_out(0),
      O => \channel_old_latency_reg[0]\(0)
    );
\channel_old_latency[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F0FF0F0"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__0_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_72_out(0),
      I3 => \channel_old_latency_reg[1]\,
      I4 => \^head_reg[0]_2\,
      O => \channel_old_latency_reg[0]\(1)
    );
\channel_old_latency[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFF4440FFFF000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__0_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_72_out(0),
      I3 => \^head_reg[0]_2\,
      I4 => \^cur_is_even_character_reg_rep__1_0\(0),
      I5 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(2)
    );
\channel_old_latency[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A009AFF"
    )
        port map (
      I0 => \min_latency1_carry_i_14__1_n_0\,
      I1 => \^head_reg[0]_0\,
      I2 => \^cur_is_even_character_reg_rep__1_1\,
      I3 => CO(0),
      I4 => \channel_old_latency_reg[2]\,
      O => \^cur_is_even_character_reg_rep__1_0\(0)
    );
\channel_old_latency[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF08F708"
    )
        port map (
      I0 => p_72_out(0),
      I1 => \^head_reg[0]_2\,
      I2 => \channel_old_latency[6]_i_2__0_n_0\,
      I3 => \^cur_is_even_character_reg_rep__1\,
      I4 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(3)
    );
\channel_old_latency[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFF4000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__0_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_72_out(0),
      I3 => \^head_reg[0]_2\,
      I4 => p_72_out(2),
      I5 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(4)
    );
\channel_old_latency[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2__0_n_0\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      I2 => p_72_out(0),
      I3 => \^head_reg[0]_2\,
      I4 => p_72_out(2),
      I5 => p_72_out(3),
      O => \channel_old_latency_reg[0]\(5)
    );
\channel_old_latency[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_0\(0),
      I1 => p_72_out(1),
      O => \channel_old_latency[6]_i_2__0_n_0\
    );
\channel_old_latency[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F2F0F20000FFFF"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__2_n_0\,
      I2 => \min_latency1_carry_i_10__1_n_0\,
      I3 => \min_latency1_carry_i_11__1_n_0\,
      I4 => \channel_old_latency_reg[1]_0\,
      I5 => CO(0),
      O => \^cur_is_even_character_reg_rep__1\
    );
\channel_old_latency[6]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \^head_reg[0]_0\,
      I1 => \^cur_is_even_character_reg_rep__1_1\,
      I2 => CO(0),
      I3 => \channel_old_latency_reg[1]_1\,
      O => \^head_reg[0]_2\
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 6) => where_to_read(4 downto 2),
      ADDRBWRADDR(5) => \content_reg_bram_0_i_5__14_n_0\,
      ADDRBWRADDR(4) => \content_reg_bram_0_i_6__14_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^content_reg_bram_0_0\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => E(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => fifo_even_data_in_ready,
      WEA(0) => fifo_even_data_in_ready,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DEBBE7D"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(4),
      I2 => tail_reg(4),
      I3 => \content_reg_bram_0_i_30__4_n_0\,
      I4 => tail_reg(3),
      I5 => \content_reg_bram_0_i_31__4_n_0\,
      O => fifo_even_data_in_ready
    );
\content_reg_bram_0_i_17__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => p_0_in_0(0),
      O => \content_reg_bram_0_i_17__18_n_0\
    );
\content_reg_bram_0_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      O => \content_reg_bram_0_i_19__1_n_0\
    );
\content_reg_bram_0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => content_reg_bram_0_2,
      I1 => \^head_reg[2]_0\,
      I2 => content_reg_bram_0_3,
      O => \switch2channel\\.valid\
    );
\content_reg_bram_0_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC6CCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_17__18_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_30__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \content_reg_bram_0_i_30__4_n_0\
    );
\content_reg_bram_0_i_31__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFEBFFFF7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(1),
      O => \content_reg_bram_0_i_31__4_n_0\
    );
\content_reg_bram_0_i_32__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => content_reg_bram_0_3,
      I1 => \^head_reg[2]_0\,
      I2 => content_reg_bram_0_2,
      I3 => \^head_reg[0]_1\,
      O => \EXE1_Instr_reg[9]\
    );
\content_reg_bram_0_i_32__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^tail_reg[5]_0\,
      I1 => content_reg_bram_0_5,
      I2 => \^exe1_instr_reg[9]_0\,
      O => \EXE1_Instr_reg[8]\
    );
\content_reg_bram_0_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => in_ready_packed(0),
      I1 => \^head_reg[0]_1\,
      I2 => \^head_reg[2]_0\,
      I3 => \switch2channel\\.ready\,
      O => \^exe1_instr_reg[9]_0\
    );
\content_reg_bram_0_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56AAAAAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => \content_reg_bram_0_i_17__18_n_0\,
      I3 => head_reg(1),
      I4 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF007F80FF00"
    )
        port map (
      I0 => content_reg_bram_0_4,
      I1 => \content_reg_bram_0_i_19__1_n_0\,
      I2 => state_cur(0),
      I3 => head_reg(2),
      I4 => head_reg(1),
      I5 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => p_0_in_0(0),
      I5 => head_reg(0),
      O => \content_reg_bram_0_i_5__14_n_0\
    );
\content_reg_bram_0_i_6__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => p_0_in_0(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => state_cur(0),
      O => \content_reg_bram_0_i_6__14_n_0\
    );
\content_reg_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[2]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \content_reg_i_12__2_n_0\
    );
\content_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[5]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^content_reg_bram_0_0\(5),
      I5 => \FETCH_REC_Pc_reg[5]\,
      O => D(5)
    );
\content_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[4]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \^content_reg_bram_0_0\(4),
      I5 => \FETCH_REC_Pc_reg[4]\,
      O => D(4)
    );
\content_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \content_reg_i_8__2_n_0\,
      I1 => \^content_reg_bram_0_0\(3),
      I2 => \content_reg_i_9__0_n_0\,
      I3 => \FETCH_REC_Pc_reg[3]\,
      I4 => \FETCH_REC_Pc_reg[7]\(1),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(3)
    );
\content_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \content_reg_i_12__2_n_0\,
      I1 => \^content_reg_bram_0_0\(2),
      I2 => \content_reg_i_9__0_n_0\,
      I3 => \FETCH_REC_Pc_reg[2]\,
      I4 => \FETCH_REC_Pc_reg[7]\(0),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(2)
    );
\content_reg_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[3]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \content_reg_i_8__2_n_0\
    );
\content_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \content_reg_i_9__0_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^head_reg[0]_1\,
      I1 => CO(0),
      O => min_latency1_carry
    );
\head[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__7_n_0\
    );
\head[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__7_n_0\
    );
\head[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \head[2]_i_1__7_n_0\
    );
\head[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \head[3]_i_1__7_n_0\
    );
\head[4]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      O => \head[4]_i_2__4_n_0\
    );
\head[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \head[4]_i_4__1_n_0\,
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => \tail_reg[3]_0\
    );
\head[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \head[4]_i_4__1_n_0\
    );
\head[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \switch2channel\\.ready\,
      I1 => \^head_reg[2]_0\,
      I2 => \^head_reg[0]_1\,
      I3 => content_reg_bram_0_2,
      O => \tail_reg[5]\(0)
    );
\head[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5DDD5DDDF333"
    )
        port map (
      I0 => content_reg_bram_0_2,
      I1 => \switch2channel\\.ready\,
      I2 => CO(0),
      I3 => \^head_reg[0]_1\,
      I4 => content_reg_bram_0_6,
      I5 => content_reg_bram_0_7,
      O => \^head_reg[2]_0\
    );
\head[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE00FEFEFEFE"
    )
        port map (
      I0 => \content_reg_bram_0_i_31__4_n_0\,
      I1 => \head[6]_i_7__0_n_0\,
      I2 => \head[6]_i_8__0_n_0\,
      I3 => \head_reg[6]\,
      I4 => \head_reg[6]_0\,
      I5 => \head_reg[6]_1\,
      O => \^head_reg[0]_1\
    );
\head[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => tail_reg(3),
      O => \head[6]_i_7__0_n_0\
    );
\head[6]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \head[6]_i_8__0_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[0]_i_1__7_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_0\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[1]_i_1__7_n_0\,
      Q => head_reg(1),
      R => \tail_reg[0]_0\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[2]_i_1__7_n_0\,
      Q => head_reg(2),
      R => \tail_reg[0]_0\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[3]_i_1__7_n_0\,
      Q => head_reg(3),
      R => \tail_reg[0]_0\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[4]_i_2__4_n_0\,
      Q => head_reg(4),
      R => \tail_reg[0]_0\
    );
\middle[7]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A010101000F0001"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => \tail_reg[0]_0\,
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => p_0_in_0(0),
      O => middle
    );
\middle[7]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => p_0_in_0(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(0),
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(1),
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(2),
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(3),
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(4),
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(5),
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(6),
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(7),
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\min_latency1_carry_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \min_latency1_carry_i_25__1_n_0\,
      I1 => \FETCH_REC_Pc_reg[0]\,
      I2 => \min_latency1_carry_i_8__1_0\,
      O => \min_latency1_carry_i_10__1_n_0\
    );
\min_latency1_carry_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_5__7_n_0\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      I4 => \min_latency1_carry_i_8__1_1\,
      O => \min_latency1_carry_i_11__1_n_0\
    );
\min_latency1_carry_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \min_latency1_carry_i_31__1_n_0\,
      I1 => \FETCH_REC_Pc_reg[0]\,
      I2 => \min_latency1_carry_i_9__2_0\,
      O => \min_latency1_carry_i_14__1_n_0\
    );
\min_latency1_carry_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D22DFFFFD22D0000"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      I5 => \min_latency1_carry_i_7__1_0\,
      O => \^head_reg[0]_0\
    );
\min_latency1_carry_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__2_n_0\,
      I2 => \min_latency1_carry_i_11__1_n_0\,
      O => \^cur_is_even_character_reg_rep__1_2\
    );
\min_latency1_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0F0D"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__2_n_0\,
      I2 => \min_latency1_carry_i_10__1_n_0\,
      I3 => \min_latency1_carry_i_11__1_n_0\,
      I4 => min_latency1_carry_1,
      I5 => \channel_old_latency_reg[1]_0\,
      O => DI(1)
    );
\min_latency1_carry_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \min_latency1_carry_i_24__1_n_0\
    );
\min_latency1_carry_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => \state_cur[2]_i_5__7_n_0\,
      O => \min_latency1_carry_i_25__1_n_0\
    );
\min_latency1_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF656500"
    )
        port map (
      I0 => \min_latency1_carry_i_14__1_n_0\,
      I1 => \^head_reg[0]_0\,
      I2 => \^cur_is_even_character_reg_rep__1_1\,
      I3 => \^cur_is_even_character_reg_rep__1_2\,
      I4 => min_latency1_carry_0,
      I5 => \channel_old_latency_reg[2]\,
      O => DI(0)
    );
\min_latency1_carry_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999966666696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(0),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \min_latency1_carry_i_31__1_n_0\
    );
\min_latency1_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0D0000F0F2"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => \min_latency1_carry_i_9__2_n_0\,
      I2 => \min_latency1_carry_i_10__1_n_0\,
      I3 => \min_latency1_carry_i_11__1_n_0\,
      I4 => min_latency1_carry_1,
      I5 => \channel_old_latency_reg[1]_0\,
      O => S(1)
    );
\min_latency1_carry_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660060660066060"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_2\,
      I1 => min_latency1_carry_0,
      I2 => \min_latency1_carry_i_14__1_n_0\,
      I3 => \^head_reg[0]_0\,
      I4 => \^cur_is_even_character_reg_rep__1_1\,
      I5 => \channel_old_latency_reg[2]\,
      O => S(0)
    );
\min_latency1_carry_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E200E2E2E2E2"
    )
        port map (
      I0 => \min_latency1_carry_i_7__1\,
      I1 => \FETCH_REC_Pc_reg[0]\,
      I2 => \min_latency1_carry_i_24__1_n_0\,
      I3 => \min_latency1_carry_i_11__1_n_0\,
      I4 => \min_latency1_carry_i_9__2_n_0\,
      I5 => \min_latency1_carry_i_10__1_n_0\,
      O => \^cur_is_even_character_reg_rep__1_1\
    );
\min_latency1_carry_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^head_reg[0]_0\,
      I1 => \min_latency1_carry_i_14__1_n_0\,
      O => \min_latency1_carry_i_9__2_n_0\
    );
\old_grant[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBEF"
    )
        port map (
      I0 => \^cur_is_even_character_reg\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => \cur_state_reg[1]\
    );
\state_cur[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F2B2B3B3B0000"
    )
        port map (
      I0 => state_cur(0),
      I1 => p_0_in_0(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => \state_cur[2]_i_3__5_n_0\,
      I4 => state_cur(2),
      I5 => state_cur(1),
      O => state_next(0)
    );
\state_cur[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F33131CCCCDDDD"
    )
        port map (
      I0 => \state_cur_reg[0]_0\,
      I1 => state_cur(1),
      I2 => content_reg_bram_0_4,
      I3 => \state_cur[2]_i_3__5_n_0\,
      I4 => state_cur(0),
      I5 => state_cur(2),
      O => \state_cur[2]_i_1__7_n_0\
    );
\state_cur[2]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FB1FFF"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => state_cur(1),
      I3 => p_0_in_0(0),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9F6FFF6FFFFF6F"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_4__5_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \state_cur[2]_i_5__7_n_0\,
      O => \state_cur[2]_i_3__5_n_0\
    );
\state_cur[2]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_4__5_n_0\
    );
\state_cur[2]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_5__7_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__7_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__7_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__7_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_0\
    );
\tag_saved[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \tag_saved[0]_i_2__3_n_0\,
      I1 => \^content_reg_bram_0_0\(6),
      I2 => \content_reg_i_9__0_n_0\,
      I3 => \FETCH_REC_Pc_reg[6]\,
      I4 => \FETCH_REC_Pc_reg[7]\(2),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(6)
    );
\tag_saved[0]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[6]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \tag_saved[0]_i_2__3_n_0\
    );
\tag_saved[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \tag_saved[1]_i_2__3_n_0\,
      I1 => \^content_reg_bram_0_0\(7),
      I2 => \content_reg_i_9__0_n_0\,
      I3 => \FETCH_REC_Pc_reg[7]_0\,
      I4 => \FETCH_REC_Pc_reg[7]\(3),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(7)
    );
\tag_saved[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[7]\,
      I3 => \FETCH_REC_Pc_reg[0]\,
      O => \tag_saved[1]_i_2__3_n_0\
    );
\tail[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => state_next4(0)
    );
\tail[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => state_next4(1)
    );
\tail[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => state_next4(2)
    );
\tail[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(3),
      O => state_next4(3)
    );
\tail[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(3),
      O => state_next4(4)
    );
\tail[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \switch2channel\\.ready\,
      I1 => content_reg_bram_0_2,
      I2 => \^head_reg[2]_0\,
      I3 => content_reg_bram_0_3,
      O => p_0_in(0)
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(0),
      Q => tail_reg(0),
      R => \tail_reg[0]_0\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(1),
      Q => tail_reg(1),
      R => \tail_reg[0]_0\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(2),
      Q => tail_reg(2),
      R => \tail_reg[0]_0\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(3),
      Q => tail_reg(3),
      R => \tail_reg[0]_0\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(4),
      Q => tail_reg(4),
      R => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_71 is
  port (
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tail_reg[0]_0\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    content_reg_bram_0_1 : out STD_LOGIC;
    content_reg_bram_0_2 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC;
    content_reg_bram_0_3 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    content_reg_bram_0_4 : out STD_LOGIC;
    \state_cur_reg[1]_1\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \tail_reg[3]_0\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \head_reg[4]_2\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    \head_reg[0]_2\ : out STD_LOGIC;
    \head_reg[2]_1\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_cur_reg[2]_0\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_71 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_71 is
  signal \^content_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \content_reg_bram_0_i_17__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__13_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_5__13_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_6__13_n_0\ : STD_LOGIC;
  signal fifo_odd_data_in_ready : STD_LOGIC;
  signal \head[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__3_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_0\ : STD_LOGIC;
  signal middle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal middle_0 : STD_LOGIC;
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_cur0 : STD_LOGIC;
  signal \state_cur[2]_i_3__6_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__6_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__6_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tail[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1__3_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FETCH_REC_has_to_save_i_8 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \block_sel_saved[1]_i_2__1\ : label is "soft_lutpair226";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_odd/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__4\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__13\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_20__6\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_4__6\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__13\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \content_reg_i_10__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \content_reg_i_11__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \content_reg_i_13__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \head[0]_i_1__6\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \head[1]_i_1__6\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \head[2]_i_1__6\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \head[3]_i_1__6\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \head[4]_i_2__3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \head[6]_i_10__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \middle[7]_i_3__3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_23__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_26__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_27__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_33__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__5\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__14\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \tag_saved[0]_i_3__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \tag_saved[1]_i_3__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \tail[0]_i_1__6\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \tail[1]_i_1__5\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \tail[2]_i_1__3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \tail[3]_i_1__13\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \tail[4]_i_1__3\ : label is "soft_lutpair231";
begin
  content_reg_bram_0_0(7 downto 0) <= \^content_reg_bram_0_0\(7 downto 0);
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
FETCH_REC_has_to_save_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      O => \head_reg[2]_0\
    );
FETCH_REC_has_to_save_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \head_reg[4]_1\
    );
\block_sel_saved[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(0),
      I1 => middle(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_1
    );
\block_sel_saved[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(1),
      I1 => middle(1),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_2
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 6) => where_to_read(4 downto 2),
      ADDRBWRADDR(5) => \content_reg_bram_0_i_5__13_n_0\,
      ADDRBWRADDR(4) => \content_reg_bram_0_i_6__13_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => content_reg_bram_0_6(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^content_reg_bram_0_0\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => content_reg_bram_0_5(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => fifo_odd_data_in_ready,
      WEA(0) => fifo_odd_data_in_ready,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DEBBE7D"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(4),
      I2 => tail_reg(4),
      I3 => \content_reg_bram_0_i_20__6_n_0\,
      I4 => tail_reg(3),
      I5 => \^head_reg[0]_0\,
      O => fifo_odd_data_in_ready
    );
\content_reg_bram_0_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => \state_cur_reg[2]_0\,
      O => \content_reg_bram_0_i_17__4_n_0\
    );
\content_reg_bram_0_i_19__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => state_cur(0),
      O => \content_reg_bram_0_i_19__13_n_0\
    );
\content_reg_bram_0_i_20__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \content_reg_bram_0_i_20__6_n_0\
    );
\content_reg_bram_0_i_21__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFEBFFFF7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(1),
      O => \^head_reg[0]_0\
    );
\content_reg_bram_0_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC6CCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_17__4_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FB4F0F0F0F0F0F0"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => \content_reg_bram_0_i_19__13_n_0\,
      I2 => head_reg(3),
      I3 => head_reg(0),
      I4 => head_reg(1),
      I5 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0B4F0"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => \content_reg_bram_0_i_19__13_n_0\,
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA6AAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \state_cur_reg[2]_0\,
      I5 => head_reg(0),
      O => \content_reg_bram_0_i_5__13_n_0\
    );
\content_reg_bram_0_i_6__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => \state_cur_reg[2]_0\,
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => state_cur(0),
      O => \content_reg_bram_0_i_6__13_n_0\
    );
\content_reg_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(3),
      O => \cur_is_even_character_reg_rep__1_2\
    );
\content_reg_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \state_cur_reg[1]_1\
    );
\content_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(2),
      O => \cur_is_even_character_reg_rep__1_1\
    );
\content_reg_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(5),
      I1 => middle(5),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_4
    );
\content_reg_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(4),
      I1 => middle(4),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \FETCH_REC_Pc_reg[0]\,
      O => content_reg_bram_0_3
    );
\head[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__6_n_0\
    );
\head[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__6_n_0\
    );
\head[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \head[2]_i_1__6_n_0\
    );
\head[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \head[3]_i_1__6_n_0\
    );
\head[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      O => \head[4]_i_2__3_n_0\
    );
\head[6]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \tail_reg[0]_0\
    );
\head[6]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => tail_reg(3),
      O => \head_reg[4]_2\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[0]_i_1__6_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_1\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[1]_i_1__6_n_0\,
      Q => head_reg(1),
      R => \tail_reg[0]_1\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[2]_i_1__6_n_0\,
      Q => head_reg(2),
      R => \tail_reg[0]_1\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[3]_i_1__6_n_0\,
      Q => head_reg(3),
      R => \tail_reg[0]_1\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[4]_i_2__3_n_0\,
      Q => head_reg(4),
      R => \tail_reg[0]_1\
    );
\middle[7]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F00010A010101"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => \tail_reg[0]_1\,
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => \state_cur_reg[2]_0\,
      O => middle_0
    );
\middle[7]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => state_cur(1),
      I1 => \state_cur_reg[2]_0\,
      I2 => state_cur(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(0),
      Q => middle(0),
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(1),
      Q => middle(1),
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(2),
      Q => middle(2),
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(3),
      Q => middle(3),
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(4),
      Q => middle(4),
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(5),
      Q => middle(5),
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(6),
      Q => middle(6),
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(7),
      Q => middle(7),
      R => '0'
    );
\min_latency1_carry_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \head_reg[0]_2\
    );
\min_latency1_carry_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => \state_cur[2]_i_5__6_n_0\,
      O => \head_reg[4]_0\
    );
\min_latency1_carry_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_5__6_n_0\,
      O => \tail_reg[3]_0\
    );
\min_latency1_carry_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999966666696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(0),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \head_reg[2]_1\
    );
\min_latency1_carry_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      O => \head_reg[0]_1\
    );
\state_cur[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F8E8EAEAE0000"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => state_cur(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => \state_cur[2]_i_3__6_n_0\,
      I4 => state_cur(2),
      I5 => state_cur(1),
      O => state_next(0)
    );
\state_cur[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F1133CCCCDDDD"
    )
        port map (
      I0 => \state_cur_reg[0]_0\,
      I1 => state_cur(1),
      I2 => \state_cur[2]_i_3__6_n_0\,
      I3 => \state_cur_reg[2]_0\,
      I4 => state_cur(0),
      I5 => state_cur(2),
      O => state_cur0
    );
\state_cur[2]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8BABFF"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => state_cur(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9F6FFF6FFFFF6F"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_4__6_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \state_cur[2]_i_5__6_n_0\,
      O => \state_cur[2]_i_3__6_n_0\
    );
\state_cur[2]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_4__6_n_0\
    );
\state_cur[2]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_5__6_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_1\
    );
\tag_saved[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(6),
      O => \cur_is_even_character_reg_rep__1\
    );
\tag_saved[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FETCH_REC_Pc_reg[0]\,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(7),
      O => \cur_is_even_character_reg_rep__1_0\
    );
\tail[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__6_n_0\
    );
\tail[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__5_n_0\
    );
\tail[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \tail[2]_i_1__3_n_0\
    );
\tail[3]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(2),
      O => \tail[3]_i_1__13_n_0\
    );
\tail[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(3),
      O => \tail[4]_i_1__3_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[0]_i_1__6_n_0\,
      Q => tail_reg(0),
      R => \tail_reg[0]_1\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[1]_i_1__5_n_0\,
      Q => tail_reg(1),
      R => \tail_reg[0]_1\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[2]_i_1__3_n_0\,
      Q => tail_reg(2),
      R => \tail_reg[0]_1\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[3]_i_1__13_n_0\,
      Q => tail_reg(3),
      R => \tail_reg[0]_1\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[4]_i_1__3_n_0\,
      Q => tail_reg(4),
      R => \tail_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_83 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_1\ : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC;
    cur_is_even_character_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cur_is_even_character_reg_2 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \head_reg[0]_2\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_1\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \tail_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tail_reg[3]_0\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character : in STD_LOGIC;
    p_86_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    in_ready_packed : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[1]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[6]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FETCH_REC_Pc_reg[6]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[4]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[2]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[3]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[5]\ : in STD_LOGIC;
    \min_latency1_carry_i_7__0\ : in STD_LOGIC;
    \min_latency1_carry_i_7__0_0\ : in STD_LOGIC;
    \min_latency1_carry_i_9__1_0\ : in STD_LOGIC;
    \head_reg[6]\ : in STD_LOGIC;
    \head_reg[6]_0\ : in STD_LOGIC;
    \head_reg[6]_1\ : in STD_LOGIC;
    \min_latency1_carry_i_8__0_0\ : in STD_LOGIC;
    \min_latency1_carry_i_8__0_1\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_83 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_83 is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^exe1_instr_reg[9]_0\ : STD_LOGIC;
  signal \channel_old_latency[6]_i_2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_17__17_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_30__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_31__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_5__12_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_6__12_n_0\ : STD_LOGIC;
  signal \content_reg_i_12__1_n_0\ : STD_LOGIC;
  signal \content_reg_i_8__1_n_0\ : STD_LOGIC;
  signal content_reg_i_9_n_0 : STD_LOGIC;
  signal \^cur_is_even_character_reg\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cur_is_even_character_reg_1\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_2\ : STD_LOGIC;
  signal fifo_even_data_in_ready : STD_LOGIC;
  signal \head[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \head[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \head[6]_i_7_n_0\ : STD_LOGIC;
  signal \head[6]_i_8_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_0\ : STD_LOGIC;
  signal \^head_reg[0]_1\ : STD_LOGIC;
  signal \^head_reg[0]_2\ : STD_LOGIC;
  signal \^head_reg[2]_0\ : STD_LOGIC;
  signal middle : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \min_latency1_carry_i_10__0_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_11__0_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_14__0_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_24__0_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_25__0_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_31__0_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_9__1_n_0\ : STD_LOGIC;
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__4_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_next4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tag_saved[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \tag_saved[1]_i_2__2_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^tail_reg[5]_0\ : STD_LOGIC;
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EXE2_Instr_valid_i_3__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \channel_old_latency[0]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \channel_old_latency[3]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \channel_old_latency[4]_i_1\ : label is "soft_lutpair140";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_even/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__17\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_1__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_30__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_32__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_38__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_3__3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__12\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \content_reg_i_12__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \content_reg_i_8__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of content_reg_i_9 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \head[0]_i_1__4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \head[2]_i_1__4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \head[3]_i_1__4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \head[4]_i_2__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \head[6]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \head[6]_i_8\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \middle[7]_i_3__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_10__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_14__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_24__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_9__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__11\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tag_saved[0]_i_2__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \tag_saved[1]_i_2__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \tail[1]_i_1__3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \tail[2]_i_1__2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \tail[3]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tail[4]_i_1__2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tail[6]_i_1__0\ : label is "soft_lutpair146";
begin
  DOUTBDOUT(7 downto 0) <= \^doutbdout\(7 downto 0);
  \EXE1_Instr_reg[9]_0\ <= \^exe1_instr_reg[9]_0\;
  cur_is_even_character_reg <= \^cur_is_even_character_reg\;
  cur_is_even_character_reg_0(0) <= \^cur_is_even_character_reg_0\(0);
  cur_is_even_character_reg_1 <= \^cur_is_even_character_reg_1\;
  cur_is_even_character_reg_2 <= \^cur_is_even_character_reg_2\;
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
  \head_reg[0]_1\ <= \^head_reg[0]_1\;
  \head_reg[0]_2\ <= \^head_reg[0]_2\;
  \head_reg[2]_0\ <= \^head_reg[2]_0\;
  \tail_reg[5]_0\ <= \^tail_reg[5]_0\;
\EXE2_Instr_valid_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \^head_reg[0]_2\,
      I1 => \^head_reg[2]_0\,
      I2 => \switch2channel\\.ready\,
      I3 => content_reg_bram_0_1,
      I4 => in_ready_packed(0),
      O => \^tail_reg[5]_0\
    );
\block_sel_saved[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[0]\,
      I3 => cur_is_even_character,
      I4 => \^doutbdout\(0),
      I5 => \FETCH_REC_Pc_reg[0]\,
      O => D(0)
    );
\block_sel_saved[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[1]\,
      I3 => cur_is_even_character,
      I4 => \^doutbdout\(1),
      I5 => \FETCH_REC_Pc_reg[1]\,
      O => D(1)
    );
\channel_old_latency[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FFFF"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2_n_0\,
      I1 => \^cur_is_even_character_reg\,
      I2 => \^head_reg[0]_1\,
      I3 => \channel_old_latency_reg[1]\,
      I4 => p_86_out(0),
      O => \channel_old_latency_reg[0]\(0)
    );
\channel_old_latency[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F0FF0F0"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2_n_0\,
      I1 => \^cur_is_even_character_reg\,
      I2 => p_86_out(0),
      I3 => \channel_old_latency_reg[1]\,
      I4 => \^head_reg[0]_1\,
      O => \channel_old_latency_reg[0]\(1)
    );
\channel_old_latency[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFF4440FFFF000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2_n_0\,
      I1 => \^cur_is_even_character_reg\,
      I2 => p_86_out(0),
      I3 => \^head_reg[0]_1\,
      I4 => \^cur_is_even_character_reg_0\(0),
      I5 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(2)
    );
\channel_old_latency[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A009AFF"
    )
        port map (
      I0 => \min_latency1_carry_i_14__0_n_0\,
      I1 => \^head_reg[0]_0\,
      I2 => \^cur_is_even_character_reg_1\,
      I3 => CO(0),
      I4 => \channel_old_latency_reg[2]\,
      O => \^cur_is_even_character_reg_0\(0)
    );
\channel_old_latency[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF08F708"
    )
        port map (
      I0 => p_86_out(0),
      I1 => \^head_reg[0]_1\,
      I2 => \channel_old_latency[6]_i_2_n_0\,
      I3 => \^cur_is_even_character_reg\,
      I4 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(3)
    );
\channel_old_latency[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFF4000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2_n_0\,
      I1 => \^cur_is_even_character_reg\,
      I2 => p_86_out(0),
      I3 => \^head_reg[0]_1\,
      I4 => p_86_out(2),
      I5 => \channel_old_latency_reg[1]\,
      O => \channel_old_latency_reg[0]\(4)
    );
\channel_old_latency[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \channel_old_latency[6]_i_2_n_0\,
      I1 => \^cur_is_even_character_reg\,
      I2 => p_86_out(0),
      I3 => \^head_reg[0]_1\,
      I4 => p_86_out(2),
      I5 => p_86_out(3),
      O => \channel_old_latency_reg[0]\(5)
    );
\channel_old_latency[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^cur_is_even_character_reg_0\(0),
      I1 => p_86_out(1),
      O => \channel_old_latency[6]_i_2_n_0\
    );
\channel_old_latency[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F2F0F20000FFFF"
    )
        port map (
      I0 => \^cur_is_even_character_reg_1\,
      I1 => \min_latency1_carry_i_9__1_n_0\,
      I2 => \min_latency1_carry_i_10__0_n_0\,
      I3 => \min_latency1_carry_i_11__0_n_0\,
      I4 => \channel_old_latency_reg[1]_0\,
      I5 => CO(0),
      O => \^cur_is_even_character_reg\
    );
\channel_old_latency[6]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \^head_reg[0]_0\,
      I1 => \^cur_is_even_character_reg_1\,
      I2 => CO(0),
      I3 => \channel_old_latency_reg[1]_1\,
      O => \^head_reg[0]_1\
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 6) => where_to_read(4 downto 2),
      ADDRBWRADDR(5) => \content_reg_bram_0_i_5__12_n_0\,
      ADDRBWRADDR(4) => \content_reg_bram_0_i_6__12_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^doutbdout\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => E(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => fifo_even_data_in_ready,
      WEA(0) => fifo_even_data_in_ready,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DEBBE7D"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(4),
      I2 => tail_reg(4),
      I3 => \content_reg_bram_0_i_30__2_n_0\,
      I4 => tail_reg(3),
      I5 => \content_reg_bram_0_i_31__2_n_0\,
      O => fifo_even_data_in_ready
    );
\content_reg_bram_0_i_17__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => p_0_in_0(0),
      O => \content_reg_bram_0_i_17__17_n_0\
    );
\content_reg_bram_0_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      O => \content_reg_bram_0_i_19__0_n_0\
    );
\content_reg_bram_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => content_reg_bram_0_0,
      I1 => \^head_reg[2]_0\,
      I2 => \tail_reg[0]_1\,
      O => \switch2channel\\.valid\
    );
\content_reg_bram_0_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC6CCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_17__17_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_30__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \content_reg_bram_0_i_30__2_n_0\
    );
\content_reg_bram_0_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFEBFFFF7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(1),
      O => \content_reg_bram_0_i_31__2_n_0\
    );
\content_reg_bram_0_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \tail_reg[0]_1\,
      I1 => \^head_reg[2]_0\,
      I2 => content_reg_bram_0_0,
      I3 => \^head_reg[0]_2\,
      O => \EXE1_Instr_reg[9]\
    );
\content_reg_bram_0_i_32__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^tail_reg[5]_0\,
      I1 => content_reg_bram_0_4,
      I2 => \^exe1_instr_reg[9]_0\,
      O => \EXE1_Instr_reg[8]\
    );
\content_reg_bram_0_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => in_ready_packed(0),
      I1 => \^head_reg[0]_2\,
      I2 => \^head_reg[2]_0\,
      I3 => \switch2channel\\.ready\,
      O => \^exe1_instr_reg[9]_0\
    );
\content_reg_bram_0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56AAAAAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => \content_reg_bram_0_i_17__17_n_0\,
      I3 => head_reg(1),
      I4 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF007F80FF00"
    )
        port map (
      I0 => content_reg_bram_0_3,
      I1 => \content_reg_bram_0_i_19__0_n_0\,
      I2 => state_cur(0),
      I3 => head_reg(2),
      I4 => head_reg(1),
      I5 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => p_0_in_0(0),
      I5 => head_reg(0),
      O => \content_reg_bram_0_i_5__12_n_0\
    );
\content_reg_bram_0_i_6__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => p_0_in_0(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => state_cur(0),
      O => \content_reg_bram_0_i_6__12_n_0\
    );
\content_reg_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[2]\,
      I3 => cur_is_even_character,
      O => \content_reg_i_12__1_n_0\
    );
\content_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[5]\,
      I3 => cur_is_even_character,
      I4 => \^doutbdout\(5),
      I5 => \FETCH_REC_Pc_reg[5]\,
      O => D(5)
    );
\content_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[4]\,
      I3 => cur_is_even_character,
      I4 => \^doutbdout\(4),
      I5 => \FETCH_REC_Pc_reg[4]\,
      O => D(4)
    );
\content_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \content_reg_i_8__1_n_0\,
      I1 => \^doutbdout\(3),
      I2 => content_reg_i_9_n_0,
      I3 => \FETCH_REC_Pc_reg[3]\,
      I4 => \FETCH_REC_Pc_reg[7]\(1),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(3)
    );
\content_reg_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \content_reg_i_12__1_n_0\,
      I1 => \^doutbdout\(2),
      I2 => content_reg_i_9_n_0,
      I3 => \FETCH_REC_Pc_reg[2]\,
      I4 => \FETCH_REC_Pc_reg[7]\(0),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(2)
    );
\content_reg_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[3]\,
      I3 => cur_is_even_character,
      O => \content_reg_i_8__1_n_0\
    );
content_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => content_reg_i_9_n_0
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222A222A222FBBB"
    )
        port map (
      I0 => content_reg_bram_0_0,
      I1 => \switch2channel\\.ready\,
      I2 => CO(0),
      I3 => \^head_reg[0]_2\,
      I4 => content_reg_bram_0_1,
      I5 => content_reg_bram_0_2,
      O => \head_reg[2]_1\
    );
\head[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__4_n_0\
    );
\head[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__4_n_0\
    );
\head[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \head[2]_i_1__4_n_0\
    );
\head[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \head[3]_i_1__4_n_0\
    );
\head[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      O => \head[4]_i_2__2_n_0\
    );
\head[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \head[4]_i_4__0_n_0\,
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => \tail_reg[3]_0\
    );
\head[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \head[4]_i_4__0_n_0\
    );
\head[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \switch2channel\\.ready\,
      I1 => \^head_reg[2]_0\,
      I2 => \^head_reg[0]_2\,
      I3 => content_reg_bram_0_0,
      O => \tail_reg[5]\(0)
    );
\head[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5DDD5DDDF333"
    )
        port map (
      I0 => content_reg_bram_0_0,
      I1 => \switch2channel\\.ready\,
      I2 => CO(0),
      I3 => \^head_reg[0]_2\,
      I4 => content_reg_bram_0_1,
      I5 => content_reg_bram_0_2,
      O => \^head_reg[2]_0\
    );
\head[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE00FEFEFEFE"
    )
        port map (
      I0 => \content_reg_bram_0_i_31__2_n_0\,
      I1 => \head[6]_i_7_n_0\,
      I2 => \head[6]_i_8_n_0\,
      I3 => \head_reg[6]\,
      I4 => \head_reg[6]_0\,
      I5 => \head_reg[6]_1\,
      O => \^head_reg[0]_2\
    );
\head[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => tail_reg(3),
      O => \head[6]_i_7_n_0\
    );
\head[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \head[6]_i_8_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[0]_i_1__4_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_0\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[1]_i_1__4_n_0\,
      Q => head_reg(1),
      R => \tail_reg[0]_0\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[2]_i_1__4_n_0\,
      Q => head_reg(2),
      R => \tail_reg[0]_0\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[3]_i_1__4_n_0\,
      Q => head_reg(3),
      R => \tail_reg[0]_0\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in_0(0),
      D => \head[4]_i_2__2_n_0\,
      Q => head_reg(4),
      R => \tail_reg[0]_0\
    );
\middle[7]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A010101000F0001"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => \tail_reg[0]_0\,
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => p_0_in_0(0),
      O => middle
    );
\middle[7]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => p_0_in_0(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(0),
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(1),
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(2),
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(3),
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(4),
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(5),
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(6),
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(7),
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\min_latency1_carry_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \min_latency1_carry_i_25__0_n_0\,
      I1 => cur_is_even_character,
      I2 => \min_latency1_carry_i_8__0_0\,
      O => \min_latency1_carry_i_10__0_n_0\
    );
\min_latency1_carry_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_5__4_n_0\,
      I3 => cur_is_even_character,
      I4 => \min_latency1_carry_i_8__0_1\,
      O => \min_latency1_carry_i_11__0_n_0\
    );
\min_latency1_carry_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \min_latency1_carry_i_31__0_n_0\,
      I1 => cur_is_even_character,
      I2 => \min_latency1_carry_i_9__1_0\,
      O => \min_latency1_carry_i_14__0_n_0\
    );
\min_latency1_carry_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D22DFFFFD22D0000"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => cur_is_even_character,
      I5 => \min_latency1_carry_i_7__0_0\,
      O => \^head_reg[0]_0\
    );
\min_latency1_carry_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^cur_is_even_character_reg_1\,
      I1 => \min_latency1_carry_i_9__1_n_0\,
      I2 => \min_latency1_carry_i_11__0_n_0\,
      O => \^cur_is_even_character_reg_2\
    );
\min_latency1_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0F0D"
    )
        port map (
      I0 => \^cur_is_even_character_reg_1\,
      I1 => \min_latency1_carry_i_9__1_n_0\,
      I2 => \min_latency1_carry_i_10__0_n_0\,
      I3 => \min_latency1_carry_i_11__0_n_0\,
      I4 => min_latency1_carry_0,
      I5 => \channel_old_latency_reg[1]_0\,
      O => DI(1)
    );
\min_latency1_carry_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \min_latency1_carry_i_24__0_n_0\
    );
\min_latency1_carry_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => \state_cur[2]_i_5__4_n_0\,
      O => \min_latency1_carry_i_25__0_n_0\
    );
\min_latency1_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF656500"
    )
        port map (
      I0 => \min_latency1_carry_i_14__0_n_0\,
      I1 => \^head_reg[0]_0\,
      I2 => \^cur_is_even_character_reg_1\,
      I3 => \^cur_is_even_character_reg_2\,
      I4 => min_latency1_carry,
      I5 => \channel_old_latency_reg[2]\,
      O => DI(0)
    );
\min_latency1_carry_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999966666696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(0),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \min_latency1_carry_i_31__0_n_0\
    );
\min_latency1_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0D0000F0F2"
    )
        port map (
      I0 => \^cur_is_even_character_reg_1\,
      I1 => \min_latency1_carry_i_9__1_n_0\,
      I2 => \min_latency1_carry_i_10__0_n_0\,
      I3 => \min_latency1_carry_i_11__0_n_0\,
      I4 => min_latency1_carry_0,
      I5 => \channel_old_latency_reg[1]_0\,
      O => S(1)
    );
\min_latency1_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660060660066060"
    )
        port map (
      I0 => \^cur_is_even_character_reg_2\,
      I1 => min_latency1_carry,
      I2 => \min_latency1_carry_i_14__0_n_0\,
      I3 => \^head_reg[0]_0\,
      I4 => \^cur_is_even_character_reg_1\,
      I5 => \channel_old_latency_reg[2]\,
      O => S(0)
    );
\min_latency1_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E200E2E2E2E2"
    )
        port map (
      I0 => \min_latency1_carry_i_7__0\,
      I1 => cur_is_even_character,
      I2 => \min_latency1_carry_i_24__0_n_0\,
      I3 => \min_latency1_carry_i_11__0_n_0\,
      I4 => \min_latency1_carry_i_9__1_n_0\,
      I5 => \min_latency1_carry_i_10__0_n_0\,
      O => \^cur_is_even_character_reg_1\
    );
\min_latency1_carry_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^head_reg[0]_0\,
      I1 => \min_latency1_carry_i_14__0_n_0\,
      O => \min_latency1_carry_i_9__1_n_0\
    );
\state_cur[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F2B2B3B3B0000"
    )
        port map (
      I0 => state_cur(0),
      I1 => p_0_in_0(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => \state_cur[2]_i_3__2_n_0\,
      I4 => state_cur(2),
      I5 => state_cur(1),
      O => state_next(0)
    );
\state_cur[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F33131CCCCDDDD"
    )
        port map (
      I0 => \state_cur_reg[0]_0\,
      I1 => state_cur(1),
      I2 => content_reg_bram_0_3,
      I3 => \state_cur[2]_i_3__2_n_0\,
      I4 => state_cur(0),
      I5 => state_cur(2),
      O => \state_cur[2]_i_1__4_n_0\
    );
\state_cur[2]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FB1FFF"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => state_cur(1),
      I3 => p_0_in_0(0),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9F6FFF6FFFFF6F"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_4__2_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \state_cur[2]_i_5__4_n_0\,
      O => \state_cur[2]_i_3__2_n_0\
    );
\state_cur[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_4__2_n_0\
    );
\state_cur[2]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_5__4_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__4_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__4_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__4_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_0\
    );
\tag_saved[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \tag_saved[0]_i_2__2_n_0\,
      I1 => \^doutbdout\(6),
      I2 => content_reg_i_9_n_0,
      I3 => \FETCH_REC_Pc_reg[6]\,
      I4 => \FETCH_REC_Pc_reg[7]\(2),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(6)
    );
\tag_saved[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[6]\,
      I3 => cur_is_even_character,
      O => \tag_saved[0]_i_2__2_n_0\
    );
\tag_saved[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \tag_saved[1]_i_2__2_n_0\,
      I1 => \^doutbdout\(7),
      I2 => content_reg_i_9_n_0,
      I3 => \FETCH_REC_Pc_reg[7]_0\,
      I4 => \FETCH_REC_Pc_reg[7]\(3),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(7)
    );
\tag_saved[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[7]\,
      I3 => cur_is_even_character,
      O => \tag_saved[1]_i_2__2_n_0\
    );
\tail[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => state_next4(0)
    );
\tail[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => state_next4(1)
    );
\tail[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => state_next4(2)
    );
\tail[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(3),
      O => state_next4(3)
    );
\tail[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(3),
      O => state_next4(4)
    );
\tail[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \switch2channel\\.ready\,
      I1 => content_reg_bram_0_0,
      I2 => \^head_reg[2]_0\,
      I3 => \tail_reg[0]_1\,
      O => p_0_in(0)
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(0),
      Q => tail_reg(0),
      R => \tail_reg[0]_0\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(1),
      Q => tail_reg(1),
      R => \tail_reg[0]_0\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(2),
      Q => tail_reg(2),
      R => \tail_reg[0]_0\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(3),
      Q => tail_reg(3),
      R => \tail_reg[0]_0\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(4),
      Q => tail_reg(4),
      R => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_84 is
  port (
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tail_reg[0]_0\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    content_reg_bram_0_1 : out STD_LOGIC;
    content_reg_bram_0_2 : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC;
    cur_is_even_character_reg_0 : out STD_LOGIC;
    content_reg_bram_0_3 : out STD_LOGIC;
    cur_is_even_character_reg_1 : out STD_LOGIC;
    cur_is_even_character_reg_2 : out STD_LOGIC;
    content_reg_bram_0_4 : out STD_LOGIC;
    \state_cur_reg[1]_1\ : out STD_LOGIC;
    \cur_state_reg[1]\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \tail_reg[3]_0\ : out STD_LOGIC;
    \head_reg[0]_2\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_cur_reg[2]_0\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108_0\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_84 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_84 is
  signal \FETCH_REC_has_to_save_i_6__0_n_0\ : STD_LOGIC;
  signal \^content_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \content_reg_bram_0_i_17__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__11_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_5__11_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_6__11_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1\ : STD_LOGIC;
  signal fifo_odd_data_in_ready : STD_LOGIC;
  signal \head[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__1_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_0\ : STD_LOGIC;
  signal \^head_reg[0]_1\ : STD_LOGIC;
  signal middle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal middle_0 : STD_LOGIC;
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_cur0 : STD_LOGIC;
  signal \state_cur[2]_i_3__3_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__3_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__3_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tail[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1__1_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \block_sel_saved[1]_i_2__0\ : label is "soft_lutpair152";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_odd/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__11\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_20__3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_4__3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__11\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \content_reg_i_10__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \content_reg_i_11__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of content_reg_i_13 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \head[0]_i_1__3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \head[1]_i_1__3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \head[2]_i_1__3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \head[3]_i_1__3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \head[4]_i_2__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \head[6]_i_10\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \middle[7]_i_3__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_23__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of min_latency1_carry_i_26 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_27__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_33__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__12\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tag_saved[0]_i_3__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \tag_saved[1]_i_3__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \tail[1]_i_1__2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \tail[2]_i_1__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tail[3]_i_1__11\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \tail[4]_i_1__1\ : label is "soft_lutpair159";
begin
  content_reg_bram_0_0(7 downto 0) <= \^content_reg_bram_0_0\(7 downto 0);
  \cur_is_even_character_reg_rep__1\ <= \^cur_is_even_character_reg_rep__1\;
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
  \head_reg[0]_1\ <= \^head_reg[0]_1\;
\FETCH_REC_has_to_save_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888B88888B"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108_0\,
      I2 => \^head_reg[0]_1\,
      I3 => tail_reg(2),
      I4 => head_reg(2),
      I5 => \FETCH_REC_has_to_save_i_6__0_n_0\,
      O => \^cur_is_even_character_reg_rep__1\
    );
\FETCH_REC_has_to_save_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \FETCH_REC_has_to_save_i_6__0_n_0\
    );
\block_sel_saved[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(0),
      I1 => middle(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => cur_is_even_character,
      O => content_reg_bram_0_1
    );
\block_sel_saved[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(1),
      I1 => middle(1),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => cur_is_even_character,
      O => content_reg_bram_0_2
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 6) => where_to_read(4 downto 2),
      ADDRBWRADDR(5) => \content_reg_bram_0_i_5__11_n_0\,
      ADDRBWRADDR(4) => \content_reg_bram_0_i_6__11_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => content_reg_bram_0_6(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^content_reg_bram_0_0\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => content_reg_bram_0_5(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => fifo_odd_data_in_ready,
      WEA(0) => fifo_odd_data_in_ready,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DEBBE7D"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(4),
      I2 => tail_reg(4),
      I3 => \content_reg_bram_0_i_20__3_n_0\,
      I4 => tail_reg(3),
      I5 => \^head_reg[0]_0\,
      O => fifo_odd_data_in_ready
    );
\content_reg_bram_0_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => \state_cur_reg[2]_0\,
      O => \content_reg_bram_0_i_17__2_n_0\
    );
\content_reg_bram_0_i_19__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => state_cur(0),
      O => \content_reg_bram_0_i_19__11_n_0\
    );
\content_reg_bram_0_i_20__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \content_reg_bram_0_i_20__3_n_0\
    );
\content_reg_bram_0_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFEBFFFF7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(1),
      O => \^head_reg[0]_0\
    );
\content_reg_bram_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC6CCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_17__2_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FB4F0F0F0F0F0F0"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => \content_reg_bram_0_i_19__11_n_0\,
      I2 => head_reg(3),
      I3 => head_reg(0),
      I4 => head_reg(1),
      I5 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0B4F0"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => \content_reg_bram_0_i_19__11_n_0\,
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA6AAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \state_cur_reg[2]_0\,
      I5 => head_reg(0),
      O => \content_reg_bram_0_i_5__11_n_0\
    );
\content_reg_bram_0_i_6__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => \state_cur_reg[2]_0\,
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => state_cur(0),
      O => \content_reg_bram_0_i_6__11_n_0\
    );
\content_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => cur_is_even_character,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(3),
      O => cur_is_even_character_reg_2
    );
\content_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \state_cur_reg[1]_1\
    );
content_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => cur_is_even_character,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(2),
      O => cur_is_even_character_reg_1
    );
\content_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(5),
      I1 => middle(5),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => cur_is_even_character,
      O => content_reg_bram_0_4
    );
\content_reg_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(4),
      I1 => middle(4),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => cur_is_even_character,
      O => content_reg_bram_0_3
    );
\head[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__3_n_0\
    );
\head[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__3_n_0\
    );
\head[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \head[2]_i_1__3_n_0\
    );
\head[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \head[3]_i_1__3_n_0\
    );
\head[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      O => \head[4]_i_2__1_n_0\
    );
\head[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \tail_reg[0]_0\
    );
\head[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => tail_reg(3),
      O => \head_reg[4]_1\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[0]_i_1__3_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_1\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[1]_i_1__3_n_0\,
      Q => head_reg(1),
      R => \tail_reg[0]_1\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[2]_i_1__3_n_0\,
      Q => head_reg(2),
      R => \tail_reg[0]_1\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[3]_i_1__3_n_0\,
      Q => head_reg(3),
      R => \tail_reg[0]_1\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[4]_i_2__1_n_0\,
      Q => head_reg(4),
      R => \tail_reg[0]_1\
    );
\middle[7]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F00010A010101"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[0]_0\,
      I2 => \tail_reg[0]_1\,
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => \state_cur_reg[2]_0\,
      O => middle_0
    );
\middle[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => state_cur(1),
      I1 => \state_cur_reg[2]_0\,
      I2 => state_cur(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(0),
      Q => middle(0),
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(1),
      Q => middle(1),
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(2),
      Q => middle(2),
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(3),
      Q => middle(3),
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(4),
      Q => middle(4),
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(5),
      Q => middle(5),
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(6),
      Q => middle(6),
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(7),
      Q => middle(7),
      R => '0'
    );
\min_latency1_carry_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \^head_reg[0]_1\
    );
min_latency1_carry_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => \state_cur[2]_i_5__3_n_0\,
      O => \head_reg[4]_0\
    );
\min_latency1_carry_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_5__3_n_0\,
      O => \tail_reg[3]_0\
    );
\min_latency1_carry_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999966666696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(0),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \head_reg[2]_0\
    );
\min_latency1_carry_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      O => \head_reg[0]_2\
    );
\old_grant[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBEF"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => \cur_state_reg[1]\
    );
\state_cur[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F8E8EAEAE0000"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => state_cur(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => \state_cur[2]_i_3__3_n_0\,
      I4 => state_cur(2),
      I5 => state_cur(1),
      O => state_next(0)
    );
\state_cur[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F1133CCCCDDDD"
    )
        port map (
      I0 => \state_cur_reg[0]_0\,
      I1 => state_cur(1),
      I2 => \state_cur[2]_i_3__3_n_0\,
      I3 => \state_cur_reg[2]_0\,
      I4 => state_cur(0),
      I5 => state_cur(2),
      O => state_cur0
    );
\state_cur[2]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8BABFF"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => state_cur(0),
      I2 => \state_cur_reg[0]_0\,
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9F6FFF6FFFFF6F"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_4__3_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \state_cur[2]_i_5__3_n_0\,
      O => \state_cur[2]_i_3__3_n_0\
    );
\state_cur[2]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_4__3_n_0\
    );
\state_cur[2]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_5__3_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_1\
    );
\tag_saved[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => cur_is_even_character,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(6),
      O => cur_is_even_character_reg
    );
\tag_saved[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => cur_is_even_character,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(7),
      O => cur_is_even_character_reg_0
    );
\tail[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__3_n_0\
    );
\tail[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__2_n_0\
    );
\tail[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \tail[2]_i_1__1_n_0\
    );
\tail[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(2),
      O => \tail[3]_i_1__11_n_0\
    );
\tail[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(3),
      O => \tail[4]_i_1__1_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[0]_i_1__3_n_0\,
      Q => tail_reg(0),
      R => \tail_reg[0]_1\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[1]_i_1__2_n_0\,
      Q => tail_reg(1),
      R => \tail_reg[0]_1\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[2]_i_1__1_n_0\,
      Q => tail_reg(2),
      R => \tail_reg[0]_1\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[3]_i_1__11_n_0\,
      Q => tail_reg(3),
      R => \tail_reg[0]_1\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => content_reg_bram_0_5(0),
      D => \tail[4]_i_1__1_n_0\,
      Q => tail_reg(4),
      R => \tail_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_96 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_0\ : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    \channel_old_latency[4]_i_4_0\ : out STD_LOGIC;
    \cur_state_reg[1]\ : out STD_LOGIC;
    \override_pc\\.ready\ : out STD_LOGIC;
    p_101_out : out STD_LOGIC;
    \head_reg[0]_2\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tail_reg[3]_0\ : out STD_LOGIC;
    \channel_old_latency[5]_i_2__5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[4]\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \channel_old_latency_reg[2]_0\ : in STD_LOGIC;
    \middle_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    content_reg_bram_0_0 : in STD_LOGIC;
    \head[6]_i_3\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[1]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[6]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FETCH_REC_Pc_reg[6]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]_0\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[4]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[2]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[3]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[5]\ : in STD_LOGIC;
    min_latency1_carry_i_7 : in STD_LOGIC;
    min_latency1_carry_i_8_0 : in STD_LOGIC;
    min_latency1_carry_i_7_0 : in STD_LOGIC;
    \min_latency1_carry_i_9__0_0\ : in STD_LOGIC;
    \cur_state[1]_i_7\ : in STD_LOGIC;
    \cur_state[1]_i_7_0\ : in STD_LOGIC;
    \cur_state[1]_i_7_1\ : in STD_LOGIC;
    min_latency1_carry_i_8_1 : in STD_LOGIC;
    min_latency1_carry_i_8_2 : in STD_LOGIC;
    \channel_old_latency_reg[2]_1\ : in STD_LOGIC;
    \channel_old_latency_reg[2]_2\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_96 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_96 is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^channel_old_latency[4]_i_4_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_17__16_n_0\ : STD_LOGIC;
  signal content_reg_bram_0_i_19_n_0 : STD_LOGIC;
  signal \content_reg_bram_0_i_30__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_31__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_5__10_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_6__10_n_0\ : STD_LOGIC;
  signal content_reg_bram_0_i_71_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_72_n_0 : STD_LOGIC;
  signal content_reg_i_10_n_0 : STD_LOGIC;
  signal \content_reg_i_13__5_n_0\ : STD_LOGIC;
  signal \content_reg_i_9__6_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1_1\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1_2\ : STD_LOGIC;
  signal fifo_even_data_in_ready : STD_LOGIC;
  signal \head[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \head[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \head[4]_i_4_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_1\ : STD_LOGIC;
  signal \^head_reg[0]_2\ : STD_LOGIC;
  signal middle : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal min_latency1_carry_i_10_n_0 : STD_LOGIC;
  signal min_latency1_carry_i_11_n_0 : STD_LOGIC;
  signal min_latency1_carry_i_14_n_0 : STD_LOGIC;
  signal min_latency1_carry_i_22_n_0 : STD_LOGIC;
  signal min_latency1_carry_i_23_n_0 : STD_LOGIC;
  signal min_latency1_carry_i_31_n_0 : STD_LOGIC;
  signal \min_latency1_carry_i_9__0_n_0\ : STD_LOGIC;
  signal \^override_pc\\.ready\ : STD_LOGIC;
  signal \^p_101_out\ : STD_LOGIC;
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_3_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__1_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_next4 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tag_saved[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \tag_saved[1]_i_2__1_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \channel_old_latency[1]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \channel_old_latency[4]_i_2\ : label is "soft_lutpair44";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_even/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__16\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_30__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_3__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_67 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__10\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_72 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of content_reg_i_10 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \content_reg_i_13__5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \content_reg_i_9__6\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \cur_state[2]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \head[0]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \head[2]_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \head[3]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \head[4]_i_2__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \middle[7]_i_3__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of min_latency1_carry_i_10 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of min_latency1_carry_i_14 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_16__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of min_latency1_carry_i_22 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_9__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__9\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tag_saved[0]_i_2__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tag_saved[1]_i_2__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tail[1]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tail[2]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tail[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tail[4]_i_1__0\ : label is "soft_lutpair45";
begin
  DOUTBDOUT(7 downto 0) <= \^doutbdout\(7 downto 0);
  \channel_old_latency[4]_i_4_0\ <= \^channel_old_latency[4]_i_4_0\;
  \cur_is_even_character_reg_rep__1\ <= \^cur_is_even_character_reg_rep__1\;
  \cur_is_even_character_reg_rep__1_0\ <= \^cur_is_even_character_reg_rep__1_0\;
  \cur_is_even_character_reg_rep__1_1\ <= \^cur_is_even_character_reg_rep__1_1\;
  \cur_is_even_character_reg_rep__1_2\ <= \^cur_is_even_character_reg_rep__1_2\;
  \head_reg[0]_1\ <= \^head_reg[0]_1\;
  \head_reg[0]_2\ <= \^head_reg[0]_2\;
  \override_pc\\.ready\ <= \^override_pc\\.ready\;
  p_101_out <= \^p_101_out\;
\block_sel_saved[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[0]\,
      I3 => cur_is_even_character,
      I4 => \^doutbdout\(0),
      I5 => \FETCH_REC_Pc_reg[0]\,
      O => D(0)
    );
\block_sel_saved[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[1]\,
      I3 => cur_is_even_character,
      I4 => \^doutbdout\(1),
      I5 => \FETCH_REC_Pc_reg[1]\,
      O => D(1)
    );
\channel_old_latency[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^head_reg[0]_1\,
      I1 => \^cur_is_even_character_reg_rep__1\,
      O => \head_reg[0]_0\
    );
\channel_old_latency[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F99"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_0\,
      I1 => \channel_old_latency_reg[2]_1\,
      I2 => \^channel_old_latency[4]_i_4_0\,
      I3 => \channel_old_latency_reg[2]_2\,
      O => \channel_old_latency[5]_i_2__5\(0)
    );
\channel_old_latency[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A009AFF"
    )
        port map (
      I0 => min_latency1_carry_i_14_n_0,
      I1 => \^head_reg[0]_1\,
      I2 => \^cur_is_even_character_reg_rep__1\,
      I3 => CO(0),
      I4 => \channel_old_latency_reg[2]\,
      O => \^cur_is_even_character_reg_rep__1_0\
    );
\channel_old_latency[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F2F0F20000FFFF"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1\,
      I1 => \min_latency1_carry_i_9__0_n_0\,
      I2 => min_latency1_carry_i_10_n_0,
      I3 => min_latency1_carry_i_11_n_0,
      I4 => \channel_old_latency_reg[4]\,
      I5 => CO(0),
      O => \^cur_is_even_character_reg_rep__1_2\
    );
\channel_old_latency[6]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_0\,
      I1 => \channel_old_latency_reg[2]_0\,
      I2 => \^cur_is_even_character_reg_rep__1_2\,
      O => \^channel_old_latency[4]_i_4_0\
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 6) => where_to_read(4 downto 2),
      ADDRBWRADDR(5) => \content_reg_bram_0_i_5__10_n_0\,
      ADDRBWRADDR(4) => \content_reg_bram_0_i_6__10_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^doutbdout\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => E(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => fifo_even_data_in_ready,
      WEA(0) => fifo_even_data_in_ready,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DEBBE7D"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(4),
      I2 => tail_reg(4),
      I3 => \content_reg_bram_0_i_30__0_n_0\,
      I4 => tail_reg(3),
      I5 => \content_reg_bram_0_i_31__0_n_0\,
      O => fifo_even_data_in_ready
    );
\content_reg_bram_0_i_17__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => p_0_in(0),
      O => \content_reg_bram_0_i_17__16_n_0\
    );
content_reg_bram_0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      O => content_reg_bram_0_i_19_n_0
    );
\content_reg_bram_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC6CCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_17__16_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \content_reg_bram_0_i_30__0_n_0\
    );
\content_reg_bram_0_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFEBFFFF7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(1),
      O => \content_reg_bram_0_i_31__0_n_0\
    );
\content_reg_bram_0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56AAAAAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => \content_reg_bram_0_i_17__16_n_0\,
      I3 => head_reg(1),
      I4 => head_reg(2),
      O => where_to_read(3)
    );
content_reg_bram_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF007F80FF00"
    )
        port map (
      I0 => content_reg_bram_0_0,
      I1 => content_reg_bram_0_i_19_n_0,
      I2 => state_cur(0),
      I3 => head_reg(2),
      I4 => head_reg(1),
      I5 => head_reg(0),
      O => where_to_read(2)
    );
content_reg_bram_0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFE00FEFEFEFE"
    )
        port map (
      I0 => \content_reg_bram_0_i_31__0_n_0\,
      I1 => content_reg_bram_0_i_71_n_0,
      I2 => content_reg_bram_0_i_72_n_0,
      I3 => \cur_state[1]_i_7\,
      I4 => \cur_state[1]_i_7_0\,
      I5 => \cur_state[1]_i_7_1\,
      O => \^head_reg[0]_2\
    );
\content_reg_bram_0_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => p_0_in(0),
      I5 => head_reg(0),
      O => \content_reg_bram_0_i_5__10_n_0\
    );
content_reg_bram_0_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^p_101_out\,
      O => \^override_pc\\.ready\
    );
\content_reg_bram_0_i_6__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => p_0_in(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => state_cur(0),
      O => \content_reg_bram_0_i_6__10_n_0\
    );
content_reg_bram_0_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => tail_reg(3),
      O => content_reg_bram_0_i_71_n_0
    );
content_reg_bram_0_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => content_reg_bram_0_i_72_n_0
    );
content_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => content_reg_i_10_n_0
    );
\content_reg_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[2]\,
      I3 => cur_is_even_character,
      O => \content_reg_i_13__5_n_0\
    );
content_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[5]\,
      I3 => cur_is_even_character,
      I4 => \^doutbdout\(5),
      I5 => \FETCH_REC_Pc_reg[5]\,
      O => D(5)
    );
content_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2FFD0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[4]\,
      I3 => cur_is_even_character,
      I4 => \^doutbdout\(4),
      I5 => \FETCH_REC_Pc_reg[4]\,
      O => D(4)
    );
content_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \content_reg_i_9__6_n_0\,
      I1 => \^doutbdout\(3),
      I2 => content_reg_i_10_n_0,
      I3 => \FETCH_REC_Pc_reg[3]\,
      I4 => \FETCH_REC_Pc_reg[7]\(1),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(3)
    );
content_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \content_reg_i_13__5_n_0\,
      I1 => \^doutbdout\(2),
      I2 => content_reg_i_10_n_0,
      I3 => \FETCH_REC_Pc_reg[2]\,
      I4 => \FETCH_REC_Pc_reg[7]\(0),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(2)
    );
\content_reg_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[3]\,
      I3 => cur_is_even_character,
      O => \content_reg_i_9__6_n_0\
    );
\cur_state[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0B0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^override_pc\\.ready\,
      O => \cur_state_reg[1]\
    );
\head[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__1_n_0\
    );
\head[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__1_n_0\
    );
\head[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \head[2]_i_1__1_n_0\
    );
\head[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \head[3]_i_1__1_n_0\
    );
\head[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      O => \head[4]_i_2__0_n_0\
    );
\head[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \head[4]_i_4_n_0\,
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => \tail_reg[3]_0\
    );
\head[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \head[4]_i_4_n_0\
    );
\head[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^head_reg[0]_2\,
      I1 => \head[6]_i_3\,
      I2 => \switch2channel\\.ready\,
      O => \^p_101_out\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[0]_i_1__1_n_0\,
      Q => head_reg(0),
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[1]_i_1__1_n_0\,
      Q => head_reg(1),
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[2]_i_1__1_n_0\,
      Q => head_reg(2),
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[3]_i_1__1_n_0\,
      Q => head_reg(3),
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[4]_i_2__0_n_0\,
      Q => head_reg(4),
      R => SR(0)
    );
\middle[7]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A010101000F0001"
    )
        port map (
      I0 => state_cur(0),
      I1 => \middle_reg[0]_0\,
      I2 => SR(0),
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => p_0_in(0),
      O => middle
    );
\middle[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => p_0_in(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(0),
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(1),
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(2),
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(3),
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(4),
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(5),
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(6),
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle_reg[7]_0\(7),
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
min_latency1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0F0D"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1\,
      I1 => \min_latency1_carry_i_9__0_n_0\,
      I2 => min_latency1_carry_i_10_n_0,
      I3 => min_latency1_carry_i_11_n_0,
      I4 => min_latency1_carry_0,
      I5 => \channel_old_latency_reg[4]\,
      O => DI(1)
    );
min_latency1_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => min_latency1_carry_i_23_n_0,
      I1 => min_latency1_carry_i_8_0,
      I2 => min_latency1_carry_i_8_1,
      O => min_latency1_carry_i_10_n_0
    );
min_latency1_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_5__1_n_0\,
      I3 => min_latency1_carry_i_8_0,
      I4 => min_latency1_carry_i_8_2,
      O => min_latency1_carry_i_11_n_0
    );
min_latency1_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => min_latency1_carry_i_31_n_0,
      I1 => min_latency1_carry_i_8_0,
      I2 => \min_latency1_carry_i_9__0_0\,
      O => min_latency1_carry_i_14_n_0
    );
min_latency1_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D22DFFFFD22D0000"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => min_latency1_carry_i_8_0,
      I5 => min_latency1_carry_i_7_0,
      O => \^head_reg[0]_1\
    );
\min_latency1_carry_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1\,
      I1 => \min_latency1_carry_i_9__0_n_0\,
      I2 => min_latency1_carry_i_11_n_0,
      O => \^cur_is_even_character_reg_rep__1_1\
    );
min_latency1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF656500"
    )
        port map (
      I0 => min_latency1_carry_i_14_n_0,
      I1 => \^head_reg[0]_1\,
      I2 => \^cur_is_even_character_reg_rep__1\,
      I3 => \^cur_is_even_character_reg_rep__1_1\,
      I4 => min_latency1_carry,
      I5 => \channel_old_latency_reg[2]\,
      O => DI(0)
    );
min_latency1_carry_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => min_latency1_carry_i_22_n_0
    );
min_latency1_carry_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => \state_cur[2]_i_5__1_n_0\,
      O => min_latency1_carry_i_23_n_0
    );
min_latency1_carry_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999966666696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(0),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => min_latency1_carry_i_31_n_0
    );
min_latency1_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0D0000F0F2"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1\,
      I1 => \min_latency1_carry_i_9__0_n_0\,
      I2 => min_latency1_carry_i_10_n_0,
      I3 => min_latency1_carry_i_11_n_0,
      I4 => min_latency1_carry_0,
      I5 => \channel_old_latency_reg[4]\,
      O => S(1)
    );
min_latency1_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660060660066060"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      I1 => min_latency1_carry,
      I2 => min_latency1_carry_i_14_n_0,
      I3 => \^head_reg[0]_1\,
      I4 => \^cur_is_even_character_reg_rep__1\,
      I5 => \channel_old_latency_reg[2]\,
      O => S(0)
    );
min_latency1_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E200E2E2E2E2"
    )
        port map (
      I0 => min_latency1_carry_i_7,
      I1 => min_latency1_carry_i_8_0,
      I2 => min_latency1_carry_i_22_n_0,
      I3 => min_latency1_carry_i_11_n_0,
      I4 => \min_latency1_carry_i_9__0_n_0\,
      I5 => min_latency1_carry_i_10_n_0,
      O => \^cur_is_even_character_reg_rep__1\
    );
\min_latency1_carry_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^head_reg[0]_1\,
      I1 => min_latency1_carry_i_14_n_0,
      O => \min_latency1_carry_i_9__0_n_0\
    );
\state_cur[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F2B2B3B3B0000"
    )
        port map (
      I0 => state_cur(0),
      I1 => p_0_in(0),
      I2 => \middle_reg[0]_0\,
      I3 => \state_cur[2]_i_3_n_0\,
      I4 => state_cur(2),
      I5 => state_cur(1),
      O => state_next(0)
    );
\state_cur[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F33131CCCCDDDD"
    )
        port map (
      I0 => \middle_reg[0]_0\,
      I1 => state_cur(1),
      I2 => content_reg_bram_0_0,
      I3 => \state_cur[2]_i_3_n_0\,
      I4 => state_cur(0),
      I5 => state_cur(2),
      O => \state_cur[2]_i_1__0_n_0\
    );
\state_cur[2]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FB1FFF"
    )
        port map (
      I0 => state_cur(0),
      I1 => \middle_reg[0]_0\,
      I2 => state_cur(1),
      I3 => p_0_in(0),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9F6FFF6FFFFF6F"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_4_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \state_cur[2]_i_5__1_n_0\,
      O => \state_cur[2]_i_3_n_0\
    );
\state_cur[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_4_n_0\
    );
\state_cur[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_5__1_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__0_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => SR(0)
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__0_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => SR(0)
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__0_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => SR(0)
    );
\tag_saved[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \tag_saved[0]_i_2__1_n_0\,
      I1 => \^doutbdout\(6),
      I2 => content_reg_i_10_n_0,
      I3 => \FETCH_REC_Pc_reg[6]\,
      I4 => \FETCH_REC_Pc_reg[7]\(2),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(6)
    );
\tag_saved[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[6]\,
      I3 => cur_is_even_character,
      O => \tag_saved[0]_i_2__1_n_0\
    );
\tag_saved[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEA00EA00EA00"
    )
        port map (
      I0 => \tag_saved[1]_i_2__1_n_0\,
      I1 => \^doutbdout\(7),
      I2 => content_reg_i_10_n_0,
      I3 => \FETCH_REC_Pc_reg[7]_0\,
      I4 => \FETCH_REC_Pc_reg[7]\(3),
      I5 => \FETCH_REC_Pc_reg[6]_0\,
      O => D(7)
    );
\tag_saved[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => \middle_reg_n_0_[7]\,
      I3 => cur_is_even_character,
      O => \tag_saved[1]_i_2__1_n_0\
    );
\tail[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => state_next4(0)
    );
\tail[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => state_next4(1)
    );
\tail[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => state_next4(2)
    );
\tail[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(3),
      O => state_next4(3)
    );
\tail[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(3),
      O => state_next4(4)
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(0),
      Q => tail_reg(0),
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(1),
      Q => tail_reg(1),
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(2),
      Q => tail_reg(2),
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(3),
      Q => tail_reg(3),
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => state_next4(4),
      Q => tail_reg(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_97 is
  port (
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tail_reg[0]_0\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    content_reg_bram_0_1 : out STD_LOGIC;
    content_reg_bram_0_2 : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC;
    cur_is_even_character_reg_0 : out STD_LOGIC;
    content_reg_bram_0_3 : out STD_LOGIC;
    cur_is_even_character_reg_1 : out STD_LOGIC;
    cur_is_even_character_reg_2 : out STD_LOGIC;
    content_reg_bram_0_4 : out STD_LOGIC;
    \state_cur_reg[1]_1\ : out STD_LOGIC;
    \cur_state_reg[1]\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \head_reg[4]_0\ : out STD_LOGIC;
    \tail_reg[3]_0\ : out STD_LOGIC;
    \head_reg[0]_2\ : out STD_LOGIC;
    \head_reg[4]_1\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \tail_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_cur_reg[2]_0\ : in STD_LOGIC;
    \state_cur_reg[2]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110_0\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_97 : entity is "fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_97 is
  signal FETCH_REC_has_to_save_i_6_n_0 : STD_LOGIC;
  signal \^content_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \content_reg_bram_0_i_17__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_19__9_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_5__9_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_6__9_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1\ : STD_LOGIC;
  signal fifo_odd_data_in_ready : STD_LOGIC;
  signal \head[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \head[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \head[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \head[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \head[4]_i_2_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^head_reg[0]_0\ : STD_LOGIC;
  signal \^head_reg[0]_1\ : STD_LOGIC;
  signal middle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal middle_0 : STD_LOGIC;
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_cur0 : STD_LOGIC;
  signal \state_cur[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__0_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tail[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal where_to_read : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \block_sel_saved[1]_i_2\ : label is "soft_lutpair58";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "anEngine/anEngine/buffer/fifo_odd/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 31;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_17__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__9\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_20__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_4__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__9\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_74__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of content_reg_i_11 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of content_reg_i_12 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of content_reg_i_14 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \head[0]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \head[1]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \head[2]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \head[3]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \head[4]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \middle[7]_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of min_latency1_carry_i_21 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of min_latency1_carry_i_24 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of min_latency1_carry_i_25 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of min_latency1_carry_i_33 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__10\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tag_saved[0]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \tag_saved[1]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tail[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tail[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tail[3]_i_1__9\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tail[4]_i_1\ : label is "soft_lutpair65";
begin
  content_reg_bram_0_0(7 downto 0) <= \^content_reg_bram_0_0\(7 downto 0);
  \cur_is_even_character_reg_rep__1\ <= \^cur_is_even_character_reg_rep__1\;
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
  \head_reg[0]_1\ <= \^head_reg[0]_1\;
FETCH_REC_has_to_save_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888B88888B"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110_0\,
      I2 => \^head_reg[0]_1\,
      I3 => tail_reg(2),
      I4 => head_reg(2),
      I5 => FETCH_REC_has_to_save_i_6_n_0,
      O => \^cur_is_even_character_reg_rep__1\
    );
FETCH_REC_has_to_save_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => FETCH_REC_has_to_save_i_6_n_0
    );
\block_sel_saved[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(0),
      I1 => middle(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => cur_is_even_character,
      O => content_reg_bram_0_1
    );
\block_sel_saved[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(1),
      I1 => middle(1),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => cur_is_even_character,
      O => content_reg_bram_0_2
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => tail_reg(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 6) => where_to_read(4 downto 2),
      ADDRBWRADDR(5) => \content_reg_bram_0_i_5__9_n_0\,
      ADDRBWRADDR(4) => \content_reg_bram_0_i_6__9_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => content_reg_bram_0_5(7 downto 0),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 8) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 8),
      DOUTBDOUT(7 downto 0) => \^content_reg_bram_0_0\(7 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \tail_reg[4]_0\(0),
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => fifo_odd_data_in_ready,
      WEA(0) => fifo_odd_data_in_ready,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_15__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DEBBE7D"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(4),
      I2 => tail_reg(4),
      I3 => \content_reg_bram_0_i_20__1_n_0\,
      I4 => tail_reg(3),
      I5 => \^head_reg[0]_0\,
      O => fifo_odd_data_in_ready
    );
\content_reg_bram_0_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => \state_cur_reg[2]_0\,
      O => \content_reg_bram_0_i_17__0_n_0\
    );
\content_reg_bram_0_i_19__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => state_cur(0),
      O => \content_reg_bram_0_i_19__9_n_0\
    );
content_reg_bram_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC6CCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_17__0_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \content_reg_bram_0_i_20__1_n_0\
    );
\content_reg_bram_0_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBE7DFFEBFFFF7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(2),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(1),
      O => \^head_reg[0]_0\
    );
content_reg_bram_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FB4F0F0F0F0F0F0"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => \content_reg_bram_0_i_19__9_n_0\,
      I2 => head_reg(3),
      I3 => head_reg(0),
      I4 => head_reg(1),
      I5 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0B4F0"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => \content_reg_bram_0_i_19__9_n_0\,
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAA6AAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => state_cur(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => \state_cur_reg[2]_0\,
      I5 => head_reg(0),
      O => \content_reg_bram_0_i_5__9_n_0\
    );
\content_reg_bram_0_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => \state_cur_reg[2]_0\,
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => state_cur(0),
      O => \content_reg_bram_0_i_6__9_n_0\
    );
content_reg_bram_0_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => tail_reg(3),
      O => \head_reg[4]_1\
    );
\content_reg_bram_0_i_74__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \tail_reg[0]_0\
    );
content_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => cur_is_even_character,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(3),
      O => cur_is_even_character_reg_2
    );
content_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \state_cur_reg[1]_1\
    );
content_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => cur_is_even_character,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(2),
      O => cur_is_even_character_reg_1
    );
content_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(5),
      I1 => middle(5),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => cur_is_even_character,
      O => content_reg_bram_0_4
    );
content_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003533"
    )
        port map (
      I0 => \^content_reg_bram_0_0\(4),
      I1 => middle(4),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => cur_is_even_character,
      O => content_reg_bram_0_3
    );
\head[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__0_n_0\
    );
\head[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \head[1]_i_1__0_n_0\
    );
\head[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \head[2]_i_1__0_n_0\
    );
\head[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \head[3]_i_1__0_n_0\
    );
\head[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      O => \head[4]_i_2_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[0]_i_1__0_n_0\,
      Q => head_reg(0),
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[1]_i_1__0_n_0\,
      Q => head_reg(1),
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[2]_i_1__0_n_0\,
      Q => head_reg(2),
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[3]_i_1__0_n_0\,
      Q => head_reg(3),
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[0]_3\(0),
      D => \head[4]_i_2_n_0\,
      Q => head_reg(4),
      R => SR(0)
    );
\middle[7]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F00010A010101"
    )
        port map (
      I0 => state_cur(0),
      I1 => \state_cur_reg[2]_1\,
      I2 => SR(0),
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => \state_cur_reg[2]_0\,
      O => middle_0
    );
\middle[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => state_cur(1),
      I1 => \state_cur_reg[2]_0\,
      I2 => state_cur(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(0),
      Q => middle(0),
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(1),
      Q => middle(1),
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(2),
      Q => middle(2),
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(3),
      Q => middle(3),
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(4),
      Q => middle(4),
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(5),
      Q => middle(5),
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(6),
      Q => middle(6),
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle_0,
      D => \middle_reg[7]_0\(7),
      Q => middle(7),
      R => '0'
    );
min_latency1_carry_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \^head_reg[0]_1\
    );
min_latency1_carry_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => head_reg(3),
      I3 => tail_reg(3),
      I4 => \state_cur[2]_i_5__0_n_0\,
      O => \head_reg[4]_0\
    );
min_latency1_carry_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_5__0_n_0\,
      O => \tail_reg[3]_0\
    );
min_latency1_carry_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696999966666696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(0),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \head_reg[2]_0\
    );
min_latency1_carry_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      O => \head_reg[0]_2\
    );
\old_grant[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBEF"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      O => \cur_state_reg[1]\
    );
\state_cur[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F8E8EAEAE0000"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => state_cur(0),
      I2 => \state_cur_reg[2]_1\,
      I3 => \state_cur[2]_i_3__0_n_0\,
      I4 => state_cur(2),
      I5 => state_cur(1),
      O => state_next(0)
    );
\state_cur[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F1133CCCCDDDD"
    )
        port map (
      I0 => \state_cur_reg[2]_1\,
      I1 => state_cur(1),
      I2 => \state_cur[2]_i_3__0_n_0\,
      I3 => \state_cur_reg[2]_0\,
      I4 => state_cur(0),
      I5 => state_cur(2),
      O => state_cur0
    );
\state_cur[2]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8BABFF"
    )
        port map (
      I0 => \state_cur_reg[2]_0\,
      I1 => state_cur(0),
      I2 => \state_cur_reg[2]_1\,
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9F6FFF6FFFFF6F"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_4__0_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \state_cur[2]_i_5__0_n_0\,
      O => \state_cur[2]_i_3__0_n_0\
    );
\state_cur[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0690000000000690"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_4__0_n_0\
    );
\state_cur[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => head_reg(1),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_5__0_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(0),
      Q => state_cur(0),
      R => SR(0)
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(1),
      Q => state_cur(1),
      R => SR(0)
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => state_cur0,
      D => state_next(2),
      Q => state_cur(2),
      R => SR(0)
    );
\tag_saved[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => cur_is_even_character,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(6),
      O => cur_is_even_character_reg
    );
\tag_saved[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => cur_is_even_character,
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => middle(7),
      O => cur_is_even_character_reg_0
    );
\tail[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__0_n_0\
    );
\tail[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1_n_0\
    );
\tail[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \tail[2]_i_1_n_0\
    );
\tail[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(2),
      O => \tail[3]_i_1__9_n_0\
    );
\tail[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(3),
      O => \tail[4]_i_1_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[4]_0\(0),
      D => \tail[0]_i_1__0_n_0\,
      Q => tail_reg(0),
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[4]_0\(0),
      D => \tail[1]_i_1_n_0\,
      Q => tail_reg(1),
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[4]_0\(0),
      D => \tail[2]_i_1_n_0\,
      Q => tail_reg(2),
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[4]_0\(0),
      D => \tail[3]_i_1__9_n_0\,
      Q => tail_reg(3),
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[4]_0\(0),
      D => \tail[4]_i_1_n_0\,
      Q => tail_reg(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0\ is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_state_reg[2]\ : out STD_LOGIC;
    \channel_old_latency_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_old_latency_reg[0]\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \switch2channel\\.latency__0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \head_reg[3]_0\ : out STD_LOGIC;
    \channel_i\\.data102_in\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_old_latency_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[6]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[6]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    fifo_cur_char_data_count : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[6]_2\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_1\ : in STD_LOGIC;
    \switch2cpu\\.latency\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \override_pc\\.ready\ : in STD_LOGIC;
    p_101_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0\ : entity is "fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0\ is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \channel_i\\.latency\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \channel_i\\.ready\ : STD_LOGIC;
  signal \^channel_old_latency_reg[0]\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]_0\ : STD_LOGIC;
  signal channel_output_not_valid : STD_LOGIC;
  signal \content_reg_bram_0_i_24__14_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_25__14_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_26__14_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_27__14_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_28__14_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_29__14_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_39__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_65__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_66__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_68__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_69__0_n_0\ : STD_LOGIC;
  signal fifo_count : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal from_memory : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \head[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \head[6]_i_5__6_n_0\ : STD_LOGIC;
  signal \head[6]_i_7__6_n_0\ : STD_LOGIC;
  signal \head[6]_i_8__5_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^head_reg[2]_0\ : STD_LOGIC;
  signal middle : STD_LOGIC;
  signal \middle[0]_i_1_n_0\ : STD_LOGIC;
  signal \middle[1]_i_1_n_0\ : STD_LOGIC;
  signal \middle[2]_i_1_n_0\ : STD_LOGIC;
  signal \middle[3]_i_1_n_0\ : STD_LOGIC;
  signal \middle[4]_i_1_n_0\ : STD_LOGIC;
  signal \middle[5]_i_1_n_0\ : STD_LOGIC;
  signal \middle[6]_i_1_n_0\ : STD_LOGIC;
  signal \middle[7]_i_1_n_0\ : STD_LOGIC;
  signal \middle[8]_i_2_n_0\ : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \middle_reg_n_0_[8]\ : STD_LOGIC;
  signal \min_latency1_carry_i_22__6_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_23__6_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_33__6_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_8__6_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__22_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__20_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_6__6_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_next20_in : STD_LOGIC;
  signal \switch2channel\\.latency\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^switch2channel\\.latency__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tail[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \tail[5]_i_1_n_0\ : STD_LOGIC;
  signal \tail[6]_i_2_n_0\ : STD_LOGIC;
  signal \tail[6]_i_3_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal where_to_read : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \channel_old_latency[1]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \channel_old_latency[5]_i_1__5\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_3\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_7\ : label is "soft_lutpair544";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "aChannel/fifo_channel/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 127;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 127;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 8;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__22\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_25__14\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_26__14\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_27__14\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_28__14\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_29__14\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_30 : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_34 : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_66__0\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_68__0\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_69__0\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__13\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \head[0]_i_1__20\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \head[1]_i_1__22\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \head[2]_i_1__22\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \head[3]_i_1__22\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \head[4]_i_1__8\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \head[6]_i_3\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \head[6]_i_5__6\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_12__6\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_17__6\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_23__6\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_24__6\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_25__6\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_35__6\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_8__6\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of min_latency1_carry_i_9 : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__22\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__6\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \state_cur[2]_i_5__20\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \tail[0]_i_1__22\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \tail[1]_i_1__22\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \tail[2]_i_1__15\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \tail[3]_i_1__8\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \tail[4]_i_1__13\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \tail[6]_i_3\ : label is "soft_lutpair537";
begin
  WEA(0) <= \^wea\(0);
  \channel_old_latency_reg[0]\ <= \^channel_old_latency_reg[0]\;
  \channel_old_latency_reg[5]_0\ <= \^channel_old_latency_reg[5]_0\;
  \head_reg[2]_0\ <= \^head_reg[2]_0\;
  \switch2channel\\.latency__0\(3 downto 0) <= \^switch2channel\\.latency__0\(3 downto 0);
\channel_old_latency[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75AA"
    )
        port map (
      I0 => \^channel_old_latency_reg[0]\,
      I1 => \channel_old_latency_reg[6]_0\,
      I2 => \^channel_old_latency_reg[5]_0\,
      I3 => \channel_old_latency_reg[6]\(0),
      O => \channel_old_latency_reg[5]\(0)
    );
\channel_old_latency[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF078"
    )
        port map (
      I0 => \^channel_old_latency_reg[0]\,
      I1 => \channel_old_latency_reg[6]\(0),
      I2 => \channel_i\\.latency\(5),
      I3 => \channel_old_latency_reg[6]_0\,
      I4 => \^channel_old_latency_reg[5]_0\,
      O => \channel_old_latency_reg[5]\(1)
    );
\channel_old_latency[5]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009600"
    )
        port map (
      I0 => \min_latency1_carry_i_8__6_n_0\,
      I1 => fifo_count(5),
      I2 => \channel_old_latency_reg[6]_1\(5),
      I3 => \switch2channel\\.latency\(6),
      I4 => CO(0),
      O => \^channel_old_latency_reg[5]_0\
    );
\channel_old_latency[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F22222222222"
    )
        port map (
      I0 => \switch2channel\\.latency\(6),
      I1 => CO(0),
      I2 => \^channel_old_latency_reg[0]\,
      I3 => \channel_old_latency_reg[6]\(0),
      I4 => \channel_old_latency_reg[6]_0\,
      I5 => \channel_i\\.latency\(5),
      O => \channel_old_latency_reg[5]\(2)
    );
\channel_old_latency[6]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \channel_old_latency_reg[6]_1\(5),
      I1 => fifo_count(5),
      I2 => \min_latency1_carry_i_8__6_n_0\,
      I3 => fifo_count(6),
      I4 => \channel_old_latency_reg[6]_1\(6),
      O => \switch2channel\\.latency\(6)
    );
\channel_old_latency[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \switch2cpu\\.latency\(0),
      I1 => CO(0),
      I2 => \channel_old_latency_reg[6]_1\(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      O => \^channel_old_latency_reg[0]\
    );
\channel_old_latency[6]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000096969696"
    )
        port map (
      I0 => \min_latency1_carry_i_8__6_n_0\,
      I1 => fifo_count(5),
      I2 => \channel_old_latency_reg[6]_1\(5),
      I3 => fifo_cur_char_data_count(0),
      I4 => \channel_old_latency_reg[6]_2\,
      I5 => CO(0),
      O => \channel_i\\.latency\(5)
    );
\channel_old_latency[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => tail_reg(5),
      I1 => \state_cur[2]_i_5__20_n_0\,
      I2 => head_reg(5),
      I3 => tail_reg(6),
      I4 => head_reg(6),
      O => fifo_count(6)
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => tail_reg(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 4) => where_to_read(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 9) => B"0000000",
      DINADIN(8 downto 0) => content_reg_bram_0_0(8 downto 0),
      DINBDIN(15 downto 0) => B"0000000111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 9) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 9),
      DOUTBDOUT(8 downto 0) => from_memory(8 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \switch2channel\\.valid\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_18__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF6FFFFF6"
    )
        port map (
      I0 => \tail[5]_i_1_n_0\,
      I1 => head_reg(5),
      I2 => \content_reg_bram_0_i_39__6_n_0\,
      I3 => head_reg(4),
      I4 => \tail[4]_i_1__13_n_0\,
      I5 => \^head_reg[2]_0\,
      O => \^wea\(0)
    );
\content_reg_bram_0_i_19__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => channel_output_not_valid,
      O => \cur_state_reg[2]\
    );
\content_reg_bram_0_i_24__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(2),
      I2 => state_cur(1),
      O => \content_reg_bram_0_i_24__14_n_0\
    );
\content_reg_bram_0_i_25__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(3),
      I2 => head_reg(1),
      I3 => head_reg(2),
      I4 => head_reg(4),
      O => \content_reg_bram_0_i_25__14_n_0\
    );
\content_reg_bram_0_i_26__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      I2 => state_cur(0),
      O => \content_reg_bram_0_i_26__14_n_0\
    );
content_reg_bram_0_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB400000"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      I2 => from_memory(8),
      I3 => \middle_reg_n_0_[8]\,
      I4 => \channel_i\\.ready\,
      O => \channel_i\\.data102_in\(8)
    );
\content_reg_bram_0_i_27__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(1),
      I3 => head_reg(3),
      O => \content_reg_bram_0_i_27__14_n_0\
    );
\content_reg_bram_0_i_28__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(1),
      I2 => head_reg(2),
      O => \content_reg_bram_0_i_28__14_n_0\
    );
content_reg_bram_0_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB400000"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      I2 => from_memory(7),
      I3 => \middle_reg_n_0_[7]\,
      I4 => \channel_i\\.ready\,
      O => \channel_i\\.data102_in\(7)
    );
\content_reg_bram_0_i_29__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      O => \content_reg_bram_0_i_29__14_n_0\
    );
\content_reg_bram_0_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08802AA20880"
    )
        port map (
      I0 => \content_reg_bram_0_i_24__14_n_0\,
      I1 => p_0_in(0),
      I2 => head_reg(6),
      I3 => \content_reg_bram_0_i_25__14_n_0\,
      I4 => \p_0_in__2\(6),
      I5 => \content_reg_bram_0_i_26__14_n_0\,
      O => where_to_read(6)
    );
content_reg_bram_0_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB400000"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      I2 => from_memory(6),
      I3 => \middle_reg_n_0_[6]\,
      I4 => \channel_i\\.ready\,
      O => \channel_i\\.data102_in\(6)
    );
content_reg_bram_0_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB400000"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      I2 => from_memory(5),
      I3 => \middle_reg_n_0_[5]\,
      I4 => \channel_i\\.ready\,
      O => \channel_i\\.data102_in\(5)
    );
content_reg_bram_0_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB400000"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      I2 => from_memory(4),
      I3 => \middle_reg_n_0_[4]\,
      I4 => \channel_i\\.ready\,
      O => \channel_i\\.data102_in\(4)
    );
content_reg_bram_0_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB400000"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      I2 => from_memory(3),
      I3 => \middle_reg_n_0_[3]\,
      I4 => \channel_i\\.ready\,
      O => \channel_i\\.data102_in\(3)
    );
content_reg_bram_0_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB400000"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      I2 => from_memory(2),
      I3 => \middle_reg_n_0_[2]\,
      I4 => \channel_i\\.ready\,
      O => \channel_i\\.data102_in\(2)
    );
\content_reg_bram_0_i_39__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DEB7FFFFFFFFDEB7"
    )
        port map (
      I0 => tail_reg(1),
      I1 => tail_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(0),
      I4 => head_reg(3),
      I5 => \tail[3]_i_1__8_n_0\,
      O => \content_reg_bram_0_i_39__6_n_0\
    );
\content_reg_bram_0_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08802AA20880"
    )
        port map (
      I0 => \content_reg_bram_0_i_24__14_n_0\,
      I1 => p_0_in(0),
      I2 => head_reg(5),
      I3 => \content_reg_bram_0_i_27__14_n_0\,
      I4 => \p_0_in__2\(5),
      I5 => \content_reg_bram_0_i_26__14_n_0\,
      O => where_to_read(5)
    );
\content_reg_bram_0_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F6F6F6FF6F6F6"
    )
        port map (
      I0 => head_reg(2),
      I1 => \tail[2]_i_1__15_n_0\,
      I2 => head_reg(6),
      I3 => \tail[6]_i_3_n_0\,
      I4 => tail_reg(5),
      I5 => tail_reg(6),
      O => \^head_reg[2]_0\
    );
content_reg_bram_0_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB400000"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      I2 => from_memory(1),
      I3 => \middle_reg_n_0_[1]\,
      I4 => \channel_i\\.ready\,
      O => \channel_i\\.data102_in\(1)
    );
\content_reg_bram_0_i_41__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \content_reg_bram_0_i_65__0_n_0\,
      I1 => \content_reg_bram_0_i_66__0_n_0\,
      I2 => head_reg(3),
      I3 => \tail[3]_i_1__8_n_0\,
      I4 => head_reg(5),
      I5 => \tail[5]_i_1_n_0\,
      O => \head_reg[3]_0\
    );
content_reg_bram_0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => \override_pc\\.ready\,
      I1 => \channel_i\\.ready\,
      I2 => \middle_reg_n_0_[0]\,
      I3 => \content_reg_bram_0_i_68__0_n_0\,
      I4 => from_memory(0),
      I5 => \content_reg_bram_0_i_69__0_n_0\,
      O => \channel_i\\.data102_in\(0)
    );
\content_reg_bram_0_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08802AA20880"
    )
        port map (
      I0 => \content_reg_bram_0_i_24__14_n_0\,
      I1 => p_0_in(0),
      I2 => head_reg(4),
      I3 => \content_reg_bram_0_i_28__14_n_0\,
      I4 => \p_0_in__2\(4),
      I5 => \content_reg_bram_0_i_26__14_n_0\,
      O => where_to_read(4)
    );
\content_reg_bram_0_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08802AA20880"
    )
        port map (
      I0 => \content_reg_bram_0_i_24__14_n_0\,
      I1 => p_0_in(0),
      I2 => head_reg(3),
      I3 => \content_reg_bram_0_i_29__14_n_0\,
      I4 => \p_0_in__2\(3),
      I5 => \content_reg_bram_0_i_26__14_n_0\,
      O => where_to_read(3)
    );
\content_reg_bram_0_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955555556AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(3),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(2),
      I5 => head_reg(4),
      O => \content_reg_bram_0_i_65__0_n_0\
    );
\content_reg_bram_0_i_66__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E7BD"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(1),
      O => \content_reg_bram_0_i_66__0_n_0\
    );
\content_reg_bram_0_i_68__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \content_reg_bram_0_i_68__0_n_0\
    );
\content_reg_bram_0_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \content_reg_bram_0_i_69__0_n_0\
    );
\content_reg_bram_0_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFF80002AAA800"
    )
        port map (
      I0 => \content_reg_bram_0_i_24__14_n_0\,
      I1 => p_0_in(0),
      I2 => head_reg(0),
      I3 => head_reg(1),
      I4 => head_reg(2),
      I5 => \content_reg_bram_0_i_26__14_n_0\,
      O => where_to_read(2)
    );
\content_reg_bram_0_i_7__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3666666666666666"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      I2 => p_0_in(0),
      I3 => state_cur(0),
      I4 => state_cur(1),
      I5 => state_cur(2),
      O => where_to_read(1)
    );
\content_reg_bram_0_i_8__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => p_0_in(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => where_to_read(0)
    );
\head[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__20_n_0\
    );
\head[1]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \p_0_in__2\(1)
    );
\head[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      I2 => head_reg(2),
      O => \p_0_in__2\(2)
    );
\head[3]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => head_reg(1),
      I1 => head_reg(0),
      I2 => head_reg(2),
      I3 => head_reg(3),
      O => \p_0_in__2\(3)
    );
\head[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(3),
      I4 => head_reg(4),
      O => \p_0_in__2\(4)
    );
\head[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(1),
      I2 => head_reg(0),
      I3 => head_reg(2),
      I4 => head_reg(4),
      I5 => head_reg(5),
      O => \p_0_in__2\(5)
    );
\head[6]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_i\\.ready\,
      I1 => channel_output_not_valid,
      O => p_0_in(0)
    );
\head[6]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \head[6]_i_5__6_n_0\,
      I1 => head_reg(5),
      I2 => head_reg(6),
      O => \p_0_in__2\(6)
    );
\head[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55450000"
    )
        port map (
      I0 => channel_output_not_valid,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => p_101_out,
      O => \channel_i\\.ready\
    );
\head[6]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => \head[6]_i_7__6_n_0\,
      I1 => tail_reg(6),
      I2 => head_reg(6),
      I3 => tail_reg(3),
      I4 => head_reg(3),
      I5 => \head[6]_i_8__5_n_0\,
      O => channel_output_not_valid
    );
\head[6]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(2),
      I2 => head_reg(0),
      I3 => head_reg(1),
      I4 => head_reg(3),
      O => \head[6]_i_5__6_n_0\
    );
\head[6]_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => tail_reg(5),
      I3 => head_reg(5),
      O => \head[6]_i_7__6_n_0\
    );
\head[6]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => head_reg(2),
      I3 => tail_reg(2),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \head[6]_i_8__5_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \head[0]_i_1__20_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_1\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \p_0_in__2\(1),
      Q => head_reg(1),
      R => \tail_reg[0]_1\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \p_0_in__2\(2),
      Q => head_reg(2),
      R => \tail_reg[0]_1\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \p_0_in__2\(3),
      Q => head_reg(3),
      R => \tail_reg[0]_1\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \p_0_in__2\(4),
      Q => head_reg(4),
      R => \tail_reg[0]_1\
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \p_0_in__2\(5),
      Q => head_reg(5),
      R => \tail_reg[0]_1\
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \p_0_in__2\(6),
      Q => head_reg(6),
      R => \tail_reg[0]_1\
    );
\middle[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFF8A00"
    )
        port map (
      I0 => from_memory(0),
      I1 => state_cur(0),
      I2 => p_0_in(0),
      I3 => state_cur(1),
      I4 => content_reg_bram_0_0(0),
      O => \middle[0]_i_1_n_0\
    );
\middle[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFF8A00"
    )
        port map (
      I0 => from_memory(1),
      I1 => state_cur(0),
      I2 => p_0_in(0),
      I3 => state_cur(1),
      I4 => content_reg_bram_0_0(1),
      O => \middle[1]_i_1_n_0\
    );
\middle[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFF8A00"
    )
        port map (
      I0 => from_memory(2),
      I1 => state_cur(0),
      I2 => p_0_in(0),
      I3 => state_cur(1),
      I4 => content_reg_bram_0_0(2),
      O => \middle[2]_i_1_n_0\
    );
\middle[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFF8A00"
    )
        port map (
      I0 => from_memory(3),
      I1 => state_cur(0),
      I2 => p_0_in(0),
      I3 => state_cur(1),
      I4 => content_reg_bram_0_0(3),
      O => \middle[3]_i_1_n_0\
    );
\middle[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFF8A00"
    )
        port map (
      I0 => from_memory(4),
      I1 => state_cur(0),
      I2 => p_0_in(0),
      I3 => state_cur(1),
      I4 => content_reg_bram_0_0(4),
      O => \middle[4]_i_1_n_0\
    );
\middle[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFF8A00"
    )
        port map (
      I0 => from_memory(5),
      I1 => state_cur(0),
      I2 => p_0_in(0),
      I3 => state_cur(1),
      I4 => content_reg_bram_0_0(5),
      O => \middle[5]_i_1_n_0\
    );
\middle[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFF8A00"
    )
        port map (
      I0 => from_memory(6),
      I1 => state_cur(0),
      I2 => p_0_in(0),
      I3 => state_cur(1),
      I4 => content_reg_bram_0_0(6),
      O => \middle[6]_i_1_n_0\
    );
\middle[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFF8A00"
    )
        port map (
      I0 => from_memory(7),
      I1 => state_cur(0),
      I2 => p_0_in(0),
      I3 => state_cur(1),
      I4 => content_reg_bram_0_0(7),
      O => \middle[7]_i_1_n_0\
    );
\middle[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A05D080C"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \tail_reg[0]_0\(0),
      I2 => state_cur(0),
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => \tail_reg[0]_1\,
      O => middle
    );
\middle[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFF8A00"
    )
        port map (
      I0 => from_memory(8),
      I1 => state_cur(0),
      I2 => p_0_in(0),
      I3 => state_cur(1),
      I4 => content_reg_bram_0_0(8),
      O => \middle[8]_i_2_n_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[0]_i_1_n_0\,
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[1]_i_1_n_0\,
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[2]_i_1_n_0\,
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[3]_i_1_n_0\,
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[4]_i_1_n_0\,
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[5]_i_1_n_0\,
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[6]_i_1_n_0\,
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[7]_i_1_n_0\,
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\middle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[8]_i_2_n_0\,
      Q => \middle_reg_n_0_[8]\,
      R => '0'
    );
\min_latency1_carry_i_12__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \min_latency1_carry_i_23__6_n_0\,
      I1 => fifo_count(3),
      I2 => \channel_old_latency_reg[6]_1\(3),
      I3 => fifo_count(4),
      I4 => \channel_old_latency_reg[6]_1\(4),
      O => \^switch2channel\\.latency__0\(3)
    );
\min_latency1_carry_i_17__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \min_latency1_carry_i_33__6_n_0\,
      I1 => fifo_count(2),
      I2 => \channel_old_latency_reg[6]_1\(2),
      O => \^switch2channel\\.latency__0\(1)
    );
\min_latency1_carry_i_18__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \min_latency1_carry_i_23__6_n_0\,
      I1 => fifo_count(3),
      I2 => \channel_old_latency_reg[6]_1\(3),
      O => \^switch2channel\\.latency__0\(2)
    );
\min_latency1_carry_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969696FF00969696"
    )
        port map (
      I0 => \min_latency1_carry_i_8__6_n_0\,
      I1 => fifo_count(5),
      I2 => \channel_old_latency_reg[6]_1\(5),
      I3 => fifo_cur_char_data_count(0),
      I4 => \channel_old_latency_reg[6]_2\,
      I5 => \^switch2channel\\.latency__0\(3),
      O => DI(1)
    );
\min_latency1_carry_i_21__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB2424DB24DBDB24"
    )
        port map (
      I0 => \channel_old_latency_reg[6]_1\(0),
      I1 => head_reg(0),
      I2 => tail_reg(0),
      I3 => tail_reg(1),
      I4 => head_reg(1),
      I5 => \channel_old_latency_reg[6]_1\(1),
      O => \^switch2channel\\.latency__0\(0)
    );
\min_latency1_carry_i_22__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996696969"
    )
        port map (
      I0 => \switch2cpu\\.latency\(1),
      I1 => \channel_old_latency_reg[6]_1\(1),
      I2 => fifo_count(1),
      I3 => \channel_old_latency_reg[6]_1\(0),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \min_latency1_carry_i_22__6_n_0\
    );
\min_latency1_carry_i_23__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \min_latency1_carry_i_33__6_n_0\,
      I1 => fifo_count(2),
      I2 => \channel_old_latency_reg[6]_1\(2),
      O => \min_latency1_carry_i_23__6_n_0\
    );
\min_latency1_carry_i_24__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \state_cur[2]_i_6__6_n_0\,
      I1 => tail_reg(3),
      I2 => head_reg(3),
      O => fifo_count(3)
    );
\min_latency1_carry_i_25__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => tail_reg(3),
      I1 => \state_cur[2]_i_6__6_n_0\,
      I2 => head_reg(3),
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => fifo_count(4)
    );
\min_latency1_carry_i_33__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2CFBFB2C08202008"
    )
        port map (
      I0 => \channel_old_latency_reg[6]_1\(0),
      I1 => head_reg(0),
      I2 => tail_reg(0),
      I3 => tail_reg(1),
      I4 => head_reg(1),
      I5 => \channel_old_latency_reg[6]_1\(1),
      O => \min_latency1_carry_i_33__6_n_0\
    );
\min_latency1_carry_i_34__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D04A2FBA2FB5D04"
    )
        port map (
      I0 => tail_reg(1),
      I1 => head_reg(0),
      I2 => tail_reg(0),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => fifo_count(2)
    );
\min_latency1_carry_i_35__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      O => fifo_count(1)
    );
\min_latency1_carry_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096FFFF00000096"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => \channel_old_latency_reg[6]_1\(0),
      I3 => \switch2cpu\\.latency\(0),
      I4 => \switch2cpu\\.latency\(1),
      I5 => \^switch2channel\\.latency__0\(0),
      O => DI(0)
    );
\min_latency1_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \switch2channel\\.latency\(6),
      O => S(2)
    );
\min_latency1_carry_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0069690096000069"
    )
        port map (
      I0 => \min_latency1_carry_i_8__6_n_0\,
      I1 => fifo_count(5),
      I2 => \channel_old_latency_reg[6]_1\(5),
      I3 => fifo_cur_char_data_count(0),
      I4 => \channel_old_latency_reg[6]_2\,
      I5 => \^switch2channel\\.latency__0\(3),
      O => S(1)
    );
\min_latency1_carry_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82282882"
    )
        port map (
      I0 => \min_latency1_carry_i_22__6_n_0\,
      I1 => \switch2cpu\\.latency\(0),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => \channel_old_latency_reg[6]_1\(0),
      O => S(0)
    );
\min_latency1_carry_i_8__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \min_latency1_carry_i_23__6_n_0\,
      I1 => fifo_count(3),
      I2 => \channel_old_latency_reg[6]_1\(3),
      I3 => fifo_count(4),
      I4 => \channel_old_latency_reg[6]_1\(4),
      O => \min_latency1_carry_i_8__6_n_0\
    );
min_latency1_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \state_cur[2]_i_5__20_n_0\,
      I1 => tail_reg(5),
      I2 => head_reg(5),
      O => fifo_count(5)
    );
\state_cur[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C880DCAAEA80FEAA"
    )
        port map (
      I0 => state_cur(2),
      I1 => \tail_reg[0]_0\(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => p_0_in(0),
      I5 => state_next20_in,
      O => state_next(0)
    );
\state_cur[1]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      I2 => state_cur(0),
      O => state_next(1)
    );
\state_cur[2]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0FFFF0C00FFFC0C"
    )
        port map (
      I0 => state_next20_in,
      I1 => \tail_reg[0]_0\(0),
      I2 => state_cur(0),
      I3 => state_cur(2),
      I4 => state_cur(1),
      I5 => p_0_in(0),
      O => \state_cur[2]_i_1__20_n_0\
    );
\state_cur[2]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF9F9D"
    )
        port map (
      I0 => state_cur(2),
      I1 => state_cur(1),
      I2 => p_0_in(0),
      I3 => state_cur(0),
      I4 => \tail_reg[0]_0\(0),
      O => state_next(2)
    );
\state_cur[2]_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \state_cur[2]_i_4__22_n_0\,
      I1 => head_reg(6),
      I2 => tail_reg(6),
      I3 => head_reg(5),
      I4 => \state_cur[2]_i_5__20_n_0\,
      I5 => tail_reg(5),
      O => state_next20_in
    );
\state_cur[2]_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004100"
    )
        port map (
      I0 => fifo_count(3),
      I1 => tail_reg(0),
      I2 => head_reg(0),
      I3 => fifo_count(1),
      I4 => fifo_count(2),
      I5 => fifo_count(4),
      O => \state_cur[2]_i_4__22_n_0\
    );
\state_cur[2]_i_5__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => \state_cur[2]_i_6__6_n_0\,
      I3 => tail_reg(3),
      I4 => tail_reg(4),
      O => \state_cur[2]_i_5__20_n_0\
    );
\state_cur[2]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF757751551011"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => tail_reg(0),
      I3 => head_reg(0),
      I4 => tail_reg(1),
      I5 => tail_reg(2),
      O => \state_cur[2]_i_6__6_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__20_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__20_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_1\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__20_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_1\
    );
\tail[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__22_n_0\
    );
\tail[1]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__22_n_0\
    );
\tail[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      I2 => tail_reg(2),
      O => \tail[2]_i_1__15_n_0\
    );
\tail[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tail_reg(1),
      I1 => tail_reg(0),
      I2 => tail_reg(2),
      I3 => tail_reg(3),
      O => \tail[3]_i_1__8_n_0\
    );
\tail[4]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(3),
      I4 => tail_reg(4),
      O => \tail[4]_i_1__13_n_0\
    );
\tail[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(2),
      I4 => tail_reg(4),
      I5 => tail_reg(5),
      O => \tail[5]_i_1_n_0\
    );
\tail[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tail[6]_i_3_n_0\,
      I1 => tail_reg(5),
      I2 => tail_reg(6),
      O => \tail[6]_i_2_n_0\
    );
\tail[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(2),
      I2 => tail_reg(0),
      I3 => tail_reg(1),
      I4 => tail_reg(3),
      O => \tail[6]_i_3_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => \tail[0]_i_1__22_n_0\,
      Q => tail_reg(0),
      R => \tail_reg[0]_1\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => \tail[1]_i_1__22_n_0\,
      Q => tail_reg(1),
      R => \tail_reg[0]_1\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => \tail[2]_i_1__15_n_0\,
      Q => tail_reg(2),
      R => \tail_reg[0]_1\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => \tail[3]_i_1__8_n_0\,
      Q => tail_reg(3),
      R => \tail_reg[0]_1\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => \tail[4]_i_1__13_n_0\,
      Q => tail_reg(4),
      R => \tail_reg[0]_1\
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => \tail[5]_i_1_n_0\,
      Q => tail_reg(5),
      R => \tail_reg[0]_1\
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \tail_reg[0]_0\(0),
      D => \tail[6]_i_2_n_0\,
      Q => tail_reg(6),
      R => \tail_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_20\ is
  port (
    \switch2channel\\.ready\ : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    input_pc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[1]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_16_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[5]\ : out STD_LOGIC;
    \channel_old_latency_reg[3]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_0\ : out STD_LOGIC;
    bb_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[2]\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \channel_old_latency_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_0_out_01_out : in STD_LOGIC;
    \in_0\\.data\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    content_reg_bram_0_2 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[3]_2\ : in STD_LOGIC;
    \channel_old_latency_reg[3]_3\ : in STD_LOGIC;
    \cur_state[1]_i_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_20\ : entity is "fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_20\ is
  signal \^channel_old_latency_reg[3]_0\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__19_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__18_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_22__12_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_23__12_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_32__13_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_33__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_34__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_35__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_36__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_54__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_8__22_n_0\ : STD_LOGIC;
  signal from_memory : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \head[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \head[6]_i_6__6_n_0\ : STD_LOGIC;
  signal \head[6]_i_7__5_n_0\ : STD_LOGIC;
  signal \head[6]_i_8__6_n_0\ : STD_LOGIC;
  signal \head[6]_i_9__5_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^input_pc\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal middle : STD_LOGIC;
  signal \middle[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \middle[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \middle[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \middle[3]_i_1__20_n_0\ : STD_LOGIC;
  signal \middle[4]_i_1__20_n_0\ : STD_LOGIC;
  signal \middle[5]_i_1__20_n_0\ : STD_LOGIC;
  signal \middle[6]_i_1__20_n_0\ : STD_LOGIC;
  signal \middle[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \middle[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \^middle_reg[0]_0\ : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \middle_reg_n_0_[8]\ : STD_LOGIC;
  signal \min_latency1_carry_i_20__6_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_21__5_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_22__5_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_28__5_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_29__5_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_30__5_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_34__5_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_35__5_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^p_16_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_3__19_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__19_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__17_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_6__5_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_7__5_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^switch2channel\\.ready\ : STD_LOGIC;
  signal \tail[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__22_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1__20_n_0\ : STD_LOGIC;
  signal \tail[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \tail[6]_i_2__6_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^tail_reg[1]_0\ : STD_LOGIC;
  signal where_to_read : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \channel_old_latency[3]_i_3__4\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_4__4\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_6__4\ : label is "soft_lutpair475";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "aChannel/fifo_channel/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 127;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 127;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 8;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__21\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__22\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__21\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__22\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__21\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__22\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__21\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__22\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__21\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__22\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_20__19\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_21__18\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_22__12\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_23__12\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_34__6\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_36__5\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_54__6\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__5\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__21\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__22\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__14\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__21\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__22\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__21\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__22\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \head[1]_i_1__17\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \head[2]_i_1__17\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \head[3]_i_1__17\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \head[4]_i_1__5\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \head[6]_i_2__5\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \head[6]_i_6__6\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \head[6]_i_8__6\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \head[6]_i_9__5\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_13__6\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_18__5\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_20__6\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_21__5\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_22__5\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_29__5\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_30__5\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__19\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__5\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \state_cur[2]_i_5__17\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \tail[0]_i_1__19\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \tail[1]_i_1__19\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \tail[2]_i_1__22\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \tail[3]_i_1__22\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \tail[4]_i_1__20\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \tail[6]_i_2__6\ : label is "soft_lutpair477";
begin
  \channel_old_latency_reg[3]_0\ <= \^channel_old_latency_reg[3]_0\;
  \channel_old_latency_reg[5]\ <= \^channel_old_latency_reg[5]\;
  \channel_old_latency_reg[5]_0\ <= \^channel_old_latency_reg[5]_0\;
  input_pc(7 downto 0) <= \^input_pc\(7 downto 0);
  \middle_reg[0]_0\ <= \^middle_reg[0]_0\;
  p_16_out(3 downto 0) <= \^p_16_out\(3 downto 0);
  \switch2channel\\.ready\ <= \^switch2channel\\.ready\;
  \tail_reg[1]_0\ <= \^tail_reg[1]_0\;
\channel_old_latency[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F80807F7F8080"
    )
        port map (
      I0 => \^p_16_out\(0),
      I1 => \channel_old_latency_reg[3]_1\(0),
      I2 => \channel_old_latency_reg[3]_1\(1),
      I3 => \^channel_old_latency_reg[5]\,
      I4 => \^p_16_out\(1),
      I5 => \channel_old_latency_reg[3]_1\(2),
      O => \channel_old_latency_reg[0]\(0)
    );
\channel_old_latency[3]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^channel_old_latency_reg[3]_0\,
      I1 => \channel_old_latency_reg[3]_3\,
      I2 => CO(0),
      O => \^p_16_out\(1)
    );
\channel_old_latency[5]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_16_out\(2),
      I1 => \^p_16_out\(3),
      O => \^channel_old_latency_reg[5]\
    );
\channel_old_latency[6]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74474774"
    )
        port map (
      I0 => \channel_old_latency_reg[3]_2\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      O => \^p_16_out\(0)
    );
\channel_old_latency[6]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_old_latency_reg[5]_0\,
      I1 => CO(0),
      O => \^p_16_out\(2)
    );
\channel_old_latency[6]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B24D4DB2"
    )
        port map (
      I0 => Q(5),
      I1 => \min_latency1_carry_i_20__6_n_0\,
      I2 => \min_latency1_carry_i_21__5_n_0\,
      I3 => \min_latency1_carry_i_22__5_n_0\,
      I4 => Q(6),
      I5 => CO(0),
      O => \^p_16_out\(3)
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => tail_reg(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 5) => where_to_read(6 downto 1),
      ADDRBWRADDR(4) => \content_reg_bram_0_i_8__22_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 9) => B"0000000",
      DINADIN(8 downto 0) => content_reg_bram_0_1(8 downto 0),
      DINBDIN(15 downto 0) => B"0000000111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 9) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 9),
      DOUTBDOUT(8 downto 0) => from_memory(8 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \switch2channel\\.valid\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^switch2channel\\.ready\,
      WEA(0) => \^switch2channel\\.ready\,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_10__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => from_memory(7),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[7]\,
      I4 => in_0_out_01_out,
      I5 => \in_0\\.data\(7),
      O => content_reg_bram_0_0(7)
    );
\content_reg_bram_0_i_10__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^middle_reg[0]_0\,
      I1 => \^input_pc\(4),
      O => \middle_reg[0]_1\(4)
    );
\content_reg_bram_0_i_10__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^input_pc\(4),
      I1 => \^middle_reg[0]_0\,
      O => DINADIN(4)
    );
\content_reg_bram_0_i_11__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => from_memory(6),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[6]\,
      I4 => in_0_out_01_out,
      I5 => \in_0\\.data\(6),
      O => content_reg_bram_0_0(6)
    );
\content_reg_bram_0_i_11__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^middle_reg[0]_0\,
      I1 => \^input_pc\(3),
      O => \middle_reg[0]_1\(3)
    );
\content_reg_bram_0_i_11__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^input_pc\(3),
      I1 => \^middle_reg[0]_0\,
      O => DINADIN(3)
    );
\content_reg_bram_0_i_12__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => from_memory(5),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[5]\,
      I4 => in_0_out_01_out,
      I5 => \in_0\\.data\(5),
      O => content_reg_bram_0_0(5)
    );
\content_reg_bram_0_i_12__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^middle_reg[0]_0\,
      I1 => \^input_pc\(2),
      O => \middle_reg[0]_1\(2)
    );
\content_reg_bram_0_i_12__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^input_pc\(2),
      I1 => \^middle_reg[0]_0\,
      O => DINADIN(2)
    );
\content_reg_bram_0_i_13__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => from_memory(4),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[4]\,
      I4 => in_0_out_01_out,
      I5 => \in_0\\.data\(4),
      O => content_reg_bram_0_0(4)
    );
\content_reg_bram_0_i_13__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^middle_reg[0]_0\,
      I1 => \^input_pc\(1),
      O => \middle_reg[0]_1\(1)
    );
\content_reg_bram_0_i_13__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^input_pc\(1),
      I1 => \^middle_reg[0]_0\,
      O => DINADIN(1)
    );
\content_reg_bram_0_i_14__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => from_memory(3),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[3]\,
      I4 => in_0_out_01_out,
      I5 => \in_0\\.data\(3),
      O => content_reg_bram_0_0(3)
    );
\content_reg_bram_0_i_14__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^middle_reg[0]_0\,
      I1 => \^input_pc\(0),
      O => \middle_reg[0]_1\(0)
    );
\content_reg_bram_0_i_14__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^input_pc\(0),
      I1 => \^middle_reg[0]_0\,
      O => DINADIN(0)
    );
\content_reg_bram_0_i_15__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => from_memory(2),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[2]\,
      I4 => in_0_out_01_out,
      I5 => \in_0\\.data\(2),
      O => content_reg_bram_0_0(2)
    );
\content_reg_bram_0_i_16__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => from_memory(1),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[1]\,
      I4 => in_0_out_01_out,
      I5 => \in_0\\.data\(1),
      O => content_reg_bram_0_0(1)
    );
\content_reg_bram_0_i_17__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => from_memory(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[0]\,
      I4 => in_0_out_01_out,
      I5 => \in_0\\.data\(0),
      O => content_reg_bram_0_0(0)
    );
\content_reg_bram_0_i_17__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFE200E2"
    )
        port map (
      I0 => \middle_reg_n_0_[0]\,
      I1 => \content_reg_bram_0_i_32__13_n_0\,
      I2 => from_memory(0),
      I3 => in_0_out_01_out,
      I4 => \in_0\\.data\(0),
      I5 => content_reg_bram_0_2,
      O => \^middle_reg[0]_0\
    );
\content_reg_bram_0_i_18__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBEEB"
    )
        port map (
      I0 => \content_reg_bram_0_i_33__5_n_0\,
      I1 => tail_reg(5),
      I2 => head_reg(5),
      I3 => \content_reg_bram_0_i_34__6_n_0\,
      I4 => \content_reg_bram_0_i_35__5_n_0\,
      I5 => \content_reg_bram_0_i_36__5_n_0\,
      O => \^switch2channel\\.ready\
    );
\content_reg_bram_0_i_20__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => \content_reg_bram_0_i_20__19_n_0\
    );
\content_reg_bram_0_i_21__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \content_reg_bram_0_i_21__18_n_0\
    );
\content_reg_bram_0_i_22__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => \content_reg_bram_0_i_22__12_n_0\
    );
\content_reg_bram_0_i_22__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \in_0\\.data\(8),
      I1 => in_0_out_01_out,
      I2 => from_memory(8),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[8]\,
      O => \^input_pc\(7)
    );
\content_reg_bram_0_i_23__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => head_reg(1),
      I1 => head_reg(2),
      O => \content_reg_bram_0_i_23__12_n_0\
    );
\content_reg_bram_0_i_23__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \in_0\\.data\(7),
      I1 => in_0_out_01_out,
      I2 => from_memory(7),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[7]\,
      O => \^input_pc\(6)
    );
\content_reg_bram_0_i_24__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \in_0\\.data\(6),
      I1 => in_0_out_01_out,
      I2 => from_memory(6),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[6]\,
      O => \^input_pc\(5)
    );
\content_reg_bram_0_i_25__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \in_0\\.data\(5),
      I1 => in_0_out_01_out,
      I2 => from_memory(5),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[5]\,
      O => \^input_pc\(4)
    );
\content_reg_bram_0_i_26__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \in_0\\.data\(4),
      I1 => in_0_out_01_out,
      I2 => from_memory(4),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[4]\,
      O => \^input_pc\(3)
    );
\content_reg_bram_0_i_27__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \in_0\\.data\(3),
      I1 => in_0_out_01_out,
      I2 => from_memory(3),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[3]\,
      O => \^input_pc\(2)
    );
\content_reg_bram_0_i_28__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \in_0\\.data\(2),
      I1 => in_0_out_01_out,
      I2 => from_memory(2),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[2]\,
      O => \^input_pc\(1)
    );
\content_reg_bram_0_i_29__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \in_0\\.data\(1),
      I1 => in_0_out_01_out,
      I2 => from_memory(1),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[1]\,
      O => \^input_pc\(0)
    );
\content_reg_bram_0_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EFFF00BF40FF00"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__19_n_0\,
      I1 => \content_reg_bram_0_i_21__18_n_0\,
      I2 => \head_reg[6]_0\(0),
      I3 => head_reg(6),
      I4 => head_reg(5),
      I5 => \content_reg_bram_0_i_22__12_n_0\,
      O => where_to_read(6)
    );
\content_reg_bram_0_i_32__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(2),
      O => \content_reg_bram_0_i_32__13_n_0\
    );
\content_reg_bram_0_i_33__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FFFF66FF6696FF"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      I2 => tail_reg(5),
      I3 => tail_reg(4),
      I4 => head_reg(4),
      I5 => \content_reg_bram_0_i_54__6_n_0\,
      O => \content_reg_bram_0_i_33__5_n_0\
    );
\content_reg_bram_0_i_34__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(2),
      I4 => tail_reg(4),
      O => \content_reg_bram_0_i_34__6_n_0\
    );
\content_reg_bram_0_i_35__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6666FF96FFFF66"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => tail_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \content_reg_bram_0_i_35__5_n_0\
    );
\content_reg_bram_0_i_36__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB7DBE7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(2),
      I2 => head_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      O => \content_reg_bram_0_i_36__5_n_0\
    );
\content_reg_bram_0_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556AAAAAA56AA"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(0),
      I2 => \head_reg[6]_0\(0),
      I3 => \content_reg_bram_0_i_21__18_n_0\,
      I4 => \content_reg_bram_0_i_20__19_n_0\,
      I5 => \content_reg_bram_0_i_22__12_n_0\,
      O => where_to_read(5)
    );
\content_reg_bram_0_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CCCCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__19_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(0),
      I3 => \head_reg[6]_0\(0),
      I4 => \content_reg_bram_0_i_23__12_n_0\,
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_54__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(3),
      O => \content_reg_bram_0_i_54__6_n_0\
    );
\content_reg_bram_0_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CCCCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__19_n_0\,
      I1 => head_reg(3),
      I2 => head_reg(0),
      I3 => \head_reg[6]_0\(0),
      I4 => head_reg(1),
      I5 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0B4F0"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__19_n_0\,
      I1 => \head_reg[6]_0\(0),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_7__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => state_cur(0),
      I5 => head_reg(0),
      O => where_to_read(1)
    );
\content_reg_bram_0_i_7__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^middle_reg[0]_0\,
      I1 => \^input_pc\(7),
      O => \middle_reg[0]_1\(7)
    );
\content_reg_bram_0_i_7__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^input_pc\(7),
      I1 => \^middle_reg[0]_0\,
      O => DINADIN(7)
    );
\content_reg_bram_0_i_8__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^middle_reg[0]_0\,
      I1 => \^input_pc\(6),
      O => \middle_reg[0]_1\(6)
    );
\content_reg_bram_0_i_8__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^input_pc\(6),
      I1 => \^middle_reg[0]_0\,
      O => DINADIN(6)
    );
\content_reg_bram_0_i_8__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => state_cur(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => \head_reg[6]_0\(0),
      O => \content_reg_bram_0_i_8__22_n_0\
    );
\content_reg_bram_0_i_9__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => from_memory(8),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[8]\,
      I4 => in_0_out_01_out,
      I5 => \in_0\\.data\(8),
      O => content_reg_bram_0_0(8)
    );
\content_reg_bram_0_i_9__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^middle_reg[0]_0\,
      I1 => \^input_pc\(5),
      O => \middle_reg[0]_1\(5)
    );
\content_reg_bram_0_i_9__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^input_pc\(5),
      I1 => \^middle_reg[0]_0\,
      O => DINADIN(5)
    );
\cur_state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001001"
    )
        port map (
      I0 => \content_reg_bram_0_i_36__5_n_0\,
      I1 => \content_reg_bram_0_i_35__5_n_0\,
      I2 => \content_reg_bram_0_i_34__6_n_0\,
      I3 => \head[6]_i_8__6_n_0\,
      I4 => \content_reg_bram_0_i_33__5_n_0\,
      I5 => \cur_state[1]_i_3\,
      O => bb_full(0)
    );
\head[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__17_n_0\
    );
\head[1]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \p_0_in__2\(1)
    );
\head[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \p_0_in__2\(2)
    );
\head[3]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \p_0_in__2\(3)
    );
\head[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => \p_0_in__2\(4)
    );
\head[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      I4 => head_reg(3),
      I5 => head_reg(4),
      O => \p_0_in__2\(5)
    );
\head[6]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(6),
      I1 => head_reg(5),
      I2 => \content_reg_bram_0_i_22__12_n_0\,
      O => \p_0_in__2\(6)
    );
\head[6]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => \head[6]_i_6__6_n_0\,
      I5 => \head[6]_i_7__5_n_0\,
      O => \head_reg[2]_0\
    );
\head[6]_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \head[6]_i_6__6_n_0\
    );
\head[6]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFFFFFF"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => tail_reg(4),
      I3 => head_reg(4),
      I4 => \head[6]_i_8__6_n_0\,
      I5 => \head[6]_i_9__5_n_0\,
      O => \head[6]_i_7__5_n_0\
    );
\head[6]_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tail_reg(5),
      I1 => head_reg(5),
      O => \head[6]_i_8__6_n_0\
    );
\head[6]_i_9__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      O => \head[6]_i_9__5_n_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \head[0]_i_1__17_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_0\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(1),
      Q => head_reg(1),
      R => \tail_reg[0]_0\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(2),
      Q => head_reg(2),
      R => \tail_reg[0]_0\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(3),
      Q => head_reg(3),
      R => \tail_reg[0]_0\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(4),
      Q => head_reg(4),
      R => \tail_reg[0]_0\
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(5),
      Q => head_reg(5),
      R => \tail_reg[0]_0\
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(6),
      Q => head_reg(6),
      R => \tail_reg[0]_0\
    );
\middle[0]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(0),
      I4 => content_reg_bram_0_1(0),
      O => \middle[0]_i_1__20_n_0\
    );
\middle[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(1),
      I4 => content_reg_bram_0_1(1),
      O => \middle[1]_i_1__20_n_0\
    );
\middle[2]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(2),
      I4 => content_reg_bram_0_1(2),
      O => \middle[2]_i_1__20_n_0\
    );
\middle[3]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(3),
      I4 => content_reg_bram_0_1(3),
      O => \middle[3]_i_1__20_n_0\
    );
\middle[4]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(4),
      I4 => content_reg_bram_0_1(4),
      O => \middle[4]_i_1__20_n_0\
    );
\middle[5]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(5),
      I4 => content_reg_bram_0_1(5),
      O => \middle[5]_i_1__20_n_0\
    );
\middle[6]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(6),
      I4 => content_reg_bram_0_1(6),
      O => \middle[6]_i_1__20_n_0\
    );
\middle[7]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(7),
      I4 => content_reg_bram_0_1(7),
      O => \middle[7]_i_1__8_n_0\
    );
\middle[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000824F8202"
    )
        port map (
      I0 => state_cur(1),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(2),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => \tail_reg[0]_0\,
      O => middle
    );
\middle[8]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(8),
      I4 => content_reg_bram_0_1(8),
      O => \middle[8]_i_2__6_n_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[0]_i_1__20_n_0\,
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[1]_i_1__20_n_0\,
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[2]_i_1__20_n_0\,
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[3]_i_1__20_n_0\,
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[4]_i_1__20_n_0\,
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[5]_i_1__20_n_0\,
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[6]_i_1__20_n_0\,
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[7]_i_1__8_n_0\,
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\middle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[8]_i_2__6_n_0\,
      Q => \middle_reg_n_0_[8]\,
      R => '0'
    );
\min_latency1_carry_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_20__6_n_0\,
      I1 => \min_latency1_carry_i_21__5_n_0\,
      I2 => Q(5),
      O => \^channel_old_latency_reg[5]_0\
    );
\min_latency1_carry_i_13__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => \min_latency1_carry_i_28__5_n_0\,
      I1 => \min_latency1_carry_i_29__5_n_0\,
      I2 => Q(3),
      I3 => \min_latency1_carry_i_30__5_n_0\,
      I4 => Q(4),
      O => \channel_old_latency_reg[3]\
    );
\min_latency1_carry_i_17__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_29__5_n_0\,
      I1 => \min_latency1_carry_i_28__5_n_0\,
      I2 => Q(3),
      O => \^channel_old_latency_reg[3]_0\
    );
\min_latency1_carry_i_18__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_34__5_n_0\,
      I1 => \min_latency1_carry_i_35__5_n_0\,
      I2 => Q(2),
      O => \channel_old_latency_reg[2]\
    );
\min_latency1_carry_i_19__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699966699666"
    )
        port map (
      I0 => tail_reg(1),
      I1 => head_reg(1),
      I2 => Q(0),
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => Q(1),
      O => \^tail_reg[1]_0\
    );
\min_latency1_carry_i_20__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D00FF4D"
    )
        port map (
      I0 => \min_latency1_carry_i_28__5_n_0\,
      I1 => \min_latency1_carry_i_29__5_n_0\,
      I2 => Q(3),
      I3 => \min_latency1_carry_i_30__5_n_0\,
      I4 => Q(4),
      O => \min_latency1_carry_i_20__6_n_0\
    );
\min_latency1_carry_i_21__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => head_reg(5),
      I1 => tail_reg(5),
      I2 => \state_cur[2]_i_5__17_n_0\,
      O => \min_latency1_carry_i_21__5_n_0\
    );
\min_latency1_carry_i_22__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => head_reg(6),
      I1 => tail_reg(6),
      I2 => head_reg(5),
      I3 => tail_reg(5),
      I4 => \state_cur[2]_i_5__17_n_0\,
      O => \min_latency1_carry_i_22__5_n_0\
    );
\min_latency1_carry_i_28__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      I2 => \state_cur[2]_i_7__5_n_0\,
      O => \min_latency1_carry_i_28__5_n_0\
    );
\min_latency1_carry_i_29__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => Q(2),
      I1 => \min_latency1_carry_i_34__5_n_0\,
      I2 => \min_latency1_carry_i_35__5_n_0\,
      O => \min_latency1_carry_i_29__5_n_0\
    );
\min_latency1_carry_i_30__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => \state_cur[2]_i_7__5_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \min_latency1_carry_i_30__5_n_0\
    );
\min_latency1_carry_i_34__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF642244BB40000"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => Q(1),
      I5 => Q(0),
      O => \min_latency1_carry_i_34__5_n_0\
    );
\min_latency1_carry_i_35__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696969966966696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(0),
      O => \min_latency1_carry_i_35__5_n_0\
    );
\min_latency1_carry_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E26060E260E2E260"
    )
        port map (
      I0 => \channel_old_latency_reg[3]_2\,
      I1 => min_latency1_carry,
      I2 => \^tail_reg[1]_0\,
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => Q(0),
      O => DI(0)
    );
\min_latency1_carry_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => Q(5),
      I1 => \min_latency1_carry_i_20__6_n_0\,
      I2 => \min_latency1_carry_i_21__5_n_0\,
      I3 => \min_latency1_carry_i_22__5_n_0\,
      I4 => Q(6),
      O => S(1)
    );
\min_latency1_carry_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990900960060660"
    )
        port map (
      I0 => \^tail_reg[1]_0\,
      I1 => min_latency1_carry,
      I2 => Q(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      I5 => \channel_old_latency_reg[3]_2\,
      O => S(0)
    );
\state_cur[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55F333F3300000"
    )
        port map (
      I0 => \state_cur[2]_i_3__19_n_0\,
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(0),
      I3 => p_0_in(0),
      I4 => state_cur(1),
      I5 => state_cur(2),
      O => state_next(0)
    );
\state_cur[1]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5AE54AE55AE54AE"
    )
        port map (
      I0 => state_cur(1),
      I1 => p_0_in(0),
      I2 => state_cur(0),
      I3 => state_cur(2),
      I4 => \head_reg[6]_0\(0),
      I5 => \state_cur[2]_i_3__19_n_0\,
      O => \state_cur[2]_i_1__17_n_0\
    );
\state_cur[2]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3A3BFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900090600"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      I2 => \state_cur[2]_i_4__19_n_0\,
      I3 => head_reg(5),
      I4 => tail_reg(5),
      I5 => \state_cur[2]_i_5__17_n_0\,
      O => \state_cur[2]_i_3__19_n_0\
    );
\state_cur[2]_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFF6F9FF"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_6__5_n_0\,
      I3 => head_reg(3),
      I4 => tail_reg(3),
      I5 => \state_cur[2]_i_7__5_n_0\,
      O => \state_cur[2]_i_4__19_n_0\
    );
\state_cur[2]_i_5__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      I2 => \state_cur[2]_i_7__5_n_0\,
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => \state_cur[2]_i_5__17_n_0\
    );
\state_cur[2]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F96FFFFFFFFFF96F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_6__5_n_0\
    );
\state_cur[2]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FD0000FFFFD0FD"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_7__5_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__17_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__17_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__17_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_0\
    );
\tail[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__19_n_0\
    );
\tail[1]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__19_n_0\
    );
\tail[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \tail[2]_i_1__22_n_0\
    );
\tail[3]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(2),
      I2 => tail_reg(0),
      I3 => tail_reg(1),
      O => \tail[3]_i_1__22_n_0\
    );
\tail[4]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(3),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(2),
      O => \tail[4]_i_1__20_n_0\
    );
\tail[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_reg(5),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => tail_reg(3),
      O => \tail[5]_i_1__6_n_0\
    );
\tail[6]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => tail_reg(6),
      I1 => tail_reg(5),
      I2 => \content_reg_bram_0_i_34__6_n_0\,
      O => \tail[6]_i_2__6_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[0]_i_1__19_n_0\,
      Q => tail_reg(0),
      R => \tail_reg[0]_0\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[1]_i_1__19_n_0\,
      Q => tail_reg(1),
      R => \tail_reg[0]_0\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[2]_i_1__22_n_0\,
      Q => tail_reg(2),
      R => \tail_reg[0]_0\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[3]_i_1__22_n_0\,
      Q => tail_reg(3),
      R => \tail_reg[0]_0\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[4]_i_1__20_n_0\,
      Q => tail_reg(4),
      R => \tail_reg[0]_0\
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[5]_i_1__6_n_0\,
      Q => tail_reg(5),
      R => \tail_reg[0]_0\
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[6]_i_2__6_n_0\,
      Q => tail_reg(6),
      R => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_33\ is
  port (
    \switch2channel\\.ready\ : out STD_LOGIC;
    \tail_reg[1]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_30_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[5]\ : out STD_LOGIC;
    \channel_old_latency_reg[3]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_0\ : out STD_LOGIC;
    \tail_reg[6]_0\ : out STD_LOGIC;
    \head_reg[5]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[2]\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_0 : out STD_LOGIC;
    cur_is_even_character_reg_rep_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_2 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__0_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \channel_old_latency_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \middle_reg[0]_0\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_1\ : in STD_LOGIC;
    \middle_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_3\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[3]_2\ : in STD_LOGIC;
    \channel_old_latency_reg[3]_3\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    content_reg_bram_0_12 : in STD_LOGIC;
    content_reg_bram_0_13 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_33\ : entity is "fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_33\ is
  signal \^channel_old_latency_reg[3]_0\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__16_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__17_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__15_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__16_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_22__10_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_22__11_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_23__10_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_23__11_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_24__11_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_25__11_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_26__11_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_27__11_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_28__11_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_29__11_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_34__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_35__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_36__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_54__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_8__20_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep_2\ : STD_LOGIC;
  signal from_memory : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \head[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \head[6]_i_11__4_n_0\ : STD_LOGIC;
  signal \head[6]_i_12__4_n_0\ : STD_LOGIC;
  signal \head[6]_i_14__4_n_0\ : STD_LOGIC;
  signal \head[6]_i_15__4_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal middle : STD_LOGIC;
  signal \middle[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \middle[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \middle[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \middle[3]_i_1__17_n_0\ : STD_LOGIC;
  signal \middle[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \middle[5]_i_1__17_n_0\ : STD_LOGIC;
  signal \middle[6]_i_1__17_n_0\ : STD_LOGIC;
  signal \middle[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \middle[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \middle_reg_n_0_[8]\ : STD_LOGIC;
  signal \min_latency1_carry_i_20__5_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_21__4_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_22__4_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_28__4_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_29__4_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_30__4_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_34__4_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_35__4_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^p_30_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_3__16_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__16_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__14_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_6__4_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_7__4_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^switch2channel\\.ready\ : STD_LOGIC;
  signal \tail[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__20_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \tail[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \tail[6]_i_2__5_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^tail_reg[1]_0\ : STD_LOGIC;
  signal \^tail_reg[6]_0\ : STD_LOGIC;
  signal where_to_read : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \channel_old_latency[3]_i_3__3\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_4__3\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_6__3\ : label is "soft_lutpair414";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "aChannel/fifo_channel/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 127;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 127;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 8;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__17\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__18\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__17\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__18\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__17\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__18\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__17\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__18\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__17\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__18\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_16__17\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_16__18\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_20__16\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_21__15\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_22__10\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_34__5\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_36__4\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_54__5\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__4\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__17\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__18\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__11\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__12\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__20\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__17\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__18\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \cur_state[1]_i_17\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \head[0]_i_1__14\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \head[1]_i_1__14\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \head[2]_i_1__14\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \head[3]_i_1__14\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \head[4]_i_1__4\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \head[6]_i_11__4\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \head[6]_i_14__4\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \head[6]_i_15__4\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \head[6]_i_2__4\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_13__5\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_18__4\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_20__5\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_21__4\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_22__4\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_29__4\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_30__4\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__16\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__4\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \state_cur[2]_i_5__14\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \tail[0]_i_1__16\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \tail[1]_i_1__16\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \tail[2]_i_1__21\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \tail[3]_i_1__20\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \tail[4]_i_1__19\ : label is "soft_lutpair395";
begin
  \channel_old_latency_reg[3]_0\ <= \^channel_old_latency_reg[3]_0\;
  \channel_old_latency_reg[5]\ <= \^channel_old_latency_reg[5]\;
  \channel_old_latency_reg[5]_0\ <= \^channel_old_latency_reg[5]_0\;
  cur_is_even_character_reg_rep_0 <= \^cur_is_even_character_reg_rep_0\;
  cur_is_even_character_reg_rep_2 <= \^cur_is_even_character_reg_rep_2\;
  p_30_out(3 downto 0) <= \^p_30_out\(3 downto 0);
  \switch2channel\\.ready\ <= \^switch2channel\\.ready\;
  \tail_reg[1]_0\ <= \^tail_reg[1]_0\;
  \tail_reg[6]_0\ <= \^tail_reg[6]_0\;
\channel_old_latency[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F80807F7F8080"
    )
        port map (
      I0 => \^p_30_out\(0),
      I1 => \channel_old_latency_reg[3]_1\(0),
      I2 => \channel_old_latency_reg[3]_1\(1),
      I3 => \^channel_old_latency_reg[5]\,
      I4 => \^p_30_out\(1),
      I5 => \channel_old_latency_reg[3]_1\(2),
      O => \channel_old_latency_reg[0]\(0)
    );
\channel_old_latency[3]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^channel_old_latency_reg[3]_0\,
      I1 => \channel_old_latency_reg[3]_3\,
      I2 => CO(0),
      O => \^p_30_out\(1)
    );
\channel_old_latency[5]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_30_out\(2),
      I1 => \^p_30_out\(3),
      O => \^channel_old_latency_reg[5]\
    );
\channel_old_latency[6]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74474774"
    )
        port map (
      I0 => \channel_old_latency_reg[3]_2\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      O => \^p_30_out\(0)
    );
\channel_old_latency[6]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_old_latency_reg[5]_0\,
      I1 => CO(0),
      O => \^p_30_out\(2)
    );
\channel_old_latency[6]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B24D4DB2"
    )
        port map (
      I0 => Q(5),
      I1 => \min_latency1_carry_i_20__5_n_0\,
      I2 => \min_latency1_carry_i_21__4_n_0\,
      I3 => \min_latency1_carry_i_22__4_n_0\,
      I4 => Q(6),
      I5 => CO(0),
      O => \^p_30_out\(3)
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => tail_reg(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 5) => where_to_read(6 downto 1),
      ADDRBWRADDR(4) => \content_reg_bram_0_i_8__20_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 9) => B"0000000",
      DINADIN(8 downto 0) => content_reg_bram_0_1(8 downto 0),
      DINBDIN(15 downto 0) => B"0000000111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 9) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 9),
      DOUTBDOUT(8 downto 0) => from_memory(8 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \switch2channel\\.valid\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^switch2channel\\.ready\,
      WEA(0) => \^switch2channel\\.ready\,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_10__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_25__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(4)
    );
\content_reg_bram_0_i_10__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_25__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(4)
    );
\content_reg_bram_0_i_10__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_6,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(7),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[7]\,
      O => content_reg_bram_0_0(7)
    );
\content_reg_bram_0_i_11__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_26__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(3)
    );
\content_reg_bram_0_i_11__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_26__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(3)
    );
\content_reg_bram_0_i_11__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(6),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[6]\,
      I4 => content_reg_bram_0_7,
      I5 => content_reg_bram_0_5,
      O => content_reg_bram_0_0(6)
    );
\content_reg_bram_0_i_12__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_27__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(2)
    );
\content_reg_bram_0_i_12__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_27__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(2)
    );
\content_reg_bram_0_i_12__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_8,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(5),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[5]\,
      O => content_reg_bram_0_0(5)
    );
\content_reg_bram_0_i_13__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_28__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(1)
    );
\content_reg_bram_0_i_13__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_28__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(1)
    );
\content_reg_bram_0_i_13__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(4),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[4]\,
      I4 => content_reg_bram_0_9,
      I5 => content_reg_bram_0_5,
      O => content_reg_bram_0_0(4)
    );
\content_reg_bram_0_i_14__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_29__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(0)
    );
\content_reg_bram_0_i_14__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_29__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(0)
    );
\content_reg_bram_0_i_14__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(3),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[3]\,
      I4 => content_reg_bram_0_10,
      I5 => content_reg_bram_0_5,
      O => content_reg_bram_0_0(3)
    );
\content_reg_bram_0_i_15__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_11,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(2),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[2]\,
      O => content_reg_bram_0_0(2)
    );
\content_reg_bram_0_i_16__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => content_reg_bram_0_2,
      I2 => content_reg_bram_0_3,
      I3 => \content_reg_bram_0_i_21__16_n_0\,
      O => \^cur_is_even_character_reg_rep_0\
    );
\content_reg_bram_0_i_16__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => content_reg_bram_0_2,
      I2 => content_reg_bram_0_3,
      I3 => \content_reg_bram_0_i_20__17_n_0\,
      O => \^cur_is_even_character_reg_rep_2\
    );
\content_reg_bram_0_i_16__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_12,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(1),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[1]\,
      O => content_reg_bram_0_0(1)
    );
\content_reg_bram_0_i_17__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => content_reg_bram_0_13,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[0]\,
      O => content_reg_bram_0_0(0)
    );
\content_reg_bram_0_i_18__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBEEB"
    )
        port map (
      I0 => \^tail_reg[6]_0\,
      I1 => tail_reg(5),
      I2 => head_reg(5),
      I3 => \content_reg_bram_0_i_34__5_n_0\,
      I4 => \content_reg_bram_0_i_35__4_n_0\,
      I5 => \content_reg_bram_0_i_36__4_n_0\,
      O => \^switch2channel\\.ready\
    );
\content_reg_bram_0_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep_0\,
      O => cur_is_even_character_reg_rep(0)
    );
\content_reg_bram_0_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep_2\,
      O => cur_is_even_character_reg_rep_1(0)
    );
\content_reg_bram_0_i_20__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => \content_reg_bram_0_i_20__16_n_0\
    );
\content_reg_bram_0_i_20__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => from_memory(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[0]\,
      I4 => content_reg_bram_0_5,
      I5 => content_reg_bram_0_13,
      O => \content_reg_bram_0_i_20__17_n_0\
    );
\content_reg_bram_0_i_21__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \content_reg_bram_0_i_21__15_n_0\
    );
\content_reg_bram_0_i_21__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"457500004575FFFF"
    )
        port map (
      I0 => \middle_reg_n_0_[0]\,
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => from_memory(0),
      I4 => content_reg_bram_0_5,
      I5 => content_reg_bram_0_13,
      O => \content_reg_bram_0_i_21__16_n_0\
    );
\content_reg_bram_0_i_22__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => \content_reg_bram_0_i_22__10_n_0\
    );
\content_reg_bram_0_i_22__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(8),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[8]\,
      I4 => content_reg_bram_0_4,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_22__11_n_0\
    );
\content_reg_bram_0_i_23__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => head_reg(1),
      I1 => head_reg(2),
      O => \content_reg_bram_0_i_23__10_n_0\
    );
\content_reg_bram_0_i_23__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(7),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[7]\,
      I4 => content_reg_bram_0_6,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_23__11_n_0\
    );
\content_reg_bram_0_i_24__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(6),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[6]\,
      I4 => content_reg_bram_0_7,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_24__11_n_0\
    );
\content_reg_bram_0_i_25__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(5),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[5]\,
      I4 => content_reg_bram_0_8,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_25__11_n_0\
    );
\content_reg_bram_0_i_26__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(4),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[4]\,
      I4 => content_reg_bram_0_9,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_26__11_n_0\
    );
\content_reg_bram_0_i_27__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(3),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[3]\,
      I4 => content_reg_bram_0_10,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_27__11_n_0\
    );
\content_reg_bram_0_i_28__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(2),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[2]\,
      I4 => content_reg_bram_0_11,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_28__11_n_0\
    );
\content_reg_bram_0_i_29__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(1),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[1]\,
      I4 => content_reg_bram_0_12,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_29__11_n_0\
    );
\content_reg_bram_0_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EFFF00BF40FF00"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__16_n_0\,
      I1 => \content_reg_bram_0_i_21__15_n_0\,
      I2 => \head_reg[6]_0\(0),
      I3 => head_reg(6),
      I4 => head_reg(5),
      I5 => \content_reg_bram_0_i_22__10_n_0\,
      O => where_to_read(6)
    );
\content_reg_bram_0_i_33__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FFFF66FF6696FF"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      I2 => tail_reg(5),
      I3 => tail_reg(4),
      I4 => head_reg(4),
      I5 => \content_reg_bram_0_i_54__5_n_0\,
      O => \^tail_reg[6]_0\
    );
\content_reg_bram_0_i_34__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(2),
      I4 => tail_reg(4),
      O => \content_reg_bram_0_i_34__5_n_0\
    );
\content_reg_bram_0_i_35__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6666FF96FFFF66"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => tail_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \content_reg_bram_0_i_35__4_n_0\
    );
\content_reg_bram_0_i_36__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB7DBE7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(2),
      I2 => head_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      O => \content_reg_bram_0_i_36__4_n_0\
    );
\content_reg_bram_0_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556AAAAAA56AA"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(0),
      I2 => \head_reg[6]_0\(0),
      I3 => \content_reg_bram_0_i_21__15_n_0\,
      I4 => \content_reg_bram_0_i_20__16_n_0\,
      I5 => \content_reg_bram_0_i_22__10_n_0\,
      O => where_to_read(5)
    );
\content_reg_bram_0_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CCCCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__16_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(0),
      I3 => \head_reg[6]_0\(0),
      I4 => \content_reg_bram_0_i_23__10_n_0\,
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_54__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(3),
      O => \content_reg_bram_0_i_54__5_n_0\
    );
\content_reg_bram_0_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CCCCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__16_n_0\,
      I1 => head_reg(3),
      I2 => head_reg(0),
      I3 => \head_reg[6]_0\(0),
      I4 => head_reg(1),
      I5 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0B4F0"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__16_n_0\,
      I1 => \head_reg[6]_0\(0),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_7__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => state_cur(0),
      I5 => head_reg(0),
      O => where_to_read(1)
    );
\content_reg_bram_0_i_7__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_22__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(7)
    );
\content_reg_bram_0_i_7__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_22__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(7)
    );
\content_reg_bram_0_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_23__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(6)
    );
\content_reg_bram_0_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_23__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(6)
    );
\content_reg_bram_0_i_8__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => state_cur(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => \head_reg[6]_0\(0),
      O => \content_reg_bram_0_i_8__20_n_0\
    );
\content_reg_bram_0_i_9__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_24__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(5)
    );
\content_reg_bram_0_i_9__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_24__11_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(5)
    );
\content_reg_bram_0_i_9__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_4,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(8),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[8]\,
      O => content_reg_bram_0_0(8)
    );
\cur_state[1]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10010110"
    )
        port map (
      I0 => \content_reg_bram_0_i_36__4_n_0\,
      I1 => \content_reg_bram_0_i_35__4_n_0\,
      I2 => \content_reg_bram_0_i_34__5_n_0\,
      I3 => head_reg(5),
      I4 => tail_reg(5),
      O => \head_reg[5]_0\
    );
\head[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__14_n_0\
    );
\head[1]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \p_0_in__2\(1)
    );
\head[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \p_0_in__2\(2)
    );
\head[3]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \p_0_in__2\(3)
    );
\head[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => \p_0_in__2\(4)
    );
\head[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      I4 => head_reg(3),
      I5 => head_reg(4),
      O => \p_0_in__2\(5)
    );
\head[6]_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \head[6]_i_11__4_n_0\
    );
\head[6]_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFFFFFF"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => tail_reg(4),
      I3 => head_reg(4),
      I4 => \head[6]_i_14__4_n_0\,
      I5 => \head[6]_i_15__4_n_0\,
      O => \head[6]_i_12__4_n_0\
    );
\head[6]_i_14__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tail_reg(5),
      I1 => head_reg(5),
      O => \head[6]_i_14__4_n_0\
    );
\head[6]_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      O => \head[6]_i_15__4_n_0\
    );
\head[6]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(6),
      I1 => head_reg(5),
      I2 => \content_reg_bram_0_i_22__10_n_0\,
      O => \p_0_in__2\(6)
    );
\head[6]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => \head[6]_i_11__4_n_0\,
      I5 => \head[6]_i_12__4_n_0\,
      O => \head_reg[2]_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \head[0]_i_1__14_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_0\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(1),
      Q => head_reg(1),
      R => \tail_reg[0]_0\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(2),
      Q => head_reg(2),
      R => \tail_reg[0]_0\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(3),
      Q => head_reg(3),
      R => \tail_reg[0]_0\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(4),
      Q => head_reg(4),
      R => \tail_reg[0]_0\
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(5),
      Q => head_reg(5),
      R => \tail_reg[0]_0\
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(6),
      Q => head_reg(6),
      R => \tail_reg[0]_0\
    );
\middle[0]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(0),
      I4 => content_reg_bram_0_1(0),
      O => \middle[0]_i_1__17_n_0\
    );
\middle[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_29__11_n_0\,
      I4 => \middle_reg[7]_0\(0),
      I5 => \middle_reg[7]_1\,
      O => D(0)
    );
\middle[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_29__11_n_0\,
      I4 => \middle_reg[7]_2\(0),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(0)
    );
\middle[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(1),
      I4 => content_reg_bram_0_1(1),
      O => \middle[1]_i_1__17_n_0\
    );
\middle[1]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_28__11_n_0\,
      I4 => \middle_reg[7]_0\(1),
      I5 => \middle_reg[7]_1\,
      O => D(1)
    );
\middle[1]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_28__11_n_0\,
      I4 => \middle_reg[7]_2\(1),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(1)
    );
\middle[2]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(2),
      I4 => content_reg_bram_0_1(2),
      O => \middle[2]_i_1__17_n_0\
    );
\middle[2]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_27__11_n_0\,
      I4 => \middle_reg[7]_0\(2),
      I5 => \middle_reg[7]_1\,
      O => D(2)
    );
\middle[2]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_27__11_n_0\,
      I4 => \middle_reg[7]_2\(2),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(2)
    );
\middle[3]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(3),
      I4 => content_reg_bram_0_1(3),
      O => \middle[3]_i_1__17_n_0\
    );
\middle[3]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_26__11_n_0\,
      I4 => \middle_reg[7]_0\(3),
      I5 => \middle_reg[7]_1\,
      O => D(3)
    );
\middle[3]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_26__11_n_0\,
      I4 => \middle_reg[7]_2\(3),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(3)
    );
\middle[4]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(4),
      I4 => content_reg_bram_0_1(4),
      O => \middle[4]_i_1__17_n_0\
    );
\middle[4]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_25__11_n_0\,
      I4 => \middle_reg[7]_0\(4),
      I5 => \middle_reg[7]_1\,
      O => D(4)
    );
\middle[4]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_25__11_n_0\,
      I4 => \middle_reg[7]_2\(4),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(4)
    );
\middle[5]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(5),
      I4 => content_reg_bram_0_1(5),
      O => \middle[5]_i_1__17_n_0\
    );
\middle[5]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_24__11_n_0\,
      I4 => \middle_reg[7]_0\(5),
      I5 => \middle_reg[7]_1\,
      O => D(5)
    );
\middle[5]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_24__11_n_0\,
      I4 => \middle_reg[7]_2\(5),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(5)
    );
\middle[6]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(6),
      I4 => content_reg_bram_0_1(6),
      O => \middle[6]_i_1__17_n_0\
    );
\middle[6]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_23__11_n_0\,
      I4 => \middle_reg[7]_0\(6),
      I5 => \middle_reg[7]_1\,
      O => D(6)
    );
\middle[6]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_23__11_n_0\,
      I4 => \middle_reg[7]_2\(6),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(6)
    );
\middle[7]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(7),
      I4 => content_reg_bram_0_1(7),
      O => \middle[7]_i_1__7_n_0\
    );
\middle[7]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__17_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__16_n_0\,
      I3 => \content_reg_bram_0_i_22__11_n_0\,
      I4 => \middle_reg[7]_0\(7),
      I5 => \middle_reg[7]_1\,
      O => D(7)
    );
\middle[7]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__16_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__17_n_0\,
      I3 => \content_reg_bram_0_i_22__11_n_0\,
      I4 => \middle_reg[7]_2\(7),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(7)
    );
\middle[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000824F8202"
    )
        port map (
      I0 => state_cur(1),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(2),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => \tail_reg[0]_0\,
      O => middle
    );
\middle[8]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(8),
      I4 => content_reg_bram_0_1(8),
      O => \middle[8]_i_2__5_n_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[0]_i_1__17_n_0\,
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[1]_i_1__17_n_0\,
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[2]_i_1__17_n_0\,
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[3]_i_1__17_n_0\,
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[4]_i_1__17_n_0\,
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[5]_i_1__17_n_0\,
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[6]_i_1__17_n_0\,
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[7]_i_1__7_n_0\,
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\middle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[8]_i_2__5_n_0\,
      Q => \middle_reg_n_0_[8]\,
      R => '0'
    );
\min_latency1_carry_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_20__5_n_0\,
      I1 => \min_latency1_carry_i_21__4_n_0\,
      I2 => Q(5),
      O => \^channel_old_latency_reg[5]_0\
    );
\min_latency1_carry_i_13__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => \min_latency1_carry_i_28__4_n_0\,
      I1 => \min_latency1_carry_i_29__4_n_0\,
      I2 => Q(3),
      I3 => \min_latency1_carry_i_30__4_n_0\,
      I4 => Q(4),
      O => \channel_old_latency_reg[3]\
    );
\min_latency1_carry_i_17__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_29__4_n_0\,
      I1 => \min_latency1_carry_i_28__4_n_0\,
      I2 => Q(3),
      O => \^channel_old_latency_reg[3]_0\
    );
\min_latency1_carry_i_18__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_34__4_n_0\,
      I1 => \min_latency1_carry_i_35__4_n_0\,
      I2 => Q(2),
      O => \channel_old_latency_reg[2]\
    );
\min_latency1_carry_i_19__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699966699666"
    )
        port map (
      I0 => tail_reg(1),
      I1 => head_reg(1),
      I2 => Q(0),
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => Q(1),
      O => \^tail_reg[1]_0\
    );
\min_latency1_carry_i_20__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D00FF4D"
    )
        port map (
      I0 => \min_latency1_carry_i_28__4_n_0\,
      I1 => \min_latency1_carry_i_29__4_n_0\,
      I2 => Q(3),
      I3 => \min_latency1_carry_i_30__4_n_0\,
      I4 => Q(4),
      O => \min_latency1_carry_i_20__5_n_0\
    );
\min_latency1_carry_i_21__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => head_reg(5),
      I1 => tail_reg(5),
      I2 => \state_cur[2]_i_5__14_n_0\,
      O => \min_latency1_carry_i_21__4_n_0\
    );
\min_latency1_carry_i_22__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => head_reg(6),
      I1 => tail_reg(6),
      I2 => head_reg(5),
      I3 => tail_reg(5),
      I4 => \state_cur[2]_i_5__14_n_0\,
      O => \min_latency1_carry_i_22__4_n_0\
    );
\min_latency1_carry_i_28__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      I2 => \state_cur[2]_i_7__4_n_0\,
      O => \min_latency1_carry_i_28__4_n_0\
    );
\min_latency1_carry_i_29__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => Q(2),
      I1 => \min_latency1_carry_i_34__4_n_0\,
      I2 => \min_latency1_carry_i_35__4_n_0\,
      O => \min_latency1_carry_i_29__4_n_0\
    );
\min_latency1_carry_i_30__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => \state_cur[2]_i_7__4_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \min_latency1_carry_i_30__4_n_0\
    );
\min_latency1_carry_i_34__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF642244BB40000"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => Q(1),
      I5 => Q(0),
      O => \min_latency1_carry_i_34__4_n_0\
    );
\min_latency1_carry_i_35__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696969966966696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(0),
      O => \min_latency1_carry_i_35__4_n_0\
    );
\min_latency1_carry_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E26060E260E2E260"
    )
        port map (
      I0 => \channel_old_latency_reg[3]_2\,
      I1 => min_latency1_carry,
      I2 => \^tail_reg[1]_0\,
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => Q(0),
      O => DI(0)
    );
\min_latency1_carry_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => Q(5),
      I1 => \min_latency1_carry_i_20__5_n_0\,
      I2 => \min_latency1_carry_i_21__4_n_0\,
      I3 => \min_latency1_carry_i_22__4_n_0\,
      I4 => Q(6),
      O => S(1)
    );
\min_latency1_carry_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990900960060660"
    )
        port map (
      I0 => \^tail_reg[1]_0\,
      I1 => min_latency1_carry,
      I2 => Q(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      I5 => \channel_old_latency_reg[3]_2\,
      O => S(0)
    );
\state_cur[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55F333F3300000"
    )
        port map (
      I0 => \state_cur[2]_i_3__16_n_0\,
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(0),
      I3 => p_0_in(0),
      I4 => state_cur(1),
      I5 => state_cur(2),
      O => state_next(0)
    );
\state_cur[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5AE54AE55AE54AE"
    )
        port map (
      I0 => state_cur(1),
      I1 => p_0_in(0),
      I2 => state_cur(0),
      I3 => state_cur(2),
      I4 => \head_reg[6]_0\(0),
      I5 => \state_cur[2]_i_3__16_n_0\,
      O => \state_cur[2]_i_1__14_n_0\
    );
\state_cur[2]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3A3BFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900090600"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      I2 => \state_cur[2]_i_4__16_n_0\,
      I3 => head_reg(5),
      I4 => tail_reg(5),
      I5 => \state_cur[2]_i_5__14_n_0\,
      O => \state_cur[2]_i_3__16_n_0\
    );
\state_cur[2]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFF6F9FF"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_6__4_n_0\,
      I3 => head_reg(3),
      I4 => tail_reg(3),
      I5 => \state_cur[2]_i_7__4_n_0\,
      O => \state_cur[2]_i_4__16_n_0\
    );
\state_cur[2]_i_5__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      I2 => \state_cur[2]_i_7__4_n_0\,
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => \state_cur[2]_i_5__14_n_0\
    );
\state_cur[2]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F96FFFFFFFFFF96F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_6__4_n_0\
    );
\state_cur[2]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FD0000FFFFD0FD"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_7__4_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__14_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__14_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__14_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_0\
    );
\tail[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__16_n_0\
    );
\tail[1]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__16_n_0\
    );
\tail[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \tail[2]_i_1__21_n_0\
    );
\tail[3]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(2),
      I2 => tail_reg(0),
      I3 => tail_reg(1),
      O => \tail[3]_i_1__20_n_0\
    );
\tail[4]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(3),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(2),
      O => \tail[4]_i_1__19_n_0\
    );
\tail[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_reg(5),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => tail_reg(3),
      O => \tail[5]_i_1__5_n_0\
    );
\tail[6]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => tail_reg(6),
      I1 => tail_reg(5),
      I2 => \content_reg_bram_0_i_34__5_n_0\,
      O => \tail[6]_i_2__5_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[0]_i_1__16_n_0\,
      Q => tail_reg(0),
      R => \tail_reg[0]_0\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[1]_i_1__16_n_0\,
      Q => tail_reg(1),
      R => \tail_reg[0]_0\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[2]_i_1__21_n_0\,
      Q => tail_reg(2),
      R => \tail_reg[0]_0\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[3]_i_1__20_n_0\,
      Q => tail_reg(3),
      R => \tail_reg[0]_0\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[4]_i_1__19_n_0\,
      Q => tail_reg(4),
      R => \tail_reg[0]_0\
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[5]_i_1__5_n_0\,
      Q => tail_reg(5),
      R => \tail_reg[0]_0\
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[6]_i_2__5_n_0\,
      Q => tail_reg(6),
      R => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_46\ is
  port (
    \switch2channel\\.ready\ : out STD_LOGIC;
    \tail_reg[1]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_44_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[5]\ : out STD_LOGIC;
    \channel_old_latency_reg[3]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_0\ : out STD_LOGIC;
    \tail_reg[6]_0\ : out STD_LOGIC;
    \head_reg[5]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[2]\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    cur_is_even_character_reg_rep_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_1 : out STD_LOGIC;
    cur_is_even_character_reg_rep_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_3 : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_rep_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \channel_old_latency_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \middle_reg[7]_0\ : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_1\ : in STD_LOGIC;
    \middle_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_3\ : in STD_LOGIC;
    \middle_reg[0]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[3]_2\ : in STD_LOGIC;
    \channel_old_latency_reg[3]_3\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    content_reg_bram_0_12 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_46\ : entity is "fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_46\ is
  signal \^channel_old_latency_reg[3]_0\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__13_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__14_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__12_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__13_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_22__8_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_22__9_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_23__8_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_23__9_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_24__9_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_25__9_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_26__9_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_27__9_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_28__9_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_29__9_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_34__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_35__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_36__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_54__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_8__19_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep_1\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep_3\ : STD_LOGIC;
  signal from_memory : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \head[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \head[6]_i_11__3_n_0\ : STD_LOGIC;
  signal \head[6]_i_12__3_n_0\ : STD_LOGIC;
  signal \head[6]_i_14__3_n_0\ : STD_LOGIC;
  signal \head[6]_i_15__3_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal middle : STD_LOGIC;
  signal \middle[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \middle[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \middle[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \middle[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \middle[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \middle[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \middle[6]_i_1__14_n_0\ : STD_LOGIC;
  signal \middle[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \middle[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \middle_reg_n_0_[8]\ : STD_LOGIC;
  signal \min_latency1_carry_i_20__4_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_21__3_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_22__3_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_28__3_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_29__3_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_30__3_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_34__3_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_35__3_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^p_44_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_3__13_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__13_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__11_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_6__3_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_7__3_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^switch2channel\\.ready\ : STD_LOGIC;
  signal \tail[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__18_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1__18_n_0\ : STD_LOGIC;
  signal \tail[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \tail[6]_i_2__4_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^tail_reg[1]_0\ : STD_LOGIC;
  signal \^tail_reg[6]_0\ : STD_LOGIC;
  signal where_to_read : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \channel_old_latency[3]_i_3__2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_4__2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_6__2\ : label is "soft_lutpair344";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "aChannel/fifo_channel/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 127;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 127;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 8;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__14\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__15\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__14\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__15\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__14\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__15\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__14\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__15\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__14\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__15\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_16__14\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_16__15\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_20__13\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_21__12\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_22__8\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_34__4\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_36__3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_54__4\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__14\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__15\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__10\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__19\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__9\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__14\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__15\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \cur_state[1]_i_16\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \head[0]_i_1__11\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \head[1]_i_1__11\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \head[2]_i_1__11\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \head[3]_i_1__11\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \head[4]_i_1__3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \head[6]_i_11__3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \head[6]_i_14__3\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \head[6]_i_15__3\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \head[6]_i_2__3\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_13__4\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_18__3\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_20__4\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_21__3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_22__3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_29__3\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_30__3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__13\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \state_cur[2]_i_5__11\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \tail[0]_i_1__13\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \tail[1]_i_1__13\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \tail[2]_i_1__20\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \tail[3]_i_1__18\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \tail[4]_i_1__18\ : label is "soft_lutpair325";
begin
  \channel_old_latency_reg[3]_0\ <= \^channel_old_latency_reg[3]_0\;
  \channel_old_latency_reg[5]\ <= \^channel_old_latency_reg[5]\;
  \channel_old_latency_reg[5]_0\ <= \^channel_old_latency_reg[5]_0\;
  cur_is_even_character_reg_rep_1 <= \^cur_is_even_character_reg_rep_1\;
  cur_is_even_character_reg_rep_3 <= \^cur_is_even_character_reg_rep_3\;
  p_44_out(3 downto 0) <= \^p_44_out\(3 downto 0);
  \switch2channel\\.ready\ <= \^switch2channel\\.ready\;
  \tail_reg[1]_0\ <= \^tail_reg[1]_0\;
  \tail_reg[6]_0\ <= \^tail_reg[6]_0\;
\channel_old_latency[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F80807F7F8080"
    )
        port map (
      I0 => \^p_44_out\(0),
      I1 => \channel_old_latency_reg[3]_1\(0),
      I2 => \channel_old_latency_reg[3]_1\(1),
      I3 => \^channel_old_latency_reg[5]\,
      I4 => \^p_44_out\(1),
      I5 => \channel_old_latency_reg[3]_1\(2),
      O => \channel_old_latency_reg[0]\(0)
    );
\channel_old_latency[3]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^channel_old_latency_reg[3]_0\,
      I1 => \channel_old_latency_reg[3]_3\,
      I2 => CO(0),
      O => \^p_44_out\(1)
    );
\channel_old_latency[5]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_44_out\(2),
      I1 => \^p_44_out\(3),
      O => \^channel_old_latency_reg[5]\
    );
\channel_old_latency[6]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74474774"
    )
        port map (
      I0 => \channel_old_latency_reg[3]_2\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      O => \^p_44_out\(0)
    );
\channel_old_latency[6]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_old_latency_reg[5]_0\,
      I1 => CO(0),
      O => \^p_44_out\(2)
    );
\channel_old_latency[6]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B24D4DB2"
    )
        port map (
      I0 => Q(5),
      I1 => \min_latency1_carry_i_20__4_n_0\,
      I2 => \min_latency1_carry_i_21__3_n_0\,
      I3 => \min_latency1_carry_i_22__3_n_0\,
      I4 => Q(6),
      I5 => CO(0),
      O => \^p_44_out\(3)
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => tail_reg(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 5) => where_to_read(6 downto 1),
      ADDRBWRADDR(4) => \content_reg_bram_0_i_8__19_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 9) => B"0000000",
      DINADIN(8 downto 0) => content_reg_bram_0_1(8 downto 0),
      DINBDIN(15 downto 0) => B"0000000111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 9) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 9),
      DOUTBDOUT(8 downto 0) => from_memory(8 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \switch2channel\\.valid\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^switch2channel\\.ready\,
      WEA(0) => \^switch2channel\\.ready\,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_10__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_25__9_n_0\,
      O => DINADIN(4)
    );
\content_reg_bram_0_i_10__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_25__9_n_0\,
      O => cur_is_even_character_reg_rep_4(4)
    );
\content_reg_bram_0_i_10__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_5,
      I1 => content_reg_bram_0_4,
      I2 => from_memory(7),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[7]\,
      O => content_reg_bram_0_0(7)
    );
\content_reg_bram_0_i_11__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_26__9_n_0\,
      O => DINADIN(3)
    );
\content_reg_bram_0_i_11__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_26__9_n_0\,
      O => cur_is_even_character_reg_rep_4(3)
    );
\content_reg_bram_0_i_11__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(6),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[6]\,
      I4 => content_reg_bram_0_6,
      I5 => content_reg_bram_0_4,
      O => content_reg_bram_0_0(6)
    );
\content_reg_bram_0_i_12__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_27__9_n_0\,
      O => DINADIN(2)
    );
\content_reg_bram_0_i_12__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_27__9_n_0\,
      O => cur_is_even_character_reg_rep_4(2)
    );
\content_reg_bram_0_i_12__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_7,
      I1 => content_reg_bram_0_4,
      I2 => from_memory(5),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[5]\,
      O => content_reg_bram_0_0(5)
    );
\content_reg_bram_0_i_13__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_28__9_n_0\,
      O => DINADIN(1)
    );
\content_reg_bram_0_i_13__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_28__9_n_0\,
      O => cur_is_even_character_reg_rep_4(1)
    );
\content_reg_bram_0_i_13__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(4),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[4]\,
      I4 => content_reg_bram_0_8,
      I5 => content_reg_bram_0_4,
      O => content_reg_bram_0_0(4)
    );
\content_reg_bram_0_i_14__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_29__9_n_0\,
      O => DINADIN(0)
    );
\content_reg_bram_0_i_14__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_29__9_n_0\,
      O => cur_is_even_character_reg_rep_4(0)
    );
\content_reg_bram_0_i_14__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(3),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[3]\,
      I4 => content_reg_bram_0_9,
      I5 => content_reg_bram_0_4,
      O => content_reg_bram_0_0(3)
    );
\content_reg_bram_0_i_15__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_10,
      I1 => content_reg_bram_0_4,
      I2 => from_memory(2),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[2]\,
      O => content_reg_bram_0_0(2)
    );
\content_reg_bram_0_i_16__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => content_reg_bram_0_2,
      I3 => \content_reg_bram_0_i_21__13_n_0\,
      O => \^cur_is_even_character_reg_rep_1\
    );
\content_reg_bram_0_i_16__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => content_reg_bram_0_2,
      I3 => \content_reg_bram_0_i_20__14_n_0\,
      O => \^cur_is_even_character_reg_rep_3\
    );
\content_reg_bram_0_i_16__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_11,
      I1 => content_reg_bram_0_4,
      I2 => from_memory(1),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[1]\,
      O => content_reg_bram_0_0(1)
    );
\content_reg_bram_0_i_17__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => content_reg_bram_0_12,
      I1 => content_reg_bram_0_4,
      I2 => from_memory(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[0]\,
      O => content_reg_bram_0_0(0)
    );
\content_reg_bram_0_i_18__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBEEB"
    )
        port map (
      I0 => \^tail_reg[6]_0\,
      I1 => tail_reg(5),
      I2 => head_reg(5),
      I3 => \content_reg_bram_0_i_34__4_n_0\,
      I4 => \content_reg_bram_0_i_35__3_n_0\,
      I5 => \content_reg_bram_0_i_36__3_n_0\,
      O => \^switch2channel\\.ready\
    );
\content_reg_bram_0_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep_1\,
      O => cur_is_even_character_reg_rep_0(0)
    );
\content_reg_bram_0_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep_3\,
      O => cur_is_even_character_reg_rep_2(0)
    );
\content_reg_bram_0_i_20__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => \content_reg_bram_0_i_20__13_n_0\
    );
\content_reg_bram_0_i_20__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => from_memory(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[0]\,
      I4 => content_reg_bram_0_4,
      I5 => content_reg_bram_0_12,
      O => \content_reg_bram_0_i_20__14_n_0\
    );
\content_reg_bram_0_i_21__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \content_reg_bram_0_i_21__12_n_0\
    );
\content_reg_bram_0_i_21__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"457500004575FFFF"
    )
        port map (
      I0 => \middle_reg_n_0_[0]\,
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => from_memory(0),
      I4 => content_reg_bram_0_4,
      I5 => content_reg_bram_0_12,
      O => \content_reg_bram_0_i_21__13_n_0\
    );
\content_reg_bram_0_i_22__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => \content_reg_bram_0_i_22__8_n_0\
    );
\content_reg_bram_0_i_22__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(8),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[8]\,
      I4 => content_reg_bram_0_3,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_22__9_n_0\
    );
\content_reg_bram_0_i_23__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => head_reg(1),
      I1 => head_reg(2),
      O => \content_reg_bram_0_i_23__8_n_0\
    );
\content_reg_bram_0_i_23__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(7),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[7]\,
      I4 => content_reg_bram_0_5,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_23__9_n_0\
    );
\content_reg_bram_0_i_24__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(6),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[6]\,
      I4 => content_reg_bram_0_6,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_24__9_n_0\
    );
\content_reg_bram_0_i_25__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(5),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[5]\,
      I4 => content_reg_bram_0_7,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_25__9_n_0\
    );
\content_reg_bram_0_i_26__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(4),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[4]\,
      I4 => content_reg_bram_0_8,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_26__9_n_0\
    );
\content_reg_bram_0_i_27__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(3),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[3]\,
      I4 => content_reg_bram_0_9,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_27__9_n_0\
    );
\content_reg_bram_0_i_28__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(2),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[2]\,
      I4 => content_reg_bram_0_10,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_28__9_n_0\
    );
\content_reg_bram_0_i_29__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(1),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[1]\,
      I4 => content_reg_bram_0_11,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_29__9_n_0\
    );
\content_reg_bram_0_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EFFF00BF40FF00"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__13_n_0\,
      I1 => \content_reg_bram_0_i_21__12_n_0\,
      I2 => \head_reg[6]_0\(0),
      I3 => head_reg(6),
      I4 => head_reg(5),
      I5 => \content_reg_bram_0_i_22__8_n_0\,
      O => where_to_read(6)
    );
\content_reg_bram_0_i_33__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FFFF66FF6696FF"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      I2 => tail_reg(5),
      I3 => tail_reg(4),
      I4 => head_reg(4),
      I5 => \content_reg_bram_0_i_54__4_n_0\,
      O => \^tail_reg[6]_0\
    );
\content_reg_bram_0_i_34__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(2),
      I4 => tail_reg(4),
      O => \content_reg_bram_0_i_34__4_n_0\
    );
\content_reg_bram_0_i_35__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6666FF96FFFF66"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => tail_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \content_reg_bram_0_i_35__3_n_0\
    );
\content_reg_bram_0_i_36__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB7DBE7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(2),
      I2 => head_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      O => \content_reg_bram_0_i_36__3_n_0\
    );
\content_reg_bram_0_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556AAAAAA56AA"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(0),
      I2 => \head_reg[6]_0\(0),
      I3 => \content_reg_bram_0_i_21__12_n_0\,
      I4 => \content_reg_bram_0_i_20__13_n_0\,
      I5 => \content_reg_bram_0_i_22__8_n_0\,
      O => where_to_read(5)
    );
\content_reg_bram_0_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CCCCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__13_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(0),
      I3 => \head_reg[6]_0\(0),
      I4 => \content_reg_bram_0_i_23__8_n_0\,
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_54__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(3),
      O => \content_reg_bram_0_i_54__4_n_0\
    );
\content_reg_bram_0_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CCCCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__13_n_0\,
      I1 => head_reg(3),
      I2 => head_reg(0),
      I3 => \head_reg[6]_0\(0),
      I4 => head_reg(1),
      I5 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0B4F0"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__13_n_0\,
      I1 => \head_reg[6]_0\(0),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => state_cur(0),
      I5 => head_reg(0),
      O => where_to_read(1)
    );
\content_reg_bram_0_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_22__9_n_0\,
      O => DINADIN(7)
    );
\content_reg_bram_0_i_7__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_22__9_n_0\,
      O => cur_is_even_character_reg_rep_4(7)
    );
\content_reg_bram_0_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_23__9_n_0\,
      O => cur_is_even_character_reg_rep_4(6)
    );
\content_reg_bram_0_i_8__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => state_cur(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => \head_reg[6]_0\(0),
      O => \content_reg_bram_0_i_8__19_n_0\
    );
\content_reg_bram_0_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_23__9_n_0\,
      O => DINADIN(6)
    );
\content_reg_bram_0_i_9__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_24__9_n_0\,
      O => DINADIN(5)
    );
\content_reg_bram_0_i_9__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_24__9_n_0\,
      O => cur_is_even_character_reg_rep_4(5)
    );
\content_reg_bram_0_i_9__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_3,
      I1 => content_reg_bram_0_4,
      I2 => from_memory(8),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[8]\,
      O => content_reg_bram_0_0(8)
    );
\cur_state[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10010110"
    )
        port map (
      I0 => \content_reg_bram_0_i_36__3_n_0\,
      I1 => \content_reg_bram_0_i_35__3_n_0\,
      I2 => \content_reg_bram_0_i_34__4_n_0\,
      I3 => head_reg(5),
      I4 => tail_reg(5),
      O => \head_reg[5]_0\
    );
\head[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__11_n_0\
    );
\head[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \p_0_in__2\(1)
    );
\head[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \p_0_in__2\(2)
    );
\head[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \p_0_in__2\(3)
    );
\head[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => \p_0_in__2\(4)
    );
\head[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      I4 => head_reg(3),
      I5 => head_reg(4),
      O => \p_0_in__2\(5)
    );
\head[6]_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \head[6]_i_11__3_n_0\
    );
\head[6]_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFFFFFF"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => tail_reg(4),
      I3 => head_reg(4),
      I4 => \head[6]_i_14__3_n_0\,
      I5 => \head[6]_i_15__3_n_0\,
      O => \head[6]_i_12__3_n_0\
    );
\head[6]_i_14__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tail_reg(5),
      I1 => head_reg(5),
      O => \head[6]_i_14__3_n_0\
    );
\head[6]_i_15__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      O => \head[6]_i_15__3_n_0\
    );
\head[6]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(6),
      I1 => head_reg(5),
      I2 => \content_reg_bram_0_i_22__8_n_0\,
      O => \p_0_in__2\(6)
    );
\head[6]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => \head[6]_i_11__3_n_0\,
      I5 => \head[6]_i_12__3_n_0\,
      O => \head_reg[2]_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \head[0]_i_1__11_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_0\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(1),
      Q => head_reg(1),
      R => \tail_reg[0]_0\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(2),
      Q => head_reg(2),
      R => \tail_reg[0]_0\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(3),
      Q => head_reg(3),
      R => \tail_reg[0]_0\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(4),
      Q => head_reg(4),
      R => \tail_reg[0]_0\
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(5),
      Q => head_reg(5),
      R => \tail_reg[0]_0\
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(6),
      Q => head_reg(6),
      R => \tail_reg[0]_0\
    );
\middle[0]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(0),
      I4 => content_reg_bram_0_1(0),
      O => \middle[0]_i_1__14_n_0\
    );
\middle[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_29__9_n_0\,
      I4 => DOUTBDOUT(0),
      I5 => \middle_reg[7]_1\,
      O => D(0)
    );
\middle[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_29__9_n_0\,
      I4 => \middle_reg[7]_2\(0),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_rep(0)
    );
\middle[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(1),
      I4 => content_reg_bram_0_1(1),
      O => \middle[1]_i_1__14_n_0\
    );
\middle[1]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_28__9_n_0\,
      I4 => DOUTBDOUT(1),
      I5 => \middle_reg[7]_1\,
      O => D(1)
    );
\middle[1]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_28__9_n_0\,
      I4 => \middle_reg[7]_2\(1),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_rep(1)
    );
\middle[2]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(2),
      I4 => content_reg_bram_0_1(2),
      O => \middle[2]_i_1__14_n_0\
    );
\middle[2]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_27__9_n_0\,
      I4 => DOUTBDOUT(2),
      I5 => \middle_reg[7]_1\,
      O => D(2)
    );
\middle[2]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_27__9_n_0\,
      I4 => \middle_reg[7]_2\(2),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_rep(2)
    );
\middle[3]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(3),
      I4 => content_reg_bram_0_1(3),
      O => \middle[3]_i_1__14_n_0\
    );
\middle[3]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_26__9_n_0\,
      I4 => DOUTBDOUT(3),
      I5 => \middle_reg[7]_1\,
      O => D(3)
    );
\middle[3]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_26__9_n_0\,
      I4 => \middle_reg[7]_2\(3),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_rep(3)
    );
\middle[4]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(4),
      I4 => content_reg_bram_0_1(4),
      O => \middle[4]_i_1__14_n_0\
    );
\middle[4]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_25__9_n_0\,
      I4 => DOUTBDOUT(4),
      I5 => \middle_reg[7]_1\,
      O => D(4)
    );
\middle[4]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_25__9_n_0\,
      I4 => \middle_reg[7]_2\(4),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_rep(4)
    );
\middle[5]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(5),
      I4 => content_reg_bram_0_1(5),
      O => \middle[5]_i_1__14_n_0\
    );
\middle[5]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_24__9_n_0\,
      I4 => DOUTBDOUT(5),
      I5 => \middle_reg[7]_1\,
      O => D(5)
    );
\middle[5]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_24__9_n_0\,
      I4 => \middle_reg[7]_2\(5),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_rep(5)
    );
\middle[6]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(6),
      I4 => content_reg_bram_0_1(6),
      O => \middle[6]_i_1__14_n_0\
    );
\middle[6]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_23__9_n_0\,
      I4 => DOUTBDOUT(6),
      I5 => \middle_reg[7]_1\,
      O => D(6)
    );
\middle[6]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_23__9_n_0\,
      I4 => \middle_reg[7]_2\(6),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_rep(6)
    );
\middle[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(7),
      I4 => content_reg_bram_0_1(7),
      O => \middle[7]_i_1__6_n_0\
    );
\middle[7]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__13_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_20__14_n_0\,
      I3 => \content_reg_bram_0_i_22__9_n_0\,
      I4 => \middle_reg[7]_2\(7),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_rep(7)
    );
\middle[7]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__14_n_0\,
      I1 => \middle_reg[7]_0\,
      I2 => \content_reg_bram_0_i_21__13_n_0\,
      I3 => \content_reg_bram_0_i_22__9_n_0\,
      I4 => DOUTBDOUT(7),
      I5 => \middle_reg[7]_1\,
      O => D(7)
    );
\middle[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000824F8202"
    )
        port map (
      I0 => state_cur(1),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(2),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => \tail_reg[0]_0\,
      O => middle
    );
\middle[8]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(8),
      I4 => content_reg_bram_0_1(8),
      O => \middle[8]_i_2__4_n_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[0]_i_1__14_n_0\,
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[1]_i_1__14_n_0\,
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[2]_i_1__14_n_0\,
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[3]_i_1__14_n_0\,
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[4]_i_1__14_n_0\,
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[5]_i_1__14_n_0\,
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[6]_i_1__14_n_0\,
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[7]_i_1__6_n_0\,
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\middle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[8]_i_2__4_n_0\,
      Q => \middle_reg_n_0_[8]\,
      R => '0'
    );
\min_latency1_carry_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_20__4_n_0\,
      I1 => \min_latency1_carry_i_21__3_n_0\,
      I2 => Q(5),
      O => \^channel_old_latency_reg[5]_0\
    );
\min_latency1_carry_i_13__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => \min_latency1_carry_i_28__3_n_0\,
      I1 => \min_latency1_carry_i_29__3_n_0\,
      I2 => Q(3),
      I3 => \min_latency1_carry_i_30__3_n_0\,
      I4 => Q(4),
      O => \channel_old_latency_reg[3]\
    );
\min_latency1_carry_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_29__3_n_0\,
      I1 => \min_latency1_carry_i_28__3_n_0\,
      I2 => Q(3),
      O => \^channel_old_latency_reg[3]_0\
    );
\min_latency1_carry_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_34__3_n_0\,
      I1 => \min_latency1_carry_i_35__3_n_0\,
      I2 => Q(2),
      O => \channel_old_latency_reg[2]\
    );
\min_latency1_carry_i_19__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699966699666"
    )
        port map (
      I0 => tail_reg(1),
      I1 => head_reg(1),
      I2 => Q(0),
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => Q(1),
      O => \^tail_reg[1]_0\
    );
\min_latency1_carry_i_20__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D00FF4D"
    )
        port map (
      I0 => \min_latency1_carry_i_28__3_n_0\,
      I1 => \min_latency1_carry_i_29__3_n_0\,
      I2 => Q(3),
      I3 => \min_latency1_carry_i_30__3_n_0\,
      I4 => Q(4),
      O => \min_latency1_carry_i_20__4_n_0\
    );
\min_latency1_carry_i_21__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => head_reg(5),
      I1 => tail_reg(5),
      I2 => \state_cur[2]_i_5__11_n_0\,
      O => \min_latency1_carry_i_21__3_n_0\
    );
\min_latency1_carry_i_22__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => head_reg(6),
      I1 => tail_reg(6),
      I2 => head_reg(5),
      I3 => tail_reg(5),
      I4 => \state_cur[2]_i_5__11_n_0\,
      O => \min_latency1_carry_i_22__3_n_0\
    );
\min_latency1_carry_i_28__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      I2 => \state_cur[2]_i_7__3_n_0\,
      O => \min_latency1_carry_i_28__3_n_0\
    );
\min_latency1_carry_i_29__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => Q(2),
      I1 => \min_latency1_carry_i_34__3_n_0\,
      I2 => \min_latency1_carry_i_35__3_n_0\,
      O => \min_latency1_carry_i_29__3_n_0\
    );
\min_latency1_carry_i_30__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => \state_cur[2]_i_7__3_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \min_latency1_carry_i_30__3_n_0\
    );
\min_latency1_carry_i_34__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF642244BB40000"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => Q(1),
      I5 => Q(0),
      O => \min_latency1_carry_i_34__3_n_0\
    );
\min_latency1_carry_i_35__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696969966966696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(0),
      O => \min_latency1_carry_i_35__3_n_0\
    );
\min_latency1_carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E26060E260E2E260"
    )
        port map (
      I0 => \channel_old_latency_reg[3]_2\,
      I1 => min_latency1_carry,
      I2 => \^tail_reg[1]_0\,
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => Q(0),
      O => DI(0)
    );
\min_latency1_carry_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => Q(5),
      I1 => \min_latency1_carry_i_20__4_n_0\,
      I2 => \min_latency1_carry_i_21__3_n_0\,
      I3 => \min_latency1_carry_i_22__3_n_0\,
      I4 => Q(6),
      O => S(1)
    );
\min_latency1_carry_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990900960060660"
    )
        port map (
      I0 => \^tail_reg[1]_0\,
      I1 => min_latency1_carry,
      I2 => Q(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      I5 => \channel_old_latency_reg[3]_2\,
      O => S(0)
    );
\state_cur[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55F333F3300000"
    )
        port map (
      I0 => \state_cur[2]_i_3__13_n_0\,
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(0),
      I3 => p_0_in(0),
      I4 => state_cur(1),
      I5 => state_cur(2),
      O => state_next(0)
    );
\state_cur[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5AE54AE55AE54AE"
    )
        port map (
      I0 => state_cur(1),
      I1 => p_0_in(0),
      I2 => state_cur(0),
      I3 => state_cur(2),
      I4 => \head_reg[6]_0\(0),
      I5 => \state_cur[2]_i_3__13_n_0\,
      O => \state_cur[2]_i_1__11_n_0\
    );
\state_cur[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3A3BFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900090600"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      I2 => \state_cur[2]_i_4__13_n_0\,
      I3 => head_reg(5),
      I4 => tail_reg(5),
      I5 => \state_cur[2]_i_5__11_n_0\,
      O => \state_cur[2]_i_3__13_n_0\
    );
\state_cur[2]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFF6F9FF"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_6__3_n_0\,
      I3 => head_reg(3),
      I4 => tail_reg(3),
      I5 => \state_cur[2]_i_7__3_n_0\,
      O => \state_cur[2]_i_4__13_n_0\
    );
\state_cur[2]_i_5__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      I2 => \state_cur[2]_i_7__3_n_0\,
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => \state_cur[2]_i_5__11_n_0\
    );
\state_cur[2]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F96FFFFFFFFFF96F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_6__3_n_0\
    );
\state_cur[2]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FD0000FFFFD0FD"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_7__3_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__11_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__11_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__11_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_0\
    );
\tail[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__13_n_0\
    );
\tail[1]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__13_n_0\
    );
\tail[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \tail[2]_i_1__20_n_0\
    );
\tail[3]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(2),
      I2 => tail_reg(0),
      I3 => tail_reg(1),
      O => \tail[3]_i_1__18_n_0\
    );
\tail[4]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(3),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(2),
      O => \tail[4]_i_1__18_n_0\
    );
\tail[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_reg(5),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => tail_reg(3),
      O => \tail[5]_i_1__4_n_0\
    );
\tail[6]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => tail_reg(6),
      I1 => tail_reg(5),
      I2 => \content_reg_bram_0_i_34__4_n_0\,
      O => \tail[6]_i_2__4_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[0]_i_1__13_n_0\,
      Q => tail_reg(0),
      R => \tail_reg[0]_0\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[1]_i_1__13_n_0\,
      Q => tail_reg(1),
      R => \tail_reg[0]_0\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[2]_i_1__20_n_0\,
      Q => tail_reg(2),
      R => \tail_reg[0]_0\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[3]_i_1__18_n_0\,
      Q => tail_reg(3),
      R => \tail_reg[0]_0\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[4]_i_1__18_n_0\,
      Q => tail_reg(4),
      R => \tail_reg[0]_0\
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[5]_i_1__4_n_0\,
      Q => tail_reg(5),
      R => \tail_reg[0]_0\
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[6]_i_2__4_n_0\,
      Q => tail_reg(6),
      R => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_59\ is
  port (
    \switch2channel\\.ready\ : out STD_LOGIC;
    \tail_reg[1]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_58_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[5]\ : out STD_LOGIC;
    \channel_old_latency_reg[3]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_0\ : out STD_LOGIC;
    \tail_reg[6]_0\ : out STD_LOGIC;
    \head_reg[5]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[2]\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_0 : out STD_LOGIC;
    cur_is_even_character_reg_rep_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_2 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__0_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \channel_old_latency_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \middle_reg[5]_0\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_1\ : in STD_LOGIC;
    \middle_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_3\ : in STD_LOGIC;
    \middle_reg[0]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[3]_2\ : in STD_LOGIC;
    \channel_old_latency_reg[3]_3\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    content_reg_bram_0_12 : in STD_LOGIC;
    content_reg_bram_0_13 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_59\ : entity is "fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_59\ is
  signal \^channel_old_latency_reg[3]_0\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__10_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__11_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__10_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__9_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_22__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_22__7_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_23__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_23__7_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_24__7_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_25__7_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_26__7_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_27__7_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_28__7_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_29__7_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_34__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_35__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_36__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_54__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_8__18_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep_2\ : STD_LOGIC;
  signal from_memory : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \head[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \head[6]_i_11__2_n_0\ : STD_LOGIC;
  signal \head[6]_i_12__2_n_0\ : STD_LOGIC;
  signal \head[6]_i_14__2_n_0\ : STD_LOGIC;
  signal \head[6]_i_15__2_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal middle : STD_LOGIC;
  signal \middle[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \middle[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \middle[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \middle[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \middle[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \middle[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \middle[6]_i_1__11_n_0\ : STD_LOGIC;
  signal \middle[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \middle[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \middle_reg_n_0_[8]\ : STD_LOGIC;
  signal \min_latency1_carry_i_20__3_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_21__2_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_22__2_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_28__2_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_29__2_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_30__2_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_34__2_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_35__2_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^p_58_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_3__10_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__10_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__8_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_6__2_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_7__2_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^switch2channel\\.ready\ : STD_LOGIC;
  signal \tail[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \tail[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \tail[6]_i_2__3_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^tail_reg[1]_0\ : STD_LOGIC;
  signal \^tail_reg[6]_0\ : STD_LOGIC;
  signal where_to_read : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \channel_old_latency[3]_i_3__1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_4__1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_6__1\ : label is "soft_lutpair271";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "aChannel/fifo_channel/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 127;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 127;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 8;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__11\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__12\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__11\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__12\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__11\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__12\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__11\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__12\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__11\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__12\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_16__11\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_16__12\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_20__10\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_21__9\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_22__6\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_34__3\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_36__2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_54__3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__11\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__12\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__18\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__7\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__8\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__11\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__12\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \cur_state[1]_i_13\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \head[0]_i_1__8\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \head[1]_i_1__8\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \head[2]_i_1__8\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \head[3]_i_1__8\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \head[4]_i_1__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \head[6]_i_11__2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \head[6]_i_14__2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \head[6]_i_15__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \head[6]_i_2__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_13__3\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_18__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_20__3\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_21__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_22__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_29__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_30__2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__10\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \state_cur[2]_i_5__8\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \tail[0]_i_1__10\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \tail[1]_i_1__10\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \tail[2]_i_1__19\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \tail[3]_i_1__16\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \tail[4]_i_1__17\ : label is "soft_lutpair252";
begin
  \channel_old_latency_reg[3]_0\ <= \^channel_old_latency_reg[3]_0\;
  \channel_old_latency_reg[5]\ <= \^channel_old_latency_reg[5]\;
  \channel_old_latency_reg[5]_0\ <= \^channel_old_latency_reg[5]_0\;
  cur_is_even_character_reg_rep_0 <= \^cur_is_even_character_reg_rep_0\;
  cur_is_even_character_reg_rep_2 <= \^cur_is_even_character_reg_rep_2\;
  p_58_out(3 downto 0) <= \^p_58_out\(3 downto 0);
  \switch2channel\\.ready\ <= \^switch2channel\\.ready\;
  \tail_reg[1]_0\ <= \^tail_reg[1]_0\;
  \tail_reg[6]_0\ <= \^tail_reg[6]_0\;
\channel_old_latency[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F80807F7F8080"
    )
        port map (
      I0 => \^p_58_out\(0),
      I1 => \channel_old_latency_reg[3]_1\(0),
      I2 => \channel_old_latency_reg[3]_1\(1),
      I3 => \^channel_old_latency_reg[5]\,
      I4 => \^p_58_out\(1),
      I5 => \channel_old_latency_reg[3]_1\(2),
      O => \channel_old_latency_reg[0]\(0)
    );
\channel_old_latency[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^channel_old_latency_reg[3]_0\,
      I1 => \channel_old_latency_reg[3]_3\,
      I2 => CO(0),
      O => \^p_58_out\(1)
    );
\channel_old_latency[5]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_58_out\(2),
      I1 => \^p_58_out\(3),
      O => \^channel_old_latency_reg[5]\
    );
\channel_old_latency[6]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74474774"
    )
        port map (
      I0 => \channel_old_latency_reg[3]_2\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      O => \^p_58_out\(0)
    );
\channel_old_latency[6]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_old_latency_reg[5]_0\,
      I1 => CO(0),
      O => \^p_58_out\(2)
    );
\channel_old_latency[6]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B24D4DB2"
    )
        port map (
      I0 => Q(5),
      I1 => \min_latency1_carry_i_20__3_n_0\,
      I2 => \min_latency1_carry_i_21__2_n_0\,
      I3 => \min_latency1_carry_i_22__2_n_0\,
      I4 => Q(6),
      I5 => CO(0),
      O => \^p_58_out\(3)
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => tail_reg(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 5) => where_to_read(6 downto 1),
      ADDRBWRADDR(4) => \content_reg_bram_0_i_8__18_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 9) => B"0000000",
      DINADIN(8 downto 0) => content_reg_bram_0_1(8 downto 0),
      DINBDIN(15 downto 0) => B"0000000111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 9) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 9),
      DOUTBDOUT(8 downto 0) => from_memory(8 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \switch2channel\\.valid\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^switch2channel\\.ready\,
      WEA(0) => \^switch2channel\\.ready\,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_10__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_25__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(4)
    );
\content_reg_bram_0_i_10__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_25__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(4)
    );
\content_reg_bram_0_i_10__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_6,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(7),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[7]\,
      O => content_reg_bram_0_0(7)
    );
\content_reg_bram_0_i_11__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_26__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(3)
    );
\content_reg_bram_0_i_11__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_26__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(3)
    );
\content_reg_bram_0_i_11__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(6),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[6]\,
      I4 => content_reg_bram_0_7,
      I5 => content_reg_bram_0_5,
      O => content_reg_bram_0_0(6)
    );
\content_reg_bram_0_i_12__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_27__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(2)
    );
\content_reg_bram_0_i_12__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_27__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(2)
    );
\content_reg_bram_0_i_12__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_8,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(5),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[5]\,
      O => content_reg_bram_0_0(5)
    );
\content_reg_bram_0_i_13__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_28__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(1)
    );
\content_reg_bram_0_i_13__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_28__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(1)
    );
\content_reg_bram_0_i_13__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(4),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[4]\,
      I4 => content_reg_bram_0_9,
      I5 => content_reg_bram_0_5,
      O => content_reg_bram_0_0(4)
    );
\content_reg_bram_0_i_14__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_29__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(0)
    );
\content_reg_bram_0_i_14__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_29__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(0)
    );
\content_reg_bram_0_i_14__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(3),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[3]\,
      I4 => content_reg_bram_0_10,
      I5 => content_reg_bram_0_5,
      O => content_reg_bram_0_0(3)
    );
\content_reg_bram_0_i_15__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_11,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(2),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[2]\,
      O => content_reg_bram_0_0(2)
    );
\content_reg_bram_0_i_16__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => content_reg_bram_0_2,
      I2 => content_reg_bram_0_3,
      I3 => \content_reg_bram_0_i_21__10_n_0\,
      O => \^cur_is_even_character_reg_rep_0\
    );
\content_reg_bram_0_i_16__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => content_reg_bram_0_2,
      I2 => content_reg_bram_0_3,
      I3 => \content_reg_bram_0_i_20__11_n_0\,
      O => \^cur_is_even_character_reg_rep_2\
    );
\content_reg_bram_0_i_16__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_12,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(1),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[1]\,
      O => content_reg_bram_0_0(1)
    );
\content_reg_bram_0_i_17__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => content_reg_bram_0_13,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[0]\,
      O => content_reg_bram_0_0(0)
    );
\content_reg_bram_0_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBEEB"
    )
        port map (
      I0 => \^tail_reg[6]_0\,
      I1 => tail_reg(5),
      I2 => head_reg(5),
      I3 => \content_reg_bram_0_i_34__3_n_0\,
      I4 => \content_reg_bram_0_i_35__2_n_0\,
      I5 => \content_reg_bram_0_i_36__2_n_0\,
      O => \^switch2channel\\.ready\
    );
\content_reg_bram_0_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep_0\,
      O => cur_is_even_character_reg_rep(0)
    );
\content_reg_bram_0_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep_2\,
      O => cur_is_even_character_reg_rep_1(0)
    );
\content_reg_bram_0_i_20__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => \content_reg_bram_0_i_20__10_n_0\
    );
\content_reg_bram_0_i_20__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => from_memory(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[0]\,
      I4 => content_reg_bram_0_5,
      I5 => content_reg_bram_0_13,
      O => \content_reg_bram_0_i_20__11_n_0\
    );
\content_reg_bram_0_i_21__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"457500004575FFFF"
    )
        port map (
      I0 => \middle_reg_n_0_[0]\,
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => from_memory(0),
      I4 => content_reg_bram_0_5,
      I5 => content_reg_bram_0_13,
      O => \content_reg_bram_0_i_21__10_n_0\
    );
\content_reg_bram_0_i_21__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \content_reg_bram_0_i_21__9_n_0\
    );
\content_reg_bram_0_i_22__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => \content_reg_bram_0_i_22__6_n_0\
    );
\content_reg_bram_0_i_22__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(8),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[8]\,
      I4 => content_reg_bram_0_4,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_22__7_n_0\
    );
\content_reg_bram_0_i_23__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => head_reg(1),
      I1 => head_reg(2),
      O => \content_reg_bram_0_i_23__6_n_0\
    );
\content_reg_bram_0_i_23__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(7),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[7]\,
      I4 => content_reg_bram_0_6,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_23__7_n_0\
    );
\content_reg_bram_0_i_24__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(6),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[6]\,
      I4 => content_reg_bram_0_7,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_24__7_n_0\
    );
\content_reg_bram_0_i_25__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(5),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[5]\,
      I4 => content_reg_bram_0_8,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_25__7_n_0\
    );
\content_reg_bram_0_i_26__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(4),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[4]\,
      I4 => content_reg_bram_0_9,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_26__7_n_0\
    );
\content_reg_bram_0_i_27__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(3),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[3]\,
      I4 => content_reg_bram_0_10,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_27__7_n_0\
    );
\content_reg_bram_0_i_28__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(2),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[2]\,
      I4 => content_reg_bram_0_11,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_28__7_n_0\
    );
\content_reg_bram_0_i_29__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(1),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[1]\,
      I4 => content_reg_bram_0_12,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_29__7_n_0\
    );
\content_reg_bram_0_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EFFF00BF40FF00"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__10_n_0\,
      I1 => \content_reg_bram_0_i_21__9_n_0\,
      I2 => \head_reg[6]_0\(0),
      I3 => head_reg(6),
      I4 => head_reg(5),
      I5 => \content_reg_bram_0_i_22__6_n_0\,
      O => where_to_read(6)
    );
\content_reg_bram_0_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FFFF66FF6696FF"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      I2 => tail_reg(5),
      I3 => tail_reg(4),
      I4 => head_reg(4),
      I5 => \content_reg_bram_0_i_54__3_n_0\,
      O => \^tail_reg[6]_0\
    );
\content_reg_bram_0_i_34__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(2),
      I4 => tail_reg(4),
      O => \content_reg_bram_0_i_34__3_n_0\
    );
\content_reg_bram_0_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6666FF96FFFF66"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => tail_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \content_reg_bram_0_i_35__2_n_0\
    );
\content_reg_bram_0_i_36__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB7DBE7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(2),
      I2 => head_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      O => \content_reg_bram_0_i_36__2_n_0\
    );
\content_reg_bram_0_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556AAAAAA56AA"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(0),
      I2 => \head_reg[6]_0\(0),
      I3 => \content_reg_bram_0_i_21__9_n_0\,
      I4 => \content_reg_bram_0_i_20__10_n_0\,
      I5 => \content_reg_bram_0_i_22__6_n_0\,
      O => where_to_read(5)
    );
\content_reg_bram_0_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CCCCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__10_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(0),
      I3 => \head_reg[6]_0\(0),
      I4 => \content_reg_bram_0_i_23__6_n_0\,
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_54__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(3),
      O => \content_reg_bram_0_i_54__3_n_0\
    );
\content_reg_bram_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CCCCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__10_n_0\,
      I1 => head_reg(3),
      I2 => head_reg(0),
      I3 => \head_reg[6]_0\(0),
      I4 => head_reg(1),
      I5 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0B4F0"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__10_n_0\,
      I1 => \head_reg[6]_0\(0),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => state_cur(0),
      I5 => head_reg(0),
      O => where_to_read(1)
    );
\content_reg_bram_0_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_22__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(7)
    );
\content_reg_bram_0_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_22__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(7)
    );
\content_reg_bram_0_i_8__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => state_cur(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => \head_reg[6]_0\(0),
      O => \content_reg_bram_0_i_8__18_n_0\
    );
\content_reg_bram_0_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_23__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(6)
    );
\content_reg_bram_0_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_23__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(6)
    );
\content_reg_bram_0_i_9__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_24__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_0\(5)
    );
\content_reg_bram_0_i_9__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_24__7_n_0\,
      O => \cur_is_even_character_reg_rep__0_1\(5)
    );
\content_reg_bram_0_i_9__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_4,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(8),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[8]\,
      O => content_reg_bram_0_0(8)
    );
\cur_state[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10010110"
    )
        port map (
      I0 => \content_reg_bram_0_i_36__2_n_0\,
      I1 => \content_reg_bram_0_i_35__2_n_0\,
      I2 => \content_reg_bram_0_i_34__3_n_0\,
      I3 => head_reg(5),
      I4 => tail_reg(5),
      O => \head_reg[5]_0\
    );
\head[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__8_n_0\
    );
\head[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \p_0_in__2\(1)
    );
\head[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \p_0_in__2\(2)
    );
\head[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \p_0_in__2\(3)
    );
\head[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => \p_0_in__2\(4)
    );
\head[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      I4 => head_reg(3),
      I5 => head_reg(4),
      O => \p_0_in__2\(5)
    );
\head[6]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \head[6]_i_11__2_n_0\
    );
\head[6]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFFFFFF"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => tail_reg(4),
      I3 => head_reg(4),
      I4 => \head[6]_i_14__2_n_0\,
      I5 => \head[6]_i_15__2_n_0\,
      O => \head[6]_i_12__2_n_0\
    );
\head[6]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tail_reg(5),
      I1 => head_reg(5),
      O => \head[6]_i_14__2_n_0\
    );
\head[6]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      O => \head[6]_i_15__2_n_0\
    );
\head[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(6),
      I1 => head_reg(5),
      I2 => \content_reg_bram_0_i_22__6_n_0\,
      O => \p_0_in__2\(6)
    );
\head[6]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => \head[6]_i_11__2_n_0\,
      I5 => \head[6]_i_12__2_n_0\,
      O => \head_reg[2]_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \head[0]_i_1__8_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_0\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(1),
      Q => head_reg(1),
      R => \tail_reg[0]_0\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(2),
      Q => head_reg(2),
      R => \tail_reg[0]_0\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(3),
      Q => head_reg(3),
      R => \tail_reg[0]_0\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(4),
      Q => head_reg(4),
      R => \tail_reg[0]_0\
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(5),
      Q => head_reg(5),
      R => \tail_reg[0]_0\
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(6),
      Q => head_reg(6),
      R => \tail_reg[0]_0\
    );
\middle[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(0),
      I4 => content_reg_bram_0_1(0),
      O => \middle[0]_i_1__11_n_0\
    );
\middle[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_29__7_n_0\,
      I4 => \middle_reg[7]_0\(0),
      I5 => \middle_reg[7]_1\,
      O => D(0)
    );
\middle[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_29__7_n_0\,
      I4 => \middle_reg[7]_2\(0),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(0)
    );
\middle[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(1),
      I4 => content_reg_bram_0_1(1),
      O => \middle[1]_i_1__11_n_0\
    );
\middle[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_28__7_n_0\,
      I4 => \middle_reg[7]_0\(1),
      I5 => \middle_reg[7]_1\,
      O => D(1)
    );
\middle[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_28__7_n_0\,
      I4 => \middle_reg[7]_2\(1),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(1)
    );
\middle[2]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(2),
      I4 => content_reg_bram_0_1(2),
      O => \middle[2]_i_1__11_n_0\
    );
\middle[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_27__7_n_0\,
      I4 => \middle_reg[7]_0\(2),
      I5 => \middle_reg[7]_1\,
      O => D(2)
    );
\middle[2]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_27__7_n_0\,
      I4 => \middle_reg[7]_2\(2),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(2)
    );
\middle[3]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(3),
      I4 => content_reg_bram_0_1(3),
      O => \middle[3]_i_1__11_n_0\
    );
\middle[3]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_26__7_n_0\,
      I4 => \middle_reg[7]_0\(3),
      I5 => \middle_reg[7]_1\,
      O => D(3)
    );
\middle[3]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_26__7_n_0\,
      I4 => \middle_reg[7]_2\(3),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(3)
    );
\middle[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(4),
      I4 => content_reg_bram_0_1(4),
      O => \middle[4]_i_1__11_n_0\
    );
\middle[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_25__7_n_0\,
      I4 => \middle_reg[7]_0\(4),
      I5 => \middle_reg[7]_1\,
      O => D(4)
    );
\middle[4]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_25__7_n_0\,
      I4 => \middle_reg[7]_2\(4),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(4)
    );
\middle[5]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(5),
      I4 => content_reg_bram_0_1(5),
      O => \middle[5]_i_1__11_n_0\
    );
\middle[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_24__7_n_0\,
      I4 => \middle_reg[7]_0\(5),
      I5 => \middle_reg[7]_1\,
      O => D(5)
    );
\middle[5]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_24__7_n_0\,
      I4 => \middle_reg[7]_2\(5),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(5)
    );
\middle[6]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(6),
      I4 => content_reg_bram_0_1(6),
      O => \middle[6]_i_1__11_n_0\
    );
\middle[6]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_23__7_n_0\,
      I4 => \middle_reg[7]_0\(6),
      I5 => \middle_reg[7]_1\,
      O => D(6)
    );
\middle[6]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_23__7_n_0\,
      I4 => \middle_reg[7]_2\(6),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(6)
    );
\middle[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(7),
      I4 => content_reg_bram_0_1(7),
      O => \middle[7]_i_1__5_n_0\
    );
\middle[7]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__11_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_21__10_n_0\,
      I3 => \content_reg_bram_0_i_22__7_n_0\,
      I4 => \middle_reg[7]_0\(7),
      I5 => \middle_reg[7]_1\,
      O => D(7)
    );
\middle[7]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__10_n_0\,
      I1 => \middle_reg[5]_0\,
      I2 => \content_reg_bram_0_i_20__11_n_0\,
      I3 => \content_reg_bram_0_i_22__7_n_0\,
      I4 => \middle_reg[7]_2\(7),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__0\(7)
    );
\middle[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000824F8202"
    )
        port map (
      I0 => state_cur(1),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(2),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => \tail_reg[0]_0\,
      O => middle
    );
\middle[8]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(8),
      I4 => content_reg_bram_0_1(8),
      O => \middle[8]_i_2__3_n_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[0]_i_1__11_n_0\,
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[1]_i_1__11_n_0\,
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[2]_i_1__11_n_0\,
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[3]_i_1__11_n_0\,
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[4]_i_1__11_n_0\,
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[5]_i_1__11_n_0\,
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[6]_i_1__11_n_0\,
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[7]_i_1__5_n_0\,
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\middle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[8]_i_2__3_n_0\,
      Q => \middle_reg_n_0_[8]\,
      R => '0'
    );
\min_latency1_carry_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_20__3_n_0\,
      I1 => \min_latency1_carry_i_21__2_n_0\,
      I2 => Q(5),
      O => \^channel_old_latency_reg[5]_0\
    );
\min_latency1_carry_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => \min_latency1_carry_i_28__2_n_0\,
      I1 => \min_latency1_carry_i_29__2_n_0\,
      I2 => Q(3),
      I3 => \min_latency1_carry_i_30__2_n_0\,
      I4 => Q(4),
      O => \channel_old_latency_reg[3]\
    );
\min_latency1_carry_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_29__2_n_0\,
      I1 => \min_latency1_carry_i_28__2_n_0\,
      I2 => Q(3),
      O => \^channel_old_latency_reg[3]_0\
    );
\min_latency1_carry_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_34__2_n_0\,
      I1 => \min_latency1_carry_i_35__2_n_0\,
      I2 => Q(2),
      O => \channel_old_latency_reg[2]\
    );
\min_latency1_carry_i_19__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699966699666"
    )
        port map (
      I0 => tail_reg(1),
      I1 => head_reg(1),
      I2 => Q(0),
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => Q(1),
      O => \^tail_reg[1]_0\
    );
\min_latency1_carry_i_20__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D00FF4D"
    )
        port map (
      I0 => \min_latency1_carry_i_28__2_n_0\,
      I1 => \min_latency1_carry_i_29__2_n_0\,
      I2 => Q(3),
      I3 => \min_latency1_carry_i_30__2_n_0\,
      I4 => Q(4),
      O => \min_latency1_carry_i_20__3_n_0\
    );
\min_latency1_carry_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => head_reg(5),
      I1 => tail_reg(5),
      I2 => \state_cur[2]_i_5__8_n_0\,
      O => \min_latency1_carry_i_21__2_n_0\
    );
\min_latency1_carry_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => head_reg(6),
      I1 => tail_reg(6),
      I2 => head_reg(5),
      I3 => tail_reg(5),
      I4 => \state_cur[2]_i_5__8_n_0\,
      O => \min_latency1_carry_i_22__2_n_0\
    );
\min_latency1_carry_i_28__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      I2 => \state_cur[2]_i_7__2_n_0\,
      O => \min_latency1_carry_i_28__2_n_0\
    );
\min_latency1_carry_i_29__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => Q(2),
      I1 => \min_latency1_carry_i_34__2_n_0\,
      I2 => \min_latency1_carry_i_35__2_n_0\,
      O => \min_latency1_carry_i_29__2_n_0\
    );
\min_latency1_carry_i_30__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => \state_cur[2]_i_7__2_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \min_latency1_carry_i_30__2_n_0\
    );
\min_latency1_carry_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF642244BB40000"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => Q(1),
      I5 => Q(0),
      O => \min_latency1_carry_i_34__2_n_0\
    );
\min_latency1_carry_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696969966966696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(0),
      O => \min_latency1_carry_i_35__2_n_0\
    );
\min_latency1_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E26060E260E2E260"
    )
        port map (
      I0 => \channel_old_latency_reg[3]_2\,
      I1 => min_latency1_carry,
      I2 => \^tail_reg[1]_0\,
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => Q(0),
      O => DI(0)
    );
\min_latency1_carry_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => Q(5),
      I1 => \min_latency1_carry_i_20__3_n_0\,
      I2 => \min_latency1_carry_i_21__2_n_0\,
      I3 => \min_latency1_carry_i_22__2_n_0\,
      I4 => Q(6),
      O => S(1)
    );
\min_latency1_carry_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990900960060660"
    )
        port map (
      I0 => \^tail_reg[1]_0\,
      I1 => min_latency1_carry,
      I2 => Q(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      I5 => \channel_old_latency_reg[3]_2\,
      O => S(0)
    );
\state_cur[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55F333F3300000"
    )
        port map (
      I0 => \state_cur[2]_i_3__10_n_0\,
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(0),
      I3 => p_0_in(0),
      I4 => state_cur(1),
      I5 => state_cur(2),
      O => state_next(0)
    );
\state_cur[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5AE54AE55AE54AE"
    )
        port map (
      I0 => state_cur(1),
      I1 => p_0_in(0),
      I2 => state_cur(0),
      I3 => state_cur(2),
      I4 => \head_reg[6]_0\(0),
      I5 => \state_cur[2]_i_3__10_n_0\,
      O => \state_cur[2]_i_1__8_n_0\
    );
\state_cur[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3A3BFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900090600"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      I2 => \state_cur[2]_i_4__10_n_0\,
      I3 => head_reg(5),
      I4 => tail_reg(5),
      I5 => \state_cur[2]_i_5__8_n_0\,
      O => \state_cur[2]_i_3__10_n_0\
    );
\state_cur[2]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFF6F9FF"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_6__2_n_0\,
      I3 => head_reg(3),
      I4 => tail_reg(3),
      I5 => \state_cur[2]_i_7__2_n_0\,
      O => \state_cur[2]_i_4__10_n_0\
    );
\state_cur[2]_i_5__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      I2 => \state_cur[2]_i_7__2_n_0\,
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => \state_cur[2]_i_5__8_n_0\
    );
\state_cur[2]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F96FFFFFFFFFF96F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_6__2_n_0\
    );
\state_cur[2]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FD0000FFFFD0FD"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_7__2_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__8_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__8_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__8_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_0\
    );
\tail[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__10_n_0\
    );
\tail[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__10_n_0\
    );
\tail[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \tail[2]_i_1__19_n_0\
    );
\tail[3]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(2),
      I2 => tail_reg(0),
      I3 => tail_reg(1),
      O => \tail[3]_i_1__16_n_0\
    );
\tail[4]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(3),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(2),
      O => \tail[4]_i_1__17_n_0\
    );
\tail[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_reg(5),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => tail_reg(3),
      O => \tail[5]_i_1__3_n_0\
    );
\tail[6]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => tail_reg(6),
      I1 => tail_reg(5),
      I2 => \content_reg_bram_0_i_34__3_n_0\,
      O => \tail[6]_i_2__3_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[0]_i_1__10_n_0\,
      Q => tail_reg(0),
      R => \tail_reg[0]_0\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[1]_i_1__10_n_0\,
      Q => tail_reg(1),
      R => \tail_reg[0]_0\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[2]_i_1__19_n_0\,
      Q => tail_reg(2),
      R => \tail_reg[0]_0\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[3]_i_1__16_n_0\,
      Q => tail_reg(3),
      R => \tail_reg[0]_0\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[4]_i_1__17_n_0\,
      Q => tail_reg(4),
      R => \tail_reg[0]_0\
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[5]_i_1__3_n_0\,
      Q => tail_reg(5),
      R => \tail_reg[0]_0\
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[6]_i_2__3_n_0\,
      Q => tail_reg(6),
      R => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_72\ is
  port (
    \switch2channel\\.ready\ : out STD_LOGIC;
    \tail_reg[1]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_72_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[5]\ : out STD_LOGIC;
    \channel_old_latency_reg[3]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_0\ : out STD_LOGIC;
    \tail_reg[6]_0\ : out STD_LOGIC;
    \head_reg[5]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[2]\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_0 : out STD_LOGIC;
    cur_is_even_character_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_2 : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_rep_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \channel_old_latency_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \middle_reg[0]_0\ : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC;
    \middle_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_2\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[3]_2\ : in STD_LOGIC;
    \channel_old_latency_reg[3]_3\ : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    content_reg_bram_0_12 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_72\ : entity is "fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_72\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_72\ is
  signal \^channel_old_latency_reg[3]_0\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__7_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__8_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__7_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_22__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_22__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_23__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_23__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_24__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_25__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_26__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_27__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_28__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_29__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_34__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_35__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_36__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_54__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_8__17_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_2\ : STD_LOGIC;
  signal from_memory : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \head[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \head[6]_i_11__1_n_0\ : STD_LOGIC;
  signal \head[6]_i_12__1_n_0\ : STD_LOGIC;
  signal \head[6]_i_14__1_n_0\ : STD_LOGIC;
  signal \head[6]_i_15__1_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal middle : STD_LOGIC;
  signal \middle[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \middle[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \middle[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \middle[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \middle[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \middle[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \middle[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \middle[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \middle[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \middle_reg_n_0_[8]\ : STD_LOGIC;
  signal \min_latency1_carry_i_20__2_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_21__1_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_22__1_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_28__1_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_29__1_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_30__1_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_34__1_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_35__1_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^p_72_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_3__7_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__7_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__5_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_7__1_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^switch2channel\\.ready\ : STD_LOGIC;
  signal \tail[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \tail[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \tail[6]_i_2__2_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^tail_reg[1]_0\ : STD_LOGIC;
  signal \^tail_reg[6]_0\ : STD_LOGIC;
  signal where_to_read : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \channel_old_latency[3]_i_3__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_4__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_6__0\ : label is "soft_lutpair198";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "aChannel/fifo_channel/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 127;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 127;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 8;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__8\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__9\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__8\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__9\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__8\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__9\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__8\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__9\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__8\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__9\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_16__8\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_16__9\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_20__7\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_21__6\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_22__4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_34__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_36__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_54__2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__8\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__9\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__17\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__5\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__6\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__8\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__9\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \cur_state[1]_i_12\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \head[0]_i_1__5\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \head[1]_i_1__5\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \head[2]_i_1__5\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \head[3]_i_1__5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \head[4]_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \head[6]_i_11__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \head[6]_i_14__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \head[6]_i_15__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \head[6]_i_2__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_13__2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_18__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_20__2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_21__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_22__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_29__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_30__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__7\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \state_cur[2]_i_5__5\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tail[0]_i_1__7\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \tail[1]_i_1__7\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \tail[2]_i_1__18\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tail[3]_i_1__14\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tail[4]_i_1__16\ : label is "soft_lutpair179";
begin
  \channel_old_latency_reg[3]_0\ <= \^channel_old_latency_reg[3]_0\;
  \channel_old_latency_reg[5]\ <= \^channel_old_latency_reg[5]\;
  \channel_old_latency_reg[5]_0\ <= \^channel_old_latency_reg[5]_0\;
  cur_is_even_character_reg_0 <= \^cur_is_even_character_reg_0\;
  cur_is_even_character_reg_2 <= \^cur_is_even_character_reg_2\;
  p_72_out(3 downto 0) <= \^p_72_out\(3 downto 0);
  \switch2channel\\.ready\ <= \^switch2channel\\.ready\;
  \tail_reg[1]_0\ <= \^tail_reg[1]_0\;
  \tail_reg[6]_0\ <= \^tail_reg[6]_0\;
\channel_old_latency[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F80807F7F8080"
    )
        port map (
      I0 => \^p_72_out\(0),
      I1 => \channel_old_latency_reg[3]_1\(0),
      I2 => \channel_old_latency_reg[3]_1\(1),
      I3 => \^channel_old_latency_reg[5]\,
      I4 => \^p_72_out\(1),
      I5 => \channel_old_latency_reg[3]_1\(2),
      O => \channel_old_latency_reg[0]\(0)
    );
\channel_old_latency[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^channel_old_latency_reg[3]_0\,
      I1 => \channel_old_latency_reg[3]_3\,
      I2 => CO(0),
      O => \^p_72_out\(1)
    );
\channel_old_latency[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_72_out\(2),
      I1 => \^p_72_out\(3),
      O => \^channel_old_latency_reg[5]\
    );
\channel_old_latency[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74474774"
    )
        port map (
      I0 => \channel_old_latency_reg[3]_2\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      O => \^p_72_out\(0)
    );
\channel_old_latency[6]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_old_latency_reg[5]_0\,
      I1 => CO(0),
      O => \^p_72_out\(2)
    );
\channel_old_latency[6]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B24D4DB2"
    )
        port map (
      I0 => Q(5),
      I1 => \min_latency1_carry_i_20__2_n_0\,
      I2 => \min_latency1_carry_i_21__1_n_0\,
      I3 => \min_latency1_carry_i_22__1_n_0\,
      I4 => Q(6),
      I5 => CO(0),
      O => \^p_72_out\(3)
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => tail_reg(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 5) => where_to_read(6 downto 1),
      ADDRBWRADDR(4) => \content_reg_bram_0_i_8__17_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 9) => B"0000000",
      DINADIN(8 downto 0) => content_reg_bram_0_1(8 downto 0),
      DINBDIN(15 downto 0) => B"0000000111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 9) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 9),
      DOUTBDOUT(8 downto 0) => from_memory(8 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \switch2channel\\.valid\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^switch2channel\\.ready\,
      WEA(0) => \^switch2channel\\.ready\,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_10__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_5,
      I1 => content_reg_bram_0_4,
      I2 => from_memory(7),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[7]\,
      O => content_reg_bram_0_0(7)
    );
\content_reg_bram_0_i_10__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_25__5_n_0\,
      O => DINADIN(4)
    );
\content_reg_bram_0_i_10__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_25__5_n_0\,
      O => cur_is_even_character_reg_rep_0(4)
    );
\content_reg_bram_0_i_11__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(6),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[6]\,
      I4 => content_reg_bram_0_6,
      I5 => content_reg_bram_0_4,
      O => content_reg_bram_0_0(6)
    );
\content_reg_bram_0_i_11__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_26__5_n_0\,
      O => DINADIN(3)
    );
\content_reg_bram_0_i_11__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_26__5_n_0\,
      O => cur_is_even_character_reg_rep_0(3)
    );
\content_reg_bram_0_i_12__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_7,
      I1 => content_reg_bram_0_4,
      I2 => from_memory(5),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[5]\,
      O => content_reg_bram_0_0(5)
    );
\content_reg_bram_0_i_12__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_27__5_n_0\,
      O => DINADIN(2)
    );
\content_reg_bram_0_i_12__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_27__5_n_0\,
      O => cur_is_even_character_reg_rep_0(2)
    );
\content_reg_bram_0_i_13__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(4),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[4]\,
      I4 => content_reg_bram_0_8,
      I5 => content_reg_bram_0_4,
      O => content_reg_bram_0_0(4)
    );
\content_reg_bram_0_i_13__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_28__5_n_0\,
      O => DINADIN(1)
    );
\content_reg_bram_0_i_13__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_28__5_n_0\,
      O => cur_is_even_character_reg_rep_0(1)
    );
\content_reg_bram_0_i_14__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(3),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[3]\,
      I4 => content_reg_bram_0_9,
      I5 => content_reg_bram_0_4,
      O => content_reg_bram_0_0(3)
    );
\content_reg_bram_0_i_14__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_29__5_n_0\,
      O => DINADIN(0)
    );
\content_reg_bram_0_i_14__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_29__5_n_0\,
      O => cur_is_even_character_reg_rep_0(0)
    );
\content_reg_bram_0_i_15__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_10,
      I1 => content_reg_bram_0_4,
      I2 => from_memory(2),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[2]\,
      O => content_reg_bram_0_0(2)
    );
\content_reg_bram_0_i_16__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_11,
      I1 => content_reg_bram_0_4,
      I2 => from_memory(1),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[1]\,
      O => content_reg_bram_0_0(1)
    );
\content_reg_bram_0_i_16__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_2,
      I3 => \content_reg_bram_0_i_21__7_n_0\,
      O => \^cur_is_even_character_reg_0\
    );
\content_reg_bram_0_i_16__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => cur_is_even_character,
      I2 => content_reg_bram_0_2,
      I3 => \content_reg_bram_0_i_20__8_n_0\,
      O => \^cur_is_even_character_reg_2\
    );
\content_reg_bram_0_i_17__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => content_reg_bram_0_12,
      I1 => content_reg_bram_0_4,
      I2 => from_memory(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[0]\,
      O => content_reg_bram_0_0(0)
    );
\content_reg_bram_0_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBEEB"
    )
        port map (
      I0 => \^tail_reg[6]_0\,
      I1 => tail_reg(5),
      I2 => head_reg(5),
      I3 => \content_reg_bram_0_i_34__2_n_0\,
      I4 => \content_reg_bram_0_i_35__1_n_0\,
      I5 => \content_reg_bram_0_i_36__1_n_0\,
      O => \^switch2channel\\.ready\
    );
\content_reg_bram_0_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_is_even_character_reg_2\,
      O => cur_is_even_character_reg_1(0)
    );
\content_reg_bram_0_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_is_even_character_reg_0\,
      O => cur_is_even_character_reg(0)
    );
\content_reg_bram_0_i_20__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => \content_reg_bram_0_i_20__7_n_0\
    );
\content_reg_bram_0_i_20__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => from_memory(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[0]\,
      I4 => content_reg_bram_0_4,
      I5 => content_reg_bram_0_12,
      O => \content_reg_bram_0_i_20__8_n_0\
    );
\content_reg_bram_0_i_21__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \content_reg_bram_0_i_21__6_n_0\
    );
\content_reg_bram_0_i_21__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"457500004575FFFF"
    )
        port map (
      I0 => \middle_reg_n_0_[0]\,
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => from_memory(0),
      I4 => content_reg_bram_0_4,
      I5 => content_reg_bram_0_12,
      O => \content_reg_bram_0_i_21__7_n_0\
    );
\content_reg_bram_0_i_22__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => \content_reg_bram_0_i_22__4_n_0\
    );
\content_reg_bram_0_i_22__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(8),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[8]\,
      I4 => content_reg_bram_0_3,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_22__5_n_0\
    );
\content_reg_bram_0_i_23__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => head_reg(1),
      I1 => head_reg(2),
      O => \content_reg_bram_0_i_23__4_n_0\
    );
\content_reg_bram_0_i_23__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(7),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[7]\,
      I4 => content_reg_bram_0_5,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_23__5_n_0\
    );
\content_reg_bram_0_i_24__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(6),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[6]\,
      I4 => content_reg_bram_0_6,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_24__5_n_0\
    );
\content_reg_bram_0_i_25__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(5),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[5]\,
      I4 => content_reg_bram_0_7,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_25__5_n_0\
    );
\content_reg_bram_0_i_26__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(4),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[4]\,
      I4 => content_reg_bram_0_8,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_26__5_n_0\
    );
\content_reg_bram_0_i_27__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(3),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[3]\,
      I4 => content_reg_bram_0_9,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_27__5_n_0\
    );
\content_reg_bram_0_i_28__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(2),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[2]\,
      I4 => content_reg_bram_0_10,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_28__5_n_0\
    );
\content_reg_bram_0_i_29__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(1),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[1]\,
      I4 => content_reg_bram_0_11,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_29__5_n_0\
    );
\content_reg_bram_0_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EFFF00BF40FF00"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__7_n_0\,
      I1 => \content_reg_bram_0_i_21__6_n_0\,
      I2 => \head_reg[6]_0\(0),
      I3 => head_reg(6),
      I4 => head_reg(5),
      I5 => \content_reg_bram_0_i_22__4_n_0\,
      O => where_to_read(6)
    );
\content_reg_bram_0_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FFFF66FF6696FF"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      I2 => tail_reg(5),
      I3 => tail_reg(4),
      I4 => head_reg(4),
      I5 => \content_reg_bram_0_i_54__2_n_0\,
      O => \^tail_reg[6]_0\
    );
\content_reg_bram_0_i_34__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(2),
      I4 => tail_reg(4),
      O => \content_reg_bram_0_i_34__2_n_0\
    );
\content_reg_bram_0_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6666FF96FFFF66"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => tail_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \content_reg_bram_0_i_35__1_n_0\
    );
\content_reg_bram_0_i_36__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB7DBE7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(2),
      I2 => head_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      O => \content_reg_bram_0_i_36__1_n_0\
    );
\content_reg_bram_0_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556AAAAAA56AA"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(0),
      I2 => \head_reg[6]_0\(0),
      I3 => \content_reg_bram_0_i_21__6_n_0\,
      I4 => \content_reg_bram_0_i_20__7_n_0\,
      I5 => \content_reg_bram_0_i_22__4_n_0\,
      O => where_to_read(5)
    );
\content_reg_bram_0_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CCCCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__7_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(0),
      I3 => \head_reg[6]_0\(0),
      I4 => \content_reg_bram_0_i_23__4_n_0\,
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_54__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(3),
      O => \content_reg_bram_0_i_54__2_n_0\
    );
\content_reg_bram_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CCCCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__7_n_0\,
      I1 => head_reg(3),
      I2 => head_reg(0),
      I3 => \head_reg[6]_0\(0),
      I4 => head_reg(1),
      I5 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0B4F0"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__7_n_0\,
      I1 => \head_reg[6]_0\(0),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => state_cur(0),
      I5 => head_reg(0),
      O => where_to_read(1)
    );
\content_reg_bram_0_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_22__5_n_0\,
      O => DINADIN(7)
    );
\content_reg_bram_0_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_22__5_n_0\,
      O => cur_is_even_character_reg_rep_0(7)
    );
\content_reg_bram_0_i_8__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => state_cur(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => \head_reg[6]_0\(0),
      O => \content_reg_bram_0_i_8__17_n_0\
    );
\content_reg_bram_0_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_23__5_n_0\,
      O => DINADIN(6)
    );
\content_reg_bram_0_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_23__5_n_0\,
      O => cur_is_even_character_reg_rep_0(6)
    );
\content_reg_bram_0_i_9__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_3,
      I1 => content_reg_bram_0_4,
      I2 => from_memory(8),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[8]\,
      O => content_reg_bram_0_0(8)
    );
\content_reg_bram_0_i_9__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_24__5_n_0\,
      O => DINADIN(5)
    );
\content_reg_bram_0_i_9__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_24__5_n_0\,
      O => cur_is_even_character_reg_rep_0(5)
    );
\cur_state[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10010110"
    )
        port map (
      I0 => \content_reg_bram_0_i_36__1_n_0\,
      I1 => \content_reg_bram_0_i_35__1_n_0\,
      I2 => \content_reg_bram_0_i_34__2_n_0\,
      I3 => head_reg(5),
      I4 => tail_reg(5),
      O => \head_reg[5]_0\
    );
\head[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__5_n_0\
    );
\head[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \p_0_in__2\(1)
    );
\head[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \p_0_in__2\(2)
    );
\head[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \p_0_in__2\(3)
    );
\head[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => \p_0_in__2\(4)
    );
\head[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      I4 => head_reg(3),
      I5 => head_reg(4),
      O => \p_0_in__2\(5)
    );
\head[6]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \head[6]_i_11__1_n_0\
    );
\head[6]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFFFFFF"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => tail_reg(4),
      I3 => head_reg(4),
      I4 => \head[6]_i_14__1_n_0\,
      I5 => \head[6]_i_15__1_n_0\,
      O => \head[6]_i_12__1_n_0\
    );
\head[6]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tail_reg(5),
      I1 => head_reg(5),
      O => \head[6]_i_14__1_n_0\
    );
\head[6]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      O => \head[6]_i_15__1_n_0\
    );
\head[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(6),
      I1 => head_reg(5),
      I2 => \content_reg_bram_0_i_22__4_n_0\,
      O => \p_0_in__2\(6)
    );
\head[6]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => \head[6]_i_11__1_n_0\,
      I5 => \head[6]_i_12__1_n_0\,
      O => \head_reg[2]_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \head[0]_i_1__5_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_0\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(1),
      Q => head_reg(1),
      R => \tail_reg[0]_0\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(2),
      Q => head_reg(2),
      R => \tail_reg[0]_0\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(3),
      Q => head_reg(3),
      R => \tail_reg[0]_0\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(4),
      Q => head_reg(4),
      R => \tail_reg[0]_0\
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(5),
      Q => head_reg(5),
      R => \tail_reg[0]_0\
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(6),
      Q => head_reg(6),
      R => \tail_reg[0]_0\
    );
\middle[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_29__5_n_0\,
      I4 => \middle_reg[7]_1\(0),
      I5 => \middle_reg[7]_2\,
      O => cur_is_even_character_reg_rep(0)
    );
\middle[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(0),
      I4 => content_reg_bram_0_1(0),
      O => \middle[0]_i_1__8_n_0\
    );
\middle[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_29__5_n_0\,
      I4 => DOUTBDOUT(0),
      I5 => \middle_reg[7]_0\,
      O => D(0)
    );
\middle[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_28__5_n_0\,
      I4 => \middle_reg[7]_1\(1),
      I5 => \middle_reg[7]_2\,
      O => cur_is_even_character_reg_rep(1)
    );
\middle[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(1),
      I4 => content_reg_bram_0_1(1),
      O => \middle[1]_i_1__8_n_0\
    );
\middle[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_28__5_n_0\,
      I4 => DOUTBDOUT(1),
      I5 => \middle_reg[7]_0\,
      O => D(1)
    );
\middle[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_27__5_n_0\,
      I4 => \middle_reg[7]_1\(2),
      I5 => \middle_reg[7]_2\,
      O => cur_is_even_character_reg_rep(2)
    );
\middle[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(2),
      I4 => content_reg_bram_0_1(2),
      O => \middle[2]_i_1__8_n_0\
    );
\middle[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_27__5_n_0\,
      I4 => DOUTBDOUT(2),
      I5 => \middle_reg[7]_0\,
      O => D(2)
    );
\middle[3]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_26__5_n_0\,
      I4 => \middle_reg[7]_1\(3),
      I5 => \middle_reg[7]_2\,
      O => cur_is_even_character_reg_rep(3)
    );
\middle[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(3),
      I4 => content_reg_bram_0_1(3),
      O => \middle[3]_i_1__8_n_0\
    );
\middle[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_26__5_n_0\,
      I4 => DOUTBDOUT(3),
      I5 => \middle_reg[7]_0\,
      O => D(3)
    );
\middle[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_25__5_n_0\,
      I4 => \middle_reg[7]_1\(4),
      I5 => \middle_reg[7]_2\,
      O => cur_is_even_character_reg_rep(4)
    );
\middle[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(4),
      I4 => content_reg_bram_0_1(4),
      O => \middle[4]_i_1__8_n_0\
    );
\middle[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_25__5_n_0\,
      I4 => DOUTBDOUT(4),
      I5 => \middle_reg[7]_0\,
      O => D(4)
    );
\middle[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_24__5_n_0\,
      I4 => \middle_reg[7]_1\(5),
      I5 => \middle_reg[7]_2\,
      O => cur_is_even_character_reg_rep(5)
    );
\middle[5]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(5),
      I4 => content_reg_bram_0_1(5),
      O => \middle[5]_i_1__8_n_0\
    );
\middle[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_24__5_n_0\,
      I4 => DOUTBDOUT(5),
      I5 => \middle_reg[7]_0\,
      O => D(5)
    );
\middle[6]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_23__5_n_0\,
      I4 => \middle_reg[7]_1\(6),
      I5 => \middle_reg[7]_2\,
      O => cur_is_even_character_reg_rep(6)
    );
\middle[6]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(6),
      I4 => content_reg_bram_0_1(6),
      O => \middle[6]_i_1__8_n_0\
    );
\middle[6]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_23__5_n_0\,
      I4 => DOUTBDOUT(6),
      I5 => \middle_reg[7]_0\,
      O => D(6)
    );
\middle[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(7),
      I4 => content_reg_bram_0_1(7),
      O => \middle[7]_i_1__4_n_0\
    );
\middle[7]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__8_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__7_n_0\,
      I3 => \content_reg_bram_0_i_22__5_n_0\,
      I4 => DOUTBDOUT(7),
      I5 => \middle_reg[7]_0\,
      O => D(7)
    );
\middle[7]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__7_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__8_n_0\,
      I3 => \content_reg_bram_0_i_22__5_n_0\,
      I4 => \middle_reg[7]_1\(7),
      I5 => \middle_reg[7]_2\,
      O => cur_is_even_character_reg_rep(7)
    );
\middle[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000824F8202"
    )
        port map (
      I0 => state_cur(1),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(2),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => \tail_reg[0]_0\,
      O => middle
    );
\middle[8]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(8),
      I4 => content_reg_bram_0_1(8),
      O => \middle[8]_i_2__2_n_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[0]_i_1__8_n_0\,
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[1]_i_1__8_n_0\,
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[2]_i_1__8_n_0\,
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[3]_i_1__8_n_0\,
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[4]_i_1__8_n_0\,
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[5]_i_1__8_n_0\,
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[6]_i_1__8_n_0\,
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[7]_i_1__4_n_0\,
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\middle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[8]_i_2__2_n_0\,
      Q => \middle_reg_n_0_[8]\,
      R => '0'
    );
\min_latency1_carry_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_20__2_n_0\,
      I1 => \min_latency1_carry_i_21__1_n_0\,
      I2 => Q(5),
      O => \^channel_old_latency_reg[5]_0\
    );
\min_latency1_carry_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => \min_latency1_carry_i_28__1_n_0\,
      I1 => \min_latency1_carry_i_29__1_n_0\,
      I2 => Q(3),
      I3 => \min_latency1_carry_i_30__1_n_0\,
      I4 => Q(4),
      O => \channel_old_latency_reg[3]\
    );
\min_latency1_carry_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_29__1_n_0\,
      I1 => \min_latency1_carry_i_28__1_n_0\,
      I2 => Q(3),
      O => \^channel_old_latency_reg[3]_0\
    );
\min_latency1_carry_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_34__1_n_0\,
      I1 => \min_latency1_carry_i_35__1_n_0\,
      I2 => Q(2),
      O => \channel_old_latency_reg[2]\
    );
\min_latency1_carry_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699966699666"
    )
        port map (
      I0 => tail_reg(1),
      I1 => head_reg(1),
      I2 => Q(0),
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => Q(1),
      O => \^tail_reg[1]_0\
    );
\min_latency1_carry_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D00FF4D"
    )
        port map (
      I0 => \min_latency1_carry_i_28__1_n_0\,
      I1 => \min_latency1_carry_i_29__1_n_0\,
      I2 => Q(3),
      I3 => \min_latency1_carry_i_30__1_n_0\,
      I4 => Q(4),
      O => \min_latency1_carry_i_20__2_n_0\
    );
\min_latency1_carry_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => head_reg(5),
      I1 => tail_reg(5),
      I2 => \state_cur[2]_i_5__5_n_0\,
      O => \min_latency1_carry_i_21__1_n_0\
    );
\min_latency1_carry_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => head_reg(6),
      I1 => tail_reg(6),
      I2 => head_reg(5),
      I3 => tail_reg(5),
      I4 => \state_cur[2]_i_5__5_n_0\,
      O => \min_latency1_carry_i_22__1_n_0\
    );
\min_latency1_carry_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      I2 => \state_cur[2]_i_7__1_n_0\,
      O => \min_latency1_carry_i_28__1_n_0\
    );
\min_latency1_carry_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => Q(2),
      I1 => \min_latency1_carry_i_34__1_n_0\,
      I2 => \min_latency1_carry_i_35__1_n_0\,
      O => \min_latency1_carry_i_29__1_n_0\
    );
\min_latency1_carry_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => \state_cur[2]_i_7__1_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \min_latency1_carry_i_30__1_n_0\
    );
\min_latency1_carry_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF642244BB40000"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => Q(1),
      I5 => Q(0),
      O => \min_latency1_carry_i_34__1_n_0\
    );
\min_latency1_carry_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696969966966696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(0),
      O => \min_latency1_carry_i_35__1_n_0\
    );
\min_latency1_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E26060E260E2E260"
    )
        port map (
      I0 => \channel_old_latency_reg[3]_2\,
      I1 => min_latency1_carry,
      I2 => \^tail_reg[1]_0\,
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => Q(0),
      O => DI(0)
    );
\min_latency1_carry_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => Q(5),
      I1 => \min_latency1_carry_i_20__2_n_0\,
      I2 => \min_latency1_carry_i_21__1_n_0\,
      I3 => \min_latency1_carry_i_22__1_n_0\,
      I4 => Q(6),
      O => S(1)
    );
\min_latency1_carry_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990900960060660"
    )
        port map (
      I0 => \^tail_reg[1]_0\,
      I1 => min_latency1_carry,
      I2 => Q(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      I5 => \channel_old_latency_reg[3]_2\,
      O => S(0)
    );
\state_cur[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55F333F3300000"
    )
        port map (
      I0 => \state_cur[2]_i_3__7_n_0\,
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(0),
      I3 => p_0_in(0),
      I4 => state_cur(1),
      I5 => state_cur(2),
      O => state_next(0)
    );
\state_cur[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5AE54AE55AE54AE"
    )
        port map (
      I0 => state_cur(1),
      I1 => p_0_in(0),
      I2 => state_cur(0),
      I3 => state_cur(2),
      I4 => \head_reg[6]_0\(0),
      I5 => \state_cur[2]_i_3__7_n_0\,
      O => \state_cur[2]_i_1__5_n_0\
    );
\state_cur[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3A3BFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900090600"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      I2 => \state_cur[2]_i_4__7_n_0\,
      I3 => head_reg(5),
      I4 => tail_reg(5),
      I5 => \state_cur[2]_i_5__5_n_0\,
      O => \state_cur[2]_i_3__7_n_0\
    );
\state_cur[2]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFF6F9FF"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_6__1_n_0\,
      I3 => head_reg(3),
      I4 => tail_reg(3),
      I5 => \state_cur[2]_i_7__1_n_0\,
      O => \state_cur[2]_i_4__7_n_0\
    );
\state_cur[2]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      I2 => \state_cur[2]_i_7__1_n_0\,
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => \state_cur[2]_i_5__5_n_0\
    );
\state_cur[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F96FFFFFFFFFF96F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_6__1_n_0\
    );
\state_cur[2]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FD0000FFFFD0FD"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_7__1_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__5_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__5_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__5_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_0\
    );
\tail[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__7_n_0\
    );
\tail[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__7_n_0\
    );
\tail[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \tail[2]_i_1__18_n_0\
    );
\tail[3]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(2),
      I2 => tail_reg(0),
      I3 => tail_reg(1),
      O => \tail[3]_i_1__14_n_0\
    );
\tail[4]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(3),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(2),
      O => \tail[4]_i_1__16_n_0\
    );
\tail[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_reg(5),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => tail_reg(3),
      O => \tail[5]_i_1__2_n_0\
    );
\tail[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => tail_reg(6),
      I1 => tail_reg(5),
      I2 => \content_reg_bram_0_i_34__2_n_0\,
      O => \tail[6]_i_2__2_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[0]_i_1__7_n_0\,
      Q => tail_reg(0),
      R => \tail_reg[0]_0\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[1]_i_1__7_n_0\,
      Q => tail_reg(1),
      R => \tail_reg[0]_0\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[2]_i_1__18_n_0\,
      Q => tail_reg(2),
      R => \tail_reg[0]_0\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[3]_i_1__14_n_0\,
      Q => tail_reg(3),
      R => \tail_reg[0]_0\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[4]_i_1__16_n_0\,
      Q => tail_reg(4),
      R => \tail_reg[0]_0\
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[5]_i_1__2_n_0\,
      Q => tail_reg(5),
      R => \tail_reg[0]_0\
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[6]_i_2__2_n_0\,
      Q => tail_reg(6),
      R => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_85\ is
  port (
    \switch2channel\\.ready\ : out STD_LOGIC;
    \tail_reg[1]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_86_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[5]\ : out STD_LOGIC;
    \channel_old_latency_reg[3]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_0\ : out STD_LOGIC;
    \tail_reg[6]_0\ : out STD_LOGIC;
    \head_reg[5]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[2]\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_0 : out STD_LOGIC;
    cur_is_even_character_reg_rep_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_2 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \channel_old_latency_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \middle_reg[0]_0\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_1\ : in STD_LOGIC;
    \middle_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_3\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[3]_2\ : in STD_LOGIC;
    \channel_old_latency_reg[3]_3\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    content_reg_bram_0_12 : in STD_LOGIC;
    content_reg_bram_0_13 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_85\ : entity is "fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_85\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_85\ is
  signal \^channel_old_latency_reg[3]_0\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_22__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_22__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_23__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_23__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_24__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_25__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_26__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_27__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_28__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_29__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_34__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_35__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_36__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_54__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_8__16_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep_2\ : STD_LOGIC;
  signal from_memory : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \head[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \head[6]_i_11__0_n_0\ : STD_LOGIC;
  signal \head[6]_i_12__0_n_0\ : STD_LOGIC;
  signal \head[6]_i_14__0_n_0\ : STD_LOGIC;
  signal \head[6]_i_15__0_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal middle : STD_LOGIC;
  signal \middle[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \middle[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \middle[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \middle[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \middle[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \middle[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \middle[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \middle[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \middle[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \middle_reg_n_0_[8]\ : STD_LOGIC;
  signal \min_latency1_carry_i_20__1_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_21__0_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_22__0_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_28__0_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_29__0_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_30__0_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_34__0_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_35__0_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^p_86_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_3__4_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__4_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_7__0_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^switch2channel\\.ready\ : STD_LOGIC;
  signal \tail[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \tail[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \tail[6]_i_2__1_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^tail_reg[1]_0\ : STD_LOGIC;
  signal \^tail_reg[6]_0\ : STD_LOGIC;
  signal where_to_read : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \channel_old_latency[3]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_6\ : label is "soft_lutpair129";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "aChannel/fifo_channel/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 127;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 127;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 8;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__5\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__6\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__5\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__6\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__5\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__6\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__5\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__6\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__5\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__6\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_16__5\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_16__6\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_20__4\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_21__3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_22__2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_34__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_36__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_54__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_6__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__5\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__6\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__16\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__5\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__6\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \cur_state[1]_i_15\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \head[0]_i_1__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \head[1]_i_1__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \head[2]_i_1__2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \head[3]_i_1__2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \head[4]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \head[6]_i_11__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \head[6]_i_14__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \head[6]_i_15__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \head[6]_i_2__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_13__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_18__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_20__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_21__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_22__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_29__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_30__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \state_cur[1]_i_1__4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \state_cur[2]_i_5__2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \tail[0]_i_1__4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tail[1]_i_1__4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tail[2]_i_1__17\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tail[3]_i_1__12\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tail[4]_i_1__15\ : label is "soft_lutpair110";
begin
  \channel_old_latency_reg[3]_0\ <= \^channel_old_latency_reg[3]_0\;
  \channel_old_latency_reg[5]\ <= \^channel_old_latency_reg[5]\;
  \channel_old_latency_reg[5]_0\ <= \^channel_old_latency_reg[5]_0\;
  cur_is_even_character_reg_rep_0 <= \^cur_is_even_character_reg_rep_0\;
  cur_is_even_character_reg_rep_2 <= \^cur_is_even_character_reg_rep_2\;
  p_86_out(3 downto 0) <= \^p_86_out\(3 downto 0);
  \switch2channel\\.ready\ <= \^switch2channel\\.ready\;
  \tail_reg[1]_0\ <= \^tail_reg[1]_0\;
  \tail_reg[6]_0\ <= \^tail_reg[6]_0\;
\channel_old_latency[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F80807F7F8080"
    )
        port map (
      I0 => \^p_86_out\(0),
      I1 => \channel_old_latency_reg[3]_1\(0),
      I2 => \channel_old_latency_reg[3]_1\(1),
      I3 => \^channel_old_latency_reg[5]\,
      I4 => \^p_86_out\(1),
      I5 => \channel_old_latency_reg[3]_1\(2),
      O => \channel_old_latency_reg[0]\(0)
    );
\channel_old_latency[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^channel_old_latency_reg[3]_0\,
      I1 => \channel_old_latency_reg[3]_3\,
      I2 => CO(0),
      O => \^p_86_out\(1)
    );
\channel_old_latency[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_86_out\(2),
      I1 => \^p_86_out\(3),
      O => \^channel_old_latency_reg[5]\
    );
\channel_old_latency[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74474774"
    )
        port map (
      I0 => \channel_old_latency_reg[3]_2\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      O => \^p_86_out\(0)
    );
\channel_old_latency[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_old_latency_reg[5]_0\,
      I1 => CO(0),
      O => \^p_86_out\(2)
    );
\channel_old_latency[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B24D4DB2"
    )
        port map (
      I0 => Q(5),
      I1 => \min_latency1_carry_i_20__1_n_0\,
      I2 => \min_latency1_carry_i_21__0_n_0\,
      I3 => \min_latency1_carry_i_22__0_n_0\,
      I4 => Q(6),
      I5 => CO(0),
      O => \^p_86_out\(3)
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => tail_reg(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 5) => where_to_read(6 downto 1),
      ADDRBWRADDR(4) => \content_reg_bram_0_i_8__16_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 9) => B"0000000",
      DINADIN(8 downto 0) => content_reg_bram_0_1(8 downto 0),
      DINBDIN(15 downto 0) => B"0000000111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 9) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 9),
      DOUTBDOUT(8 downto 0) => from_memory(8 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \switch2channel\\.valid\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^switch2channel\\.ready\,
      WEA(0) => \^switch2channel\\.ready\,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_10__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_25__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_0\(4)
    );
\content_reg_bram_0_i_10__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_25__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_1\(4)
    );
\content_reg_bram_0_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_6,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(7),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[7]\,
      O => content_reg_bram_0_0(7)
    );
\content_reg_bram_0_i_11__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_26__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_0\(3)
    );
\content_reg_bram_0_i_11__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_26__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_1\(3)
    );
\content_reg_bram_0_i_11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(6),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[6]\,
      I4 => content_reg_bram_0_7,
      I5 => content_reg_bram_0_5,
      O => content_reg_bram_0_0(6)
    );
\content_reg_bram_0_i_12__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_27__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_0\(2)
    );
\content_reg_bram_0_i_12__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_27__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_1\(2)
    );
\content_reg_bram_0_i_12__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_8,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(5),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[5]\,
      O => content_reg_bram_0_0(5)
    );
\content_reg_bram_0_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_28__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_0\(1)
    );
\content_reg_bram_0_i_13__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_28__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_1\(1)
    );
\content_reg_bram_0_i_13__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(4),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[4]\,
      I4 => content_reg_bram_0_9,
      I5 => content_reg_bram_0_5,
      O => content_reg_bram_0_0(4)
    );
\content_reg_bram_0_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_29__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_0\(0)
    );
\content_reg_bram_0_i_14__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_29__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_1\(0)
    );
\content_reg_bram_0_i_14__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => from_memory(3),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[3]\,
      I4 => content_reg_bram_0_10,
      I5 => content_reg_bram_0_5,
      O => content_reg_bram_0_0(3)
    );
\content_reg_bram_0_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_11,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(2),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[2]\,
      O => content_reg_bram_0_0(2)
    );
\content_reg_bram_0_i_16__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => content_reg_bram_0_2,
      I2 => content_reg_bram_0_3,
      I3 => \content_reg_bram_0_i_21__4_n_0\,
      O => \^cur_is_even_character_reg_rep_0\
    );
\content_reg_bram_0_i_16__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => content_reg_bram_0_2,
      I2 => content_reg_bram_0_3,
      I3 => \content_reg_bram_0_i_20__5_n_0\,
      O => \^cur_is_even_character_reg_rep_2\
    );
\content_reg_bram_0_i_16__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_12,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(1),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[1]\,
      O => content_reg_bram_0_0(1)
    );
\content_reg_bram_0_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => content_reg_bram_0_13,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[0]\,
      O => content_reg_bram_0_0(0)
    );
\content_reg_bram_0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBEEB"
    )
        port map (
      I0 => \^tail_reg[6]_0\,
      I1 => tail_reg(5),
      I2 => head_reg(5),
      I3 => \content_reg_bram_0_i_34__1_n_0\,
      I4 => \content_reg_bram_0_i_35__0_n_0\,
      I5 => \content_reg_bram_0_i_36__0_n_0\,
      O => \^switch2channel\\.ready\
    );
\content_reg_bram_0_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep_0\,
      O => cur_is_even_character_reg_rep(0)
    );
\content_reg_bram_0_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep_2\,
      O => cur_is_even_character_reg_rep_1(0)
    );
\content_reg_bram_0_i_20__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => \content_reg_bram_0_i_20__4_n_0\
    );
\content_reg_bram_0_i_20__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => from_memory(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[0]\,
      I4 => content_reg_bram_0_5,
      I5 => content_reg_bram_0_13,
      O => \content_reg_bram_0_i_20__5_n_0\
    );
\content_reg_bram_0_i_21__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \content_reg_bram_0_i_21__3_n_0\
    );
\content_reg_bram_0_i_21__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"457500004575FFFF"
    )
        port map (
      I0 => \middle_reg_n_0_[0]\,
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => from_memory(0),
      I4 => content_reg_bram_0_5,
      I5 => content_reg_bram_0_13,
      O => \content_reg_bram_0_i_21__4_n_0\
    );
\content_reg_bram_0_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => \content_reg_bram_0_i_22__2_n_0\
    );
\content_reg_bram_0_i_22__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(8),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[8]\,
      I4 => content_reg_bram_0_4,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_22__3_n_0\
    );
\content_reg_bram_0_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => head_reg(1),
      I1 => head_reg(2),
      O => \content_reg_bram_0_i_23__2_n_0\
    );
\content_reg_bram_0_i_23__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(7),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[7]\,
      I4 => content_reg_bram_0_6,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_23__3_n_0\
    );
\content_reg_bram_0_i_24__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(6),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[6]\,
      I4 => content_reg_bram_0_7,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_24__3_n_0\
    );
\content_reg_bram_0_i_25__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(5),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[5]\,
      I4 => content_reg_bram_0_8,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_25__3_n_0\
    );
\content_reg_bram_0_i_26__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(4),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[4]\,
      I4 => content_reg_bram_0_9,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_26__3_n_0\
    );
\content_reg_bram_0_i_27__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(3),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[3]\,
      I4 => content_reg_bram_0_10,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_27__3_n_0\
    );
\content_reg_bram_0_i_28__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(2),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[2]\,
      I4 => content_reg_bram_0_11,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_28__3_n_0\
    );
\content_reg_bram_0_i_29__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => from_memory(1),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[1]\,
      I4 => content_reg_bram_0_12,
      I5 => content_reg_bram_0_5,
      O => \content_reg_bram_0_i_29__3_n_0\
    );
\content_reg_bram_0_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EFFF00BF40FF00"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__4_n_0\,
      I1 => \content_reg_bram_0_i_21__3_n_0\,
      I2 => \head_reg[6]_0\(0),
      I3 => head_reg(6),
      I4 => head_reg(5),
      I5 => \content_reg_bram_0_i_22__2_n_0\,
      O => where_to_read(6)
    );
\content_reg_bram_0_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FFFF66FF6696FF"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      I2 => tail_reg(5),
      I3 => tail_reg(4),
      I4 => head_reg(4),
      I5 => \content_reg_bram_0_i_54__1_n_0\,
      O => \^tail_reg[6]_0\
    );
\content_reg_bram_0_i_34__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(2),
      I4 => tail_reg(4),
      O => \content_reg_bram_0_i_34__1_n_0\
    );
\content_reg_bram_0_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6666FF96FFFF66"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => tail_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => \content_reg_bram_0_i_35__0_n_0\
    );
\content_reg_bram_0_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB7DBE7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(2),
      I2 => head_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      O => \content_reg_bram_0_i_36__0_n_0\
    );
\content_reg_bram_0_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556AAAAAA56AA"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(0),
      I2 => \head_reg[6]_0\(0),
      I3 => \content_reg_bram_0_i_21__3_n_0\,
      I4 => \content_reg_bram_0_i_20__4_n_0\,
      I5 => \content_reg_bram_0_i_22__2_n_0\,
      O => where_to_read(5)
    );
\content_reg_bram_0_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CCCCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__4_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(0),
      I3 => \head_reg[6]_0\(0),
      I4 => \content_reg_bram_0_i_23__2_n_0\,
      I5 => head_reg(3),
      O => where_to_read(4)
    );
\content_reg_bram_0_i_54__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(3),
      O => \content_reg_bram_0_i_54__1_n_0\
    );
\content_reg_bram_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CCCCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__4_n_0\,
      I1 => head_reg(3),
      I2 => head_reg(0),
      I3 => \head_reg[6]_0\(0),
      I4 => head_reg(1),
      I5 => head_reg(2),
      O => where_to_read(3)
    );
\content_reg_bram_0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0B4F0"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__4_n_0\,
      I1 => \head_reg[6]_0\(0),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => state_cur(0),
      I5 => head_reg(0),
      O => where_to_read(1)
    );
\content_reg_bram_0_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_22__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_0\(7)
    );
\content_reg_bram_0_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_22__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_1\(7)
    );
\content_reg_bram_0_i_8__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => state_cur(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => \head_reg[6]_0\(0),
      O => \content_reg_bram_0_i_8__16_n_0\
    );
\content_reg_bram_0_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_23__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_0\(6)
    );
\content_reg_bram_0_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_23__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_1\(6)
    );
\content_reg_bram_0_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_24__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_0\(5)
    );
\content_reg_bram_0_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_24__3_n_0\,
      O => \cur_is_even_character_reg_rep__1_1\(5)
    );
\content_reg_bram_0_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_4,
      I1 => content_reg_bram_0_5,
      I2 => from_memory(8),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[8]\,
      O => content_reg_bram_0_0(8)
    );
\cur_state[1]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10010110"
    )
        port map (
      I0 => \content_reg_bram_0_i_36__0_n_0\,
      I1 => \content_reg_bram_0_i_35__0_n_0\,
      I2 => \content_reg_bram_0_i_34__1_n_0\,
      I3 => head_reg(5),
      I4 => tail_reg(5),
      O => \head_reg[5]_0\
    );
\head[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1__2_n_0\
    );
\head[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \p_0_in__2\(1)
    );
\head[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \p_0_in__2\(2)
    );
\head[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \p_0_in__2\(3)
    );
\head[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => \p_0_in__2\(4)
    );
\head[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      I4 => head_reg(3),
      I5 => head_reg(4),
      O => \p_0_in__2\(5)
    );
\head[6]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \head[6]_i_11__0_n_0\
    );
\head[6]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFFFFFF"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => tail_reg(4),
      I3 => head_reg(4),
      I4 => \head[6]_i_14__0_n_0\,
      I5 => \head[6]_i_15__0_n_0\,
      O => \head[6]_i_12__0_n_0\
    );
\head[6]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tail_reg(5),
      I1 => head_reg(5),
      O => \head[6]_i_14__0_n_0\
    );
\head[6]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      O => \head[6]_i_15__0_n_0\
    );
\head[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(6),
      I1 => head_reg(5),
      I2 => \content_reg_bram_0_i_22__2_n_0\,
      O => \p_0_in__2\(6)
    );
\head[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => \head[6]_i_11__0_n_0\,
      I5 => \head[6]_i_12__0_n_0\,
      O => \head_reg[2]_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \head[0]_i_1__2_n_0\,
      Q => head_reg(0),
      R => \tail_reg[0]_0\
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(1),
      Q => head_reg(1),
      R => \tail_reg[0]_0\
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(2),
      Q => head_reg(2),
      R => \tail_reg[0]_0\
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(3),
      Q => head_reg(3),
      R => \tail_reg[0]_0\
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(4),
      Q => head_reg(4),
      R => \tail_reg[0]_0\
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(5),
      Q => head_reg(5),
      R => \tail_reg[0]_0\
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(6),
      Q => head_reg(6),
      R => \tail_reg[0]_0\
    );
\middle[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(0),
      I4 => content_reg_bram_0_1(0),
      O => \middle[0]_i_1__5_n_0\
    );
\middle[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_29__3_n_0\,
      I4 => \middle_reg[7]_0\(0),
      I5 => \middle_reg[7]_1\,
      O => D(0)
    );
\middle[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_29__3_n_0\,
      I4 => \middle_reg[7]_2\(0),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__1\(0)
    );
\middle[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(1),
      I4 => content_reg_bram_0_1(1),
      O => \middle[1]_i_1__5_n_0\
    );
\middle[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_28__3_n_0\,
      I4 => \middle_reg[7]_0\(1),
      I5 => \middle_reg[7]_1\,
      O => D(1)
    );
\middle[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_28__3_n_0\,
      I4 => \middle_reg[7]_2\(1),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__1\(1)
    );
\middle[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(2),
      I4 => content_reg_bram_0_1(2),
      O => \middle[2]_i_1__5_n_0\
    );
\middle[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_27__3_n_0\,
      I4 => \middle_reg[7]_0\(2),
      I5 => \middle_reg[7]_1\,
      O => D(2)
    );
\middle[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_27__3_n_0\,
      I4 => \middle_reg[7]_2\(2),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__1\(2)
    );
\middle[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(3),
      I4 => content_reg_bram_0_1(3),
      O => \middle[3]_i_1__5_n_0\
    );
\middle[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_26__3_n_0\,
      I4 => \middle_reg[7]_0\(3),
      I5 => \middle_reg[7]_1\,
      O => D(3)
    );
\middle[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_26__3_n_0\,
      I4 => \middle_reg[7]_2\(3),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__1\(3)
    );
\middle[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(4),
      I4 => content_reg_bram_0_1(4),
      O => \middle[4]_i_1__5_n_0\
    );
\middle[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_25__3_n_0\,
      I4 => \middle_reg[7]_0\(4),
      I5 => \middle_reg[7]_1\,
      O => D(4)
    );
\middle[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_25__3_n_0\,
      I4 => \middle_reg[7]_2\(4),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__1\(4)
    );
\middle[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(5),
      I4 => content_reg_bram_0_1(5),
      O => \middle[5]_i_1__5_n_0\
    );
\middle[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_24__3_n_0\,
      I4 => \middle_reg[7]_0\(5),
      I5 => \middle_reg[7]_1\,
      O => D(5)
    );
\middle[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_24__3_n_0\,
      I4 => \middle_reg[7]_2\(5),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__1\(5)
    );
\middle[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(6),
      I4 => content_reg_bram_0_1(6),
      O => \middle[6]_i_1__5_n_0\
    );
\middle[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_23__3_n_0\,
      I4 => \middle_reg[7]_0\(6),
      I5 => \middle_reg[7]_1\,
      O => D(6)
    );
\middle[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_23__3_n_0\,
      I4 => \middle_reg[7]_2\(6),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__1\(6)
    );
\middle[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(7),
      I4 => content_reg_bram_0_1(7),
      O => \middle[7]_i_1__3_n_0\
    );
\middle[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__5_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_21__4_n_0\,
      I3 => \content_reg_bram_0_i_22__3_n_0\,
      I4 => \middle_reg[7]_0\(7),
      I5 => \middle_reg[7]_1\,
      O => D(7)
    );
\middle[7]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__4_n_0\,
      I1 => \middle_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__5_n_0\,
      I3 => \content_reg_bram_0_i_22__3_n_0\,
      I4 => \middle_reg[7]_2\(7),
      I5 => \middle_reg[7]_3\,
      O => \cur_is_even_character_reg_rep__1\(7)
    );
\middle[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000824F8202"
    )
        port map (
      I0 => state_cur(1),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(2),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => \tail_reg[0]_0\,
      O => middle
    );
\middle[8]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      I3 => from_memory(8),
      I4 => content_reg_bram_0_1(8),
      O => \middle[8]_i_2__1_n_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[0]_i_1__5_n_0\,
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[1]_i_1__5_n_0\,
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[2]_i_1__5_n_0\,
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[3]_i_1__5_n_0\,
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[4]_i_1__5_n_0\,
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[5]_i_1__5_n_0\,
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[6]_i_1__5_n_0\,
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[7]_i_1__3_n_0\,
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\middle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => \middle[8]_i_2__1_n_0\,
      Q => \middle_reg_n_0_[8]\,
      R => '0'
    );
\min_latency1_carry_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_20__1_n_0\,
      I1 => \min_latency1_carry_i_21__0_n_0\,
      I2 => Q(5),
      O => \^channel_old_latency_reg[5]_0\
    );
\min_latency1_carry_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => \min_latency1_carry_i_28__0_n_0\,
      I1 => \min_latency1_carry_i_29__0_n_0\,
      I2 => Q(3),
      I3 => \min_latency1_carry_i_30__0_n_0\,
      I4 => Q(4),
      O => \channel_old_latency_reg[3]\
    );
\min_latency1_carry_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_29__0_n_0\,
      I1 => \min_latency1_carry_i_28__0_n_0\,
      I2 => Q(3),
      O => \^channel_old_latency_reg[3]_0\
    );
\min_latency1_carry_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_34__0_n_0\,
      I1 => \min_latency1_carry_i_35__0_n_0\,
      I2 => Q(2),
      O => \channel_old_latency_reg[2]\
    );
\min_latency1_carry_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699966699666"
    )
        port map (
      I0 => tail_reg(1),
      I1 => head_reg(1),
      I2 => Q(0),
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => Q(1),
      O => \^tail_reg[1]_0\
    );
\min_latency1_carry_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D00FF4D"
    )
        port map (
      I0 => \min_latency1_carry_i_28__0_n_0\,
      I1 => \min_latency1_carry_i_29__0_n_0\,
      I2 => Q(3),
      I3 => \min_latency1_carry_i_30__0_n_0\,
      I4 => Q(4),
      O => \min_latency1_carry_i_20__1_n_0\
    );
\min_latency1_carry_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => head_reg(5),
      I1 => tail_reg(5),
      I2 => \state_cur[2]_i_5__2_n_0\,
      O => \min_latency1_carry_i_21__0_n_0\
    );
\min_latency1_carry_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => head_reg(6),
      I1 => tail_reg(6),
      I2 => head_reg(5),
      I3 => tail_reg(5),
      I4 => \state_cur[2]_i_5__2_n_0\,
      O => \min_latency1_carry_i_22__0_n_0\
    );
\min_latency1_carry_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      I2 => \state_cur[2]_i_7__0_n_0\,
      O => \min_latency1_carry_i_28__0_n_0\
    );
\min_latency1_carry_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => Q(2),
      I1 => \min_latency1_carry_i_34__0_n_0\,
      I2 => \min_latency1_carry_i_35__0_n_0\,
      O => \min_latency1_carry_i_29__0_n_0\
    );
\min_latency1_carry_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => \state_cur[2]_i_7__0_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => \min_latency1_carry_i_30__0_n_0\
    );
\min_latency1_carry_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF642244BB40000"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => Q(1),
      I5 => Q(0),
      O => \min_latency1_carry_i_34__0_n_0\
    );
\min_latency1_carry_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696969966966696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(0),
      O => \min_latency1_carry_i_35__0_n_0\
    );
\min_latency1_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E26060E260E2E260"
    )
        port map (
      I0 => \channel_old_latency_reg[3]_2\,
      I1 => min_latency1_carry,
      I2 => \^tail_reg[1]_0\,
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => Q(0),
      O => DI(0)
    );
\min_latency1_carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => Q(5),
      I1 => \min_latency1_carry_i_20__1_n_0\,
      I2 => \min_latency1_carry_i_21__0_n_0\,
      I3 => \min_latency1_carry_i_22__0_n_0\,
      I4 => Q(6),
      O => S(1)
    );
\min_latency1_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990900960060660"
    )
        port map (
      I0 => \^tail_reg[1]_0\,
      I1 => min_latency1_carry,
      I2 => Q(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      I5 => \channel_old_latency_reg[3]_2\,
      O => S(0)
    );
\state_cur[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55F333F3300000"
    )
        port map (
      I0 => \state_cur[2]_i_3__4_n_0\,
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(0),
      I3 => p_0_in(0),
      I4 => state_cur(1),
      I5 => state_cur(2),
      O => state_next(0)
    );
\state_cur[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5AE54AE55AE54AE"
    )
        port map (
      I0 => state_cur(1),
      I1 => p_0_in(0),
      I2 => state_cur(0),
      I3 => state_cur(2),
      I4 => \head_reg[6]_0\(0),
      I5 => \state_cur[2]_i_3__4_n_0\,
      O => \state_cur[2]_i_1__2_n_0\
    );
\state_cur[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3A3BFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900090600"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      I2 => \state_cur[2]_i_4__4_n_0\,
      I3 => head_reg(5),
      I4 => tail_reg(5),
      I5 => \state_cur[2]_i_5__2_n_0\,
      O => \state_cur[2]_i_3__4_n_0\
    );
\state_cur[2]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFF6F9FF"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_6__0_n_0\,
      I3 => head_reg(3),
      I4 => tail_reg(3),
      I5 => \state_cur[2]_i_7__0_n_0\,
      O => \state_cur[2]_i_4__4_n_0\
    );
\state_cur[2]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      I2 => \state_cur[2]_i_7__0_n_0\,
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => \state_cur[2]_i_5__2_n_0\
    );
\state_cur[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F96FFFFFFFFFF96F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_6__0_n_0\
    );
\state_cur[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FD0000FFFFD0FD"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_7__0_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__2_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__2_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => \tail_reg[0]_0\
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__2_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => \tail_reg[0]_0\
    );
\tail[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__4_n_0\
    );
\tail[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__4_n_0\
    );
\tail[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \tail[2]_i_1__17_n_0\
    );
\tail[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(2),
      I2 => tail_reg(0),
      I3 => tail_reg(1),
      O => \tail[3]_i_1__12_n_0\
    );
\tail[4]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(3),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(2),
      O => \tail[4]_i_1__15_n_0\
    );
\tail[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_reg(5),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => tail_reg(3),
      O => \tail[5]_i_1__1_n_0\
    );
\tail[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => tail_reg(6),
      I1 => tail_reg(5),
      I2 => \content_reg_bram_0_i_34__1_n_0\,
      O => \tail[6]_i_2__1_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[0]_i_1__4_n_0\,
      Q => tail_reg(0),
      R => \tail_reg[0]_0\
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[1]_i_1__4_n_0\,
      Q => tail_reg(1),
      R => \tail_reg[0]_0\
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[2]_i_1__17_n_0\,
      Q => tail_reg(2),
      R => \tail_reg[0]_0\
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[3]_i_1__12_n_0\,
      Q => tail_reg(3),
      R => \tail_reg[0]_0\
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[4]_i_1__15_n_0\,
      Q => tail_reg(4),
      R => \tail_reg[0]_0\
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[5]_i_1__1_n_0\,
      Q => tail_reg(5),
      R => \tail_reg[0]_0\
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[6]_i_2__1_n_0\,
      Q => tail_reg(6),
      R => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_98\ is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \switch2channel\\.ready\ : out STD_LOGIC;
    \tail_reg[1]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_1\ : out STD_LOGIC;
    \channel_old_latency_reg[3]\ : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \channel_old_latency_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_1\ : out STD_LOGIC;
    \tail_reg[6]_0\ : out STD_LOGIC;
    \head_reg[5]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[2]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    cur_is_even_character_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \channel_old_latency_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[0]_0\ : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_1\ : in STD_LOGIC;
    \middle_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_3\ : in STD_LOGIC;
    \channel_old_latency_reg[4]\ : in STD_LOGIC;
    \channel_old_latency_reg[4]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[0]_1\ : in STD_LOGIC;
    \channel_old_latency_reg[4]_1\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    content_reg_bram_0_12 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_98\ : entity is "fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_98\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_98\ is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \channel_old_latency[1]_i_3_n_0\ : STD_LOGIC;
  signal \^channel_old_latency_reg[3]_0\ : STD_LOGIC;
  signal \^channel_old_latency_reg[3]_1\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]_0\ : STD_LOGIC;
  signal \^channel_old_latency_reg[5]_1\ : STD_LOGIC;
  signal \content_reg_bram_0_i_20__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_22__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_22__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_23__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_23__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_24__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_24__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_25__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_25__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_26__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_27__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_28__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_29__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_45__0_n_0\ : STD_LOGIC;
  signal content_reg_bram_0_i_46_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_47_n_0 : STD_LOGIC;
  signal \content_reg_bram_0_i_70__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_8__15_n_0\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1\ : STD_LOGIC;
  signal \^cur_is_even_character_reg_rep__1_1\ : STD_LOGIC;
  signal \head[0]_i_1_n_0\ : STD_LOGIC;
  signal \head[6]_i_11_n_0\ : STD_LOGIC;
  signal \head[6]_i_12_n_0\ : STD_LOGIC;
  signal \head[6]_i_14_n_0\ : STD_LOGIC;
  signal \head[6]_i_15_n_0\ : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal middle : STD_LOGIC;
  signal \middle_reg_n_0_[0]\ : STD_LOGIC;
  signal \middle_reg_n_0_[1]\ : STD_LOGIC;
  signal \middle_reg_n_0_[2]\ : STD_LOGIC;
  signal \middle_reg_n_0_[3]\ : STD_LOGIC;
  signal \middle_reg_n_0_[4]\ : STD_LOGIC;
  signal \middle_reg_n_0_[5]\ : STD_LOGIC;
  signal \middle_reg_n_0_[6]\ : STD_LOGIC;
  signal \middle_reg_n_0_[7]\ : STD_LOGIC;
  signal \middle_reg_n_0_[8]\ : STD_LOGIC;
  signal \min_latency1_carry_i_19__0_n_0\ : STD_LOGIC;
  signal \min_latency1_carry_i_26__6_n_0\ : STD_LOGIC;
  signal min_latency1_carry_i_27_n_0 : STD_LOGIC;
  signal min_latency1_carry_i_28_n_0 : STD_LOGIC;
  signal min_latency1_carry_i_29_n_0 : STD_LOGIC;
  signal min_latency1_carry_i_30_n_0 : STD_LOGIC;
  signal min_latency1_carry_i_34_n_0 : STD_LOGIC;
  signal min_latency1_carry_i_35_n_0 : STD_LOGIC;
  signal min_latency1_carry_i_36_n_0 : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal state_cur : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_cur[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_5_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_6_n_0\ : STD_LOGIC;
  signal \state_cur[2]_i_7_n_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \switch2channel\\.latency\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^switch2channel\\.ready\ : STD_LOGIC;
  signal \tail[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \tail[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \tail[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \tail[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \tail[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \tail[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \tail[6]_i_2__0_n_0\ : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^tail_reg[1]_0\ : STD_LOGIC;
  signal \^tail_reg[6]_0\ : STD_LOGIC;
  signal where_to_read : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \channel_old_latency[1]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \channel_old_latency[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \channel_old_latency[4]_i_1__6\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \channel_old_latency[5]_i_2__5\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \channel_old_latency[6]_i_1__6\ : label is "soft_lutpair11";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of content_reg_bram_0 : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of content_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of content_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of content_reg_bram_0 : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of content_reg_bram_0 : label is "aChannel/fifo_channel/content";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of content_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of content_reg_bram_0 : label is 127;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of content_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of content_reg_bram_0 : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of content_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of content_reg_bram_0 : label is 127;
  attribute ram_offset : integer;
  attribute ram_offset of content_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of content_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of content_reg_bram_0 : label is 8;
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_10__3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_11__3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_12__3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_13__3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_14__3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_16__2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_16__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_22__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_23__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_24__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_45__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_47 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_6 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_70__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_7__3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__15\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_8__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_9__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \cur_state[1]_i_14\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \head[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \head[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \head[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \head[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \head[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \head[6]_i_11\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \head[6]_i_14\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \head[6]_i_15\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \head[6]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \middle[8]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of min_latency1_carry_i_12 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_13__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of min_latency1_carry_i_18 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of min_latency1_carry_i_20 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \min_latency1_carry_i_26__6\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of min_latency1_carry_i_27 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of min_latency1_carry_i_29 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of min_latency1_carry_i_30 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of min_latency1_carry_i_36 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \state_cur[2]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \state_cur[2]_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tail[0]_i_1__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \tail[1]_i_1__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \tail[2]_i_1__16\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tail[3]_i_1__10\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tail[4]_i_1__14\ : label is "soft_lutpair16";
begin
  DOUTBDOUT(8 downto 0) <= \^doutbdout\(8 downto 0);
  \channel_old_latency_reg[3]_0\ <= \^channel_old_latency_reg[3]_0\;
  \channel_old_latency_reg[3]_1\ <= \^channel_old_latency_reg[3]_1\;
  \channel_old_latency_reg[5]_0\ <= \^channel_old_latency_reg[5]_0\;
  \channel_old_latency_reg[5]_1\ <= \^channel_old_latency_reg[5]_1\;
  \cur_is_even_character_reg_rep__1\ <= \^cur_is_even_character_reg_rep__1\;
  \cur_is_even_character_reg_rep__1_1\ <= \^cur_is_even_character_reg_rep__1_1\;
  \switch2channel\\.ready\ <= \^switch2channel\\.ready\;
  \tail_reg[1]_0\ <= \^tail_reg[1]_0\;
  \tail_reg[6]_0\ <= \^tail_reg[6]_0\;
\channel_old_latency[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B800FFFFFFFF"
    )
        port map (
      I0 => \channel_old_latency_reg[0]\,
      I1 => CO(0),
      I2 => \min_latency1_carry_i_19__0_n_0\,
      I3 => \^channel_old_latency_reg[5]_0\,
      I4 => \channel_old_latency_reg[0]_0\,
      I5 => \channel_old_latency[1]_i_3_n_0\,
      O => \channel_old_latency_reg[5]\(0)
    );
\channel_old_latency[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFB847B847B8"
    )
        port map (
      I0 => \channel_old_latency_reg[0]\,
      I1 => CO(0),
      I2 => \min_latency1_carry_i_19__0_n_0\,
      I3 => \channel_old_latency[1]_i_3_n_0\,
      I4 => \channel_old_latency_reg[0]_0\,
      I5 => \^channel_old_latency_reg[5]_0\,
      O => \channel_old_latency_reg[5]\(1)
    );
\channel_old_latency[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74474774"
    )
        port map (
      I0 => \channel_old_latency_reg[0]_1\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      O => \channel_old_latency[1]_i_3_n_0\
    );
\channel_old_latency[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB44BB44"
    )
        port map (
      I0 => \^tail_reg[1]_0\,
      I1 => \channel_old_latency_reg[4]\,
      I2 => \^channel_old_latency_reg[5]_0\,
      I3 => \^channel_old_latency_reg[3]_0\,
      I4 => \channel_old_latency_reg[4]_0\,
      O => \channel_old_latency_reg[5]\(2)
    );
\channel_old_latency[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF08F708"
    )
        port map (
      I0 => \channel_old_latency_reg[4]\,
      I1 => \^channel_old_latency_reg[3]_0\,
      I2 => \^tail_reg[1]_0\,
      I3 => \channel_old_latency_reg[4]_0\,
      I4 => \^channel_old_latency_reg[5]_0\,
      O => \channel_old_latency_reg[5]\(3)
    );
\channel_old_latency[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \^channel_old_latency_reg[3]_1\,
      I1 => \channel_old_latency_reg[4]_1\,
      I2 => CO(0),
      O => \^channel_old_latency_reg[3]_0\
    );
\channel_old_latency[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF11E1"
    )
        port map (
      I0 => \channel_old_latency_reg[0]_0\,
      I1 => \^tail_reg[1]_0\,
      I2 => \^channel_old_latency_reg[5]_1\,
      I3 => CO(0),
      I4 => \^channel_old_latency_reg[5]_0\,
      O => \channel_old_latency_reg[5]\(4)
    );
\channel_old_latency[5]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^channel_old_latency_reg[5]_1\,
      I1 => CO(0),
      I2 => \switch2channel\\.latency\(6),
      O => \^channel_old_latency_reg[5]_0\
    );
\channel_old_latency[6]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0010"
    )
        port map (
      I0 => \channel_old_latency_reg[0]_0\,
      I1 => \^tail_reg[1]_0\,
      I2 => \^channel_old_latency_reg[5]_1\,
      I3 => CO(0),
      I4 => \switch2channel\\.latency\(6),
      O => \channel_old_latency_reg[5]\(5)
    );
\channel_old_latency[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
        port map (
      I0 => \channel_old_latency_reg[0]\,
      I1 => CO(0),
      I2 => \min_latency1_carry_i_19__0_n_0\,
      I3 => \channel_old_latency[1]_i_3_n_0\,
      O => \^tail_reg[1]_0\
    );
content_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => tail_reg(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 5) => where_to_read(6 downto 1),
      ADDRBWRADDR(4) => \content_reg_bram_0_i_8__15_n_0\,
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DINADIN(15 downto 9) => B"0000000",
      DINADIN(8 downto 0) => DINADIN(8 downto 0),
      DINBDIN(15 downto 0) => B"0000000111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 0),
      DOUTBDOUT(15 downto 9) => NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 9),
      DOUTBDOUT(8 downto 0) => \^doutbdout\(8 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => \switch2channel\\.valid\,
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => \^switch2channel\\.ready\,
      WEA(0) => \^switch2channel\\.ready\,
      WEBWE(3 downto 0) => B"0000"
    );
\content_reg_bram_0_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_25__1_n_0\,
      O => cur_is_even_character_reg_1(4)
    );
\content_reg_bram_0_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_25__1_n_0\,
      O => cur_is_even_character_reg_2(4)
    );
\content_reg_bram_0_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_5,
      I1 => content_reg_bram_0_4,
      I2 => \^doutbdout\(7),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[7]\,
      O => content_reg_bram_0_0(7)
    );
\content_reg_bram_0_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_26__1_n_0\,
      O => cur_is_even_character_reg_1(3)
    );
\content_reg_bram_0_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_26__1_n_0\,
      O => cur_is_even_character_reg_2(3)
    );
\content_reg_bram_0_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[6]\,
      I4 => content_reg_bram_0_6,
      I5 => content_reg_bram_0_4,
      O => content_reg_bram_0_0(6)
    );
\content_reg_bram_0_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_27__1_n_0\,
      O => cur_is_even_character_reg_1(2)
    );
\content_reg_bram_0_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_27__1_n_0\,
      O => cur_is_even_character_reg_2(2)
    );
\content_reg_bram_0_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_7,
      I1 => content_reg_bram_0_4,
      I2 => \^doutbdout\(5),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[5]\,
      O => content_reg_bram_0_0(5)
    );
\content_reg_bram_0_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_28__1_n_0\,
      O => cur_is_even_character_reg_1(1)
    );
\content_reg_bram_0_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_28__1_n_0\,
      O => cur_is_even_character_reg_2(1)
    );
\content_reg_bram_0_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[4]\,
      I4 => content_reg_bram_0_8,
      I5 => content_reg_bram_0_4,
      O => content_reg_bram_0_0(4)
    );
\content_reg_bram_0_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_29__1_n_0\,
      O => cur_is_even_character_reg_1(0)
    );
\content_reg_bram_0_i_14__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_29__1_n_0\,
      O => cur_is_even_character_reg_2(0)
    );
\content_reg_bram_0_i_14__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFB08FB08"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[3]\,
      I4 => content_reg_bram_0_9,
      I5 => content_reg_bram_0_4,
      O => content_reg_bram_0_0(3)
    );
\content_reg_bram_0_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_10,
      I1 => content_reg_bram_0_4,
      I2 => \^doutbdout\(2),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[2]\,
      O => content_reg_bram_0_0(2)
    );
\content_reg_bram_0_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => content_reg_bram_0_1,
      I2 => content_reg_bram_0_2,
      I3 => \content_reg_bram_0_i_21__1_n_0\,
      O => \^cur_is_even_character_reg_rep__1\
    );
\content_reg_bram_0_i_16__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => content_reg_bram_0_1,
      I2 => content_reg_bram_0_2,
      I3 => \content_reg_bram_0_i_20__2_n_0\,
      O => \^cur_is_even_character_reg_rep__1_1\
    );
\content_reg_bram_0_i_16__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_11,
      I1 => content_reg_bram_0_4,
      I2 => \^doutbdout\(1),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[1]\,
      O => content_reg_bram_0_0(1)
    );
\content_reg_bram_0_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => content_reg_bram_0_12,
      I1 => content_reg_bram_0_4,
      I2 => \^doutbdout\(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[0]\,
      O => content_reg_bram_0_0(0)
    );
content_reg_bram_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBEEB"
    )
        port map (
      I0 => \^tail_reg[6]_0\,
      I1 => tail_reg(5),
      I2 => head_reg(5),
      I3 => \content_reg_bram_0_i_45__0_n_0\,
      I4 => content_reg_bram_0_i_46_n_0,
      I5 => content_reg_bram_0_i_47_n_0,
      O => \^switch2channel\\.ready\
    );
\content_reg_bram_0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1\,
      O => E(0)
    );
\content_reg_bram_0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_is_even_character_reg_rep__1_1\,
      O => \cur_is_even_character_reg_rep__1_0\(0)
    );
\content_reg_bram_0_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[0]\,
      I4 => content_reg_bram_0_4,
      I5 => content_reg_bram_0_12,
      O => \content_reg_bram_0_i_20__2_n_0\
    );
\content_reg_bram_0_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"457500004575FFFF"
    )
        port map (
      I0 => \middle_reg_n_0_[0]\,
      I1 => state_cur(2),
      I2 => state_cur(1),
      I3 => \^doutbdout\(0),
      I4 => content_reg_bram_0_4,
      I5 => content_reg_bram_0_12,
      O => \content_reg_bram_0_i_21__1_n_0\
    );
\content_reg_bram_0_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => \content_reg_bram_0_i_22__0_n_0\
    );
\content_reg_bram_0_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => \^doutbdout\(8),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[8]\,
      I4 => content_reg_bram_0_3,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_22__1_n_0\
    );
\content_reg_bram_0_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \content_reg_bram_0_i_23__0_n_0\
    );
\content_reg_bram_0_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[7]\,
      I4 => content_reg_bram_0_5,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_23__1_n_0\
    );
\content_reg_bram_0_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => \content_reg_bram_0_i_24__0_n_0\
    );
\content_reg_bram_0_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[6]\,
      I4 => content_reg_bram_0_6,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_24__1_n_0\
    );
\content_reg_bram_0_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => head_reg(1),
      I1 => head_reg(2),
      O => \content_reg_bram_0_i_25__0_n_0\
    );
\content_reg_bram_0_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[5]\,
      I4 => content_reg_bram_0_7,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_25__1_n_0\
    );
\content_reg_bram_0_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[4]\,
      I4 => content_reg_bram_0_8,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_26__1_n_0\
    );
\content_reg_bram_0_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[3]\,
      I4 => content_reg_bram_0_9,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_27__1_n_0\
    );
\content_reg_bram_0_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[2]\,
      I4 => content_reg_bram_0_10,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_28__1_n_0\
    );
\content_reg_bram_0_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F704F7FFFF0000"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => state_cur(1),
      I2 => state_cur(2),
      I3 => \middle_reg_n_0_[1]\,
      I4 => content_reg_bram_0_11,
      I5 => content_reg_bram_0_4,
      O => \content_reg_bram_0_i_29__1_n_0\
    );
\content_reg_bram_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10EFFF00BF40FF00"
    )
        port map (
      I0 => \content_reg_bram_0_i_22__0_n_0\,
      I1 => \content_reg_bram_0_i_23__0_n_0\,
      I2 => \head_reg[6]_0\(0),
      I3 => head_reg(6),
      I4 => head_reg(5),
      I5 => \content_reg_bram_0_i_24__0_n_0\,
      O => where_to_read(6)
    );
\content_reg_bram_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556AAAAAA56AA"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(0),
      I2 => \head_reg[6]_0\(0),
      I3 => \content_reg_bram_0_i_23__0_n_0\,
      I4 => \content_reg_bram_0_i_22__0_n_0\,
      I5 => \content_reg_bram_0_i_24__0_n_0\,
      O => where_to_read(5)
    );
content_reg_bram_0_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FFFF66FF6696FF"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      I2 => tail_reg(5),
      I3 => tail_reg(4),
      I4 => head_reg(4),
      I5 => \content_reg_bram_0_i_70__0_n_0\,
      O => \^tail_reg[6]_0\
    );
\content_reg_bram_0_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      I3 => tail_reg(2),
      I4 => tail_reg(4),
      O => \content_reg_bram_0_i_45__0_n_0\
    );
content_reg_bram_0_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6666FF96FFFF66"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => tail_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => head_reg(1),
      O => content_reg_bram_0_i_46_n_0
    );
content_reg_bram_0_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB7DBE7D"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(2),
      I2 => head_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      O => content_reg_bram_0_i_47_n_0
    );
\content_reg_bram_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CCCCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_22__0_n_0\,
      I1 => head_reg(4),
      I2 => head_reg(0),
      I3 => \head_reg[6]_0\(0),
      I4 => \content_reg_bram_0_i_25__0_n_0\,
      I5 => head_reg(3),
      O => where_to_read(4)
    );
content_reg_bram_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"393CCCCCCCCCCCCC"
    )
        port map (
      I0 => \content_reg_bram_0_i_22__0_n_0\,
      I1 => head_reg(3),
      I2 => head_reg(0),
      I3 => \head_reg[6]_0\(0),
      I4 => head_reg(1),
      I5 => head_reg(2),
      O => where_to_read(3)
    );
content_reg_bram_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF0B4F0"
    )
        port map (
      I0 => \content_reg_bram_0_i_22__0_n_0\,
      I1 => \head_reg[6]_0\(0),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => where_to_read(2)
    );
\content_reg_bram_0_i_70__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => tail_reg(3),
      O => \content_reg_bram_0_i_70__0_n_0\
    );
\content_reg_bram_0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => head_reg(1),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(2),
      I3 => state_cur(1),
      I4 => state_cur(0),
      I5 => head_reg(0),
      O => where_to_read(1)
    );
\content_reg_bram_0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_22__1_n_0\,
      O => cur_is_even_character_reg_1(7)
    );
\content_reg_bram_0_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_22__1_n_0\,
      O => cur_is_even_character_reg_2(7)
    );
\content_reg_bram_0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_23__1_n_0\,
      O => cur_is_even_character_reg_1(6)
    );
\content_reg_bram_0_i_8__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => head_reg(0),
      I1 => state_cur(0),
      I2 => state_cur(1),
      I3 => state_cur(2),
      I4 => \head_reg[6]_0\(0),
      O => \content_reg_bram_0_i_8__15_n_0\
    );
\content_reg_bram_0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_23__1_n_0\,
      O => cur_is_even_character_reg_2(6)
    );
\content_reg_bram_0_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_24__1_n_0\,
      O => cur_is_even_character_reg_1(5)
    );
\content_reg_bram_0_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_24__1_n_0\,
      O => cur_is_even_character_reg_2(5)
    );
\content_reg_bram_0_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777747744447444"
    )
        port map (
      I0 => content_reg_bram_0_3,
      I1 => content_reg_bram_0_4,
      I2 => \^doutbdout\(8),
      I3 => state_cur(1),
      I4 => state_cur(2),
      I5 => \middle_reg_n_0_[8]\,
      O => content_reg_bram_0_0(8)
    );
\cur_state[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10010110"
    )
        port map (
      I0 => content_reg_bram_0_i_47_n_0,
      I1 => content_reg_bram_0_i_46_n_0,
      I2 => \content_reg_bram_0_i_45__0_n_0\,
      I3 => head_reg(5),
      I4 => tail_reg(5),
      O => \head_reg[5]_0\
    );
\head[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => head_reg(0),
      O => \head[0]_i_1_n_0\
    );
\head[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => head_reg(0),
      I1 => head_reg(1),
      O => \p_0_in__2\(1)
    );
\head[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(2),
      I1 => head_reg(1),
      I2 => head_reg(0),
      O => \p_0_in__2\(2)
    );
\head[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => head_reg(3),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      O => \p_0_in__2\(3)
    );
\head[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => head_reg(4),
      I1 => head_reg(3),
      I2 => head_reg(2),
      I3 => head_reg(1),
      I4 => head_reg(0),
      O => \p_0_in__2\(4)
    );
\head[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => head_reg(5),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => head_reg(2),
      I4 => head_reg(3),
      I5 => head_reg(4),
      O => \p_0_in__2\(5)
    );
\head[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      O => \head[6]_i_11_n_0\
    );
\head[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFFFFFF"
    )
        port map (
      I0 => tail_reg(3),
      I1 => head_reg(3),
      I2 => tail_reg(4),
      I3 => head_reg(4),
      I4 => \head[6]_i_14_n_0\,
      I5 => \head[6]_i_15_n_0\,
      O => \head[6]_i_12_n_0\
    );
\head[6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tail_reg(5),
      I1 => head_reg(5),
      O => \head[6]_i_14_n_0\
    );
\head[6]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      O => \head[6]_i_15_n_0\
    );
\head[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => head_reg(6),
      I1 => head_reg(5),
      I2 => \content_reg_bram_0_i_24__0_n_0\,
      O => \p_0_in__2\(6)
    );
\head[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => \head[6]_i_11_n_0\,
      I5 => \head[6]_i_12_n_0\,
      O => \head_reg[2]_0\
    );
\head_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \head[0]_i_1_n_0\,
      Q => head_reg(0),
      R => SR(0)
    );
\head_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(1),
      Q => head_reg(1),
      R => SR(0)
    );
\head_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(2),
      Q => head_reg(2),
      R => SR(0)
    );
\head_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(3),
      Q => head_reg(3),
      R => SR(0)
    );
\head_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(4),
      Q => head_reg(4),
      R => SR(0)
    );
\head_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(5),
      Q => head_reg(5),
      R => SR(0)
    );
\head_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \head_reg[6]_0\(0),
      D => \p_0_in__2\(6),
      Q => head_reg(6),
      R => SR(0)
    );
\middle[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_29__1_n_0\,
      I4 => \middle_reg[7]_0\(0),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg(0)
    );
\middle[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_29__1_n_0\,
      I4 => \middle_reg[7]_2\(0),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_0(0)
    );
\middle[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_28__1_n_0\,
      I4 => \middle_reg[7]_0\(1),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg(1)
    );
\middle[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_28__1_n_0\,
      I4 => \middle_reg[7]_2\(1),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_0(1)
    );
\middle[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_27__1_n_0\,
      I4 => \middle_reg[7]_0\(2),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg(2)
    );
\middle[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_27__1_n_0\,
      I4 => \middle_reg[7]_2\(2),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_0(2)
    );
\middle[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_26__1_n_0\,
      I4 => \middle_reg[7]_0\(3),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg(3)
    );
\middle[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_26__1_n_0\,
      I4 => \middle_reg[7]_2\(3),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_0(3)
    );
\middle[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_25__1_n_0\,
      I4 => \middle_reg[7]_0\(4),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg(4)
    );
\middle[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_25__1_n_0\,
      I4 => \middle_reg[7]_2\(4),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_0(4)
    );
\middle[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_24__1_n_0\,
      I4 => \middle_reg[7]_0\(5),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg(5)
    );
\middle[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_24__1_n_0\,
      I4 => \middle_reg[7]_2\(5),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_0(5)
    );
\middle[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_23__1_n_0\,
      I4 => \middle_reg[7]_0\(6),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg(6)
    );
\middle[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_23__1_n_0\,
      I4 => \middle_reg[7]_2\(6),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_0(6)
    );
\middle[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_20__2_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_21__1_n_0\,
      I3 => \content_reg_bram_0_i_22__1_n_0\,
      I4 => \middle_reg[7]_0\(7),
      I5 => \middle_reg[7]_1\,
      O => cur_is_even_character_reg(7)
    );
\middle[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000B800B8"
    )
        port map (
      I0 => \content_reg_bram_0_i_21__1_n_0\,
      I1 => cur_is_even_character,
      I2 => \content_reg_bram_0_i_20__2_n_0\,
      I3 => \content_reg_bram_0_i_22__1_n_0\,
      I4 => \middle_reg[7]_2\(7),
      I5 => \middle_reg[7]_3\,
      O => cur_is_even_character_reg_0(7)
    );
\middle[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000824F8202"
    )
        port map (
      I0 => state_cur(1),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(2),
      I3 => state_cur(0),
      I4 => p_0_in(0),
      I5 => SR(0),
      O => middle
    );
\middle[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => state_cur(1),
      I1 => state_cur(0),
      I2 => \head_reg[6]_0\(0),
      O => \state_cur_reg[1]_0\
    );
\middle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => D(0),
      Q => \middle_reg_n_0_[0]\,
      R => '0'
    );
\middle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => D(1),
      Q => \middle_reg_n_0_[1]\,
      R => '0'
    );
\middle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => D(2),
      Q => \middle_reg_n_0_[2]\,
      R => '0'
    );
\middle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => D(3),
      Q => \middle_reg_n_0_[3]\,
      R => '0'
    );
\middle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => D(4),
      Q => \middle_reg_n_0_[4]\,
      R => '0'
    );
\middle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => D(5),
      Q => \middle_reg_n_0_[5]\,
      R => '0'
    );
\middle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => D(6),
      Q => \middle_reg_n_0_[6]\,
      R => '0'
    );
\middle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => D(7),
      Q => \middle_reg_n_0_[7]\,
      R => '0'
    );
\middle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => middle,
      D => D(8),
      Q => \middle_reg_n_0_[8]\,
      R => '0'
    );
min_latency1_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \min_latency1_carry_i_26__6_n_0\,
      I1 => min_latency1_carry_i_27_n_0,
      I2 => Q(5),
      O => \^channel_old_latency_reg[5]_1\
    );
\min_latency1_carry_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => min_latency1_carry_i_28_n_0,
      I1 => min_latency1_carry_i_29_n_0,
      I2 => Q(3),
      I3 => min_latency1_carry_i_30_n_0,
      I4 => Q(4),
      O => \channel_old_latency_reg[3]\
    );
min_latency1_carry_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => min_latency1_carry_i_29_n_0,
      I1 => min_latency1_carry_i_28_n_0,
      I2 => Q(3),
      O => \^channel_old_latency_reg[3]_1\
    );
min_latency1_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => min_latency1_carry_i_34_n_0,
      I1 => min_latency1_carry_i_35_n_0,
      I2 => Q(2),
      O => \channel_old_latency_reg[2]\
    );
\min_latency1_carry_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699966699666"
    )
        port map (
      I0 => tail_reg(1),
      I1 => head_reg(1),
      I2 => Q(0),
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => Q(1),
      O => \min_latency1_carry_i_19__0_n_0\
    );
min_latency1_carry_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => Q(5),
      I1 => \min_latency1_carry_i_26__6_n_0\,
      I2 => min_latency1_carry_i_27_n_0,
      I3 => min_latency1_carry_i_36_n_0,
      I4 => Q(6),
      O => \switch2channel\\.latency\(6)
    );
\min_latency1_carry_i_26__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D00FF4D"
    )
        port map (
      I0 => min_latency1_carry_i_28_n_0,
      I1 => min_latency1_carry_i_29_n_0,
      I2 => Q(3),
      I3 => min_latency1_carry_i_30_n_0,
      I4 => Q(4),
      O => \min_latency1_carry_i_26__6_n_0\
    );
min_latency1_carry_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => head_reg(5),
      I1 => tail_reg(5),
      I2 => \state_cur[2]_i_5_n_0\,
      O => min_latency1_carry_i_27_n_0
    );
min_latency1_carry_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      I2 => \state_cur[2]_i_7_n_0\,
      O => min_latency1_carry_i_28_n_0
    );
min_latency1_carry_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => Q(2),
      I1 => min_latency1_carry_i_34_n_0,
      I2 => min_latency1_carry_i_35_n_0,
      O => min_latency1_carry_i_29_n_0
    );
min_latency1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E26060E260E2E260"
    )
        port map (
      I0 => \channel_old_latency_reg[0]_1\,
      I1 => min_latency1_carry,
      I2 => \min_latency1_carry_i_19__0_n_0\,
      I3 => tail_reg(0),
      I4 => head_reg(0),
      I5 => Q(0),
      O => DI(0)
    );
min_latency1_carry_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => head_reg(4),
      I1 => tail_reg(4),
      I2 => \state_cur[2]_i_7_n_0\,
      I3 => tail_reg(3),
      I4 => head_reg(3),
      O => min_latency1_carry_i_30_n_0
    );
min_latency1_carry_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF642244BB40000"
    )
        port map (
      I0 => tail_reg(0),
      I1 => head_reg(0),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => Q(1),
      I5 => Q(0),
      O => min_latency1_carry_i_34_n_0
    );
min_latency1_carry_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696969966966696"
    )
        port map (
      I0 => head_reg(2),
      I1 => tail_reg(2),
      I2 => head_reg(1),
      I3 => tail_reg(1),
      I4 => tail_reg(0),
      I5 => head_reg(0),
      O => min_latency1_carry_i_35_n_0
    );
min_latency1_carry_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => head_reg(6),
      I1 => tail_reg(6),
      I2 => head_reg(5),
      I3 => tail_reg(5),
      I4 => \state_cur[2]_i_5_n_0\,
      O => min_latency1_carry_i_36_n_0
    );
min_latency1_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \switch2channel\\.latency\(6),
      O => S(1)
    );
min_latency1_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990900960060660"
    )
        port map (
      I0 => \min_latency1_carry_i_19__0_n_0\,
      I1 => min_latency1_carry,
      I2 => Q(0),
      I3 => head_reg(0),
      I4 => tail_reg(0),
      I5 => \channel_old_latency_reg[0]_1\,
      O => S(0)
    );
\state_cur[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55F333F3300000"
    )
        port map (
      I0 => \state_cur[2]_i_3__1_n_0\,
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(0),
      I3 => p_0_in(0),
      I4 => state_cur(1),
      I5 => state_cur(2),
      O => state_next(0)
    );
\state_cur[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => state_cur(0),
      I1 => state_cur(1),
      I2 => state_cur(2),
      O => state_next(1)
    );
\state_cur[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5AE54AE55AE54AE"
    )
        port map (
      I0 => state_cur(1),
      I1 => p_0_in(0),
      I2 => state_cur(0),
      I3 => state_cur(2),
      I4 => \head_reg[6]_0\(0),
      I5 => \state_cur[2]_i_3__1_n_0\,
      O => \state_cur[2]_i_1__1_n_0\
    );
\state_cur[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3A3BFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \head_reg[6]_0\(0),
      I2 => state_cur(0),
      I3 => state_cur(1),
      I4 => state_cur(2),
      O => state_next(2)
    );
\state_cur[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000900090600"
    )
        port map (
      I0 => tail_reg(6),
      I1 => head_reg(6),
      I2 => \state_cur[2]_i_4__1_n_0\,
      I3 => head_reg(5),
      I4 => tail_reg(5),
      I5 => \state_cur[2]_i_5_n_0\,
      O => \state_cur[2]_i_3__1_n_0\
    );
\state_cur[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFF6F9FF"
    )
        port map (
      I0 => tail_reg(4),
      I1 => head_reg(4),
      I2 => \state_cur[2]_i_6_n_0\,
      I3 => head_reg(3),
      I4 => tail_reg(3),
      I5 => \state_cur[2]_i_7_n_0\,
      O => \state_cur[2]_i_4__1_n_0\
    );
\state_cur[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => head_reg(3),
      I1 => tail_reg(3),
      I2 => \state_cur[2]_i_7_n_0\,
      I3 => tail_reg(4),
      I4 => head_reg(4),
      O => \state_cur[2]_i_5_n_0\
    );
\state_cur[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F96FFFFFFFFFF96F"
    )
        port map (
      I0 => tail_reg(2),
      I1 => head_reg(2),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => head_reg(0),
      I5 => tail_reg(0),
      O => \state_cur[2]_i_6_n_0\
    );
\state_cur[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FD0000FFFFD0FD"
    )
        port map (
      I0 => head_reg(0),
      I1 => tail_reg(0),
      I2 => tail_reg(1),
      I3 => head_reg(1),
      I4 => tail_reg(2),
      I5 => head_reg(2),
      O => \state_cur[2]_i_7_n_0\
    );
\state_cur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__1_n_0\,
      D => state_next(0),
      Q => state_cur(0),
      R => SR(0)
    );
\state_cur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__1_n_0\,
      D => state_next(1),
      Q => state_cur(1),
      R => SR(0)
    );
\state_cur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \state_cur[2]_i_1__1_n_0\,
      D => state_next(2),
      Q => state_cur(2),
      R => SR(0)
    );
\tail[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tail_reg(0),
      O => \tail[0]_i_1__1_n_0\
    );
\tail[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tail_reg(0),
      I1 => tail_reg(1),
      O => \tail[1]_i_1__1_n_0\
    );
\tail[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tail_reg(2),
      I1 => tail_reg(1),
      I2 => tail_reg(0),
      O => \tail[2]_i_1__16_n_0\
    );
\tail[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tail_reg(3),
      I1 => tail_reg(2),
      I2 => tail_reg(0),
      I3 => tail_reg(1),
      O => \tail[3]_i_1__10_n_0\
    );
\tail[4]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tail_reg(4),
      I1 => tail_reg(3),
      I2 => tail_reg(1),
      I3 => tail_reg(0),
      I4 => tail_reg(2),
      O => \tail[4]_i_1__14_n_0\
    );
\tail[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tail_reg(5),
      I1 => tail_reg(4),
      I2 => tail_reg(2),
      I3 => tail_reg(0),
      I4 => tail_reg(1),
      I5 => tail_reg(3),
      O => \tail[5]_i_1__0_n_0\
    );
\tail[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => tail_reg(6),
      I1 => tail_reg(5),
      I2 => \content_reg_bram_0_i_45__0_n_0\,
      O => \tail[6]_i_2__0_n_0\
    );
\tail_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[0]_i_1__1_n_0\,
      Q => tail_reg(0),
      R => SR(0)
    );
\tail_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[1]_i_1__1_n_0\,
      Q => tail_reg(1),
      R => SR(0)
    );
\tail_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[2]_i_1__16_n_0\,
      Q => tail_reg(2),
      R => SR(0)
    );
\tail_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[3]_i_1__10_n_0\,
      Q => tail_reg(3),
      R => SR(0)
    );
\tail_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[4]_i_1__14_n_0\,
      Q => tail_reg(4),
      R => SR(0)
    );
\tail_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[5]_i_1__0_n_0\,
      Q => tail_reg(5),
      R => SR(0)
    );
\tail_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_0_in(0),
      D => \tail[6]_i_2__0_n_0\,
      Q => tail_reg(6),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch is
  signal min_latency1_carry_n_5 : STD_LOGIC;
  signal min_latency1_carry_n_6 : STD_LOGIC;
  signal min_latency1_carry_n_7 : STD_LOGIC;
  signal NLW_min_latency1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_min_latency1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
min_latency1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_min_latency1_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => CO(0),
      CO(2) => min_latency1_carry_n_5,
      CO(1) => min_latency1_carry_n_6,
      CO(0) => min_latency1_carry_n_7,
      DI(7 downto 3) => B"00001",
      DI(2 downto 0) => DI(2 downto 0),
      O(7 downto 0) => NLW_min_latency1_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_10 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_10 : entity is "switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_10 is
  signal min_latency1_carry_n_5 : STD_LOGIC;
  signal min_latency1_carry_n_6 : STD_LOGIC;
  signal min_latency1_carry_n_7 : STD_LOGIC;
  signal NLW_min_latency1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_min_latency1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
min_latency1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_min_latency1_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => CO(0),
      CO(2) => min_latency1_carry_n_5,
      CO(1) => min_latency1_carry_n_6,
      CO(0) => min_latency1_carry_n_7,
      DI(7 downto 3) => B"00001",
      DI(2 downto 0) => DI(2 downto 0),
      O(7 downto 0) => NLW_min_latency1_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_23 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_23 : entity is "switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_23 is
  signal min_latency1_carry_n_5 : STD_LOGIC;
  signal min_latency1_carry_n_6 : STD_LOGIC;
  signal min_latency1_carry_n_7 : STD_LOGIC;
  signal NLW_min_latency1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_min_latency1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
min_latency1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_min_latency1_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => CO(0),
      CO(2) => min_latency1_carry_n_5,
      CO(1) => min_latency1_carry_n_6,
      CO(0) => min_latency1_carry_n_7,
      DI(7 downto 3) => B"00001",
      DI(2 downto 0) => DI(2 downto 0),
      O(7 downto 0) => NLW_min_latency1_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_36 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_36 : entity is "switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_36 is
  signal min_latency1_carry_n_5 : STD_LOGIC;
  signal min_latency1_carry_n_6 : STD_LOGIC;
  signal min_latency1_carry_n_7 : STD_LOGIC;
  signal NLW_min_latency1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_min_latency1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
min_latency1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_min_latency1_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => CO(0),
      CO(2) => min_latency1_carry_n_5,
      CO(1) => min_latency1_carry_n_6,
      CO(0) => min_latency1_carry_n_7,
      DI(7 downto 3) => B"00001",
      DI(2 downto 0) => DI(2 downto 0),
      O(7 downto 0) => NLW_min_latency1_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_49 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_49 : entity is "switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_49 is
  signal min_latency1_carry_n_5 : STD_LOGIC;
  signal min_latency1_carry_n_6 : STD_LOGIC;
  signal min_latency1_carry_n_7 : STD_LOGIC;
  signal NLW_min_latency1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_min_latency1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
min_latency1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_min_latency1_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => CO(0),
      CO(2) => min_latency1_carry_n_5,
      CO(1) => min_latency1_carry_n_6,
      CO(0) => min_latency1_carry_n_7,
      DI(7 downto 3) => B"00001",
      DI(2 downto 0) => DI(2 downto 0),
      O(7 downto 0) => NLW_min_latency1_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_62 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_62 : entity is "switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_62 is
  signal min_latency1_carry_n_5 : STD_LOGIC;
  signal min_latency1_carry_n_6 : STD_LOGIC;
  signal min_latency1_carry_n_7 : STD_LOGIC;
  signal NLW_min_latency1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_min_latency1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
min_latency1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_min_latency1_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => CO(0),
      CO(2) => min_latency1_carry_n_5,
      CO(1) => min_latency1_carry_n_6,
      CO(0) => min_latency1_carry_n_7,
      DI(7 downto 3) => B"00001",
      DI(2 downto 0) => DI(2 downto 0),
      O(7 downto 0) => NLW_min_latency1_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_75 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_75 : entity is "switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_75 is
  signal min_latency1_carry_n_5 : STD_LOGIC;
  signal min_latency1_carry_n_6 : STD_LOGIC;
  signal min_latency1_carry_n_7 : STD_LOGIC;
  signal NLW_min_latency1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_min_latency1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
min_latency1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_min_latency1_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => CO(0),
      CO(2) => min_latency1_carry_n_5,
      CO(1) => min_latency1_carry_n_6,
      CO(0) => min_latency1_carry_n_7,
      DI(7 downto 3) => B"00001",
      DI(2 downto 0) => DI(2 downto 0),
      O(7 downto 0) => NLW_min_latency1_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_88 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_88 : entity is "switch";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_88 is
  signal min_latency1_carry_n_5 : STD_LOGIC;
  signal min_latency1_carry_n_6 : STD_LOGIC;
  signal min_latency1_carry_n_7 : STD_LOGIC;
  signal NLW_min_latency1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_min_latency1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
min_latency1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_min_latency1_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => CO(0),
      CO(2) => min_latency1_carry_n_5,
      CO(1) => min_latency1_carry_n_6,
      CO(0) => min_latency1_carry_n_7,
      DI(7 downto 3) => B"00001",
      DI(2 downto 0) => DI(2 downto 0),
      O(7 downto 0) => NLW_min_latency1_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \fifo_cur_char_data_out_ready__0\ : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \in_0\\.data\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[8]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_2 : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    fifo_cur_char_data_out_valid : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    content_reg_bram_0 : in STD_LOGIC;
    \content_reg_bram_0_i_23__14\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \EXE1_output_pc_and_current__10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \content_reg_bram_0_i_31__13\ : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \content_reg_bram_0_i_31__13_0\ : in STD_LOGIC;
    EXE1_output_pc0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    content_reg_bram_0_0 : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    EXE2_output_pc_and_current : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    EXE2_Instr_valid_reg : in STD_LOGIC;
    \EXE1_Instr_reg[15]\ : in STD_LOGIC;
    \EXE2_Pc_reg[0]\ : in STD_LOGIC;
    \EXE2_Pc_reg[0]_0\ : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[15]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[15]_1\ : in STD_LOGIC;
    EXE1_output_pc_valid5_out : in STD_LOGIC;
    \EXE1_output_pc_valid0__14\ : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n is
begin
arbitration_logic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr
     port map (
      E(0) => E(0),
      \EXE1_Instr_reg[15]\ => \EXE1_Instr_reg[15]\,
      \EXE1_Instr_reg[15]_0\ => \EXE1_Instr_reg[15]_0\,
      \EXE1_Instr_reg[15]_1\ => \EXE1_Instr_reg[15]_1\,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0(0) => EXE1_Instr_valid_reg_0(0),
      EXE1_Instr_valid_reg_1(0) => EXE1_Instr_valid_reg_1(0),
      EXE1_Instr_valid_reg_2 => EXE1_Instr_valid_reg_2,
      EXE1_output_pc0(5 downto 0) => EXE1_output_pc0(5 downto 0),
      \EXE1_output_pc_and_current__10\(1 downto 0) => \EXE1_output_pc_and_current__10\(1 downto 0),
      \EXE1_output_pc_valid0__14\ => \EXE1_output_pc_valid0__14\,
      EXE1_output_pc_valid5_out => EXE1_output_pc_valid5_out,
      \EXE2_Instr_reg[8]\ => \EXE2_Instr_reg[8]\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      \EXE2_Pc_reg[0]\ => \EXE2_Pc_reg[0]\,
      \EXE2_Pc_reg[0]_0\ => \EXE2_Pc_reg[0]_0\,
      EXE2_output_pc_and_current(0) => EXE2_output_pc_and_current(0),
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0 => FETCH_REC_Instr_valid_reg_0,
      FETCH_REC_Instr_valid_reg_1 => FETCH_REC_Instr_valid_reg_1,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(6 downto 0) => Q(6 downto 0),
      WEA(0) => WEA(0),
      content_reg_bram_0 => content_reg_bram_0,
      content_reg_bram_0_0 => content_reg_bram_0_0,
      content_reg_bram_0_1 => content_reg_bram_0_1,
      content_reg_bram_0_2 => content_reg_bram_0_2,
      content_reg_bram_0_3 => content_reg_bram_0_3,
      content_reg_bram_0_4 => content_reg_bram_0_4,
      content_reg_bram_0_5 => content_reg_bram_0_5,
      content_reg_bram_0_6 => content_reg_bram_0_6,
      content_reg_bram_0_7 => content_reg_bram_0_7,
      \content_reg_bram_0_i_23__14_0\(14 downto 0) => \content_reg_bram_0_i_23__14\(14 downto 0),
      \content_reg_bram_0_i_31__13_0\ => \content_reg_bram_0_i_31__13\,
      \content_reg_bram_0_i_31__13_1\ => \content_reg_bram_0_i_31__13_0\,
      curState(0) => curState(0),
      \fifo_cur_char_data_out_ready__0\ => \fifo_cur_char_data_out_ready__0\,
      fifo_cur_char_data_out_valid => fifo_cur_char_data_out_valid,
      \in_0\\.data\(8 downto 0) => \in_0\\.data\(8 downto 0),
      \old_grant_reg[0]_0\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_1\(8 downto 0) => \old_grant_reg[0]_0\(8 downto 0),
      p_1_in => p_1_in,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_16 is
  port (
    \curState_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \curState_reg[0]_1\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_2 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid : in STD_LOGIC;
    \old_grant_reg[6]\ : in STD_LOGIC;
    \old_grant[6]_i_6\ : in STD_LOGIC;
    \old_grant[7]_i_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    content_reg_bram_0 : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    \content_reg_bram_0_i_25__12\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \content_reg_bram_0_i_25__12_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    \content_reg_bram_0_i_27__12\ : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    \content_reg_bram_0_i_26__12\ : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    \content_reg_bram_0_i_25__12_1\ : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    \EXE2_Instr_reg[15]_0\ : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_16 : entity is "arbiter_rr_n";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_16 is
begin
arbitration_logic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_17
     port map (
      E(0) => E(0),
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[8]_0\(0) => \EXE1_Instr_reg[8]_0\(0),
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]\,
      \EXE2_Instr_reg[15]\(8 downto 0) => \EXE2_Instr_reg[15]\(8 downto 0),
      \EXE2_Instr_reg[15]_0\ => \EXE2_Instr_reg[15]_0\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0 => FETCH_REC_Instr_valid_reg_0,
      FETCH_REC_Instr_valid_reg_1(0) => FETCH_REC_Instr_valid_reg_1(0),
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_4,
      FETCH_REC_Instr_valid_reg_5 => FETCH_REC_Instr_valid_reg_5,
      FETCH_REC_Instr_valid_reg_6 => FETCH_REC_Instr_valid_reg_6,
      Q(5 downto 0) => Q(5 downto 0),
      bbs_go => bbs_go,
      content_reg_bram_0 => content_reg_bram_0,
      content_reg_bram_0_0 => content_reg_bram_0_0,
      content_reg_bram_0_1 => content_reg_bram_0_1,
      content_reg_bram_0_2 => content_reg_bram_0_2,
      content_reg_bram_0_3 => content_reg_bram_0_3,
      content_reg_bram_0_4 => content_reg_bram_0_4,
      content_reg_bram_0_5 => content_reg_bram_0_5,
      content_reg_bram_0_6 => content_reg_bram_0_6,
      content_reg_bram_0_7 => content_reg_bram_0_7,
      content_reg_bram_0_8 => content_reg_bram_0_8,
      content_reg_bram_0_9 => content_reg_bram_0_9,
      \content_reg_bram_0_i_25__12_0\(5 downto 0) => \content_reg_bram_0_i_25__12\(5 downto 0),
      \content_reg_bram_0_i_25__12_1\(4 downto 0) => \content_reg_bram_0_i_25__12_0\(4 downto 0),
      \content_reg_bram_0_i_25__12_2\ => \content_reg_bram_0_i_25__12_1\,
      \content_reg_bram_0_i_26__12_0\ => \content_reg_bram_0_i_26__12\,
      \content_reg_bram_0_i_27__12_0\ => \content_reg_bram_0_i_27__12\,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      \old_grant[6]_i_6\ => \old_grant[6]_i_6\,
      \old_grant[7]_i_2\ => \old_grant[7]_i_2\,
      \old_grant_reg[0]_0\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_2\ => \old_grant_reg[0]_1\,
      \old_grant_reg[6]\ => \old_grant_reg[6]\,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_29 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_29 : entity is "arbiter_rr_n";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_29 is
begin
arbitration_logic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_30
     port map (
      E(0) => E(0),
      \EXE1_Instr_reg[8]\(0) => \EXE1_Instr_reg[8]\(0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE2_Instr_reg[15]\ => \EXE2_Instr_reg[15]\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_Instr_valid_reg_0(0),
      FETCH_REC_Instr_valid_reg_1 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_4,
      FETCH_REC_Instr_valid_reg_5 => FETCH_REC_Instr_valid_reg_5,
      FETCH_REC_Instr_valid_reg_6 => FETCH_REC_Instr_valid_reg_6,
      Q(2 downto 0) => Q(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      \old_grant_reg[0]_0\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_2\ => \old_grant_reg[0]_1\,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_42 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_42 : entity is "arbiter_rr_n";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_42 is
begin
arbitration_logic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_43
     port map (
      E(0) => E(0),
      \EXE1_Instr_reg[8]\(0) => \EXE1_Instr_reg[8]\(0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE2_Instr_reg[15]\ => \EXE2_Instr_reg[15]\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_Instr_valid_reg_0(0),
      FETCH_REC_Instr_valid_reg_1 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_4,
      FETCH_REC_Instr_valid_reg_5 => FETCH_REC_Instr_valid_reg_5,
      FETCH_REC_Instr_valid_reg_6 => FETCH_REC_Instr_valid_reg_6,
      Q(2 downto 0) => Q(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      \old_grant_reg[0]_0\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_2\ => \old_grant_reg[0]_1\,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_55 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_55 : entity is "arbiter_rr_n";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_55 is
begin
arbitration_logic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_56
     port map (
      E(0) => E(0),
      \EXE1_Instr_reg[8]\(0) => \EXE1_Instr_reg[8]\(0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE2_Instr_reg[15]\ => \EXE2_Instr_reg[15]\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_Instr_valid_reg_0(0),
      FETCH_REC_Instr_valid_reg_1 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_4,
      FETCH_REC_Instr_valid_reg_5 => FETCH_REC_Instr_valid_reg_5,
      FETCH_REC_Instr_valid_reg_6 => FETCH_REC_Instr_valid_reg_6,
      Q(2 downto 0) => Q(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      \old_grant_reg[0]_0\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_2\ => \old_grant_reg[0]_1\,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_68 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_68 : entity is "arbiter_rr_n";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_68 is
begin
arbitration_logic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_69
     port map (
      E(0) => E(0),
      \EXE1_Instr_reg[8]\(0) => \EXE1_Instr_reg[8]\(0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE2_Instr_reg[15]\ => \EXE2_Instr_reg[15]\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_Instr_valid_reg_0(0),
      FETCH_REC_Instr_valid_reg_1 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_4,
      FETCH_REC_Instr_valid_reg_5 => FETCH_REC_Instr_valid_reg_5,
      FETCH_REC_Instr_valid_reg_6 => FETCH_REC_Instr_valid_reg_6,
      Q(2 downto 0) => Q(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      \old_grant_reg[0]_0\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_2\ => \old_grant_reg[0]_1\,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_81 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_81 : entity is "arbiter_rr_n";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_81 is
begin
arbitration_logic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_82
     port map (
      E(0) => E(0),
      \EXE1_Instr_reg[8]\(0) => \EXE1_Instr_reg[8]\(0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE2_Instr_reg[15]\ => \EXE2_Instr_reg[15]\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_Instr_valid_reg_0(0),
      FETCH_REC_Instr_valid_reg_1 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_4,
      FETCH_REC_Instr_valid_reg_5 => FETCH_REC_Instr_valid_reg_5,
      FETCH_REC_Instr_valid_reg_6 => FETCH_REC_Instr_valid_reg_6,
      Q(2 downto 0) => Q(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      \old_grant_reg[0]_0\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_2\ => \old_grant_reg[0]_1\,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_94 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_1 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_1\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC;
    \channel_i\\.data102_in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[8]_0\ : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[1]\ : in STD_LOGIC;
    \middle_reg[1]_0\ : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    \content_reg_bram_0_i_28__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \content_reg_bram_0_i_28__0_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \middle_reg[3]\ : in STD_LOGIC;
    \middle_reg[4]\ : in STD_LOGIC;
    \middle_reg[4]_0\ : in STD_LOGIC;
    \middle_reg[5]\ : in STD_LOGIC;
    \content_reg_bram_0_i_32__0\ : in STD_LOGIC;
    \middle_reg[6]\ : in STD_LOGIC;
    content_reg_bram_0_i_31 : in STD_LOGIC;
    \middle_reg[7]_2\ : in STD_LOGIC;
    \content_reg_bram_0_i_28__0_1\ : in STD_LOGIC;
    \middle_reg[8]_1\ : in STD_LOGIC;
    \middle_reg[8]_2\ : in STD_LOGIC;
    \middle_reg[0]\ : in STD_LOGIC;
    \EXE2_Instr_reg[15]_0\ : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    \old_grant_reg[0]_2\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_94 : entity is "arbiter_rr_n";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_94 is
begin
arbitration_logic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr_95
     port map (
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[8]\(0) => \EXE1_Instr_reg[8]\(0),
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0(8 downto 0) => EXE1_Instr_valid_reg_0(8 downto 0),
      EXE1_Instr_valid_reg_1 => EXE1_Instr_valid_reg_1,
      \EXE2_Instr_reg[15]\(8 downto 0) => \EXE2_Instr_reg[15]\(8 downto 0),
      \EXE2_Instr_reg[15]_0\ => \EXE2_Instr_reg[15]_0\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_Instr_valid_reg_0(0),
      FETCH_REC_Instr_valid_reg_1 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_4,
      FETCH_REC_Instr_valid_reg_5 => FETCH_REC_Instr_valid_reg_5,
      FETCH_REC_Instr_valid_reg_6 => FETCH_REC_Instr_valid_reg_6,
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      bbs_go => bbs_go,
      \channel_i\\.data102_in\(8 downto 0) => \channel_i\\.data102_in\(8 downto 0),
      content_reg_bram_0(8 downto 0) => content_reg_bram_0(8 downto 0),
      content_reg_bram_0_0 => content_reg_bram_0_0,
      \content_reg_bram_0_i_28__0_0\(5 downto 0) => \content_reg_bram_0_i_28__0\(5 downto 0),
      \content_reg_bram_0_i_28__0_1\(4 downto 0) => \content_reg_bram_0_i_28__0_0\(4 downto 0),
      \content_reg_bram_0_i_28__0_2\ => \content_reg_bram_0_i_28__0_1\,
      content_reg_bram_0_i_31_0 => content_reg_bram_0_i_31,
      \content_reg_bram_0_i_32__0_0\ => \content_reg_bram_0_i_32__0\,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg(7 downto 0) => cur_is_even_character_reg(7 downto 0),
      cur_is_even_character_reg_0(7 downto 0) => cur_is_even_character_reg_0(7 downto 0),
      cur_is_even_character_reg_1(7 downto 0) => cur_is_even_character_reg_1(7 downto 0),
      \cur_is_even_character_reg_rep__1\(0) => \cur_is_even_character_reg_rep__1\(0),
      \cur_is_even_character_reg_rep__1_0\ => \cur_is_even_character_reg_rep__1_0\,
      \cur_is_even_character_reg_rep__1_1\(0) => \cur_is_even_character_reg_rep__1_1\(0),
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_2\,
      \middle_reg[0]\ => \middle_reg[0]\,
      \middle_reg[1]\ => \middle_reg[1]\,
      \middle_reg[1]_0\ => \middle_reg[1]_0\,
      \middle_reg[3]\ => \middle_reg[3]\,
      \middle_reg[4]\ => \middle_reg[4]\,
      \middle_reg[4]_0\ => \middle_reg[4]_0\,
      \middle_reg[5]\ => \middle_reg[5]\,
      \middle_reg[6]\ => \middle_reg[6]\,
      \middle_reg[7]\ => \middle_reg[7]\,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      \middle_reg[7]_1\ => \middle_reg[7]_1\,
      \middle_reg[7]_2\ => \middle_reg[7]_2\,
      \middle_reg[8]\(8 downto 0) => \middle_reg[8]\(8 downto 0),
      \middle_reg[8]_0\ => \middle_reg[8]_0\,
      \middle_reg[8]_1\ => \middle_reg[8]_1\,
      \middle_reg[8]_2\ => \middle_reg[8]_2\,
      \old_grant_reg[0]_0\(2 downto 0) => \old_grant_reg[0]\(2 downto 0),
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_2\ => \old_grant_reg[0]_1\,
      \old_grant_reg[0]_3\ => \old_grant_reg[0]_2\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \tail_reg[4]\ => \tail_reg[4]\,
      \tail_reg[4]_0\ => \tail_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n__parameterized0\ is
  port (
    \old_grant_reg[7]\ : out STD_LOGIC;
    \old_grant_reg[4]\ : out STD_LOGIC;
    \old_grant_reg[0]\ : out STD_LOGIC;
    \old_grant_reg[7]_0\ : out STD_LOGIC;
    \old_grant_reg[6]\ : out STD_LOGIC;
    \slv_reg4_reg[0]\ : out STD_LOGIC;
    \slv_reg4_reg[0]_0\ : out STD_LOGIC;
    \slv_reg4_reg[0]_1\ : out STD_LOGIC;
    \slv_reg4_reg[0]_2\ : out STD_LOGIC;
    \slv_reg4_reg[0]_3\ : out STD_LOGIC;
    \slv_reg4_reg[0]_4\ : out STD_LOGIC;
    \slv_reg4_reg[0]_5\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg : out STD_LOGIC;
    cur_is_even_character_reg_0 : out STD_LOGIC;
    cur_is_even_character_reg_1 : out STD_LOGIC;
    cur_is_even_character_reg_2 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \old_grant_reg[2]\ : in STD_LOGIC;
    \old_grant_reg[2]_0\ : in STD_LOGIC;
    \old_grant_reg[3]\ : in STD_LOGIC;
    \old_grant_reg[3]_0\ : in STD_LOGIC;
    \old_grant_reg[4]_0\ : in STD_LOGIC;
    \old_grant_reg[4]_1\ : in STD_LOGIC;
    \old_grant_reg[5]\ : in STD_LOGIC;
    \old_grant_reg[5]_0\ : in STD_LOGIC;
    \old_grant_reg[6]_0\ : in STD_LOGIC;
    \old_grant_reg[6]_1\ : in STD_LOGIC;
    \old_grant_reg[1]\ : in STD_LOGIC;
    \old_grant_reg[1]_0\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\ : in STD_LOGIC;
    p_49_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \memory_bb\\.addr\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_77_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cur_state_reg[0]\ : in STD_LOGIC;
    \cur_state_reg[0]_0\ : in STD_LOGIC;
    \cur_state_reg[0]_1\ : in STD_LOGIC;
    \cur_state_reg[0]_2\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_is_even_character_reg_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_0\ : in STD_LOGIC;
    \cur_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_status_register_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cur_is_even_character : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \memory_for_cc\\.addr\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \old_grant_reg[7]_1\ : in STD_LOGIC;
    \memory_bb\\.valid\ : in STD_LOGIC;
    \old_grant_reg[1]_1\ : in STD_LOGIC;
    \old_grant_reg[1]_2\ : in STD_LOGIC;
    \old_grant_reg[7]_2\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n__parameterized0\ : entity is "arbiter_rr_n";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n__parameterized0\ is
begin
arbitration_logic: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbitration_logic_rr__parameterized0\
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      D(0) => D(0),
      E(0) => E(0),
      \FSM_sequential_status_register_reg[0]\ => \FSM_sequential_status_register_reg[0]\,
      \FSM_sequential_status_register_reg[0]_0\(0) => \FSM_sequential_status_register_reg[0]_0\(0),
      \FSM_sequential_status_register_reg[0]_1\ => \FSM_sequential_status_register_reg[0]_1\,
      \FSM_sequential_status_register_reg[0]_2\ => \FSM_sequential_status_register_reg[0]_2\,
      \FSM_sequential_status_register_reg[0]_3\ => \FSM_sequential_status_register_reg[0]_3\,
      \FSM_sequential_status_register_reg[0]_4\(2 downto 0) => \FSM_sequential_status_register_reg[0]_4\(2 downto 0),
      O(0) => O(0),
      Q(2 downto 0) => Q(2 downto 0),
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg => cur_is_even_character_reg,
      cur_is_even_character_reg_0 => cur_is_even_character_reg_0,
      cur_is_even_character_reg_1 => cur_is_even_character_reg_1,
      cur_is_even_character_reg_2 => cur_is_even_character_reg_2,
      \cur_is_even_character_reg_rep__1\(0) => \cur_is_even_character_reg_rep__1\(0),
      \cur_is_even_character_reg_rep__1_0\ => \cur_is_even_character_reg_rep__1_0\,
      \cur_state_reg[0]\ => \cur_state_reg[0]\,
      \cur_state_reg[0]_0\ => \cur_state_reg[0]_0\,
      \cur_state_reg[0]_1\ => \cur_state_reg[0]_1\,
      \cur_state_reg[0]_2\ => \cur_state_reg[0]_2\,
      \cur_state_reg[0]_3\ => \cur_state_reg[0]_3\,
      \cur_state_reg[1]\(0) => \cur_state_reg[1]\(0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(5 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(5 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\(5 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\(5 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\(5 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\(5 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\(5 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\(5 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\(5 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\(5 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\,
      \memory_bb\\.addr\(5 downto 0) => \memory_bb\\.addr\(5 downto 0),
      \memory_bb\\.valid\ => \memory_bb\\.valid\,
      \memory_for_cc\\.addr\(5 downto 0) => \memory_for_cc\\.addr\(5 downto 0),
      \old_grant_reg[0]_0\ => \old_grant_reg[0]\,
      \old_grant_reg[1]_0\ => \old_grant_reg[1]\,
      \old_grant_reg[1]_1\ => \old_grant_reg[1]_0\,
      \old_grant_reg[1]_2\ => \old_grant_reg[1]_1\,
      \old_grant_reg[1]_3\ => \old_grant_reg[1]_2\,
      \old_grant_reg[2]_0\ => \old_grant_reg[2]\,
      \old_grant_reg[2]_1\ => \old_grant_reg[2]_0\,
      \old_grant_reg[3]_0\ => \old_grant_reg[3]\,
      \old_grant_reg[3]_1\ => \old_grant_reg[3]_0\,
      \old_grant_reg[4]_0\ => \old_grant_reg[4]\,
      \old_grant_reg[4]_1\ => \old_grant_reg[4]_0\,
      \old_grant_reg[4]_2\ => \old_grant_reg[4]_1\,
      \old_grant_reg[5]_0\ => \old_grant_reg[5]\,
      \old_grant_reg[5]_1\ => \old_grant_reg[5]_0\,
      \old_grant_reg[6]_0\ => \old_grant_reg[6]\,
      \old_grant_reg[6]_1\ => \old_grant_reg[6]_0\,
      \old_grant_reg[6]_2\ => \old_grant_reg[6]_1\,
      \old_grant_reg[7]_0\ => \old_grant_reg[7]\,
      \old_grant_reg[7]_1\ => \old_grant_reg[7]_0\,
      \old_grant_reg[7]_2\ => \old_grant_reg[7]_1\,
      \old_grant_reg[7]_3\ => \old_grant_reg[7]_2\,
      p_49_out(5 downto 0) => p_49_out(5 downto 0),
      p_77_out(5 downto 0) => p_77_out(5 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg4_reg[0]\ => \slv_reg4_reg[0]\,
      \slv_reg4_reg[0]_0\ => \slv_reg4_reg[0]_0\,
      \slv_reg4_reg[0]_1\ => \slv_reg4_reg[0]_1\,
      \slv_reg4_reg[0]_2\ => \slv_reg4_reg[0]_2\,
      \slv_reg4_reg[0]_3\ => \slv_reg4_reg[0]_3\,
      \slv_reg4_reg[0]_4\ => \slv_reg4_reg[0]_4\,
      \slv_reg4_reg[0]_5\ => \slv_reg4_reg[0]_5\,
      \slv_reg4_reg[2]\(0) => \slv_reg4_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram is
  port (
    \memory\\.data\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \slv_reg4_reg[23]\ : out STD_LOGIC;
    \slv_reg4_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_status_register_reg[0]\ : out STD_LOGIC;
    \slv_reg4_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg1_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_status_register_reg[0]_0\ : out STD_LOGIC;
    \slv_reg1_reg[2]\ : out STD_LOGIC;
    \slv_reg1_reg[3]\ : out STD_LOGIC;
    \slv_reg1_reg[4]\ : out STD_LOGIC;
    \slv_reg1_reg[5]\ : out STD_LOGIC;
    \slv_reg1_reg[6]\ : out STD_LOGIC;
    \slv_reg4_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_status_register_reg[1]\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    bram_r_valid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \axi_rdata_reg[2]\ : in STD_LOGIC;
    \axi_rdata_reg[0]_1\ : in STD_LOGIC;
    \axi_rdata_reg[1]\ : in STD_LOGIC;
    \axi_rdata_reg[1]_0\ : in STD_LOGIC;
    \axi_rdata_reg[2]_0\ : in STD_LOGIC;
    \axi_rdata_reg[2]_1\ : in STD_LOGIC;
    \axi_rdata_reg[3]\ : in STD_LOGIC;
    \axi_rdata_reg[4]\ : in STD_LOGIC;
    \axi_rdata_reg[5]\ : in STD_LOGIC;
    \axi_rdata_reg[6]\ : in STD_LOGIC;
    \axi_rdata_reg[7]\ : in STD_LOGIC;
    \axi_rdata_reg[7]_0\ : in STD_LOGIC;
    \axi_rdata_reg[7]_1\ : in STD_LOGIC;
    \axi_rdata_reg[8]\ : in STD_LOGIC;
    \axi_rdata_reg[8]_0\ : in STD_LOGIC;
    \axi_rdata_reg[9]\ : in STD_LOGIC;
    \axi_rdata_reg[10]\ : in STD_LOGIC;
    \axi_rdata_reg[11]\ : in STD_LOGIC;
    \axi_rdata_reg[12]\ : in STD_LOGIC;
    \axi_rdata_reg[13]\ : in STD_LOGIC;
    \axi_rdata_reg[13]_0\ : in STD_LOGIC;
    \axi_rdata_reg[14]\ : in STD_LOGIC;
    \axi_rdata_reg[14]_0\ : in STD_LOGIC;
    \axi_rdata_reg[15]\ : in STD_LOGIC;
    \axi_rdata_reg[15]_0\ : in STD_LOGIC;
    \axi_rdata_reg[16]\ : in STD_LOGIC;
    \axi_rdata_reg[17]\ : in STD_LOGIC;
    \axi_rdata_reg[17]_0\ : in STD_LOGIC;
    \axi_rdata_reg[18]\ : in STD_LOGIC;
    \axi_rdata_reg[18]_0\ : in STD_LOGIC;
    \axi_rdata_reg[19]\ : in STD_LOGIC;
    \axi_rdata_reg[19]_0\ : in STD_LOGIC;
    \axi_rdata_reg[20]\ : in STD_LOGIC;
    \axi_rdata_reg[20]_0\ : in STD_LOGIC;
    \axi_rdata_reg[21]\ : in STD_LOGIC;
    \axi_rdata_reg[21]_0\ : in STD_LOGIC;
    \axi_rdata_reg[22]\ : in STD_LOGIC;
    \axi_rdata_reg[23]\ : in STD_LOGIC;
    \axi_rdata_reg[24]\ : in STD_LOGIC;
    \axi_rdata_reg[25]\ : in STD_LOGIC;
    \axi_rdata_reg[26]\ : in STD_LOGIC;
    \axi_rdata_reg[27]\ : in STD_LOGIC;
    \axi_rdata_reg[28]\ : in STD_LOGIC;
    \axi_rdata_reg[29]\ : in STD_LOGIC;
    \axi_rdata_reg[30]\ : in STD_LOGIC;
    \axi_rdata_reg[31]_0\ : in STD_LOGIC;
    \axi_rdata[31]_i_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_rdata_reg[0]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram is
begin
BRAM_SDP_MACRO_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BRAM_SDP_MACRO_viv_\
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      D(31 downto 0) => D(31 downto 0),
      \FSM_sequential_status_register_reg[0]\ => \FSM_sequential_status_register_reg[0]\,
      \FSM_sequential_status_register_reg[0]_0\ => \FSM_sequential_status_register_reg[0]_0\,
      \FSM_sequential_status_register_reg[1]\ => \FSM_sequential_status_register_reg[1]\,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      \axi_rdata[31]_i_3_0\(31 downto 0) => \axi_rdata[31]_i_3\(31 downto 0),
      \axi_rdata_reg[0]\(2 downto 0) => \axi_rdata_reg[0]\(2 downto 0),
      \axi_rdata_reg[0]_0\ => \axi_rdata_reg[0]_0\,
      \axi_rdata_reg[0]_1\ => \axi_rdata_reg[0]_1\,
      \axi_rdata_reg[0]_2\ => \axi_rdata_reg[0]_2\,
      \axi_rdata_reg[10]\ => \axi_rdata_reg[10]\,
      \axi_rdata_reg[11]\ => \axi_rdata_reg[11]\,
      \axi_rdata_reg[12]\ => \axi_rdata_reg[12]\,
      \axi_rdata_reg[13]\ => \axi_rdata_reg[13]\,
      \axi_rdata_reg[13]_0\ => \axi_rdata_reg[13]_0\,
      \axi_rdata_reg[14]\ => \axi_rdata_reg[14]\,
      \axi_rdata_reg[14]_0\ => \axi_rdata_reg[14]_0\,
      \axi_rdata_reg[15]\ => \axi_rdata_reg[15]\,
      \axi_rdata_reg[15]_0\ => \axi_rdata_reg[15]_0\,
      \axi_rdata_reg[16]\ => \axi_rdata_reg[16]\,
      \axi_rdata_reg[17]\ => \axi_rdata_reg[17]\,
      \axi_rdata_reg[17]_0\ => \axi_rdata_reg[17]_0\,
      \axi_rdata_reg[18]\ => \axi_rdata_reg[18]\,
      \axi_rdata_reg[18]_0\ => \axi_rdata_reg[18]_0\,
      \axi_rdata_reg[19]\ => \axi_rdata_reg[19]\,
      \axi_rdata_reg[19]_0\ => \axi_rdata_reg[19]_0\,
      \axi_rdata_reg[1]\ => \axi_rdata_reg[1]\,
      \axi_rdata_reg[1]_0\ => \axi_rdata_reg[1]_0\,
      \axi_rdata_reg[20]\ => \axi_rdata_reg[20]\,
      \axi_rdata_reg[20]_0\ => \axi_rdata_reg[20]_0\,
      \axi_rdata_reg[21]\ => \axi_rdata_reg[21]\,
      \axi_rdata_reg[21]_0\ => \axi_rdata_reg[21]_0\,
      \axi_rdata_reg[22]\ => \axi_rdata_reg[22]\,
      \axi_rdata_reg[23]\ => \axi_rdata_reg[23]\,
      \axi_rdata_reg[24]\ => \axi_rdata_reg[24]\,
      \axi_rdata_reg[25]\ => \axi_rdata_reg[25]\,
      \axi_rdata_reg[26]\ => \axi_rdata_reg[26]\,
      \axi_rdata_reg[27]\ => \axi_rdata_reg[27]\,
      \axi_rdata_reg[28]\ => \axi_rdata_reg[28]\,
      \axi_rdata_reg[29]\ => \axi_rdata_reg[29]\,
      \axi_rdata_reg[2]\ => \axi_rdata_reg[2]\,
      \axi_rdata_reg[2]_0\ => \axi_rdata_reg[2]_0\,
      \axi_rdata_reg[2]_1\ => \axi_rdata_reg[2]_1\,
      \axi_rdata_reg[30]\ => \axi_rdata_reg[30]\,
      \axi_rdata_reg[31]\(31 downto 0) => \axi_rdata_reg[31]\(31 downto 0),
      \axi_rdata_reg[31]_0\ => \axi_rdata_reg[31]_0\,
      \axi_rdata_reg[3]\ => \axi_rdata_reg[3]\,
      \axi_rdata_reg[4]\ => \axi_rdata_reg[4]\,
      \axi_rdata_reg[5]\ => \axi_rdata_reg[5]\,
      \axi_rdata_reg[6]\ => \axi_rdata_reg[6]\,
      \axi_rdata_reg[7]\ => \axi_rdata_reg[7]\,
      \axi_rdata_reg[7]_0\ => \axi_rdata_reg[7]_0\,
      \axi_rdata_reg[7]_1\ => \axi_rdata_reg[7]_1\,
      \axi_rdata_reg[8]\ => \axi_rdata_reg[8]\,
      \axi_rdata_reg[8]_0\ => \axi_rdata_reg[8]_0\,
      \axi_rdata_reg[9]\ => \axi_rdata_reg[9]\,
      bram_r_valid => bram_r_valid,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(9 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\(9 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\(31 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(31 downto 0),
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg1_reg[1]\ => \slv_reg1_reg[1]\,
      \slv_reg1_reg[2]\ => \slv_reg1_reg[2]\,
      \slv_reg1_reg[3]\ => \slv_reg1_reg[3]\,
      \slv_reg1_reg[4]\ => \slv_reg1_reg[4]\,
      \slv_reg1_reg[5]\ => \slv_reg1_reg[5]\,
      \slv_reg1_reg[6]\ => \slv_reg1_reg[6]\,
      \slv_reg4_reg[0]\ => \slv_reg4_reg[0]\,
      \slv_reg4_reg[23]\ => \slv_reg4_reg[23]\,
      \slv_reg4_reg[2]\ => \slv_reg4_reg[2]\,
      \slv_reg4_reg[2]_0\ => \slv_reg4_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_state_reg[2]\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_old_latency_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[5]_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \switch2channel\\.latency__0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \head_reg[2]\ : out STD_LOGIC;
    \head_reg[3]\ : out STD_LOGIC;
    \channel_i\\.data102_in\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    content_reg_bram_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_old_latency_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[6]_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_cur_char_data_count : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[6]_2\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]_0\ : in STD_LOGIC;
    \switch2cpu\\.latency\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \override_pc\\.ready\ : in STD_LOGIC;
    p_101_out : in STD_LOGIC;
    \channel_old_latency_reg[6]_3\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel is
  signal channel_old_latency : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\channel_old_latency_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_3\(0),
      Q => channel_old_latency(0),
      S => \tail_reg[0]_0\
    );
\channel_old_latency_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_3\(1),
      Q => channel_old_latency(1),
      R => \tail_reg[0]_0\
    );
\channel_old_latency_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_3\(2),
      Q => channel_old_latency(2),
      R => \tail_reg[0]_0\
    );
\channel_old_latency_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_3\(3),
      Q => channel_old_latency(3),
      R => \tail_reg[0]_0\
    );
\channel_old_latency_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_3\(4),
      Q => channel_old_latency(4),
      R => \tail_reg[0]_0\
    );
\channel_old_latency_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_3\(5),
      Q => channel_old_latency(5),
      R => \tail_reg[0]_0\
    );
\channel_old_latency_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_3\(6),
      Q => channel_old_latency(6),
      R => \tail_reg[0]_0\
    );
fifo_channel: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0\
     port map (
      CO(0) => CO(0),
      DI(1 downto 0) => DI(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      S(2 downto 0) => S(2 downto 0),
      WEA(0) => WEA(0),
      \channel_i\\.data102_in\(8 downto 0) => \channel_i\\.data102_in\(8 downto 0),
      \channel_old_latency_reg[0]\ => \channel_old_latency_reg[0]_0\(0),
      \channel_old_latency_reg[5]\(2 downto 0) => \channel_old_latency_reg[5]_0\(2 downto 0),
      \channel_old_latency_reg[5]_0\ => \channel_old_latency_reg[5]_1\,
      \channel_old_latency_reg[6]\(0) => \channel_old_latency_reg[6]_0\(0),
      \channel_old_latency_reg[6]_0\ => \channel_old_latency_reg[6]_1\,
      \channel_old_latency_reg[6]_1\(6 downto 0) => channel_old_latency(6 downto 0),
      \channel_old_latency_reg[6]_2\ => \channel_old_latency_reg[6]_2\,
      content_reg_bram_0_0(8 downto 0) => content_reg_bram_0(8 downto 0),
      \cur_state_reg[2]\ => \cur_state_reg[2]\,
      fifo_cur_char_data_count(0) => fifo_cur_char_data_count(0),
      \head_reg[2]_0\ => \head_reg[2]\,
      \head_reg[3]_0\ => \head_reg[3]\,
      \override_pc\\.ready\ => \override_pc\\.ready\,
      p_101_out => p_101_out,
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.latency__0\(3 downto 0) => \switch2channel\\.latency__0\(3 downto 0),
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \switch2cpu\\.latency\(1 downto 0) => \switch2cpu\\.latency\(1 downto 0),
      \tail_reg[0]_0\(0) => \tail_reg[0]\(0),
      \tail_reg[0]_1\ => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_21 is
  port (
    \switch2channel\\.ready\ : out STD_LOGIC;
    \tail_reg[1]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_30_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_1\ : out STD_LOGIC;
    \tail_reg[6]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC;
    \channel_old_latency_reg[2]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_1\ : out STD_LOGIC;
    \head_reg[2]\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_0 : out STD_LOGIC;
    cur_is_even_character_reg_rep_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_2 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__0_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \middle_reg[0]\ : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC;
    \middle_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_2\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[3]_3\ : in STD_LOGIC;
    \channel_old_latency_reg[3]_4\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    content_reg_bram_0_12 : in STD_LOGIC;
    \channel_old_latency_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_21 : entity is "channel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_21 is
  signal channel_old_latency : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\channel_old_latency_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(0),
      Q => channel_old_latency(0),
      S => \tail_reg[0]\
    );
\channel_old_latency_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(1),
      Q => channel_old_latency(1),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(2),
      Q => channel_old_latency(2),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(3),
      Q => channel_old_latency(3),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(4),
      Q => channel_old_latency(4),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(5),
      Q => channel_old_latency(5),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(6),
      Q => channel_old_latency(6),
      R => \tail_reg[0]\
    );
fifo_channel: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_33\
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(0) => DI(0),
      Q(6 downto 0) => channel_old_latency(6 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(0) => \channel_old_latency_reg[0]_0\(0),
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]_0\,
      \channel_old_latency_reg[3]\ => \channel_old_latency_reg[3]_0\,
      \channel_old_latency_reg[3]_0\ => \channel_old_latency_reg[3]_1\,
      \channel_old_latency_reg[3]_1\(2 downto 0) => \channel_old_latency_reg[3]_2\(2 downto 0),
      \channel_old_latency_reg[3]_2\ => \channel_old_latency_reg[3]_3\,
      \channel_old_latency_reg[3]_3\ => \channel_old_latency_reg[3]_4\,
      \channel_old_latency_reg[5]\ => \channel_old_latency_reg[5]_0\,
      \channel_old_latency_reg[5]_0\ => \channel_old_latency_reg[5]_1\,
      content_reg_bram_0_0(8 downto 0) => content_reg_bram_0(8 downto 0),
      content_reg_bram_0_1(8 downto 0) => content_reg_bram_0_0(8 downto 0),
      content_reg_bram_0_10 => content_reg_bram_0_9,
      content_reg_bram_0_11 => content_reg_bram_0_10,
      content_reg_bram_0_12 => content_reg_bram_0_11,
      content_reg_bram_0_13 => content_reg_bram_0_12,
      content_reg_bram_0_2 => content_reg_bram_0_1,
      content_reg_bram_0_3 => content_reg_bram_0_2,
      content_reg_bram_0_4 => content_reg_bram_0_3,
      content_reg_bram_0_5 => content_reg_bram_0_4,
      content_reg_bram_0_6 => content_reg_bram_0_5,
      content_reg_bram_0_7 => content_reg_bram_0_6,
      content_reg_bram_0_8 => content_reg_bram_0_7,
      content_reg_bram_0_9 => content_reg_bram_0_8,
      cur_is_even_character_reg_rep(0) => cur_is_even_character_reg_rep(0),
      cur_is_even_character_reg_rep_0 => cur_is_even_character_reg_rep_0,
      cur_is_even_character_reg_rep_1(0) => cur_is_even_character_reg_rep_1(0),
      cur_is_even_character_reg_rep_2 => cur_is_even_character_reg_rep_2,
      \cur_is_even_character_reg_rep__0\(7 downto 0) => \cur_is_even_character_reg_rep__0\(7 downto 0),
      \cur_is_even_character_reg_rep__0_0\(7 downto 0) => \cur_is_even_character_reg_rep__0_0\(7 downto 0),
      \cur_is_even_character_reg_rep__0_1\(7 downto 0) => \cur_is_even_character_reg_rep__0_1\(7 downto 0),
      \head_reg[2]_0\ => \head_reg[2]\,
      \head_reg[5]_0\ => \head_reg[5]\,
      \head_reg[6]_0\(0) => \head_reg[6]\(0),
      \middle_reg[0]_0\ => \middle_reg[0]\,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_1\ => \middle_reg[7]_0\,
      \middle_reg[7]_2\(7 downto 0) => \middle_reg[7]_1\(7 downto 0),
      \middle_reg[7]_3\ => \middle_reg[7]_2\,
      min_latency1_carry => min_latency1_carry,
      p_0_in(0) => p_0_in(0),
      p_30_out(3 downto 0) => p_30_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]_0\ => \tail_reg[0]\,
      \tail_reg[1]_0\ => \tail_reg[1]\,
      \tail_reg[6]_0\ => \tail_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_34 is
  port (
    \switch2channel\\.ready\ : out STD_LOGIC;
    \tail_reg[1]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_44_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_1\ : out STD_LOGIC;
    \tail_reg[6]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC;
    \channel_old_latency_reg[2]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_1\ : out STD_LOGIC;
    \head_reg[2]\ : out STD_LOGIC;
    cur_is_even_character_reg_rep_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_1 : out STD_LOGIC;
    cur_is_even_character_reg_rep_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_3 : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_rep_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \middle_reg[7]\ : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC;
    \middle_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_2\ : in STD_LOGIC;
    \middle_reg[0]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[3]_3\ : in STD_LOGIC;
    \channel_old_latency_reg[3]_4\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    \channel_old_latency_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_34 : entity is "channel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_34 is
  signal channel_old_latency : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\channel_old_latency_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(0),
      Q => channel_old_latency(0),
      S => \tail_reg[0]\
    );
\channel_old_latency_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(1),
      Q => channel_old_latency(1),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(2),
      Q => channel_old_latency(2),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(3),
      Q => channel_old_latency(3),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(4),
      Q => channel_old_latency(4),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(5),
      Q => channel_old_latency(5),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(6),
      Q => channel_old_latency(6),
      R => \tail_reg[0]\
    );
fifo_channel: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_46\
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(0) => DI(0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      Q(6 downto 0) => channel_old_latency(6 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(0) => \channel_old_latency_reg[0]_0\(0),
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]_0\,
      \channel_old_latency_reg[3]\ => \channel_old_latency_reg[3]_0\,
      \channel_old_latency_reg[3]_0\ => \channel_old_latency_reg[3]_1\,
      \channel_old_latency_reg[3]_1\(2 downto 0) => \channel_old_latency_reg[3]_2\(2 downto 0),
      \channel_old_latency_reg[3]_2\ => \channel_old_latency_reg[3]_3\,
      \channel_old_latency_reg[3]_3\ => \channel_old_latency_reg[3]_4\,
      \channel_old_latency_reg[5]\ => \channel_old_latency_reg[5]_0\,
      \channel_old_latency_reg[5]_0\ => \channel_old_latency_reg[5]_1\,
      content_reg_bram_0_0(8 downto 0) => content_reg_bram_0(8 downto 0),
      content_reg_bram_0_1(8 downto 0) => content_reg_bram_0_0(8 downto 0),
      content_reg_bram_0_10 => content_reg_bram_0_9,
      content_reg_bram_0_11 => content_reg_bram_0_10,
      content_reg_bram_0_12 => content_reg_bram_0_11,
      content_reg_bram_0_2 => content_reg_bram_0_1,
      content_reg_bram_0_3 => content_reg_bram_0_2,
      content_reg_bram_0_4 => content_reg_bram_0_3,
      content_reg_bram_0_5 => content_reg_bram_0_4,
      content_reg_bram_0_6 => content_reg_bram_0_5,
      content_reg_bram_0_7 => content_reg_bram_0_6,
      content_reg_bram_0_8 => content_reg_bram_0_7,
      content_reg_bram_0_9 => content_reg_bram_0_8,
      cur_is_even_character_reg_rep(7 downto 0) => cur_is_even_character_reg_rep(7 downto 0),
      cur_is_even_character_reg_rep_0(0) => cur_is_even_character_reg_rep_0(0),
      cur_is_even_character_reg_rep_1 => cur_is_even_character_reg_rep_1,
      cur_is_even_character_reg_rep_2(0) => cur_is_even_character_reg_rep_2(0),
      cur_is_even_character_reg_rep_3 => cur_is_even_character_reg_rep_3,
      cur_is_even_character_reg_rep_4(7 downto 0) => cur_is_even_character_reg_rep_4(7 downto 0),
      \head_reg[2]_0\ => \head_reg[2]\,
      \head_reg[5]_0\ => \head_reg[5]\,
      \head_reg[6]_0\(0) => \head_reg[6]\(0),
      \middle_reg[0]_0\ => \middle_reg[0]\,
      \middle_reg[7]_0\ => \middle_reg[7]\,
      \middle_reg[7]_1\ => \middle_reg[7]_0\,
      \middle_reg[7]_2\(7 downto 0) => \middle_reg[7]_1\(7 downto 0),
      \middle_reg[7]_3\ => \middle_reg[7]_2\,
      min_latency1_carry => min_latency1_carry,
      p_0_in(0) => p_0_in(0),
      p_44_out(3 downto 0) => p_44_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]_0\ => \tail_reg[0]\,
      \tail_reg[1]_0\ => \tail_reg[1]\,
      \tail_reg[6]_0\ => \tail_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_47 is
  port (
    \switch2channel\\.ready\ : out STD_LOGIC;
    \tail_reg[1]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_58_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_1\ : out STD_LOGIC;
    \tail_reg[6]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC;
    \channel_old_latency_reg[2]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_1\ : out STD_LOGIC;
    \head_reg[2]\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_0 : out STD_LOGIC;
    cur_is_even_character_reg_rep_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_2 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__0_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \middle_reg[5]\ : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC;
    \middle_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_2\ : in STD_LOGIC;
    \middle_reg[0]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[3]_3\ : in STD_LOGIC;
    \channel_old_latency_reg[3]_4\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    content_reg_bram_0_12 : in STD_LOGIC;
    \channel_old_latency_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_47 : entity is "channel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_47 is
  signal channel_old_latency : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\channel_old_latency_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(0),
      Q => channel_old_latency(0),
      S => \tail_reg[0]\
    );
\channel_old_latency_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(1),
      Q => channel_old_latency(1),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(2),
      Q => channel_old_latency(2),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(3),
      Q => channel_old_latency(3),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(4),
      Q => channel_old_latency(4),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(5),
      Q => channel_old_latency(5),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(6),
      Q => channel_old_latency(6),
      R => \tail_reg[0]\
    );
fifo_channel: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_59\
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(0) => DI(0),
      Q(6 downto 0) => channel_old_latency(6 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(0) => \channel_old_latency_reg[0]_0\(0),
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]_0\,
      \channel_old_latency_reg[3]\ => \channel_old_latency_reg[3]_0\,
      \channel_old_latency_reg[3]_0\ => \channel_old_latency_reg[3]_1\,
      \channel_old_latency_reg[3]_1\(2 downto 0) => \channel_old_latency_reg[3]_2\(2 downto 0),
      \channel_old_latency_reg[3]_2\ => \channel_old_latency_reg[3]_3\,
      \channel_old_latency_reg[3]_3\ => \channel_old_latency_reg[3]_4\,
      \channel_old_latency_reg[5]\ => \channel_old_latency_reg[5]_0\,
      \channel_old_latency_reg[5]_0\ => \channel_old_latency_reg[5]_1\,
      content_reg_bram_0_0(8 downto 0) => content_reg_bram_0(8 downto 0),
      content_reg_bram_0_1(8 downto 0) => content_reg_bram_0_0(8 downto 0),
      content_reg_bram_0_10 => content_reg_bram_0_9,
      content_reg_bram_0_11 => content_reg_bram_0_10,
      content_reg_bram_0_12 => content_reg_bram_0_11,
      content_reg_bram_0_13 => content_reg_bram_0_12,
      content_reg_bram_0_2 => content_reg_bram_0_1,
      content_reg_bram_0_3 => content_reg_bram_0_2,
      content_reg_bram_0_4 => content_reg_bram_0_3,
      content_reg_bram_0_5 => content_reg_bram_0_4,
      content_reg_bram_0_6 => content_reg_bram_0_5,
      content_reg_bram_0_7 => content_reg_bram_0_6,
      content_reg_bram_0_8 => content_reg_bram_0_7,
      content_reg_bram_0_9 => content_reg_bram_0_8,
      cur_is_even_character_reg_rep(0) => cur_is_even_character_reg_rep(0),
      cur_is_even_character_reg_rep_0 => cur_is_even_character_reg_rep_0,
      cur_is_even_character_reg_rep_1(0) => cur_is_even_character_reg_rep_1(0),
      cur_is_even_character_reg_rep_2 => cur_is_even_character_reg_rep_2,
      \cur_is_even_character_reg_rep__0\(7 downto 0) => \cur_is_even_character_reg_rep__0\(7 downto 0),
      \cur_is_even_character_reg_rep__0_0\(7 downto 0) => \cur_is_even_character_reg_rep__0_0\(7 downto 0),
      \cur_is_even_character_reg_rep__0_1\(7 downto 0) => \cur_is_even_character_reg_rep__0_1\(7 downto 0),
      \head_reg[2]_0\ => \head_reg[2]\,
      \head_reg[5]_0\ => \head_reg[5]\,
      \head_reg[6]_0\(0) => \head_reg[6]\(0),
      \middle_reg[0]_0\ => \middle_reg[0]\,
      \middle_reg[5]_0\ => \middle_reg[5]\,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_1\ => \middle_reg[7]_0\,
      \middle_reg[7]_2\(7 downto 0) => \middle_reg[7]_1\(7 downto 0),
      \middle_reg[7]_3\ => \middle_reg[7]_2\,
      min_latency1_carry => min_latency1_carry,
      p_0_in(0) => p_0_in(0),
      p_58_out(3 downto 0) => p_58_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]_0\ => \tail_reg[0]\,
      \tail_reg[1]_0\ => \tail_reg[1]\,
      \tail_reg[6]_0\ => \tail_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_60 is
  port (
    \switch2channel\\.ready\ : out STD_LOGIC;
    \tail_reg[1]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_72_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_1\ : out STD_LOGIC;
    \tail_reg[6]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC;
    \channel_old_latency_reg[2]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_1\ : out STD_LOGIC;
    \head_reg[2]\ : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_0 : out STD_LOGIC;
    cur_is_even_character_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_2 : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_rep_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \middle_reg[0]\ : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_1\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[3]_3\ : in STD_LOGIC;
    \channel_old_latency_reg[3]_4\ : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    \channel_old_latency_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_60 : entity is "channel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_60 is
  signal channel_old_latency : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\channel_old_latency_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(0),
      Q => channel_old_latency(0),
      S => \tail_reg[0]\
    );
\channel_old_latency_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(1),
      Q => channel_old_latency(1),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(2),
      Q => channel_old_latency(2),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(3),
      Q => channel_old_latency(3),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(4),
      Q => channel_old_latency(4),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(5),
      Q => channel_old_latency(5),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(6),
      Q => channel_old_latency(6),
      R => \tail_reg[0]\
    );
fifo_channel: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_72\
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(0) => DI(0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      Q(6 downto 0) => channel_old_latency(6 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(0) => \channel_old_latency_reg[0]_0\(0),
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]_0\,
      \channel_old_latency_reg[3]\ => \channel_old_latency_reg[3]_0\,
      \channel_old_latency_reg[3]_0\ => \channel_old_latency_reg[3]_1\,
      \channel_old_latency_reg[3]_1\(2 downto 0) => \channel_old_latency_reg[3]_2\(2 downto 0),
      \channel_old_latency_reg[3]_2\ => \channel_old_latency_reg[3]_3\,
      \channel_old_latency_reg[3]_3\ => \channel_old_latency_reg[3]_4\,
      \channel_old_latency_reg[5]\ => \channel_old_latency_reg[5]_0\,
      \channel_old_latency_reg[5]_0\ => \channel_old_latency_reg[5]_1\,
      content_reg_bram_0_0(8 downto 0) => content_reg_bram_0(8 downto 0),
      content_reg_bram_0_1(8 downto 0) => content_reg_bram_0_0(8 downto 0),
      content_reg_bram_0_10 => content_reg_bram_0_9,
      content_reg_bram_0_11 => content_reg_bram_0_10,
      content_reg_bram_0_12 => content_reg_bram_0_11,
      content_reg_bram_0_2 => content_reg_bram_0_1,
      content_reg_bram_0_3 => content_reg_bram_0_2,
      content_reg_bram_0_4 => content_reg_bram_0_3,
      content_reg_bram_0_5 => content_reg_bram_0_4,
      content_reg_bram_0_6 => content_reg_bram_0_5,
      content_reg_bram_0_7 => content_reg_bram_0_6,
      content_reg_bram_0_8 => content_reg_bram_0_7,
      content_reg_bram_0_9 => content_reg_bram_0_8,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg(0) => cur_is_even_character_reg(0),
      cur_is_even_character_reg_0 => cur_is_even_character_reg_0,
      cur_is_even_character_reg_1(0) => cur_is_even_character_reg_1(0),
      cur_is_even_character_reg_2 => cur_is_even_character_reg_2,
      cur_is_even_character_reg_rep(7 downto 0) => cur_is_even_character_reg_rep(7 downto 0),
      cur_is_even_character_reg_rep_0(7 downto 0) => cur_is_even_character_reg_rep_0(7 downto 0),
      \head_reg[2]_0\ => \head_reg[2]\,
      \head_reg[5]_0\ => \head_reg[5]\,
      \head_reg[6]_0\(0) => \head_reg[6]\(0),
      \middle_reg[0]_0\ => \middle_reg[0]\,
      \middle_reg[7]_0\ => \middle_reg[7]\,
      \middle_reg[7]_1\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      \middle_reg[7]_2\ => \middle_reg[7]_1\,
      min_latency1_carry => min_latency1_carry,
      p_0_in(0) => p_0_in(0),
      p_72_out(3 downto 0) => p_72_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]_0\ => \tail_reg[0]\,
      \tail_reg[1]_0\ => \tail_reg[1]\,
      \tail_reg[6]_0\ => \tail_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_73 is
  port (
    \switch2channel\\.ready\ : out STD_LOGIC;
    \tail_reg[1]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_86_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_1\ : out STD_LOGIC;
    \tail_reg[6]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC;
    \channel_old_latency_reg[2]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_1\ : out STD_LOGIC;
    \head_reg[2]\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_0 : out STD_LOGIC;
    cur_is_even_character_reg_rep_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_2 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \middle_reg[0]\ : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC;
    \middle_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_2\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[3]_3\ : in STD_LOGIC;
    \channel_old_latency_reg[3]_4\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    content_reg_bram_0_12 : in STD_LOGIC;
    \channel_old_latency_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_73 : entity is "channel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_73 is
  signal channel_old_latency : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\channel_old_latency_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(0),
      Q => channel_old_latency(0),
      S => \tail_reg[0]\
    );
\channel_old_latency_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(1),
      Q => channel_old_latency(1),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(2),
      Q => channel_old_latency(2),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(3),
      Q => channel_old_latency(3),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(4),
      Q => channel_old_latency(4),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(5),
      Q => channel_old_latency(5),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(6),
      Q => channel_old_latency(6),
      R => \tail_reg[0]\
    );
fifo_channel: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_85\
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(0) => DI(0),
      Q(6 downto 0) => channel_old_latency(6 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(0) => \channel_old_latency_reg[0]_0\(0),
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]_0\,
      \channel_old_latency_reg[3]\ => \channel_old_latency_reg[3]_0\,
      \channel_old_latency_reg[3]_0\ => \channel_old_latency_reg[3]_1\,
      \channel_old_latency_reg[3]_1\(2 downto 0) => \channel_old_latency_reg[3]_2\(2 downto 0),
      \channel_old_latency_reg[3]_2\ => \channel_old_latency_reg[3]_3\,
      \channel_old_latency_reg[3]_3\ => \channel_old_latency_reg[3]_4\,
      \channel_old_latency_reg[5]\ => \channel_old_latency_reg[5]_0\,
      \channel_old_latency_reg[5]_0\ => \channel_old_latency_reg[5]_1\,
      content_reg_bram_0_0(8 downto 0) => content_reg_bram_0(8 downto 0),
      content_reg_bram_0_1(8 downto 0) => content_reg_bram_0_0(8 downto 0),
      content_reg_bram_0_10 => content_reg_bram_0_9,
      content_reg_bram_0_11 => content_reg_bram_0_10,
      content_reg_bram_0_12 => content_reg_bram_0_11,
      content_reg_bram_0_13 => content_reg_bram_0_12,
      content_reg_bram_0_2 => content_reg_bram_0_1,
      content_reg_bram_0_3 => content_reg_bram_0_2,
      content_reg_bram_0_4 => content_reg_bram_0_3,
      content_reg_bram_0_5 => content_reg_bram_0_4,
      content_reg_bram_0_6 => content_reg_bram_0_5,
      content_reg_bram_0_7 => content_reg_bram_0_6,
      content_reg_bram_0_8 => content_reg_bram_0_7,
      content_reg_bram_0_9 => content_reg_bram_0_8,
      cur_is_even_character_reg_rep(0) => cur_is_even_character_reg_rep(0),
      cur_is_even_character_reg_rep_0 => cur_is_even_character_reg_rep_0,
      cur_is_even_character_reg_rep_1(0) => cur_is_even_character_reg_rep_1(0),
      cur_is_even_character_reg_rep_2 => cur_is_even_character_reg_rep_2,
      \cur_is_even_character_reg_rep__1\(7 downto 0) => \cur_is_even_character_reg_rep__1\(7 downto 0),
      \cur_is_even_character_reg_rep__1_0\(7 downto 0) => \cur_is_even_character_reg_rep__1_0\(7 downto 0),
      \cur_is_even_character_reg_rep__1_1\(7 downto 0) => \cur_is_even_character_reg_rep__1_1\(7 downto 0),
      \head_reg[2]_0\ => \head_reg[2]\,
      \head_reg[5]_0\ => \head_reg[5]\,
      \head_reg[6]_0\(0) => \head_reg[6]\(0),
      \middle_reg[0]_0\ => \middle_reg[0]\,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_1\ => \middle_reg[7]_0\,
      \middle_reg[7]_2\(7 downto 0) => \middle_reg[7]_1\(7 downto 0),
      \middle_reg[7]_3\ => \middle_reg[7]_2\,
      min_latency1_carry => min_latency1_carry,
      p_0_in(0) => p_0_in(0),
      p_86_out(3 downto 0) => p_86_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]_0\ => \tail_reg[0]\,
      \tail_reg[1]_0\ => \tail_reg[1]\,
      \tail_reg[6]_0\ => \tail_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_8 is
  port (
    \switch2channel\\.ready\ : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    input_pc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[0]\ : out STD_LOGIC;
    \tail_reg[1]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_16_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_1\ : out STD_LOGIC;
    bb_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[2]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_1\ : out STD_LOGIC;
    \head_reg[2]\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_0_out_01_out : in STD_LOGIC;
    \in_0\\.data\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    content_reg_bram_0_1 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[3]_3\ : in STD_LOGIC;
    \channel_old_latency_reg[3]_4\ : in STD_LOGIC;
    \cur_state[1]_i_3\ : in STD_LOGIC;
    \channel_old_latency_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_8 : entity is "channel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_8 is
  signal channel_old_latency : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\channel_old_latency_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(0),
      Q => channel_old_latency(0),
      S => \tail_reg[0]\
    );
\channel_old_latency_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(1),
      Q => channel_old_latency(1),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(2),
      Q => channel_old_latency(2),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(3),
      Q => channel_old_latency(3),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(4),
      Q => channel_old_latency(4),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(5),
      Q => channel_old_latency(5),
      R => \tail_reg[0]\
    );
\channel_old_latency_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(6),
      Q => channel_old_latency(6),
      R => \tail_reg[0]\
    );
fifo_channel: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_20\
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      Q(6 downto 0) => channel_old_latency(6 downto 0),
      S(1 downto 0) => S(1 downto 0),
      bb_full(0) => bb_full(0),
      \channel_old_latency_reg[0]\(0) => \channel_old_latency_reg[0]_0\(0),
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]_0\,
      \channel_old_latency_reg[3]\ => \channel_old_latency_reg[3]_0\,
      \channel_old_latency_reg[3]_0\ => \channel_old_latency_reg[3]_1\,
      \channel_old_latency_reg[3]_1\(2 downto 0) => \channel_old_latency_reg[3]_2\(2 downto 0),
      \channel_old_latency_reg[3]_2\ => \channel_old_latency_reg[3]_3\,
      \channel_old_latency_reg[3]_3\ => \channel_old_latency_reg[3]_4\,
      \channel_old_latency_reg[5]\ => \channel_old_latency_reg[5]_0\,
      \channel_old_latency_reg[5]_0\ => \channel_old_latency_reg[5]_1\,
      content_reg_bram_0_0(8 downto 0) => content_reg_bram_0(8 downto 0),
      content_reg_bram_0_1(8 downto 0) => content_reg_bram_0_0(8 downto 0),
      content_reg_bram_0_2 => content_reg_bram_0_1,
      \cur_state[1]_i_3\ => \cur_state[1]_i_3\,
      \head_reg[2]_0\ => \head_reg[2]\,
      \head_reg[6]_0\(0) => \head_reg[6]\(0),
      \in_0\\.data\(8 downto 0) => \in_0\\.data\(8 downto 0),
      in_0_out_01_out => in_0_out_01_out,
      input_pc(7 downto 0) => input_pc(7 downto 0),
      \middle_reg[0]_0\ => \middle_reg[0]\,
      \middle_reg[0]_1\(7 downto 0) => \middle_reg[0]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      p_0_in(0) => p_0_in(0),
      p_16_out(3 downto 0) => p_16_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]_0\ => \tail_reg[0]\,
      \tail_reg[1]_0\ => \tail_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_86 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \switch2channel\\.ready\ : out STD_LOGIC;
    \tail_reg[1]\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \channel_old_latency_reg[5]_1\ : out STD_LOGIC;
    \channel_old_latency_reg[5]_2\ : out STD_LOGIC;
    \channel_old_latency_reg[3]_0\ : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \channel_old_latency_reg[3]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[3]_2\ : out STD_LOGIC;
    \tail_reg[6]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC;
    \channel_old_latency_reg[2]_0\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \head_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    cur_is_even_character_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \switch2channel\\.valid\ : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[0]_1\ : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC;
    \middle_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_2\ : in STD_LOGIC;
    \channel_old_latency_reg[4]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[4]_1\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[0]_2\ : in STD_LOGIC;
    \channel_old_latency_reg[4]_2\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \channel_old_latency_reg[6]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_86 : entity is "channel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_86 is
  signal channel_old_latency : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\channel_old_latency_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(0),
      Q => channel_old_latency(0),
      S => SR(0)
    );
\channel_old_latency_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(1),
      Q => channel_old_latency(1),
      R => SR(0)
    );
\channel_old_latency_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(2),
      Q => channel_old_latency(2),
      R => SR(0)
    );
\channel_old_latency_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(3),
      Q => channel_old_latency(3),
      R => SR(0)
    );
\channel_old_latency_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(4),
      Q => channel_old_latency(4),
      R => SR(0)
    );
\channel_old_latency_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(5),
      Q => channel_old_latency(5),
      R => SR(0)
    );
\channel_old_latency_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \channel_old_latency_reg[6]_0\(6),
      Q => channel_old_latency(6),
      R => SR(0)
    );
fifo_channel: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo__parameterized0_98\
     port map (
      CO(0) => CO(0),
      D(8 downto 0) => D(8 downto 0),
      DI(0) => DI(0),
      DINADIN(8 downto 0) => DINADIN(8 downto 0),
      DOUTBDOUT(8 downto 0) => DOUTBDOUT(8 downto 0),
      E(0) => E(0),
      Q(6 downto 0) => channel_old_latency(6 downto 0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      \channel_old_latency_reg[0]\ => \channel_old_latency_reg[0]_0\,
      \channel_old_latency_reg[0]_0\ => \channel_old_latency_reg[0]_1\,
      \channel_old_latency_reg[0]_1\ => \channel_old_latency_reg[0]_2\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]_0\,
      \channel_old_latency_reg[3]\ => \channel_old_latency_reg[3]_0\,
      \channel_old_latency_reg[3]_0\ => \channel_old_latency_reg[3]_1\,
      \channel_old_latency_reg[3]_1\ => \channel_old_latency_reg[3]_2\,
      \channel_old_latency_reg[4]\ => \channel_old_latency_reg[4]_0\,
      \channel_old_latency_reg[4]_0\ => \channel_old_latency_reg[4]_1\,
      \channel_old_latency_reg[4]_1\ => \channel_old_latency_reg[4]_2\,
      \channel_old_latency_reg[5]\(5 downto 0) => \channel_old_latency_reg[5]_0\(5 downto 0),
      \channel_old_latency_reg[5]_0\ => \channel_old_latency_reg[5]_1\,
      \channel_old_latency_reg[5]_1\ => \channel_old_latency_reg[5]_2\,
      content_reg_bram_0_0(8 downto 0) => content_reg_bram_0(8 downto 0),
      content_reg_bram_0_1 => content_reg_bram_0_0,
      content_reg_bram_0_10 => content_reg_bram_0_9,
      content_reg_bram_0_11 => content_reg_bram_0_10,
      content_reg_bram_0_12 => content_reg_bram_0_11,
      content_reg_bram_0_2 => content_reg_bram_0_1,
      content_reg_bram_0_3 => content_reg_bram_0_2,
      content_reg_bram_0_4 => content_reg_bram_0_3,
      content_reg_bram_0_5 => content_reg_bram_0_4,
      content_reg_bram_0_6 => content_reg_bram_0_5,
      content_reg_bram_0_7 => content_reg_bram_0_6,
      content_reg_bram_0_8 => content_reg_bram_0_7,
      content_reg_bram_0_9 => content_reg_bram_0_8,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg(7 downto 0) => cur_is_even_character_reg(7 downto 0),
      cur_is_even_character_reg_0(7 downto 0) => cur_is_even_character_reg_0(7 downto 0),
      cur_is_even_character_reg_1(7 downto 0) => cur_is_even_character_reg_1(7 downto 0),
      cur_is_even_character_reg_2(7 downto 0) => cur_is_even_character_reg_2(7 downto 0),
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\,
      \cur_is_even_character_reg_rep__1_0\(0) => \cur_is_even_character_reg_rep__1_0\(0),
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_1\,
      \head_reg[2]_0\ => \head_reg[2]\,
      \head_reg[5]_0\ => \head_reg[5]\,
      \head_reg[6]_0\(0) => \head_reg[6]\(0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_1\ => \middle_reg[7]_0\,
      \middle_reg[7]_2\(7 downto 0) => \middle_reg[7]_1\(7 downto 0),
      \middle_reg[7]_3\ => \middle_reg[7]_2\,
      min_latency1_carry => min_latency1_carry,
      p_0_in(0) => p_0_in(0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[1]_0\ => \tail_reg[1]\,
      \tail_reg[6]_0\ => \tail_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer is
  port (
    fifo_even_data_in_ready : out STD_LOGIC;
    fifo_odd_data_in_ready : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[0]_0\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    cur_is_even_character_reg_rep_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_cc_pointer_reg[3]\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_0\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_1\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_2\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_3\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_4\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_5\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_6\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \switch2cpu\\.latency\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    fifo_cur_char_data_out_valid : out STD_LOGIC;
    \best_output__1\ : out STD_LOGIC;
    \head_reg[1]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    content_reg_bram_0 : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fifo_odd_data_in_valid : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \channel_old_latency_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[4]_0\ : in STD_LOGIC;
    \middle_reg[0]\ : in STD_LOGIC;
    input_pc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tail_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \switch2channel\\.latency__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tail_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_state_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    all_bb_full : in STD_LOGIC;
    \cur_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \old_grant_reg[0]_i_15\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \tail_reg[0]_1\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]\ : in STD_LOGIC;
    \fifo_cur_char_data_out_ready__0\ : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    \head_reg[6]\ : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[6]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer is
  signal fifo_even_data_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_odd_data_count : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^fifo_odd_data_in_ready\ : STD_LOGIC;
  signal fifo_odd_data_out_not_valid : STD_LOGIC;
  signal head_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal head_reg_0_sn_1 : STD_LOGIC;
  signal tail_reg : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  fifo_odd_data_in_ready <= \^fifo_odd_data_in_ready\;
  \head_reg[0]\ <= head_reg_0_sn_1;
fifo_even: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      O(0) => O(0),
      Q(2 downto 0) => Q(2 downto 0),
      S(0) => S(0),
      WEA(0) => fifo_even_data_in_ready,
      all_bb_full => all_bb_full,
      \best_output__1\ => \best_output__1\,
      \channel_old_latency_reg[0]\(3 downto 0) => \channel_old_latency_reg[0]\(3 downto 0),
      \channel_old_latency_reg[0]_0\ => \channel_old_latency_reg[0]_0\,
      \channel_old_latency_reg[4]\(0) => \channel_old_latency_reg[4]\(0),
      \channel_old_latency_reg[4]_0\ => \channel_old_latency_reg[4]_0\,
      content_reg_bram_0_0 => content_reg_bram_0,
      content_reg_bram_0_1 => content_reg_bram_0_1,
      content_reg_bram_0_2 => content_reg_bram_0_2,
      \cur_cc_pointer_reg[2]\ => \cur_cc_pointer_reg[2]\,
      \cur_cc_pointer_reg[2]_0\ => \cur_cc_pointer_reg[2]_0\,
      \cur_cc_pointer_reg[2]_1\ => \cur_cc_pointer_reg[2]_1\,
      \cur_cc_pointer_reg[2]_2\ => \cur_cc_pointer_reg[2]_2\,
      \cur_cc_pointer_reg[2]_3\ => \cur_cc_pointer_reg[2]_3\,
      \cur_cc_pointer_reg[2]_4\ => \cur_cc_pointer_reg[2]_4\,
      \cur_cc_pointer_reg[2]_5\ => \cur_cc_pointer_reg[2]_5\,
      \cur_cc_pointer_reg[2]_6\ => \cur_cc_pointer_reg[2]_6\,
      \cur_cc_pointer_reg[3]\ => \cur_cc_pointer_reg[3]\,
      cur_is_even_character_reg_rep => cur_is_even_character_reg_rep,
      cur_is_even_character_reg_rep_0 => cur_is_even_character_reg_rep_0,
      \cur_state_reg[0]\(3 downto 0) => \cur_state_reg[0]\(3 downto 0),
      \cur_state_reg[0]_0\(0) => \cur_state_reg[0]_0\(0),
      \cur_state_reg[1]\ => \cur_state_reg[1]\,
      \fifo_cur_char_data_out_ready__0\ => \fifo_cur_char_data_out_ready__0\,
      fifo_cur_char_data_out_valid => fifo_cur_char_data_out_valid,
      fifo_even_data_out(7 downto 0) => fifo_even_data_out(7 downto 0),
      fifo_odd_data_count(3 downto 0) => fifo_odd_data_count(4 downto 1),
      fifo_odd_data_out_not_valid => fifo_odd_data_out_not_valid,
      \head_reg[0]_0\ => head_reg_0_sn_1,
      \head_reg[0]_1\ => \FETCH_REC_Pc_reg[7]\,
      \head_reg[1]_0\ => \head_reg[1]\,
      \head_reg[5]\(0) => \head_reg[5]\(0),
      \head_reg[6]\(0) => \^fifo_odd_data_in_ready\,
      \head_reg[6]_0\ => \head_reg[6]\,
      \head_reg[6]_1\(0) => WEA(0),
      \head_reg[6]_2\ => \head_reg[6]_0\,
      input_pc(7 downto 0) => input_pc(7 downto 0),
      \middle_reg[0]_0\ => \middle_reg[0]\,
      \min_latency1_carry_i_29__6_0\(0) => tail_reg(0),
      \min_latency1_carry_i_29__6_1\(0) => head_reg(0),
      \old_grant_reg[0]_i_15_0\(63 downto 0) => \old_grant_reg[0]_i_15\(63 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.latency__0\(3 downto 0) => \switch2channel\\.latency__0\(3 downto 0),
      \switch2cpu\\.latency\(1 downto 0) => \switch2cpu\\.latency\(1 downto 0),
      \tail_reg[0]_0\(0) => \tail_reg[0]_0\(0),
      \tail_reg[0]_1\ => \tail_reg[0]_1\
    );
fifo_odd: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_7
     port map (
      D(7 downto 0) => D(7 downto 0),
      \FETCH_REC_Pc_reg[7]\ => \FETCH_REC_Pc_reg[7]\,
      Q(0) => tail_reg(0),
      content_reg_bram_0_0(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      \fifo_cur_char_data_out_ready__0\ => \fifo_cur_char_data_out_ready__0\,
      fifo_even_data_out(7 downto 0) => fifo_even_data_out(7 downto 0),
      fifo_odd_data_count(3 downto 0) => fifo_odd_data_count(4 downto 1),
      fifo_odd_data_in_valid => fifo_odd_data_in_valid,
      fifo_odd_data_out_not_valid => fifo_odd_data_out_not_valid,
      \head_reg[0]_0\(0) => head_reg(0),
      \head_reg[1]_0\(0) => \^fifo_odd_data_in_ready\,
      input_pc(7 downto 0) => input_pc(7 downto 0),
      \middle_reg[0]_0\ => \middle_reg[0]\,
      s00_axi_aclk => s00_axi_aclk,
      \tail_reg[0]_0\(0) => \tail_reg[0]\(0),
      \tail_reg[0]_1\ => \tail_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_13 is
  port (
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]\ : out STD_LOGIC;
    min_latency1_carry : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__0_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__0_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    \tail_reg[5]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC;
    \tail_reg[3]\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_cur_reg[2]\ : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_16_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_1 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_state[0]_i_14\ : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_13 : entity is "ping_pong_buffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_13 is
  signal \^content_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_odd_n_11 : STD_LOGIC;
  signal fifo_odd_n_12 : STD_LOGIC;
  signal fifo_odd_n_13 : STD_LOGIC;
  signal fifo_odd_n_14 : STD_LOGIC;
  signal fifo_odd_n_15 : STD_LOGIC;
  signal fifo_odd_n_16 : STD_LOGIC;
  signal fifo_odd_n_17 : STD_LOGIC;
  signal fifo_odd_n_18 : STD_LOGIC;
  signal fifo_odd_n_19 : STD_LOGIC;
  signal fifo_odd_n_20 : STD_LOGIC;
  signal fifo_odd_n_21 : STD_LOGIC;
  signal fifo_odd_n_22 : STD_LOGIC;
  signal fifo_odd_n_23 : STD_LOGIC;
  signal fifo_odd_n_24 : STD_LOGIC;
  signal fifo_odd_n_25 : STD_LOGIC;
  signal fifo_odd_n_26 : STD_LOGIC;
  signal fifo_odd_n_27 : STD_LOGIC;
  signal fifo_odd_n_8 : STD_LOGIC;
  signal fifo_odd_n_9 : STD_LOGIC;
begin
  content_reg_bram_0_0(7 downto 0) <= \^content_reg_bram_0_0\(7 downto 0);
fifo_even: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_18
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      \FETCH_REC_Pc_reg[0]_0\ => fifo_odd_n_11,
      \FETCH_REC_Pc_reg[1]\ => fifo_odd_n_12,
      \FETCH_REC_Pc_reg[2]\ => fifo_odd_n_16,
      \FETCH_REC_Pc_reg[2]_0\ => fifo_odd_n_19,
      \FETCH_REC_Pc_reg[3]\(1 downto 0) => \^content_reg_bram_0_0\(3 downto 2),
      \FETCH_REC_Pc_reg[3]_0\ => fifo_odd_n_17,
      \FETCH_REC_Pc_reg[4]\ => fifo_odd_n_15,
      \FETCH_REC_Pc_reg[5]\ => fifo_odd_n_18,
      \FETCH_REC_Pc_reg[6]\ => fifo_odd_n_13,
      \FETCH_REC_Pc_reg[7]\ => fifo_odd_n_14,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2 => content_reg_bram_0_4,
      content_reg_bram_0_3 => content_reg_bram_0_5,
      content_reg_bram_0_4 => content_reg_bram_0_6,
      content_reg_bram_0_5 => content_reg_bram_0_7,
      cur_is_even_character_reg_rep => cur_is_even_character_reg_rep,
      \cur_is_even_character_reg_rep__0\ => \cur_is_even_character_reg_rep__0\,
      \cur_is_even_character_reg_rep__0_0\(0) => \cur_is_even_character_reg_rep__0_0\(0),
      \cur_is_even_character_reg_rep__0_1\ => \cur_is_even_character_reg_rep__0_1\,
      \cur_is_even_character_reg_rep__0_2\ => \cur_is_even_character_reg_rep__0_2\,
      \cur_state[0]_i_14\ => \cur_state[0]_i_14\,
      \cur_state[0]_i_14_0\ => fifo_odd_n_25,
      \cur_state[0]_i_14_1\ => fifo_odd_n_22,
      \cur_state_reg[1]\ => \cur_state_reg[1]\,
      \head_reg[0]_0\ => \head_reg[0]\,
      \head_reg[0]_1\ => \head_reg[0]_0\,
      \head_reg[0]_2\ => \head_reg[0]_1\,
      \head_reg[2]_0\ => \head_reg[2]\,
      \head_reg[2]_1\ => \head_reg[2]_0\,
      \head_reg[6]\ => fifo_odd_n_9,
      \head_reg[6]_0\ => fifo_odd_n_24,
      \head_reg[6]_1\ => fifo_odd_n_8,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      min_latency1_carry_1 => min_latency1_carry_1,
      \min_latency1_carry_i_7__5\ => fifo_odd_n_26,
      \min_latency1_carry_i_7__5_0\ => fifo_odd_n_23,
      \min_latency1_carry_i_8__5_0\ => fifo_odd_n_20,
      \min_latency1_carry_i_8__5_1\ => fifo_odd_n_21,
      \min_latency1_carry_i_9__6_0\ => fifo_odd_n_27,
      p_0_in(0) => p_0_in(0),
      p_0_in_0(0) => p_0_in_0(0),
      p_16_out(3 downto 0) => p_16_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]_0\ => \tail_reg[0]\,
      \tail_reg[0]_1\ => \tail_reg[0]_0\,
      \tail_reg[3]_0\ => \tail_reg[3]\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0),
      \tail_reg[5]_0\ => \tail_reg[5]_0\
    );
fifo_odd: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_19
     port map (
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      content_reg_bram_0_0(7 downto 0) => \^content_reg_bram_0_0\(7 downto 0),
      content_reg_bram_0_1 => fifo_odd_n_11,
      content_reg_bram_0_2 => fifo_odd_n_12,
      content_reg_bram_0_3 => fifo_odd_n_13,
      content_reg_bram_0_4 => fifo_odd_n_14,
      content_reg_bram_0_5 => fifo_odd_n_15,
      content_reg_bram_0_6 => fifo_odd_n_18,
      content_reg_bram_0_7(0) => content_reg_bram_0_2(0),
      content_reg_bram_0_8(7 downto 0) => content_reg_bram_0_3(7 downto 0),
      \cur_is_even_character_reg_rep__0\ => fifo_odd_n_16,
      \cur_is_even_character_reg_rep__0_0\ => fifo_odd_n_17,
      \head_reg[0]_0\ => fifo_odd_n_9,
      \head_reg[0]_1\ => fifo_odd_n_23,
      \head_reg[0]_2\ => fifo_odd_n_26,
      \head_reg[0]_3\(0) => \head_reg[0]_2\(0),
      \head_reg[2]_0\ => fifo_odd_n_25,
      \head_reg[2]_1\ => fifo_odd_n_27,
      \head_reg[4]_0\ => fifo_odd_n_20,
      \head_reg[4]_1\ => fifo_odd_n_22,
      \head_reg[4]_2\ => fifo_odd_n_24,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_1\ => fifo_odd_n_19,
      \state_cur_reg[2]_0\ => \state_cur_reg[2]\,
      \tail_reg[0]_0\ => fifo_odd_n_8,
      \tail_reg[0]_1\ => \tail_reg[0]\,
      \tail_reg[3]_0\ => fifo_odd_n_21
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_26 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]\ : out STD_LOGIC;
    min_latency1_carry : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \tail_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC;
    \tail_reg[3]\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_cur_reg[2]\ : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_30_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_1 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    in_ready_packed : in STD_LOGIC_VECTOR ( 0 to 0 );
    \min_latency1_carry_i_8__4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_state[0]_i_9\ : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_26 : entity is "ping_pong_buffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_26 is
  signal \^content_reg_bram_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_odd_n_11 : STD_LOGIC;
  signal fifo_odd_n_12 : STD_LOGIC;
  signal fifo_odd_n_13 : STD_LOGIC;
  signal fifo_odd_n_14 : STD_LOGIC;
  signal fifo_odd_n_15 : STD_LOGIC;
  signal fifo_odd_n_16 : STD_LOGIC;
  signal fifo_odd_n_17 : STD_LOGIC;
  signal fifo_odd_n_18 : STD_LOGIC;
  signal fifo_odd_n_19 : STD_LOGIC;
  signal fifo_odd_n_20 : STD_LOGIC;
  signal fifo_odd_n_21 : STD_LOGIC;
  signal fifo_odd_n_22 : STD_LOGIC;
  signal fifo_odd_n_23 : STD_LOGIC;
  signal fifo_odd_n_24 : STD_LOGIC;
  signal fifo_odd_n_25 : STD_LOGIC;
  signal fifo_odd_n_26 : STD_LOGIC;
  signal fifo_odd_n_27 : STD_LOGIC;
  signal fifo_odd_n_8 : STD_LOGIC;
  signal fifo_odd_n_9 : STD_LOGIC;
begin
  content_reg_bram_0(7 downto 0) <= \^content_reg_bram_0\(7 downto 0);
fifo_even: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_31
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      \EXE1_Instr_reg[9]_0\ => \EXE1_Instr_reg[9]_0\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      \FETCH_REC_Pc_reg[0]_0\ => fifo_odd_n_11,
      \FETCH_REC_Pc_reg[1]\ => fifo_odd_n_12,
      \FETCH_REC_Pc_reg[2]\ => fifo_odd_n_16,
      \FETCH_REC_Pc_reg[3]\ => fifo_odd_n_17,
      \FETCH_REC_Pc_reg[4]\ => fifo_odd_n_15,
      \FETCH_REC_Pc_reg[5]\ => fifo_odd_n_18,
      \FETCH_REC_Pc_reg[6]\ => fifo_odd_n_13,
      \FETCH_REC_Pc_reg[6]_0\ => fifo_odd_n_19,
      \FETCH_REC_Pc_reg[7]\(3 downto 2) => \^content_reg_bram_0\(7 downto 6),
      \FETCH_REC_Pc_reg[7]\(1 downto 0) => \^content_reg_bram_0\(3 downto 2),
      \FETCH_REC_Pc_reg[7]_0\ => fifo_odd_n_14,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0_0 => content_reg_bram_0_2,
      content_reg_bram_0_1 => content_reg_bram_0_3,
      content_reg_bram_0_2 => content_reg_bram_0_4,
      content_reg_bram_0_3 => content_reg_bram_0_5,
      content_reg_bram_0_4 => content_reg_bram_0_6,
      cur_is_even_character_reg_rep => cur_is_even_character_reg_rep,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\,
      \cur_is_even_character_reg_rep__1_0\(0) => \cur_is_even_character_reg_rep__1_0\(0),
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_2\,
      \cur_state[0]_i_9\ => \cur_state[0]_i_9\,
      \cur_state[0]_i_9_0\ => fifo_odd_n_25,
      \cur_state[0]_i_9_1\ => fifo_odd_n_22,
      \cur_state_reg[1]\ => \cur_state_reg[1]\,
      \head_reg[0]_0\ => \head_reg[0]\,
      \head_reg[0]_1\ => \head_reg[0]_0\,
      \head_reg[0]_2\ => \head_reg[0]_1\,
      \head_reg[2]_0\ => \head_reg[2]\,
      \head_reg[2]_1\ => \head_reg[2]_0\,
      \head_reg[6]\ => fifo_odd_n_9,
      \head_reg[6]_0\ => fifo_odd_n_24,
      \head_reg[6]_1\ => fifo_odd_n_8,
      in_ready_packed(0) => in_ready_packed(0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      min_latency1_carry_1 => min_latency1_carry_1,
      \min_latency1_carry_i_7__4\ => fifo_odd_n_26,
      \min_latency1_carry_i_7__4_0\ => fifo_odd_n_23,
      \min_latency1_carry_i_8__4_0\ => \min_latency1_carry_i_8__4\,
      \min_latency1_carry_i_8__4_1\ => fifo_odd_n_20,
      \min_latency1_carry_i_8__4_2\ => fifo_odd_n_21,
      \min_latency1_carry_i_9__5_0\ => fifo_odd_n_27,
      p_0_in(0) => p_0_in(0),
      p_0_in_0(0) => p_0_in_0(0),
      p_30_out(3 downto 0) => p_30_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]_0\ => \tail_reg[0]\,
      \tail_reg[0]_1\ => \tail_reg[0]_0\,
      \tail_reg[3]_0\ => \tail_reg[3]\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0),
      \tail_reg[5]_0\ => \tail_reg[5]_0\
    );
fifo_odd: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_32
     port map (
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      content_reg_bram_0_0(7 downto 0) => \^content_reg_bram_0\(7 downto 0),
      content_reg_bram_0_1 => fifo_odd_n_11,
      content_reg_bram_0_2 => fifo_odd_n_12,
      content_reg_bram_0_3 => fifo_odd_n_15,
      content_reg_bram_0_4 => fifo_odd_n_18,
      content_reg_bram_0_5(0) => content_reg_bram_0_0(0),
      content_reg_bram_0_6(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      \cur_is_even_character_reg_rep__0\ => fifo_odd_n_13,
      \cur_is_even_character_reg_rep__0_0\ => fifo_odd_n_14,
      \cur_is_even_character_reg_rep__0_1\ => fifo_odd_n_16,
      \cur_is_even_character_reg_rep__0_2\ => fifo_odd_n_17,
      \head_reg[0]_0\ => fifo_odd_n_9,
      \head_reg[0]_1\ => fifo_odd_n_23,
      \head_reg[0]_2\ => fifo_odd_n_26,
      \head_reg[0]_3\(0) => \head_reg[0]_2\(0),
      \head_reg[2]_0\ => fifo_odd_n_25,
      \head_reg[2]_1\ => fifo_odd_n_27,
      \head_reg[4]_0\ => fifo_odd_n_20,
      \head_reg[4]_1\ => fifo_odd_n_22,
      \head_reg[4]_2\ => fifo_odd_n_24,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_1\ => fifo_odd_n_19,
      \state_cur_reg[2]_0\ => \state_cur_reg[2]\,
      \tail_reg[0]_0\ => fifo_odd_n_8,
      \tail_reg[0]_1\ => \tail_reg[0]\,
      \tail_reg[3]_0\ => fifo_odd_n_21
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_39 is
  port (
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \tail_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC;
    \tail_reg[3]\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_cur_reg[2]\ : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[6]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    p_44_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    in_ready_packed : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115\ : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_39 : entity is "ping_pong_buffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_39 is
  signal \^content_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_odd_n_11 : STD_LOGIC;
  signal fifo_odd_n_12 : STD_LOGIC;
  signal fifo_odd_n_13 : STD_LOGIC;
  signal fifo_odd_n_14 : STD_LOGIC;
  signal fifo_odd_n_15 : STD_LOGIC;
  signal fifo_odd_n_16 : STD_LOGIC;
  signal fifo_odd_n_17 : STD_LOGIC;
  signal fifo_odd_n_18 : STD_LOGIC;
  signal fifo_odd_n_19 : STD_LOGIC;
  signal fifo_odd_n_22 : STD_LOGIC;
  signal fifo_odd_n_23 : STD_LOGIC;
  signal fifo_odd_n_24 : STD_LOGIC;
  signal fifo_odd_n_25 : STD_LOGIC;
  signal fifo_odd_n_26 : STD_LOGIC;
  signal fifo_odd_n_27 : STD_LOGIC;
  signal fifo_odd_n_8 : STD_LOGIC;
  signal fifo_odd_n_9 : STD_LOGIC;
  signal \^tail_reg[3]\ : STD_LOGIC;
begin
  content_reg_bram_0_0(7 downto 0) <= \^content_reg_bram_0_0\(7 downto 0);
  \tail_reg[3]\ <= \^tail_reg[3]\;
fifo_even: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_44
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      \EXE1_Instr_reg[9]_0\ => \EXE1_Instr_reg[9]_0\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      \FETCH_REC_Pc_reg[0]_0\ => fifo_odd_n_11,
      \FETCH_REC_Pc_reg[1]\ => fifo_odd_n_12,
      \FETCH_REC_Pc_reg[2]\ => fifo_odd_n_16,
      \FETCH_REC_Pc_reg[3]\ => fifo_odd_n_17,
      \FETCH_REC_Pc_reg[4]\ => fifo_odd_n_15,
      \FETCH_REC_Pc_reg[5]\ => fifo_odd_n_18,
      \FETCH_REC_Pc_reg[6]\ => \FETCH_REC_Pc_reg[6]\,
      \FETCH_REC_Pc_reg[6]_0\ => fifo_odd_n_13,
      \FETCH_REC_Pc_reg[6]_1\ => fifo_odd_n_19,
      \FETCH_REC_Pc_reg[7]\(3 downto 2) => \^content_reg_bram_0_0\(7 downto 6),
      \FETCH_REC_Pc_reg[7]\(1 downto 0) => \^content_reg_bram_0_0\(3 downto 2),
      \FETCH_REC_Pc_reg[7]_0\ => fifo_odd_n_14,
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2 => content_reg_bram_0_4,
      content_reg_bram_0_3 => content_reg_bram_0_5,
      content_reg_bram_0_4 => content_reg_bram_0_6,
      content_reg_bram_0_5 => content_reg_bram_0_7,
      content_reg_bram_0_6 => content_reg_bram_0_8,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\,
      \cur_is_even_character_reg_rep__1_0\(0) => \cur_is_even_character_reg_rep__1_0\(0),
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_2\,
      \head_reg[0]_0\ => \head_reg[0]\,
      \head_reg[0]_1\ => \head_reg[0]_0\,
      \head_reg[0]_2\ => \head_reg[0]_1\,
      \head_reg[2]_0\ => \head_reg[2]\,
      \head_reg[2]_1\ => \head_reg[2]_0\,
      \head_reg[6]\ => fifo_odd_n_9,
      \head_reg[6]_0\ => fifo_odd_n_26,
      \head_reg[6]_1\ => fifo_odd_n_8,
      in_ready_packed(0) => in_ready_packed(0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      \min_latency1_carry_i_7__3\ => fifo_odd_n_22,
      \min_latency1_carry_i_7__3_0\ => fifo_odd_n_25,
      \min_latency1_carry_i_8__3_0\ => fifo_odd_n_23,
      \min_latency1_carry_i_8__3_1\ => fifo_odd_n_24,
      \min_latency1_carry_i_9__4_0\ => fifo_odd_n_27,
      p_0_in(0) => p_0_in(0),
      p_0_in_0(0) => p_0_in_0(0),
      p_44_out(3 downto 0) => p_44_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]_0\ => \tail_reg[0]\,
      \tail_reg[0]_1\ => \tail_reg[0]_0\,
      \tail_reg[3]_0\ => \^tail_reg[3]\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0),
      \tail_reg[5]_0\ => \tail_reg[5]_0\
    );
fifo_odd: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_45
     port map (
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      \FETCH_REC_Pc_reg[6]\ => \FETCH_REC_Pc_reg[6]\,
      Q(2 downto 0) => Q(2 downto 0),
      content_reg_bram_0_0(7 downto 0) => \^content_reg_bram_0_0\(7 downto 0),
      content_reg_bram_0_1 => fifo_odd_n_11,
      content_reg_bram_0_2 => fifo_odd_n_12,
      content_reg_bram_0_3 => fifo_odd_n_15,
      content_reg_bram_0_4 => fifo_odd_n_18,
      content_reg_bram_0_5(0) => content_reg_bram_0_2(0),
      content_reg_bram_0_6(7 downto 0) => content_reg_bram_0_3(7 downto 0),
      cur_is_even_character_reg_rep => cur_is_even_character_reg_rep,
      \cur_is_even_character_reg_rep__0\ => fifo_odd_n_13,
      \cur_is_even_character_reg_rep__0_0\ => fifo_odd_n_14,
      \cur_is_even_character_reg_rep__1\ => fifo_odd_n_16,
      \cur_is_even_character_reg_rep__1_0\ => fifo_odd_n_17,
      \cur_state_reg[1]\ => \cur_state_reg[1]\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115\ => \^tail_reg[3]\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115_0\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115\,
      \head_reg[0]_0\ => fifo_odd_n_9,
      \head_reg[0]_1\ => fifo_odd_n_22,
      \head_reg[0]_2\ => fifo_odd_n_25,
      \head_reg[0]_3\(0) => \head_reg[0]_2\(0),
      \head_reg[2]_0\ => fifo_odd_n_27,
      \head_reg[4]_0\ => fifo_odd_n_23,
      \head_reg[4]_1\ => fifo_odd_n_26,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_1\ => fifo_odd_n_19,
      \state_cur_reg[2]_0\ => \state_cur_reg[2]\,
      \tail_reg[0]_0\ => fifo_odd_n_8,
      \tail_reg[0]_1\ => \tail_reg[0]\,
      \tail_reg[3]_0\ => fifo_odd_n_24
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_52 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]\ : out STD_LOGIC;
    min_latency1_carry : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \tail_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC;
    \tail_reg[3]\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_cur_reg[2]\ : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_58_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_1 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    in_ready_packed : in STD_LOGIC_VECTOR ( 0 to 0 );
    \min_latency1_carry_i_8__2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cur_is_even_character : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_52 : entity is "ping_pong_buffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_52 is
  signal \^content_reg_bram_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_odd_n_11 : STD_LOGIC;
  signal fifo_odd_n_12 : STD_LOGIC;
  signal fifo_odd_n_13 : STD_LOGIC;
  signal fifo_odd_n_14 : STD_LOGIC;
  signal fifo_odd_n_15 : STD_LOGIC;
  signal fifo_odd_n_16 : STD_LOGIC;
  signal fifo_odd_n_17 : STD_LOGIC;
  signal fifo_odd_n_18 : STD_LOGIC;
  signal fifo_odd_n_19 : STD_LOGIC;
  signal fifo_odd_n_20 : STD_LOGIC;
  signal fifo_odd_n_21 : STD_LOGIC;
  signal fifo_odd_n_22 : STD_LOGIC;
  signal fifo_odd_n_23 : STD_LOGIC;
  signal fifo_odd_n_24 : STD_LOGIC;
  signal fifo_odd_n_25 : STD_LOGIC;
  signal fifo_odd_n_26 : STD_LOGIC;
  signal fifo_odd_n_27 : STD_LOGIC;
  signal fifo_odd_n_8 : STD_LOGIC;
  signal fifo_odd_n_9 : STD_LOGIC;
begin
  content_reg_bram_0(7 downto 0) <= \^content_reg_bram_0\(7 downto 0);
fifo_even: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_57
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      \EXE1_Instr_reg[9]_0\ => \EXE1_Instr_reg[9]_0\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      \FETCH_REC_Pc_reg[0]_0\ => fifo_odd_n_11,
      \FETCH_REC_Pc_reg[1]\ => fifo_odd_n_12,
      \FETCH_REC_Pc_reg[2]\ => fifo_odd_n_16,
      \FETCH_REC_Pc_reg[3]\ => fifo_odd_n_17,
      \FETCH_REC_Pc_reg[4]\ => fifo_odd_n_15,
      \FETCH_REC_Pc_reg[5]\ => fifo_odd_n_18,
      \FETCH_REC_Pc_reg[6]\ => fifo_odd_n_13,
      \FETCH_REC_Pc_reg[6]_0\ => fifo_odd_n_19,
      \FETCH_REC_Pc_reg[7]\(3 downto 2) => \^content_reg_bram_0\(7 downto 6),
      \FETCH_REC_Pc_reg[7]\(1 downto 0) => \^content_reg_bram_0\(3 downto 2),
      \FETCH_REC_Pc_reg[7]_0\ => fifo_odd_n_14,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0_0 => content_reg_bram_0_2,
      content_reg_bram_0_1 => content_reg_bram_0_3,
      content_reg_bram_0_2 => content_reg_bram_0_4,
      content_reg_bram_0_3 => content_reg_bram_0_5,
      content_reg_bram_0_4 => content_reg_bram_0_6,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg => cur_is_even_character_reg,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\,
      \cur_is_even_character_reg_rep__1_0\(0) => \cur_is_even_character_reg_rep__1_0\(0),
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_2\,
      \cur_state[0]_i_12\ => fifo_odd_n_25,
      \cur_state[0]_i_12_0\ => fifo_odd_n_22,
      \cur_state_reg[1]\ => \cur_state_reg[1]\,
      \head_reg[0]_0\ => \head_reg[0]\,
      \head_reg[0]_1\ => \head_reg[0]_0\,
      \head_reg[0]_2\ => \head_reg[0]_1\,
      \head_reg[2]_0\ => \head_reg[2]\,
      \head_reg[2]_1\ => \head_reg[2]_0\,
      \head_reg[6]\ => fifo_odd_n_9,
      \head_reg[6]_0\ => fifo_odd_n_24,
      \head_reg[6]_1\ => fifo_odd_n_8,
      in_ready_packed(0) => in_ready_packed(0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      min_latency1_carry_1 => min_latency1_carry_1,
      \min_latency1_carry_i_7__2\ => fifo_odd_n_26,
      \min_latency1_carry_i_7__2_0\ => fifo_odd_n_23,
      \min_latency1_carry_i_8__2_0\ => \min_latency1_carry_i_8__2\,
      \min_latency1_carry_i_8__2_1\ => fifo_odd_n_20,
      \min_latency1_carry_i_8__2_2\ => fifo_odd_n_21,
      \min_latency1_carry_i_9__3_0\ => fifo_odd_n_27,
      p_0_in(0) => p_0_in(0),
      p_0_in_0(0) => p_0_in_0(0),
      p_58_out(3 downto 0) => p_58_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]_0\ => \tail_reg[0]\,
      \tail_reg[0]_1\ => \tail_reg[0]_0\,
      \tail_reg[3]_0\ => \tail_reg[3]\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0),
      \tail_reg[5]_0\ => \tail_reg[5]_0\
    );
fifo_odd: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_58
     port map (
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      content_reg_bram_0_0(7 downto 0) => \^content_reg_bram_0\(7 downto 0),
      content_reg_bram_0_1 => fifo_odd_n_11,
      content_reg_bram_0_2 => fifo_odd_n_12,
      content_reg_bram_0_3 => fifo_odd_n_15,
      content_reg_bram_0_4 => fifo_odd_n_18,
      content_reg_bram_0_5(0) => content_reg_bram_0_0(0),
      content_reg_bram_0_6(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      cur_is_even_character_reg_rep => fifo_odd_n_13,
      cur_is_even_character_reg_rep_0 => fifo_odd_n_14,
      cur_is_even_character_reg_rep_1 => fifo_odd_n_16,
      cur_is_even_character_reg_rep_2 => fifo_odd_n_17,
      \head_reg[0]_0\ => fifo_odd_n_9,
      \head_reg[0]_1\ => fifo_odd_n_23,
      \head_reg[0]_2\ => fifo_odd_n_26,
      \head_reg[0]_3\(0) => \head_reg[0]_2\(0),
      \head_reg[2]_0\ => fifo_odd_n_25,
      \head_reg[2]_1\ => fifo_odd_n_27,
      \head_reg[4]_0\ => fifo_odd_n_20,
      \head_reg[4]_1\ => fifo_odd_n_22,
      \head_reg[4]_2\ => fifo_odd_n_24,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_1\ => fifo_odd_n_19,
      \state_cur_reg[2]_0\ => \state_cur_reg[2]\,
      \tail_reg[0]_0\ => fifo_odd_n_8,
      \tail_reg[0]_1\ => \tail_reg[0]\,
      \tail_reg[3]_0\ => fifo_odd_n_21
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_65 is
  port (
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]\ : out STD_LOGIC;
    min_latency1_carry : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \tail_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC;
    \tail_reg[3]\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_cur_reg[2]\ : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_72_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_1 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    in_ready_packed : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_9 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cur_is_even_character : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_65 : entity is "ping_pong_buffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_65 is
  signal \^content_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_odd_n_11 : STD_LOGIC;
  signal fifo_odd_n_12 : STD_LOGIC;
  signal fifo_odd_n_13 : STD_LOGIC;
  signal fifo_odd_n_14 : STD_LOGIC;
  signal fifo_odd_n_15 : STD_LOGIC;
  signal fifo_odd_n_16 : STD_LOGIC;
  signal fifo_odd_n_17 : STD_LOGIC;
  signal fifo_odd_n_18 : STD_LOGIC;
  signal fifo_odd_n_19 : STD_LOGIC;
  signal fifo_odd_n_20 : STD_LOGIC;
  signal fifo_odd_n_21 : STD_LOGIC;
  signal fifo_odd_n_22 : STD_LOGIC;
  signal fifo_odd_n_23 : STD_LOGIC;
  signal fifo_odd_n_24 : STD_LOGIC;
  signal fifo_odd_n_25 : STD_LOGIC;
  signal fifo_odd_n_26 : STD_LOGIC;
  signal fifo_odd_n_27 : STD_LOGIC;
  signal fifo_odd_n_8 : STD_LOGIC;
  signal fifo_odd_n_9 : STD_LOGIC;
begin
  content_reg_bram_0_0(7 downto 0) <= \^content_reg_bram_0_0\(7 downto 0);
fifo_even: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_70
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      \EXE1_Instr_reg[9]_0\ => \EXE1_Instr_reg[9]_0\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      \FETCH_REC_Pc_reg[0]_0\ => fifo_odd_n_11,
      \FETCH_REC_Pc_reg[1]\ => fifo_odd_n_12,
      \FETCH_REC_Pc_reg[2]\ => fifo_odd_n_16,
      \FETCH_REC_Pc_reg[3]\ => fifo_odd_n_17,
      \FETCH_REC_Pc_reg[4]\ => fifo_odd_n_15,
      \FETCH_REC_Pc_reg[5]\ => fifo_odd_n_18,
      \FETCH_REC_Pc_reg[6]\ => fifo_odd_n_13,
      \FETCH_REC_Pc_reg[6]_0\ => fifo_odd_n_19,
      \FETCH_REC_Pc_reg[7]\(3 downto 2) => \^content_reg_bram_0_0\(7 downto 6),
      \FETCH_REC_Pc_reg[7]\(1 downto 0) => \^content_reg_bram_0_0\(3 downto 2),
      \FETCH_REC_Pc_reg[7]_0\ => fifo_odd_n_14,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2 => content_reg_bram_0_4,
      content_reg_bram_0_3 => content_reg_bram_0_5,
      content_reg_bram_0_4 => content_reg_bram_0_6,
      content_reg_bram_0_5 => content_reg_bram_0_7,
      content_reg_bram_0_6 => content_reg_bram_0_8,
      content_reg_bram_0_7 => content_reg_bram_0_9,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg => cur_is_even_character_reg,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\,
      \cur_is_even_character_reg_rep__1_0\(0) => \cur_is_even_character_reg_rep__1_0\(0),
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_2\,
      \cur_state[0]_i_10\ => fifo_odd_n_25,
      \cur_state[0]_i_10_0\ => fifo_odd_n_22,
      \cur_state_reg[1]\ => \cur_state_reg[1]\,
      \head_reg[0]_0\ => \head_reg[0]\,
      \head_reg[0]_1\ => \head_reg[0]_0\,
      \head_reg[0]_2\ => \head_reg[0]_1\,
      \head_reg[2]_0\ => \head_reg[2]\,
      \head_reg[6]\ => fifo_odd_n_9,
      \head_reg[6]_0\ => fifo_odd_n_24,
      \head_reg[6]_1\ => fifo_odd_n_8,
      in_ready_packed(0) => in_ready_packed(0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      min_latency1_carry_1 => min_latency1_carry_1,
      \min_latency1_carry_i_7__1\ => fifo_odd_n_26,
      \min_latency1_carry_i_7__1_0\ => fifo_odd_n_23,
      \min_latency1_carry_i_8__1_0\ => fifo_odd_n_20,
      \min_latency1_carry_i_8__1_1\ => fifo_odd_n_21,
      \min_latency1_carry_i_9__2_0\ => fifo_odd_n_27,
      p_0_in(0) => p_0_in(0),
      p_0_in_0(0) => p_0_in_0(0),
      p_72_out(3 downto 0) => p_72_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]_0\ => \tail_reg[0]\,
      \tail_reg[3]_0\ => \tail_reg[3]\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0),
      \tail_reg[5]_0\ => \tail_reg[5]_0\
    );
fifo_odd: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_71
     port map (
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      content_reg_bram_0_0(7 downto 0) => \^content_reg_bram_0_0\(7 downto 0),
      content_reg_bram_0_1 => fifo_odd_n_11,
      content_reg_bram_0_2 => fifo_odd_n_12,
      content_reg_bram_0_3 => fifo_odd_n_15,
      content_reg_bram_0_4 => fifo_odd_n_18,
      content_reg_bram_0_5(0) => content_reg_bram_0_2(0),
      content_reg_bram_0_6(7 downto 0) => content_reg_bram_0_3(7 downto 0),
      \cur_is_even_character_reg_rep__1\ => fifo_odd_n_13,
      \cur_is_even_character_reg_rep__1_0\ => fifo_odd_n_14,
      \cur_is_even_character_reg_rep__1_1\ => fifo_odd_n_16,
      \cur_is_even_character_reg_rep__1_2\ => fifo_odd_n_17,
      \head_reg[0]_0\ => fifo_odd_n_9,
      \head_reg[0]_1\ => fifo_odd_n_23,
      \head_reg[0]_2\ => fifo_odd_n_26,
      \head_reg[0]_3\(0) => \head_reg[0]_2\(0),
      \head_reg[2]_0\ => fifo_odd_n_25,
      \head_reg[2]_1\ => fifo_odd_n_27,
      \head_reg[4]_0\ => fifo_odd_n_20,
      \head_reg[4]_1\ => fifo_odd_n_22,
      \head_reg[4]_2\ => fifo_odd_n_24,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_1\ => fifo_odd_n_19,
      \state_cur_reg[2]_0\ => \state_cur_reg[2]\,
      \tail_reg[0]_0\ => fifo_odd_n_8,
      \tail_reg[0]_1\ => \tail_reg[0]\,
      \tail_reg[3]_0\ => fifo_odd_n_21
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_78 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_0\ : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC;
    cur_is_even_character_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cur_is_even_character_reg_2 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \tail_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \tail_reg[3]\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_cur_reg[2]\ : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character : in STD_LOGIC;
    p_86_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    in_ready_packed : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108\ : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_78 : entity is "ping_pong_buffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_78 is
  signal \^content_reg_bram_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_odd_n_11 : STD_LOGIC;
  signal fifo_odd_n_12 : STD_LOGIC;
  signal fifo_odd_n_13 : STD_LOGIC;
  signal fifo_odd_n_14 : STD_LOGIC;
  signal fifo_odd_n_15 : STD_LOGIC;
  signal fifo_odd_n_16 : STD_LOGIC;
  signal fifo_odd_n_17 : STD_LOGIC;
  signal fifo_odd_n_18 : STD_LOGIC;
  signal fifo_odd_n_19 : STD_LOGIC;
  signal fifo_odd_n_22 : STD_LOGIC;
  signal fifo_odd_n_23 : STD_LOGIC;
  signal fifo_odd_n_24 : STD_LOGIC;
  signal fifo_odd_n_25 : STD_LOGIC;
  signal fifo_odd_n_26 : STD_LOGIC;
  signal fifo_odd_n_27 : STD_LOGIC;
  signal fifo_odd_n_8 : STD_LOGIC;
  signal fifo_odd_n_9 : STD_LOGIC;
  signal \^tail_reg[3]\ : STD_LOGIC;
begin
  content_reg_bram_0(7 downto 0) <= \^content_reg_bram_0\(7 downto 0);
  \tail_reg[3]\ <= \^tail_reg[3]\;
fifo_even: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_83
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      \EXE1_Instr_reg[9]_0\ => \EXE1_Instr_reg[9]_0\,
      \FETCH_REC_Pc_reg[0]\ => fifo_odd_n_11,
      \FETCH_REC_Pc_reg[1]\ => fifo_odd_n_12,
      \FETCH_REC_Pc_reg[2]\ => fifo_odd_n_16,
      \FETCH_REC_Pc_reg[3]\ => fifo_odd_n_17,
      \FETCH_REC_Pc_reg[4]\ => fifo_odd_n_15,
      \FETCH_REC_Pc_reg[5]\ => fifo_odd_n_18,
      \FETCH_REC_Pc_reg[6]\ => fifo_odd_n_13,
      \FETCH_REC_Pc_reg[6]_0\ => fifo_odd_n_19,
      \FETCH_REC_Pc_reg[7]\(3 downto 2) => \^content_reg_bram_0\(7 downto 6),
      \FETCH_REC_Pc_reg[7]\(1 downto 0) => \^content_reg_bram_0\(3 downto 2),
      \FETCH_REC_Pc_reg[7]_0\ => fifo_odd_n_14,
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0_0 => content_reg_bram_0_2,
      content_reg_bram_0_1 => content_reg_bram_0_3,
      content_reg_bram_0_2 => content_reg_bram_0_4,
      content_reg_bram_0_3 => content_reg_bram_0_5,
      content_reg_bram_0_4 => content_reg_bram_0_6,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg => cur_is_even_character_reg,
      cur_is_even_character_reg_0(0) => cur_is_even_character_reg_0(0),
      cur_is_even_character_reg_1 => cur_is_even_character_reg_1,
      cur_is_even_character_reg_2 => cur_is_even_character_reg_2,
      \head_reg[0]_0\ => \head_reg[0]\,
      \head_reg[0]_1\ => \head_reg[0]_0\,
      \head_reg[0]_2\ => \head_reg[0]_1\,
      \head_reg[2]_0\ => \head_reg[2]\,
      \head_reg[2]_1\ => \head_reg[2]_0\,
      \head_reg[6]\ => fifo_odd_n_9,
      \head_reg[6]_0\ => fifo_odd_n_26,
      \head_reg[6]_1\ => fifo_odd_n_8,
      in_ready_packed(0) => in_ready_packed(0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      \min_latency1_carry_i_7__0\ => fifo_odd_n_22,
      \min_latency1_carry_i_7__0_0\ => fifo_odd_n_25,
      \min_latency1_carry_i_8__0_0\ => fifo_odd_n_23,
      \min_latency1_carry_i_8__0_1\ => fifo_odd_n_24,
      \min_latency1_carry_i_9__1_0\ => fifo_odd_n_27,
      p_0_in(0) => p_0_in(0),
      p_0_in_0(0) => p_0_in_0(0),
      p_86_out(3 downto 0) => p_86_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]_0\ => \tail_reg[0]\,
      \tail_reg[0]_1\ => \tail_reg[0]_0\,
      \tail_reg[3]_0\ => \^tail_reg[3]\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0),
      \tail_reg[5]_0\ => \tail_reg[5]_0\
    );
fifo_odd: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_84
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      content_reg_bram_0_0(7 downto 0) => \^content_reg_bram_0\(7 downto 0),
      content_reg_bram_0_1 => fifo_odd_n_11,
      content_reg_bram_0_2 => fifo_odd_n_12,
      content_reg_bram_0_3 => fifo_odd_n_15,
      content_reg_bram_0_4 => fifo_odd_n_18,
      content_reg_bram_0_5(0) => content_reg_bram_0_0(0),
      content_reg_bram_0_6(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg => fifo_odd_n_13,
      cur_is_even_character_reg_0 => fifo_odd_n_14,
      cur_is_even_character_reg_1 => fifo_odd_n_16,
      cur_is_even_character_reg_2 => fifo_odd_n_17,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\,
      \cur_state_reg[1]\ => \cur_state_reg[1]\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108\ => \^tail_reg[3]\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108_0\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108\,
      \head_reg[0]_0\ => fifo_odd_n_9,
      \head_reg[0]_1\ => fifo_odd_n_22,
      \head_reg[0]_2\ => fifo_odd_n_25,
      \head_reg[0]_3\(0) => \head_reg[0]_2\(0),
      \head_reg[2]_0\ => fifo_odd_n_27,
      \head_reg[4]_0\ => fifo_odd_n_23,
      \head_reg[4]_1\ => fifo_odd_n_26,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_1\ => fifo_odd_n_19,
      \state_cur_reg[2]_0\ => \state_cur_reg[2]\,
      \tail_reg[0]_0\ => fifo_odd_n_8,
      \tail_reg[0]_1\ => \tail_reg[0]\,
      \tail_reg[3]_0\ => fifo_odd_n_24
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_91 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    \channel_old_latency[4]_i_4\ : out STD_LOGIC;
    \cur_state_reg[1]\ : out STD_LOGIC;
    \override_pc\\.ready\ : out STD_LOGIC;
    p_101_out : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_state_reg[1]_0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_3\ : out STD_LOGIC;
    \tail_reg[3]\ : out STD_LOGIC;
    \channel_old_latency[5]_i_2__5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tail_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_cur_reg[2]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[4]\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \channel_old_latency_reg[2]_0\ : in STD_LOGIC;
    \state_cur_reg[2]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \middle_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    content_reg_bram_0_1 : in STD_LOGIC;
    \head[6]_i_3\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    min_latency1_carry_i_8 : in STD_LOGIC;
    \channel_old_latency_reg[2]_1\ : in STD_LOGIC;
    \channel_old_latency_reg[2]_2\ : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \head_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_91 : entity is "ping_pong_buffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_91 is
  signal \^content_reg_bram_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_odd_n_11 : STD_LOGIC;
  signal fifo_odd_n_12 : STD_LOGIC;
  signal fifo_odd_n_13 : STD_LOGIC;
  signal fifo_odd_n_14 : STD_LOGIC;
  signal fifo_odd_n_15 : STD_LOGIC;
  signal fifo_odd_n_16 : STD_LOGIC;
  signal fifo_odd_n_17 : STD_LOGIC;
  signal fifo_odd_n_18 : STD_LOGIC;
  signal fifo_odd_n_19 : STD_LOGIC;
  signal fifo_odd_n_22 : STD_LOGIC;
  signal fifo_odd_n_23 : STD_LOGIC;
  signal fifo_odd_n_24 : STD_LOGIC;
  signal fifo_odd_n_25 : STD_LOGIC;
  signal fifo_odd_n_26 : STD_LOGIC;
  signal fifo_odd_n_27 : STD_LOGIC;
  signal fifo_odd_n_8 : STD_LOGIC;
  signal fifo_odd_n_9 : STD_LOGIC;
  signal \^tail_reg[3]\ : STD_LOGIC;
begin
  content_reg_bram_0(7 downto 0) <= \^content_reg_bram_0\(7 downto 0);
  \tail_reg[3]\ <= \^tail_reg[3]\;
fifo_even: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_96
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \FETCH_REC_Pc_reg[0]\ => fifo_odd_n_11,
      \FETCH_REC_Pc_reg[1]\ => fifo_odd_n_12,
      \FETCH_REC_Pc_reg[2]\ => fifo_odd_n_16,
      \FETCH_REC_Pc_reg[3]\ => fifo_odd_n_17,
      \FETCH_REC_Pc_reg[4]\ => fifo_odd_n_15,
      \FETCH_REC_Pc_reg[5]\ => fifo_odd_n_18,
      \FETCH_REC_Pc_reg[6]\ => fifo_odd_n_13,
      \FETCH_REC_Pc_reg[6]_0\ => fifo_odd_n_19,
      \FETCH_REC_Pc_reg[7]\(3 downto 2) => \^content_reg_bram_0\(7 downto 6),
      \FETCH_REC_Pc_reg[7]\(1 downto 0) => \^content_reg_bram_0\(3 downto 2),
      \FETCH_REC_Pc_reg[7]_0\ => fifo_odd_n_14,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      \channel_old_latency[4]_i_4_0\ => \channel_old_latency[4]_i_4\,
      \channel_old_latency[5]_i_2__5\(0) => \channel_old_latency[5]_i_2__5\(0),
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      \channel_old_latency_reg[2]_0\ => \channel_old_latency_reg[2]_0\,
      \channel_old_latency_reg[2]_1\ => \channel_old_latency_reg[2]_1\,
      \channel_old_latency_reg[2]_2\ => \channel_old_latency_reg[2]_2\,
      \channel_old_latency_reg[4]\ => \channel_old_latency_reg[4]\,
      content_reg_bram_0_0 => content_reg_bram_0_1,
      cur_is_even_character => cur_is_even_character,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\,
      \cur_is_even_character_reg_rep__1_0\ => \cur_is_even_character_reg_rep__1_0\,
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_2\,
      \cur_state[1]_i_7\ => fifo_odd_n_9,
      \cur_state[1]_i_7_0\ => fifo_odd_n_26,
      \cur_state[1]_i_7_1\ => fifo_odd_n_8,
      \cur_state_reg[1]\ => \cur_state_reg[1]\,
      \head[6]_i_3\ => \head[6]_i_3\,
      \head_reg[0]_0\ => \head_reg[0]\,
      \head_reg[0]_1\ => \head_reg[0]_0\,
      \head_reg[0]_2\ => \head_reg[0]_1\,
      \middle_reg[0]_0\ => \middle_reg[0]\,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      min_latency1_carry_i_7 => fifo_odd_n_22,
      min_latency1_carry_i_7_0 => fifo_odd_n_25,
      min_latency1_carry_i_8_0 => min_latency1_carry_i_8,
      min_latency1_carry_i_8_1 => fifo_odd_n_23,
      min_latency1_carry_i_8_2 => fifo_odd_n_24,
      \min_latency1_carry_i_9__0_0\ => fifo_odd_n_27,
      \override_pc\\.ready\ => \override_pc\\.ready\,
      p_0_in(0) => p_0_in(0),
      p_101_out => p_101_out,
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \tail_reg[3]_0\ => \^tail_reg[3]\
    );
fifo_odd: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_97
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      content_reg_bram_0_0(7 downto 0) => \^content_reg_bram_0\(7 downto 0),
      content_reg_bram_0_1 => fifo_odd_n_11,
      content_reg_bram_0_2 => fifo_odd_n_12,
      content_reg_bram_0_3 => fifo_odd_n_15,
      content_reg_bram_0_4 => fifo_odd_n_18,
      content_reg_bram_0_5(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg => fifo_odd_n_13,
      cur_is_even_character_reg_0 => fifo_odd_n_14,
      cur_is_even_character_reg_1 => fifo_odd_n_16,
      cur_is_even_character_reg_2 => fifo_odd_n_17,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1_3\,
      \cur_state_reg[1]\ => \cur_state_reg[1]_0\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110\ => \^tail_reg[3]\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110_0\ => min_latency1_carry_i_8,
      \head_reg[0]_0\ => fifo_odd_n_9,
      \head_reg[0]_1\ => fifo_odd_n_22,
      \head_reg[0]_2\ => fifo_odd_n_25,
      \head_reg[0]_3\(0) => \head_reg[0]_2\(0),
      \head_reg[2]_0\ => fifo_odd_n_27,
      \head_reg[4]_0\ => fifo_odd_n_23,
      \head_reg[4]_1\ => fifo_odd_n_26,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_1\ => fifo_odd_n_19,
      \state_cur_reg[2]_0\ => \state_cur_reg[2]\,
      \state_cur_reg[2]_1\ => \state_cur_reg[2]_0\,
      \tail_reg[0]_0\ => fifo_odd_n_8,
      \tail_reg[3]_0\ => fifo_odd_n_24,
      \tail_reg[4]_0\(0) => \tail_reg[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_cur_char_data_out_ready__0\ : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \in_0\\.data\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE2_output_pc_valid6_out : out STD_LOGIC;
    EXE1_Instr_valid_reg_2 : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    fifo_cur_char_data_out_valid : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    content_reg_bram_0 : in STD_LOGIC;
    \content_reg_bram_0_i_23__14\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \EXE1_output_pc_and_current__10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \content_reg_bram_0_i_31__13\ : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \content_reg_bram_0_i_31__13_0\ : in STD_LOGIC;
    EXE1_output_pc0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    content_reg_bram_0_0 : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    EXE2_output_pc_and_current : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    EXE2_Instr_valid_reg : in STD_LOGIC;
    \EXE1_Instr_reg[15]\ : in STD_LOGIC;
    \EXE2_Pc_reg[0]\ : in STD_LOGIC;
    \EXE2_Pc_reg[0]_0\ : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[15]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[15]_1\ : in STD_LOGIC;
    EXE1_output_pc_valid5_out : in STD_LOGIC;
    \EXE1_output_pc_valid0__14\ : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr is
begin
arbiter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n
     port map (
      E(0) => E(0),
      \EXE1_Instr_reg[15]\ => \EXE1_Instr_reg[15]\,
      \EXE1_Instr_reg[15]_0\ => \EXE1_Instr_reg[15]_0\,
      \EXE1_Instr_reg[15]_1\ => \EXE1_Instr_reg[15]_1\,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg(0),
      EXE1_Instr_valid_reg_0(0) => EXE1_Instr_valid_reg_0(0),
      EXE1_Instr_valid_reg_1(0) => EXE1_Instr_valid_reg_1(0),
      EXE1_Instr_valid_reg_2 => EXE1_Instr_valid_reg_2,
      EXE1_output_pc0(5 downto 0) => EXE1_output_pc0(5 downto 0),
      \EXE1_output_pc_and_current__10\(1 downto 0) => \EXE1_output_pc_and_current__10\(1 downto 0),
      \EXE1_output_pc_valid0__14\ => \EXE1_output_pc_valid0__14\,
      EXE1_output_pc_valid5_out => EXE1_output_pc_valid5_out,
      \EXE2_Instr_reg[8]\ => EXE2_output_pc_valid6_out,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      \EXE2_Pc_reg[0]\ => \EXE2_Pc_reg[0]\,
      \EXE2_Pc_reg[0]_0\ => \EXE2_Pc_reg[0]_0\,
      EXE2_output_pc_and_current(0) => EXE2_output_pc_and_current(0),
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0 => FETCH_REC_Instr_valid_reg_0,
      FETCH_REC_Instr_valid_reg_1 => FETCH_REC_Instr_valid_reg_1,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(6 downto 0) => Q(6 downto 0),
      WEA(0) => WEA(0),
      content_reg_bram_0 => content_reg_bram_0,
      content_reg_bram_0_0 => content_reg_bram_0_0,
      content_reg_bram_0_1 => content_reg_bram_0_1,
      content_reg_bram_0_2 => content_reg_bram_0_2,
      content_reg_bram_0_3 => content_reg_bram_0_3,
      content_reg_bram_0_4 => content_reg_bram_0_4,
      content_reg_bram_0_5 => content_reg_bram_0_5,
      content_reg_bram_0_6 => content_reg_bram_0_6,
      content_reg_bram_0_7 => content_reg_bram_0_7,
      \content_reg_bram_0_i_23__14\(14 downto 0) => \content_reg_bram_0_i_23__14\(14 downto 0),
      \content_reg_bram_0_i_31__13\ => \content_reg_bram_0_i_31__13\,
      \content_reg_bram_0_i_31__13_0\ => \content_reg_bram_0_i_31__13_0\,
      curState(0) => curState(0),
      \fifo_cur_char_data_out_ready__0\ => \fifo_cur_char_data_out_ready__0\,
      fifo_cur_char_data_out_valid => fifo_cur_char_data_out_valid,
      \in_0\\.data\(8 downto 0) => \in_0\\.data\(8 downto 0),
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_0\(8 downto 0) => \old_grant_reg[0]_0\(8 downto 0),
      p_1_in => p_1_in,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_15 is
  port (
    \curState_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \curState_reg[0]_1\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_2 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid : in STD_LOGIC;
    \old_grant_reg[6]\ : in STD_LOGIC;
    \old_grant[6]_i_6\ : in STD_LOGIC;
    \old_grant[7]_i_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    content_reg_bram_0 : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    \content_reg_bram_0_i_25__12\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \content_reg_bram_0_i_25__12_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    \content_reg_bram_0_i_27__12\ : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    \content_reg_bram_0_i_26__12\ : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    \content_reg_bram_0_i_25__12_1\ : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    \EXE2_Instr_reg[15]_0\ : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_15 : entity is "arbiter_2_rr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_15 is
begin
arbiter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_16
     port map (
      E(0) => E(0),
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[8]_0\(0) => \EXE1_Instr_reg[8]_0\(0),
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]\,
      \EXE2_Instr_reg[15]\(8 downto 0) => \EXE2_Instr_reg[15]\(8 downto 0),
      \EXE2_Instr_reg[15]_0\ => \EXE2_Instr_reg[15]_0\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0 => FETCH_REC_Instr_valid_reg_0,
      FETCH_REC_Instr_valid_reg_1(0) => FETCH_REC_Instr_valid_reg_1(0),
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_4,
      FETCH_REC_Instr_valid_reg_5 => FETCH_REC_Instr_valid_reg_5,
      FETCH_REC_Instr_valid_reg_6 => FETCH_REC_Instr_valid_reg_6,
      Q(5 downto 0) => Q(5 downto 0),
      bbs_go => bbs_go,
      content_reg_bram_0 => content_reg_bram_0,
      content_reg_bram_0_0 => content_reg_bram_0_0,
      content_reg_bram_0_1 => content_reg_bram_0_1,
      content_reg_bram_0_2 => content_reg_bram_0_2,
      content_reg_bram_0_3 => content_reg_bram_0_3,
      content_reg_bram_0_4 => content_reg_bram_0_4,
      content_reg_bram_0_5 => content_reg_bram_0_5,
      content_reg_bram_0_6 => content_reg_bram_0_6,
      content_reg_bram_0_7 => content_reg_bram_0_7,
      content_reg_bram_0_8 => content_reg_bram_0_8,
      content_reg_bram_0_9 => content_reg_bram_0_9,
      \content_reg_bram_0_i_25__12\(5 downto 0) => \content_reg_bram_0_i_25__12\(5 downto 0),
      \content_reg_bram_0_i_25__12_0\(4 downto 0) => \content_reg_bram_0_i_25__12_0\(4 downto 0),
      \content_reg_bram_0_i_25__12_1\ => \content_reg_bram_0_i_25__12_1\,
      \content_reg_bram_0_i_26__12\ => \content_reg_bram_0_i_26__12\,
      \content_reg_bram_0_i_27__12\ => \content_reg_bram_0_i_27__12\,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      \old_grant[6]_i_6\ => \old_grant[6]_i_6\,
      \old_grant[7]_i_2\ => \old_grant[7]_i_2\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_0\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_1\,
      \old_grant_reg[6]\ => \old_grant_reg[6]\,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_28 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_28 : entity is "arbiter_2_rr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_28 is
begin
arbiter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_29
     port map (
      E(0) => E(0),
      \EXE1_Instr_reg[8]\(0) => \EXE1_Instr_reg[8]\(0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE2_Instr_reg[15]\ => \EXE2_Instr_reg[15]\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_Instr_valid_reg_0(0),
      FETCH_REC_Instr_valid_reg_1 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_4,
      FETCH_REC_Instr_valid_reg_5 => FETCH_REC_Instr_valid_reg_5,
      FETCH_REC_Instr_valid_reg_6 => FETCH_REC_Instr_valid_reg_6,
      Q(2 downto 0) => Q(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_0\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_1\,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_41 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_41 : entity is "arbiter_2_rr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_41 is
begin
arbiter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_42
     port map (
      E(0) => E(0),
      \EXE1_Instr_reg[8]\(0) => \EXE1_Instr_reg[8]\(0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE2_Instr_reg[15]\ => \EXE2_Instr_reg[15]\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_Instr_valid_reg_0(0),
      FETCH_REC_Instr_valid_reg_1 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_4,
      FETCH_REC_Instr_valid_reg_5 => FETCH_REC_Instr_valid_reg_5,
      FETCH_REC_Instr_valid_reg_6 => FETCH_REC_Instr_valid_reg_6,
      Q(2 downto 0) => Q(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_0\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_1\,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_54 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_54 : entity is "arbiter_2_rr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_54 is
begin
arbiter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_55
     port map (
      E(0) => E(0),
      \EXE1_Instr_reg[8]\(0) => \EXE1_Instr_reg[8]\(0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE2_Instr_reg[15]\ => \EXE2_Instr_reg[15]\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_Instr_valid_reg_0(0),
      FETCH_REC_Instr_valid_reg_1 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_4,
      FETCH_REC_Instr_valid_reg_5 => FETCH_REC_Instr_valid_reg_5,
      FETCH_REC_Instr_valid_reg_6 => FETCH_REC_Instr_valid_reg_6,
      Q(2 downto 0) => Q(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_0\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_1\,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_67 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_67 : entity is "arbiter_2_rr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_67 is
begin
arbiter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_68
     port map (
      E(0) => E(0),
      \EXE1_Instr_reg[8]\(0) => \EXE1_Instr_reg[8]\(0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE2_Instr_reg[15]\ => \EXE2_Instr_reg[15]\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_Instr_valid_reg_0(0),
      FETCH_REC_Instr_valid_reg_1 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_4,
      FETCH_REC_Instr_valid_reg_5 => FETCH_REC_Instr_valid_reg_5,
      FETCH_REC_Instr_valid_reg_6 => FETCH_REC_Instr_valid_reg_6,
      Q(2 downto 0) => Q(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_0\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_1\,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_80 is
  port (
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_80 : entity is "arbiter_2_rr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_80 is
begin
arbiter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_81
     port map (
      E(0) => E(0),
      \EXE1_Instr_reg[8]\(0) => \EXE1_Instr_reg[8]\(0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE2_Instr_reg[15]\ => \EXE2_Instr_reg[15]\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_Instr_valid_reg_0(0),
      FETCH_REC_Instr_valid_reg_1 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_4,
      FETCH_REC_Instr_valid_reg_5 => FETCH_REC_Instr_valid_reg_5,
      FETCH_REC_Instr_valid_reg_6 => FETCH_REC_Instr_valid_reg_6,
      Q(2 downto 0) => Q(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_0\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_1\,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_93 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_1 : out STD_LOGIC;
    EXE2_Instr_valid_reg : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_1\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC;
    \channel_i\\.data102_in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[8]_0\ : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    EXE1_Instr_valid : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[4]\ : in STD_LOGIC;
    \tail_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \EXE2_Instr_reg[15]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[1]\ : in STD_LOGIC;
    \middle_reg[1]_0\ : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    \content_reg_bram_0_i_28__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \content_reg_bram_0_i_28__0_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \middle_reg[3]\ : in STD_LOGIC;
    \middle_reg[4]\ : in STD_LOGIC;
    \middle_reg[4]_0\ : in STD_LOGIC;
    \middle_reg[5]\ : in STD_LOGIC;
    \content_reg_bram_0_i_32__0\ : in STD_LOGIC;
    \middle_reg[6]\ : in STD_LOGIC;
    content_reg_bram_0_i_31 : in STD_LOGIC;
    \middle_reg[7]_2\ : in STD_LOGIC;
    \content_reg_bram_0_i_28__0_1\ : in STD_LOGIC;
    \middle_reg[8]_1\ : in STD_LOGIC;
    \middle_reg[8]_2\ : in STD_LOGIC;
    \middle_reg[0]\ : in STD_LOGIC;
    \EXE2_Instr_reg[15]_0\ : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_4 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_5 : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_6 : in STD_LOGIC;
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    \old_grant_reg[0]_2\ : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    EXE2_Instr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_93 : entity is "arbiter_2_rr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_93 is
begin
arbiter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n_94
     port map (
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[8]\(0) => \EXE1_Instr_reg[8]\(0),
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0(8 downto 0) => EXE1_Instr_valid_reg_0(8 downto 0),
      EXE1_Instr_valid_reg_1 => EXE1_Instr_valid_reg_1,
      \EXE2_Instr_reg[15]\(8 downto 0) => \EXE2_Instr_reg[15]\(8 downto 0),
      \EXE2_Instr_reg[15]_0\ => \EXE2_Instr_reg[15]_0\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => EXE2_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_Instr_valid_reg_0(0),
      FETCH_REC_Instr_valid_reg_1 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_4,
      FETCH_REC_Instr_valid_reg_5 => FETCH_REC_Instr_valid_reg_5,
      FETCH_REC_Instr_valid_reg_6 => FETCH_REC_Instr_valid_reg_6,
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      bbs_go => bbs_go,
      \channel_i\\.data102_in\(8 downto 0) => \channel_i\\.data102_in\(8 downto 0),
      content_reg_bram_0(8 downto 0) => content_reg_bram_0(8 downto 0),
      content_reg_bram_0_0 => content_reg_bram_0_0,
      \content_reg_bram_0_i_28__0\(5 downto 0) => \content_reg_bram_0_i_28__0\(5 downto 0),
      \content_reg_bram_0_i_28__0_0\(4 downto 0) => \content_reg_bram_0_i_28__0_0\(4 downto 0),
      \content_reg_bram_0_i_28__0_1\ => \content_reg_bram_0_i_28__0_1\,
      content_reg_bram_0_i_31 => content_reg_bram_0_i_31,
      \content_reg_bram_0_i_32__0\ => \content_reg_bram_0_i_32__0\,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg(7 downto 0) => cur_is_even_character_reg(7 downto 0),
      cur_is_even_character_reg_0(7 downto 0) => cur_is_even_character_reg_0(7 downto 0),
      cur_is_even_character_reg_1(7 downto 0) => cur_is_even_character_reg_1(7 downto 0),
      \cur_is_even_character_reg_rep__1\(0) => \cur_is_even_character_reg_rep__1\(0),
      \cur_is_even_character_reg_rep__1_0\ => \cur_is_even_character_reg_rep__1_0\,
      \cur_is_even_character_reg_rep__1_1\(0) => \cur_is_even_character_reg_rep__1_1\(0),
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_2\,
      \middle_reg[0]\ => \middle_reg[0]\,
      \middle_reg[1]\ => \middle_reg[1]\,
      \middle_reg[1]_0\ => \middle_reg[1]_0\,
      \middle_reg[3]\ => \middle_reg[3]\,
      \middle_reg[4]\ => \middle_reg[4]\,
      \middle_reg[4]_0\ => \middle_reg[4]_0\,
      \middle_reg[5]\ => \middle_reg[5]\,
      \middle_reg[6]\ => \middle_reg[6]\,
      \middle_reg[7]\ => \middle_reg[7]\,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      \middle_reg[7]_1\ => \middle_reg[7]_1\,
      \middle_reg[7]_2\ => \middle_reg[7]_2\,
      \middle_reg[8]\(8 downto 0) => \middle_reg[8]\(8 downto 0),
      \middle_reg[8]_0\ => \middle_reg[8]_0\,
      \middle_reg[8]_1\ => \middle_reg[8]_1\,
      \middle_reg[8]_2\ => \middle_reg[8]_2\,
      \old_grant_reg[0]\(2 downto 0) => \old_grant_reg[0]\(2 downto 0),
      \old_grant_reg[0]_0\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_1\,
      \old_grant_reg[0]_2\ => \old_grant_reg[0]_2\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \tail_reg[4]\ => \tail_reg[4]\,
      \tail_reg[4]_0\ => \tail_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined is
  port (
    FETCH_REC_Instr_valid : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[9]_1\ : out STD_LOGIC;
    \head_reg[2]\ : out STD_LOGIC;
    fifo_odd_data_in_valid : out STD_LOGIC;
    \EXE1_Instr_reg[9]_2\ : out STD_LOGIC;
    FETCH_REC_not_stall : out STD_LOGIC;
    \cur_state_reg[0]\ : out STD_LOGIC;
    \fifo_cur_char_data_out_ready__0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_state_reg[2]\ : out STD_LOGIC;
    bram_r_valid : out STD_LOGIC;
    \memory_for_cc\\.addr\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \EXE1_Instr_reg[10]_0\ : out STD_LOGIC;
    \cur_state_reg[2]_0\ : out STD_LOGIC;
    \cur_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[9]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \switch2channel\\.valid\ : out STD_LOGIC;
    \EXE1_Instr_reg[12]_0\ : out STD_LOGIC;
    \in_0\\.data\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \EXE1_Instr_reg[10]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \EXE1_Instr_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[9]_5\ : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    \tail_reg[0]_1\ : in STD_LOGIC;
    fifo_odd_data_in_ready : in STD_LOGIC;
    fifo_cur_char_data_out_valid : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : in STD_LOGIC;
    fifo_even_data_in_ready : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    any_bb_running : in STD_LOGIC;
    bb_accepts : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_state_reg[2]_1\ : in STD_LOGIC;
    \cur_state_reg[2]_2\ : in STD_LOGIC;
    \cur_state_reg[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    all_bb_full : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \best_output__1\ : in STD_LOGIC;
    \cur_state[1]_i_5_0\ : in STD_LOGIC;
    \content_reg_bram_0_i_20__20_0\ : in STD_LOGIC;
    \cur_state[1]_i_5_1\ : in STD_LOGIC;
    \content_reg_bram_0_i_20__20_1\ : in STD_LOGIC;
    \cur_state[1]_i_5_2\ : in STD_LOGIC;
    \cur_state[1]_i_5_3\ : in STD_LOGIC;
    \cur_state[2]_i_15_0\ : in STD_LOGIC;
    \cur_state[2]_i_15_1\ : in STD_LOGIC;
    \cur_state[2]_i_11\ : in STD_LOGIC;
    \cur_state[1]_i_5_4\ : in STD_LOGIC;
    data_out0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined is
  signal EXE1_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \EXE1_Instr[15]_i_4_n_0\ : STD_LOGIC;
  signal \EXE1_Instr[15]_i_5_n_0\ : STD_LOGIC;
  signal \EXE1_Instr[15]_i_6_n_0\ : STD_LOGIC;
  signal \^exe1_instr_reg[10]_0\ : STD_LOGIC;
  signal \^exe1_instr_reg[10]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^exe1_instr_reg[12]_0\ : STD_LOGIC;
  signal \^exe1_instr_reg[9]_1\ : STD_LOGIC;
  signal EXE1_Instr_valid : STD_LOGIC;
  signal EXE1_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal EXE1_output_pc0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \EXE1_output_pc_and_current__10\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \EXE1_output_pc_valid0__14\ : STD_LOGIC;
  signal EXE1_output_pc_valid5_out : STD_LOGIC;
  signal \EXE2_Instr[15]_i_3_n_0\ : STD_LOGIC;
  signal \EXE2_Instr[15]_i_5_n_0\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[0]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[1]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[2]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[3]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[4]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[5]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[6]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[7]\ : STD_LOGIC;
  signal EXE2_Instr_valid : STD_LOGIC;
  signal EXE2_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal EXE2_Pc_0 : STD_LOGIC;
  signal EXE2_output_pc_and_current : STD_LOGIC_VECTOR ( 8 to 8 );
  signal EXE2_output_pc_valid6_out : STD_LOGIC;
  signal FETCH_REC_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FETCH_REC_Instr_next : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^fetch_rec_instr_valid\ : STD_LOGIC;
  signal FETCH_REC_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_has_to_save : STD_LOGIC;
  signal \^fetch_rec_not_stall\ : STD_LOGIC;
  signal FETCH_SEND_not_stall : STD_LOGIC;
  signal arbiter_output_pc_port_n_13 : STD_LOGIC;
  signal arbiter_output_pc_port_n_17 : STD_LOGIC;
  signal arbiter_output_pc_port_n_3 : STD_LOGIC;
  signal \content_reg_bram_0_i_20__20_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_21__19_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_42__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_43__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_44__6_n_0\ : STD_LOGIC;
  signal content_reg_bram_0_i_45_n_0 : STD_LOGIC;
  signal \content_reg_bram_0_i_50__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_51__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_53__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_55__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_57__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_59__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_63__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_64__0_n_0\ : STD_LOGIC;
  signal content_reg_bram_0_i_68_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_69_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_70_n_0 : STD_LOGIC;
  signal \content_reg_bram_0_i_77__0_n_0\ : STD_LOGIC;
  signal \cur_state[1]_i_10_n_0\ : STD_LOGIC;
  signal \cur_state[1]_i_11_n_0\ : STD_LOGIC;
  signal \cur_state[1]_i_18_n_0\ : STD_LOGIC;
  signal \cur_state[2]_i_21_n_0\ : STD_LOGIC;
  signal \^cur_state_reg[0]\ : STD_LOGIC;
  signal \^cur_state_reg[2]\ : STD_LOGIC;
  signal \^cur_state_reg[2]_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_n_0\ : STD_LOGIC;
  signal \^head_reg[2]\ : STD_LOGIC;
  signal memory_addr_from_coprocessor_valid : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EXE1_Instr[15]_i_4\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \EXE1_Instr[15]_i_5\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \EXE1_Instr[15]_i_6\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \EXE1_Instr[15]_i_7\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \EXE2_Instr[15]_i_5\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_1__21\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_1__22\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_44__6\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_53__5\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_55__6\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_57__0\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_59__0\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_63__0\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_64__0\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_67__0\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_69 : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_70 : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_71__0\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_73__0\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_74 : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_75__0\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_76__0\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \cur_cc_pointer[31]_i_5\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \cur_state[1]_i_11\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \cur_state[1]_i_18\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \cur_state[2]_i_2\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \cur_state[2]_i_21\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_106\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_117\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_93\ : label is "soft_lutpair585";
begin
  \EXE1_Instr_reg[10]_0\ <= \^exe1_instr_reg[10]_0\;
  \EXE1_Instr_reg[10]_1\(2 downto 0) <= \^exe1_instr_reg[10]_1\(2 downto 0);
  \EXE1_Instr_reg[12]_0\ <= \^exe1_instr_reg[12]_0\;
  \EXE1_Instr_reg[9]_1\ <= \^exe1_instr_reg[9]_1\;
  FETCH_REC_Instr_valid <= \^fetch_rec_instr_valid\;
  FETCH_REC_not_stall <= \^fetch_rec_not_stall\;
  \cur_state_reg[0]\ <= \^cur_state_reg[0]\;
  \cur_state_reg[2]\ <= \^cur_state_reg[2]\;
  \cur_state_reg[2]_0\ <= \^cur_state_reg[2]_0\;
  \head_reg[2]\ <= \^head_reg[2]\;
\EXE1_Instr[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \EXE2_Instr[15]_i_3_n_0\,
      I1 => EXE2_Instr_valid,
      O => \EXE1_Instr[15]_i_4_n_0\
    );
\EXE1_Instr[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^exe1_instr_reg[10]_1\(0),
      I1 => \^exe1_instr_reg[10]_1\(1),
      I2 => \^exe1_instr_reg[10]_1\(2),
      I3 => \^exe1_instr_reg[12]_0\,
      O => \EXE1_Instr[15]_i_5_n_0\
    );
\EXE1_Instr[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^exe1_instr_reg[12]_0\,
      I1 => \^exe1_instr_reg[10]_1\(1),
      I2 => \EXE1_output_pc_valid0__14\,
      I3 => \^exe1_instr_reg[10]_1\(0),
      I4 => \^exe1_instr_reg[10]_1\(2),
      O => \EXE1_Instr[15]_i_6_n_0\
    );
\EXE1_Instr[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11105050"
    )
        port map (
      I0 => \^exe1_instr_reg[12]_0\,
      I1 => \^exe1_instr_reg[10]_1\(2),
      I2 => \^exe1_instr_reg[10]_1\(0),
      I3 => \EXE1_output_pc_valid0__14\,
      I4 => \^exe1_instr_reg[10]_1\(1),
      O => EXE1_output_pc_valid5_out
    );
\EXE1_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(0),
      Q => EXE1_Instr(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(10),
      Q => \^exe1_instr_reg[10]_1\(2),
      S => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(11),
      Q => EXE1_Instr(11),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(12),
      Q => EXE1_Instr(12),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(13),
      Q => EXE1_Instr(13),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(14),
      Q => EXE1_Instr(14),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(15),
      Q => EXE1_Instr(15),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(1),
      Q => EXE1_Instr(1),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(2),
      Q => EXE1_Instr(2),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(3),
      Q => EXE1_Instr(3),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(4),
      Q => EXE1_Instr(4),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(5),
      Q => EXE1_Instr(5),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(6),
      Q => EXE1_Instr(6),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(7),
      Q => EXE1_Instr(7),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(8),
      Q => \^exe1_instr_reg[10]_1\(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Instr_next(9),
      Q => \^exe1_instr_reg[10]_1\(1),
      R => \old_grant_reg[0]\
    );
EXE1_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_13,
      Q => EXE1_Instr_valid,
      R => '0'
    );
\EXE1_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Pc(0),
      Q => EXE1_Pc(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Pc(1),
      Q => EXE1_Pc(1),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Pc(2),
      Q => EXE1_Pc(2),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Pc(3),
      Q => EXE1_Pc(3),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Pc(4),
      Q => EXE1_Pc(4),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Pc(5),
      Q => EXE1_Pc(5),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Pc(6),
      Q => EXE1_Pc(6),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^fetch_rec_not_stall\,
      D => FETCH_REC_Pc(7),
      Q => EXE1_Pc(7),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \EXE2_Instr[15]_i_5_n_0\,
      I1 => EXE1_Instr(15),
      I2 => EXE1_Instr_valid,
      I3 => EXE1_Instr(13),
      I4 => EXE1_Instr(12),
      O => \EXE2_Instr[15]_i_3_n_0\
    );
\EXE2_Instr[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => EXE1_Instr(14),
      I1 => \^exe1_instr_reg[10]_1\(1),
      I2 => \^exe1_instr_reg[10]_1\(2),
      I3 => \^exe1_instr_reg[10]_1\(0),
      I4 => EXE1_Instr(11),
      O => \EXE2_Instr[15]_i_5_n_0\
    );
\EXE2_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Instr(0),
      Q => \EXE2_Instr_reg_n_0_[0]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => \^exe1_instr_reg[10]_1\(2),
      Q => sel0(2),
      S => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Instr(11),
      Q => sel0(3),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Instr(12),
      Q => sel0(4),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Instr(13),
      Q => sel0(5),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Instr(14),
      Q => sel0(6),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Instr(15),
      Q => sel0(7),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Instr(1),
      Q => \EXE2_Instr_reg_n_0_[1]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Instr(2),
      Q => \EXE2_Instr_reg_n_0_[2]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Instr(3),
      Q => \EXE2_Instr_reg_n_0_[3]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Instr(4),
      Q => \EXE2_Instr_reg_n_0_[4]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Instr(5),
      Q => \EXE2_Instr_reg_n_0_[5]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Instr(6),
      Q => \EXE2_Instr_reg_n_0_[6]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Instr(7),
      Q => \EXE2_Instr_reg_n_0_[7]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => \^exe1_instr_reg[10]_1\(0),
      Q => sel0(0),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => \^exe1_instr_reg[10]_1\(1),
      Q => sel0(1),
      R => \old_grant_reg[0]\
    );
EXE2_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_17,
      Q => EXE2_Instr_valid,
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Pc(0),
      Q => EXE2_Pc(0),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Pc(1),
      Q => EXE2_Pc(1),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Pc(2),
      Q => EXE2_Pc(2),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Pc(3),
      Q => EXE2_Pc(3),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Pc(4),
      Q => EXE2_Pc(4),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Pc(5),
      Q => EXE2_Pc(5),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Pc(6),
      Q => EXE2_Pc(6),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Pc_0,
      D => EXE1_Pc(7),
      Q => EXE2_Pc(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(0),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(0),
      O => FETCH_REC_Instr_next(0)
    );
\FETCH_REC_Instr[10]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(10),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(10),
      O => FETCH_REC_Instr_next(10)
    );
\FETCH_REC_Instr[11]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(11),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(11),
      O => FETCH_REC_Instr_next(11)
    );
\FETCH_REC_Instr[12]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(12),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(12),
      O => FETCH_REC_Instr_next(12)
    );
\FETCH_REC_Instr[13]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(13),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(13),
      O => FETCH_REC_Instr_next(13)
    );
\FETCH_REC_Instr[14]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(14),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(14),
      O => FETCH_REC_Instr_next(14)
    );
\FETCH_REC_Instr[15]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(15),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(15),
      O => FETCH_REC_Instr_next(15)
    );
\FETCH_REC_Instr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(1),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(1),
      O => FETCH_REC_Instr_next(1)
    );
\FETCH_REC_Instr[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(2),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(2),
      O => FETCH_REC_Instr_next(2)
    );
\FETCH_REC_Instr[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(3),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(3),
      O => FETCH_REC_Instr_next(3)
    );
\FETCH_REC_Instr[4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(4),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(4),
      O => FETCH_REC_Instr_next(4)
    );
\FETCH_REC_Instr[5]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(5),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(5),
      O => FETCH_REC_Instr_next(5)
    );
\FETCH_REC_Instr[6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(6),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(6),
      O => FETCH_REC_Instr_next(6)
    );
\FETCH_REC_Instr[7]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(7),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(7),
      O => FETCH_REC_Instr_next(7)
    );
\FETCH_REC_Instr[8]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(8),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(8),
      O => FETCH_REC_Instr_next(8)
    );
\FETCH_REC_Instr[9]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => data_out0(9),
      I1 => FETCH_REC_has_to_save,
      I2 => \^fetch_rec_instr_valid\,
      I3 => FETCH_REC_Instr(9),
      O => FETCH_REC_Instr_next(9)
    );
\FETCH_REC_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(0),
      Q => FETCH_REC_Instr(0),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(10),
      Q => FETCH_REC_Instr(10),
      S => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(11),
      Q => FETCH_REC_Instr(11),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(12),
      Q => FETCH_REC_Instr(12),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(13),
      Q => FETCH_REC_Instr(13),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(14),
      Q => FETCH_REC_Instr(14),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(15),
      Q => FETCH_REC_Instr(15),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(1),
      Q => FETCH_REC_Instr(1),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(2),
      Q => FETCH_REC_Instr(2),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(3),
      Q => FETCH_REC_Instr(3),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(4),
      Q => FETCH_REC_Instr(4),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(5),
      Q => FETCH_REC_Instr(5),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(6),
      Q => FETCH_REC_Instr(6),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(7),
      Q => FETCH_REC_Instr(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(8),
      Q => FETCH_REC_Instr(8),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(9),
      Q => FETCH_REC_Instr(9),
      R => \old_grant_reg[0]\
    );
FETCH_REC_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_3,
      Q => \^fetch_rec_instr_valid\,
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_SEND_not_stall,
      D => D(0),
      Q => FETCH_REC_Pc(0),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_SEND_not_stall,
      D => D(1),
      Q => FETCH_REC_Pc(1),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_SEND_not_stall,
      D => D(2),
      Q => FETCH_REC_Pc(2),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_SEND_not_stall,
      D => D(3),
      Q => FETCH_REC_Pc(3),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_SEND_not_stall,
      D => D(4),
      Q => FETCH_REC_Pc(4),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_SEND_not_stall,
      D => D(5),
      Q => FETCH_REC_Pc(5),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_SEND_not_stall,
      D => D(6),
      Q => FETCH_REC_Pc(6),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_SEND_not_stall,
      D => D(7),
      Q => FETCH_REC_Pc(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_has_to_save_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => \^cur_state_reg[0]\
    );
FETCH_REC_has_to_save_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FETCH_SEND_not_stall,
      Q => FETCH_REC_has_to_save,
      R => \old_grant_reg[0]\
    );
arbiter_output_pc_port: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr
     port map (
      E(0) => FETCH_SEND_not_stall,
      \EXE1_Instr_reg[15]\ => \EXE1_Instr[15]_i_4_n_0\,
      \EXE1_Instr_reg[15]_0\ => \^head_reg[2]\,
      \EXE1_Instr_reg[15]_1\ => \tail_reg[0]\,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg(0) => \^fetch_rec_not_stall\,
      EXE1_Instr_valid_reg_0(0) => EXE2_Pc_0,
      EXE1_Instr_valid_reg_1(0) => p_12_in,
      EXE1_Instr_valid_reg_2 => arbiter_output_pc_port_n_17,
      EXE1_output_pc0(5 downto 0) => EXE1_output_pc0(6 downto 1),
      \EXE1_output_pc_and_current__10\(1) => \EXE1_output_pc_and_current__10\(8),
      \EXE1_output_pc_and_current__10\(0) => \EXE1_output_pc_and_current__10\(1),
      \EXE1_output_pc_valid0__14\ => \EXE1_output_pc_valid0__14\,
      EXE1_output_pc_valid5_out => EXE1_output_pc_valid5_out,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => \EXE2_Instr[15]_i_3_n_0\,
      \EXE2_Pc_reg[0]\ => \EXE1_Instr[15]_i_5_n_0\,
      \EXE2_Pc_reg[0]_0\ => \EXE1_Instr[15]_i_6_n_0\,
      EXE2_output_pc_and_current(0) => EXE2_output_pc_and_current(8),
      EXE2_output_pc_valid6_out => EXE2_output_pc_valid6_out,
      FETCH_REC_Instr_valid_reg => arbiter_output_pc_port_n_3,
      FETCH_REC_Instr_valid_reg_0 => arbiter_output_pc_port_n_13,
      FETCH_REC_Instr_valid_reg_1 => \^fetch_rec_instr_valid\,
      \FETCH_REC_Pc_reg[0]\ => \^cur_state_reg[0]\,
      Q(6 downto 0) => EXE2_Pc(6 downto 0),
      WEA(0) => WEA(0),
      content_reg_bram_0 => \content_reg_bram_0_i_51__6_n_0\,
      content_reg_bram_0_0 => \^exe1_instr_reg[12]_0\,
      content_reg_bram_0_1 => \content_reg_bram_0_i_59__0_n_0\,
      content_reg_bram_0_2 => \content_reg_bram_0_i_57__0_n_0\,
      content_reg_bram_0_3 => \content_reg_bram_0_i_55__6_n_0\,
      content_reg_bram_0_4 => \content_reg_bram_0_i_53__5_n_0\,
      content_reg_bram_0_5 => \content_reg_bram_0_i_50__6_n_0\,
      content_reg_bram_0_6 => \content_reg_bram_0_i_63__0_n_0\,
      content_reg_bram_0_7 => \content_reg_bram_0_i_64__0_n_0\,
      \content_reg_bram_0_i_23__14\(14 downto 7) => sel0(7 downto 0),
      \content_reg_bram_0_i_23__14\(6) => \EXE2_Instr_reg_n_0_[6]\,
      \content_reg_bram_0_i_23__14\(5) => \EXE2_Instr_reg_n_0_[5]\,
      \content_reg_bram_0_i_23__14\(4) => \EXE2_Instr_reg_n_0_[4]\,
      \content_reg_bram_0_i_23__14\(3) => \EXE2_Instr_reg_n_0_[3]\,
      \content_reg_bram_0_i_23__14\(2) => \EXE2_Instr_reg_n_0_[2]\,
      \content_reg_bram_0_i_23__14\(1) => \EXE2_Instr_reg_n_0_[1]\,
      \content_reg_bram_0_i_23__14\(0) => \EXE2_Instr_reg_n_0_[0]\,
      \content_reg_bram_0_i_31__13\ => content_reg_bram_0_i_69_n_0,
      \content_reg_bram_0_i_31__13_0\ => content_reg_bram_0_i_70_n_0,
      curState(0) => curState(0),
      \fifo_cur_char_data_out_ready__0\ => \fifo_cur_char_data_out_ready__0\,
      fifo_cur_char_data_out_valid => fifo_cur_char_data_out_valid,
      \in_0\\.data\(8 downto 0) => \in_0\\.data\(8 downto 0),
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_0\(8 downto 6) => \^exe1_instr_reg[10]_1\(2 downto 0),
      \old_grant_reg[0]_0\(5 downto 0) => EXE1_Instr(6 downto 1),
      p_1_in => p_1_in,
      s00_axi_aclk => s00_axi_aclk
    );
\content_reg_bram_0_i_16__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000050F8"
    )
        port map (
      I0 => \^exe1_instr_reg[10]_1\(1),
      I1 => \EXE1_output_pc_valid0__14\,
      I2 => \^exe1_instr_reg[10]_1\(0),
      I3 => \^exe1_instr_reg[10]_1\(2),
      I4 => \^exe1_instr_reg[12]_0\,
      I5 => EXE2_output_pc_valid6_out,
      O => \^exe1_instr_reg[9]_1\
    );
\content_reg_bram_0_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB2222B222"
    )
        port map (
      I0 => \best_output__1\,
      I1 => \tail_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__20_n_0\,
      I3 => \content_reg_bram_0_i_21__19_n_0\,
      I4 => \^exe1_instr_reg[12]_0\,
      I5 => EXE2_output_pc_valid6_out,
      O => \switch2channel\\.valid\
    );
\content_reg_bram_0_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80B00000"
    )
        port map (
      I0 => \^exe1_instr_reg[9]_1\,
      I1 => \^head_reg[2]\,
      I2 => \tail_reg[0]\,
      I3 => \tail_reg[0]_0\,
      I4 => \tail_reg[0]_1\,
      O => fifo_odd_data_in_valid
    );
\content_reg_bram_0_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000080B0"
    )
        port map (
      I0 => \^exe1_instr_reg[9]_1\,
      I1 => \^head_reg[2]\,
      I2 => \tail_reg[0]\,
      I3 => \tail_reg[0]_0\,
      I4 => \tail_reg[0]_1\,
      O => \EXE1_Instr_reg[9]_2\
    );
\content_reg_bram_0_i_20__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \^exe1_instr_reg[10]_1\(1),
      I1 => \content_reg_bram_0_i_42__6_n_0\,
      I2 => \content_reg_bram_0_i_43__0_n_0\,
      I3 => \content_reg_bram_0_i_44__6_n_0\,
      I4 => content_reg_bram_0_i_45_n_0,
      I5 => \^exe1_instr_reg[10]_1\(0),
      O => \content_reg_bram_0_i_20__20_n_0\
    );
\content_reg_bram_0_i_21__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^exe1_instr_reg[10]_1\(1),
      I1 => \^exe1_instr_reg[10]_1\(2),
      O => \content_reg_bram_0_i_21__19_n_0\
    );
\content_reg_bram_0_i_22__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => EXE1_Instr(12),
      I1 => EXE1_Instr(11),
      I2 => EXE1_Instr(13),
      I3 => EXE1_Instr(14),
      I4 => EXE1_Instr(15),
      I5 => EXE1_Instr_valid,
      O => \^exe1_instr_reg[12]_0\
    );
\content_reg_bram_0_i_42__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \cur_state[2]_i_15_0\,
      I1 => EXE1_Instr(7),
      I2 => \cur_state[2]_i_15_1\,
      I3 => EXE1_Instr(6),
      O => \content_reg_bram_0_i_42__6_n_0\
    );
\content_reg_bram_0_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \cur_state[1]_i_5_0\,
      I1 => EXE1_Instr(5),
      I2 => \content_reg_bram_0_i_20__20_0\,
      I3 => EXE1_Instr(2),
      O => \content_reg_bram_0_i_43__0_n_0\
    );
\content_reg_bram_0_i_44__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \cur_state[1]_i_5_2\,
      I1 => EXE1_Instr(1),
      I2 => \cur_state[1]_i_5_3\,
      I3 => EXE1_Instr(0),
      O => \content_reg_bram_0_i_44__6_n_0\
    );
content_reg_bram_0_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \cur_state[1]_i_5_1\,
      I1 => EXE1_Instr(4),
      I2 => \content_reg_bram_0_i_20__20_1\,
      I3 => EXE1_Instr(3),
      O => content_reg_bram_0_i_45_n_0
    );
\content_reg_bram_0_i_47__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \content_reg_bram_0_i_50__6_n_0\,
      I1 => EXE2_Pc(6),
      I2 => EXE2_Pc(7),
      I3 => \content_reg_bram_0_i_51__6_n_0\,
      I4 => \EXE2_Instr_reg_n_0_[7]\,
      O => EXE2_output_pc_and_current(8)
    );
\content_reg_bram_0_i_49__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCD8CCCCCC"
    )
        port map (
      I0 => \^exe1_instr_reg[12]_0\,
      I1 => EXE1_output_pc0(7),
      I2 => EXE1_Instr(7),
      I3 => \^exe1_instr_reg[10]_1\(1),
      I4 => \^exe1_instr_reg[10]_1\(0),
      I5 => \^exe1_instr_reg[10]_1\(2),
      O => \EXE1_output_pc_and_current__10\(8)
    );
\content_reg_bram_0_i_50__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE2_Pc(5),
      I1 => EXE2_Pc(3),
      I2 => EXE2_Pc(1),
      I3 => EXE2_Pc(0),
      I4 => EXE2_Pc(2),
      I5 => EXE2_Pc(4),
      O => \content_reg_bram_0_i_50__6_n_0\
    );
\content_reg_bram_0_i_51__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => content_reg_bram_0_i_68_n_0,
      I1 => sel0(7),
      I2 => sel0(6),
      I3 => sel0(5),
      I4 => sel0(4),
      I5 => EXE2_Instr_valid,
      O => \content_reg_bram_0_i_51__6_n_0\
    );
\content_reg_bram_0_i_53__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE2_Pc(4),
      I1 => EXE2_Pc(2),
      I2 => EXE2_Pc(0),
      I3 => EXE2_Pc(1),
      I4 => EXE2_Pc(3),
      O => \content_reg_bram_0_i_53__5_n_0\
    );
\content_reg_bram_0_i_55__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE2_Pc(3),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(0),
      I3 => EXE2_Pc(2),
      O => \content_reg_bram_0_i_55__6_n_0\
    );
\content_reg_bram_0_i_57__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => EXE2_Pc(2),
      I1 => EXE2_Pc(0),
      I2 => EXE2_Pc(1),
      O => \content_reg_bram_0_i_57__0_n_0\
    );
\content_reg_bram_0_i_59__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => EXE2_Pc(1),
      I1 => EXE2_Pc(0),
      O => \content_reg_bram_0_i_59__0_n_0\
    );
\content_reg_bram_0_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333372333333"
    )
        port map (
      I0 => \^exe1_instr_reg[12]_0\,
      I1 => EXE1_Pc(0),
      I2 => EXE1_Instr(0),
      I3 => \^exe1_instr_reg[10]_1\(1),
      I4 => \^exe1_instr_reg[10]_1\(0),
      I5 => \^exe1_instr_reg[10]_1\(2),
      O => \EXE1_output_pc_and_current__10\(1)
    );
\content_reg_bram_0_i_63__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^exe1_instr_reg[10]_1\(0),
      I1 => \^exe1_instr_reg[10]_1\(2),
      O => \content_reg_bram_0_i_63__0_n_0\
    );
\content_reg_bram_0_i_64__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^exe1_instr_reg[10]_1\(2),
      I1 => \^exe1_instr_reg[10]_1\(0),
      I2 => \EXE1_output_pc_valid0__14\,
      O => \content_reg_bram_0_i_64__0_n_0\
    );
\content_reg_bram_0_i_67__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \content_reg_bram_0_i_77__0_n_0\,
      I1 => EXE1_Pc(6),
      I2 => EXE1_Pc(7),
      O => EXE1_output_pc0(7)
    );
content_reg_bram_0_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(3),
      I3 => sel0(2),
      O => content_reg_bram_0_i_68_n_0
    );
content_reg_bram_0_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^exe1_instr_reg[10]_1\(1),
      I1 => \^exe1_instr_reg[10]_1\(0),
      I2 => \^exe1_instr_reg[10]_1\(2),
      O => content_reg_bram_0_i_69_n_0
    );
content_reg_bram_0_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^exe1_instr_reg[10]_1\(1),
      I1 => \^exe1_instr_reg[10]_1\(0),
      I2 => \^exe1_instr_reg[10]_1\(2),
      O => content_reg_bram_0_i_70_n_0
    );
\content_reg_bram_0_i_71__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \content_reg_bram_0_i_77__0_n_0\,
      I1 => EXE1_Pc(6),
      O => EXE1_output_pc0(6)
    );
\content_reg_bram_0_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(1),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(2),
      I4 => EXE1_Pc(4),
      I5 => EXE1_Pc(5),
      O => EXE1_output_pc0(5)
    );
\content_reg_bram_0_i_73__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => EXE1_Pc(2),
      I1 => EXE1_Pc(0),
      I2 => EXE1_Pc(1),
      I3 => EXE1_Pc(3),
      I4 => EXE1_Pc(4),
      O => EXE1_output_pc0(4)
    );
content_reg_bram_0_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => EXE1_Pc(1),
      I1 => EXE1_Pc(0),
      I2 => EXE1_Pc(2),
      I3 => EXE1_Pc(3),
      O => EXE1_output_pc0(3)
    );
\content_reg_bram_0_i_75__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Pc(1),
      I2 => EXE1_Pc(2),
      O => EXE1_output_pc0(2)
    );
\content_reg_bram_0_i_76__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Pc(1),
      O => EXE1_output_pc0(1)
    );
\content_reg_bram_0_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE1_Pc(5),
      I1 => EXE1_Pc(3),
      I2 => EXE1_Pc(1),
      I3 => EXE1_Pc(0),
      I4 => EXE1_Pc(2),
      I5 => EXE1_Pc(4),
      O => \content_reg_bram_0_i_77__0_n_0\
    );
\cur_cc_pointer[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \^exe1_instr_reg[10]_0\,
      I1 => any_bb_running,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => \^cur_state_reg[2]_0\
    );
\cur_state[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \cur_state[1]_i_18_n_0\,
      I1 => \cur_state[2]_i_15_1\,
      I2 => \cur_state[2]_i_15_0\,
      I3 => \cur_state[1]_i_5_4\,
      I4 => \cur_state[1]_i_5_1\,
      I5 => \cur_state[1]_i_5_0\,
      O => \cur_state[1]_i_10_n_0\
    );
\cur_state[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \cur_state[1]_i_5_2\,
      I1 => \cur_state[1]_i_5_3\,
      I2 => \^exe1_instr_reg[10]_1\(1),
      O => \cur_state[1]_i_11_n_0\
    );
\cur_state[1]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^exe1_instr_reg[10]_1\(0),
      I1 => \^exe1_instr_reg[10]_1\(2),
      O => \cur_state[1]_i_18_n_0\
    );
\cur_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF404040"
    )
        port map (
      I0 => \^exe1_instr_reg[10]_1\(0),
      I1 => \^exe1_instr_reg[10]_1\(2),
      I2 => \^exe1_instr_reg[10]_1\(1),
      I3 => \cur_state[1]_i_10_n_0\,
      I4 => \cur_state[1]_i_11_n_0\,
      I5 => \^exe1_instr_reg[12]_0\,
      O => \EXE1_Instr_reg[8]_0\(0)
    );
\cur_state[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^exe1_instr_reg[12]_0\,
      I1 => \cur_state[1]_i_5_2\,
      I2 => \cur_state[1]_i_5_3\,
      I3 => \^exe1_instr_reg[10]_1\(1),
      I4 => \cur_state[2]_i_11\,
      I5 => \cur_state[2]_i_21_n_0\,
      O => \EXE1_Instr_reg[9]_5\
    );
\cur_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1E0E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \^exe1_instr_reg[10]_0\,
      O => \cur_state_reg[0]_0\(0)
    );
\cur_state[2]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \cur_state[2]_i_15_0\,
      I1 => \cur_state[2]_i_15_1\,
      I2 => \^exe1_instr_reg[10]_1\(2),
      I3 => \^exe1_instr_reg[10]_1\(0),
      O => \cur_state[2]_i_21_n_0\
    );
\cur_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => bb_accepts(1),
      I1 => bb_accepts(0),
      I2 => \cur_state_reg[2]_1\,
      I3 => \cur_state_reg[2]_2\,
      I4 => \cur_state_reg[2]_3\(0),
      I5 => all_bb_full,
      O => \^exe1_instr_reg[10]_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04040040"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\,
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\(2),
      I3 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\(0),
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\(1),
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_n_0\,
      O => bram_r_valid
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(5),
      I1 => Q(2),
      I2 => O(5),
      I3 => \^cur_state_reg[2]\,
      O => \memory_for_cc\\.addr\(5)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(4),
      I1 => Q(2),
      I2 => O(4),
      I3 => \^cur_state_reg[2]\,
      O => \memory_for_cc\\.addr\(4)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(3),
      I1 => Q(2),
      I2 => O(3),
      I3 => \^cur_state_reg[2]\,
      O => \memory_for_cc\\.addr\(3)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(2),
      I1 => Q(2),
      I2 => O(2),
      I3 => \^cur_state_reg[2]\,
      O => \memory_for_cc\\.addr\(2)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(1),
      I1 => Q(2),
      I2 => O(1),
      I3 => \^cur_state_reg[2]\,
      O => \memory_for_cc\\.addr\(1)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040FF4040"
    )
        port map (
      I0 => Q(2),
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(0),
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\,
      I3 => \^cur_state_reg[2]_0\,
      I4 => O(0),
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88\(0),
      O => \memory_for_cc\\.addr\(0)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^fetch_rec_instr_valid\,
      I1 => EXE2_Instr_valid,
      I2 => EXE1_Instr_valid,
      I3 => fifo_cur_char_data_out_valid,
      O => FETCH_REC_Instr_valid_reg_0
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(2),
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\,
      I3 => \^cur_state_reg[2]\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\(2),
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\,
      O => ADDRARDADDR(2)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(1),
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\,
      I3 => \^cur_state_reg[2]\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\(1),
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\,
      O => ADDRARDADDR(1)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500770355005500"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\,
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\(0),
      I3 => memory_addr_from_coprocessor_valid,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\,
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\,
      I2 => \^exe1_instr_reg[10]_0\,
      I3 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\,
      I5 => Q(2),
      O => \^cur_state_reg[2]\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(0),
      I2 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\,
      I3 => \^cur_state_reg[2]\,
      I4 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\(0),
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\,
      O => ADDRARDADDR(0)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^cur_state_reg[2]\,
      I1 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_0\,
      O => memory_addr_from_coprocessor_valid
    );
\head[6]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444AAAA4AAA"
    )
        port map (
      I0 => \best_output__1\,
      I1 => \tail_reg[0]_0\,
      I2 => \content_reg_bram_0_i_20__20_n_0\,
      I3 => \content_reg_bram_0_i_21__19_n_0\,
      I4 => \^exe1_instr_reg[12]_0\,
      I5 => EXE2_output_pc_valid6_out,
      O => \^head_reg[2]\
    );
\old_grant[0]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \content_reg_bram_0_i_42__6_n_0\,
      I1 => \content_reg_bram_0_i_43__0_n_0\,
      I2 => \content_reg_bram_0_i_44__6_n_0\,
      I3 => content_reg_bram_0_i_45_n_0,
      O => \EXE1_output_pc_valid0__14\
    );
\tail[4]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80B0000000000000"
    )
        port map (
      I0 => \^exe1_instr_reg[9]_1\,
      I1 => \^head_reg[2]\,
      I2 => \tail_reg[0]\,
      I3 => \tail_reg[0]_0\,
      I4 => \tail_reg[0]_1\,
      I5 => fifo_odd_data_in_ready,
      O => \EXE1_Instr_reg[9]_0\(0)
    );
\tail[4]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080B000000000"
    )
        port map (
      I0 => \^exe1_instr_reg[9]_1\,
      I1 => \^head_reg[2]\,
      I2 => \tail_reg[0]\,
      I3 => \tail_reg[0]_0\,
      I4 => \tail_reg[0]_1\,
      I5 => fifo_even_data_in_ready,
      O => \EXE1_Instr_reg[9]_3\(0)
    );
\tail[6]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BBB0000"
    )
        port map (
      I0 => \^exe1_instr_reg[9]_1\,
      I1 => \tail_reg[0]_0\,
      I2 => \tail_reg[0]\,
      I3 => CO(0),
      I4 => WEA(0),
      O => \EXE1_Instr_reg[9]_4\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_14 is
  port (
    \curState_reg[0]\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    EXE2_Instr_valid_reg_0 : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC;
    \curState_reg[0]_0\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_1 : out STD_LOGIC;
    \EXE1_Instr_reg[9]_1\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_1\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]_0\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_2 : out STD_LOGIC;
    \EXE1_Instr_reg[8]_0\ : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_2 : in STD_LOGIC;
    \old_grant_reg[6]\ : in STD_LOGIC;
    \old_grant[6]_i_6\ : in STD_LOGIC;
    \old_grant[7]_i_2\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0\ : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_3 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    \cur_state[1]_i_2\ : in STD_LOGIC;
    \cur_state[1]_i_2_0\ : in STD_LOGIC;
    \head[6]_i_6__5_0\ : in STD_LOGIC;
    \head[6]_i_6__5_1\ : in STD_LOGIC;
    \head[6]_i_6__5_2\ : in STD_LOGIC;
    \head[6]_i_6__5_3\ : in STD_LOGIC;
    \head[6]_i_6__5_4\ : in STD_LOGIC;
    \head[6]_i_6__5_5\ : in STD_LOGIC;
    \head[6]_i_6__5_6\ : in STD_LOGIC;
    \head[6]_i_6__5_7\ : in STD_LOGIC;
    \EXE1_Instr_reg[0]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[1]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[2]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[3]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[4]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[5]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[6]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[7]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[8]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[9]_2\ : in STD_LOGIC;
    \EXE1_Instr_reg[10]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[11]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[12]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[13]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[14]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_14 : entity is "regex_cpu_pipelined";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_14 is
  signal EXE1_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^exe1_instr_reg[9]_1\ : STD_LOGIC;
  signal EXE1_Instr_valid : STD_LOGIC;
  signal \^exe1_instr_valid_reg_1\ : STD_LOGIC;
  signal EXE1_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \EXE2_Instr_reg_n_0_[0]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[1]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[2]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[3]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[4]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[5]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[6]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[7]\ : STD_LOGIC;
  signal EXE2_Instr_valid : STD_LOGIC;
  signal EXE2_Instr_valid9_out : STD_LOGIC;
  signal \EXE2_Instr_valid_i_2__5_n_0\ : STD_LOGIC;
  signal \^exe2_instr_valid_reg_0\ : STD_LOGIC;
  signal EXE2_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FETCH_REC_Instr[15]_i_5__5_n_0\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_6__5_n_0\ : STD_LOGIC;
  signal FETCH_REC_Instr_next : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FETCH_REC_Instr_valid : STD_LOGIC;
  signal FETCH_REC_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_has_to_save : STD_LOGIC;
  signal FETCH_REC_not_stall : STD_LOGIC;
  signal arbiter_output_pc_port_n_15 : STD_LOGIC;
  signal arbiter_output_pc_port_n_19 : STD_LOGIC;
  signal arbiter_output_pc_port_n_2 : STD_LOGIC;
  signal \content_reg_bram_0_i_37__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_39__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_40__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_41__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_43__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_45__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_47__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_48__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_49__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_52__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_53__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_55__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_56__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_57__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_58__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_59__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_60__5_n_0\ : STD_LOGIC;
  signal \head[6]_i_13__4_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_6__5_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_7__5_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_8__5_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_Instr[15]_i_5__5\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__20\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_41__5\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_43__6\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_45__6\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_53__4\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_56__4\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_58__4\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_59__6\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_60__5\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \head[6]_i_13__4\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \old_grant[0]_i_3__5\ : label is "soft_lutpair529";
begin
  \EXE1_Instr_reg[9]_1\ <= \^exe1_instr_reg[9]_1\;
  EXE1_Instr_valid_reg_1 <= \^exe1_instr_valid_reg_1\;
  EXE2_Instr_valid_reg_0 <= \^exe2_instr_valid_reg_0\;
\EXE1_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(0),
      Q => EXE1_Instr(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(10),
      Q => p_0_in(2),
      S => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(11),
      Q => EXE1_Instr(11),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(12),
      Q => EXE1_Instr(12),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(13),
      Q => EXE1_Instr(13),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(14),
      Q => EXE1_Instr(14),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(15),
      Q => EXE1_Instr(15),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(1),
      Q => EXE1_Instr(1),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(2),
      Q => EXE1_Instr(2),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(3),
      Q => EXE1_Instr(3),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(4),
      Q => EXE1_Instr(4),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(5),
      Q => EXE1_Instr(5),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(6),
      Q => EXE1_Instr(6),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(7),
      Q => EXE1_Instr(7),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(8),
      Q => p_0_in(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(9),
      Q => p_0_in(1),
      R => \old_grant_reg[0]\
    );
EXE1_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_15,
      Q => EXE1_Instr_valid,
      R => '0'
    );
\EXE1_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(0),
      Q => EXE1_Pc(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(1),
      Q => EXE1_Pc(1),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(2),
      Q => EXE1_Pc(2),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(3),
      Q => EXE1_Pc(3),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(4),
      Q => EXE1_Pc(4),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(5),
      Q => EXE1_Pc(5),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(6),
      Q => EXE1_Pc(6),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(7),
      Q => EXE1_Pc(7),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(0),
      Q => \EXE2_Instr_reg_n_0_[0]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(2),
      Q => sel0(2),
      S => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(11),
      Q => sel0(3),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(12),
      Q => sel0(4),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(13),
      Q => sel0(5),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(14),
      Q => sel0(6),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(15),
      Q => sel0(7),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(1),
      Q => \EXE2_Instr_reg_n_0_[1]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(2),
      Q => \EXE2_Instr_reg_n_0_[2]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(3),
      Q => \EXE2_Instr_reg_n_0_[3]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(4),
      Q => \EXE2_Instr_reg_n_0_[4]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(5),
      Q => \EXE2_Instr_reg_n_0_[5]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(6),
      Q => \EXE2_Instr_reg_n_0_[6]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(7),
      Q => \EXE2_Instr_reg_n_0_[7]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(0),
      Q => sel0(0),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(1),
      Q => sel0(1),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_valid_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => sel0(6),
      I3 => sel0(5),
      I4 => \old_grant[0]_i_8__5_n_0\,
      O => \EXE2_Instr_valid_i_2__5_n_0\
    );
EXE2_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_19,
      Q => EXE2_Instr_valid,
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(0),
      Q => EXE2_Pc(0),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(1),
      Q => EXE2_Pc(1),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(2),
      Q => EXE2_Pc(2),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(3),
      Q => EXE2_Pc(3),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(4),
      Q => EXE2_Pc(4),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(5),
      Q => EXE2_Pc(5),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(6),
      Q => EXE2_Pc(6),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(7),
      Q => EXE2_Pc(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(0),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[0]_0\,
      O => FETCH_REC_Instr_next(0)
    );
\FETCH_REC_Instr[10]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(10),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[10]_0\,
      O => FETCH_REC_Instr_next(10)
    );
\FETCH_REC_Instr[11]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(11),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[11]_0\,
      O => FETCH_REC_Instr_next(11)
    );
\FETCH_REC_Instr[12]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(12),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[12]_0\,
      O => FETCH_REC_Instr_next(12)
    );
\FETCH_REC_Instr[13]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(13),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[13]_0\,
      O => FETCH_REC_Instr_next(13)
    );
\FETCH_REC_Instr[14]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(14),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[14]_0\,
      O => FETCH_REC_Instr_next(14)
    );
\FETCH_REC_Instr[15]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(15),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[15]_0\,
      O => FETCH_REC_Instr_next(15)
    );
\FETCH_REC_Instr[15]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \old_grant[0]_i_2__6_n_0\,
      O => \FETCH_REC_Instr[15]_i_5__5_n_0\
    );
\FETCH_REC_Instr[15]_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => \old_grant[0]_i_3__5_n_0\,
      I3 => \content_reg_bram_0_i_55__5_n_0\,
      O => \FETCH_REC_Instr[15]_i_6__5_n_0\
    );
\FETCH_REC_Instr[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(1),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[1]_0\,
      O => FETCH_REC_Instr_next(1)
    );
\FETCH_REC_Instr[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(2),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[2]_0\,
      O => FETCH_REC_Instr_next(2)
    );
\FETCH_REC_Instr[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(3),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[3]_0\,
      O => FETCH_REC_Instr_next(3)
    );
\FETCH_REC_Instr[4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(4),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[4]_1\,
      O => FETCH_REC_Instr_next(4)
    );
\FETCH_REC_Instr[5]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(5),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[5]_0\,
      O => FETCH_REC_Instr_next(5)
    );
\FETCH_REC_Instr[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(6),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[6]_1\,
      O => FETCH_REC_Instr_next(6)
    );
\FETCH_REC_Instr[7]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(7),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[7]_0\,
      O => FETCH_REC_Instr_next(7)
    );
\FETCH_REC_Instr[8]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(8),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[8]_1\,
      O => FETCH_REC_Instr_next(8)
    );
\FETCH_REC_Instr[9]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(9),
      I1 => FETCH_REC_Instr_valid,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[9]_2\,
      O => FETCH_REC_Instr_next(9)
    );
\FETCH_REC_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(0),
      Q => FETCH_REC_Instr(0),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(10),
      Q => FETCH_REC_Instr(10),
      S => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(11),
      Q => FETCH_REC_Instr(11),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(12),
      Q => FETCH_REC_Instr(12),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(13),
      Q => FETCH_REC_Instr(13),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(14),
      Q => FETCH_REC_Instr(14),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(15),
      Q => FETCH_REC_Instr(15),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(1),
      Q => FETCH_REC_Instr(1),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(2),
      Q => FETCH_REC_Instr(2),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(3),
      Q => FETCH_REC_Instr(3),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(4),
      Q => FETCH_REC_Instr(4),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(5),
      Q => FETCH_REC_Instr(5),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(6),
      Q => FETCH_REC_Instr(6),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(7),
      Q => FETCH_REC_Instr(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(8),
      Q => FETCH_REC_Instr(8),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(9),
      Q => FETCH_REC_Instr(9),
      R => \old_grant_reg[0]\
    );
FETCH_REC_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_2,
      Q => FETCH_REC_Instr_valid,
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => FETCH_REC_Pc(0),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => FETCH_REC_Pc(1),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => FETCH_REC_Pc(2),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => FETCH_REC_Pc(3),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => FETCH_REC_Pc(4),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => FETCH_REC_Pc(5),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => FETCH_REC_Pc(6),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => FETCH_REC_Pc(7),
      R => \old_grant_reg[0]\
    );
FETCH_REC_has_to_save_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => E(0),
      Q => FETCH_REC_has_to_save,
      R => \old_grant_reg[0]\
    );
arbiter_output_pc_port: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_15
     port map (
      E(0) => p_12_in,
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]_0\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]_0\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]_0\,
      \EXE1_Instr_reg[8]_0\(0) => EXE2_Instr_valid9_out,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg_0,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_2,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_1\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]_0\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]_0\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]_0\,
      \EXE2_Instr_reg[15]\(8 downto 6) => p_0_in(2 downto 0),
      \EXE2_Instr_reg[15]\(5 downto 3) => EXE1_Instr(6 downto 4),
      \EXE2_Instr_reg[15]\(2 downto 0) => EXE1_Instr(2 downto 0),
      \EXE2_Instr_reg[15]_0\ => \old_grant[0]_i_2__6_n_0\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => arbiter_output_pc_port_n_19,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_1,
      EXE2_Instr_valid_reg_1 => \EXE2_Instr_valid_i_2__5_n_0\,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg_0,
      FETCH_REC_Instr_valid_reg_0 => arbiter_output_pc_port_n_15,
      FETCH_REC_Instr_valid_reg_1(0) => FETCH_REC_not_stall,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_2,
      FETCH_REC_Instr_valid_reg_4 => FETCH_REC_Instr_valid_reg_3,
      FETCH_REC_Instr_valid_reg_5 => \FETCH_REC_Instr[15]_i_6__5_n_0\,
      FETCH_REC_Instr_valid_reg_6 => \FETCH_REC_Instr[15]_i_5__5_n_0\,
      Q(5 downto 3) => EXE1_Pc(6 downto 4),
      Q(2 downto 0) => EXE1_Pc(2 downto 0),
      bbs_go => bbs_go,
      content_reg_bram_0 => \content_reg_bram_0_i_41__5_n_0\,
      content_reg_bram_0_0 => \content_reg_bram_0_i_52__5_n_0\,
      content_reg_bram_0_1 => \content_reg_bram_0_i_49__5_n_0\,
      content_reg_bram_0_2 => \content_reg_bram_0_i_47__5_n_0\,
      content_reg_bram_0_3 => \content_reg_bram_0_i_48__5_n_0\,
      content_reg_bram_0_4 => \content_reg_bram_0_i_45__6_n_0\,
      content_reg_bram_0_5 => \content_reg_bram_0_i_43__6_n_0\,
      content_reg_bram_0_6 => \content_reg_bram_0_i_40__6_n_0\,
      content_reg_bram_0_7 => \content_reg_bram_0_i_37__5_n_0\,
      content_reg_bram_0_8 => \content_reg_bram_0_i_39__5_n_0\,
      content_reg_bram_0_9 => \content_reg_bram_0_i_53__4_n_0\,
      \content_reg_bram_0_i_25__12\(5 downto 3) => EXE2_Pc(6 downto 4),
      \content_reg_bram_0_i_25__12\(2 downto 0) => EXE2_Pc(2 downto 0),
      \content_reg_bram_0_i_25__12_0\(4) => \EXE2_Instr_reg_n_0_[6]\,
      \content_reg_bram_0_i_25__12_0\(3) => \EXE2_Instr_reg_n_0_[5]\,
      \content_reg_bram_0_i_25__12_0\(2) => \EXE2_Instr_reg_n_0_[4]\,
      \content_reg_bram_0_i_25__12_0\(1) => \EXE2_Instr_reg_n_0_[2]\,
      \content_reg_bram_0_i_25__12_0\(0) => \EXE2_Instr_reg_n_0_[1]\,
      \content_reg_bram_0_i_25__12_1\ => \content_reg_bram_0_i_57__6_n_0\,
      \content_reg_bram_0_i_26__12\ => \content_reg_bram_0_i_58__4_n_0\,
      \content_reg_bram_0_i_27__12\ => \content_reg_bram_0_i_59__6_n_0\,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => arbiter_output_pc_port_n_2,
      \curState_reg[0]_1\ => \curState_reg[0]_0\,
      \old_grant[6]_i_6\ => \old_grant[6]_i_6\,
      \old_grant[7]_i_2\ => \old_grant[7]_i_2\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_0\ => \^exe2_instr_valid_reg_0\,
      \old_grant_reg[0]_1\ => \old_grant[0]_i_3__5_n_0\,
      \old_grant_reg[6]\ => \old_grant_reg[6]\,
      s00_axi_aclk => s00_axi_aclk
    );
\content_reg_bram_0_i_19__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555540"
    )
        port map (
      I0 => \^exe2_instr_valid_reg_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \old_grant[0]_i_2__6_n_0\,
      I4 => \old_grant[0]_i_3__5_n_0\,
      O => \EXE1_Instr_reg[9]_0\
    );
\content_reg_bram_0_i_37__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCCBEEEAAAA"
    )
        port map (
      I0 => EXE1_Instr(7),
      I1 => EXE1_Pc(7),
      I2 => \content_reg_bram_0_i_40__6_n_0\,
      I3 => EXE1_Pc(6),
      I4 => \content_reg_bram_0_i_55__5_n_0\,
      I5 => \content_reg_bram_0_i_56__4_n_0\,
      O => \content_reg_bram_0_i_37__5_n_0\
    );
\content_reg_bram_0_i_39__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0087FF87"
    )
        port map (
      I0 => \content_reg_bram_0_i_57__6_n_0\,
      I1 => EXE2_Pc(6),
      I2 => EXE2_Pc(7),
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \EXE2_Instr_reg_n_0_[7]\,
      O => \content_reg_bram_0_i_39__5_n_0\
    );
\content_reg_bram_0_i_40__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE1_Pc(4),
      I1 => EXE1_Pc(2),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(1),
      I4 => EXE1_Pc(3),
      I5 => EXE1_Pc(5),
      O => \content_reg_bram_0_i_40__6_n_0\
    );
\content_reg_bram_0_i_41__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \old_grant[0]_i_2__6_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      O => \content_reg_bram_0_i_41__5_n_0\
    );
\content_reg_bram_0_i_43__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(1),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(2),
      I4 => EXE1_Pc(4),
      O => \content_reg_bram_0_i_43__6_n_0\
    );
\content_reg_bram_0_i_45__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE1_Pc(2),
      I1 => EXE1_Pc(0),
      I2 => EXE1_Pc(1),
      I3 => EXE1_Pc(3),
      O => \content_reg_bram_0_i_45__6_n_0\
    );
\content_reg_bram_0_i_47__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF95559555"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(2),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(1),
      I4 => EXE1_Instr(3),
      I5 => \content_reg_bram_0_i_41__5_n_0\,
      O => \content_reg_bram_0_i_47__5_n_0\
    );
\content_reg_bram_0_i_48__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7447474747474747"
    )
        port map (
      I0 => \EXE2_Instr_reg_n_0_[3]\,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(3),
      I3 => EXE2_Pc(0),
      I4 => EXE2_Pc(1),
      I5 => EXE2_Pc(2),
      O => \content_reg_bram_0_i_48__5_n_0\
    );
\content_reg_bram_0_i_49__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Pc(1),
      O => \content_reg_bram_0_i_49__5_n_0\
    );
\content_reg_bram_0_i_52__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \EXE2_Instr_reg_n_0_[0]\,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(0),
      O => \content_reg_bram_0_i_52__5_n_0\
    );
\content_reg_bram_0_i_53__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002C2"
    )
        port map (
      I0 => \content_reg_bram_0_i_60__5_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \old_grant[0]_i_2__6_n_0\,
      O => \content_reg_bram_0_i_53__4_n_0\
    );
\content_reg_bram_0_i_55__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => EXE1_Instr(14),
      I1 => EXE1_Instr(13),
      I2 => EXE1_Instr(12),
      I3 => EXE1_Instr(15),
      I4 => EXE1_Instr(11),
      O => \content_reg_bram_0_i_55__5_n_0\
    );
\content_reg_bram_0_i_56__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      O => \content_reg_bram_0_i_56__4_n_0\
    );
\content_reg_bram_0_i_57__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE2_Pc(0),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(3),
      I4 => EXE2_Pc(4),
      I5 => EXE2_Pc(5),
      O => \content_reg_bram_0_i_57__6_n_0\
    );
\content_reg_bram_0_i_58__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE2_Pc(4),
      I1 => EXE2_Pc(3),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(1),
      I4 => EXE2_Pc(0),
      O => \content_reg_bram_0_i_58__4_n_0\
    );
\content_reg_bram_0_i_59__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE2_Pc(0),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(3),
      O => \content_reg_bram_0_i_59__6_n_0\
    );
\content_reg_bram_0_i_60__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \old_grant[0]_i_7__5_n_0\,
      I2 => \old_grant[0]_i_6__5_n_0\,
      I3 => \old_grant[0]_i_5__5_n_0\,
      O => \content_reg_bram_0_i_60__5_n_0\
    );
\cur_state[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_3,
      I1 => EXE1_Instr_valid,
      I2 => EXE2_Instr_valid,
      I3 => FETCH_REC_Instr_valid,
      O => \^exe1_instr_valid_reg_1\
    );
\cur_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F002"
    )
        port map (
      I0 => \cur_state[1]_i_2\,
      I1 => \cur_state[1]_i_2_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \old_grant[0]_i_2__6_n_0\,
      I5 => p_0_in(0),
      O => bb_accepts(0)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAAFEFFFEFE"
    )
        port map (
      I0 => \^exe1_instr_valid_reg_1\,
      I1 => \^exe1_instr_reg[9]_1\,
      I2 => \^exe2_instr_valid_reg_0\,
      I3 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98\,
      I4 => \switch2channel\\.ready\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0\,
      O => bb_running(0)
    );
\head[6]_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => \old_grant[0]_i_2__6_n_0\,
      O => \head[6]_i_13__4_n_0\
    );
\head[6]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \old_grant[0]_i_7__5_n_0\,
      I2 => \old_grant[0]_i_6__5_n_0\,
      I3 => \old_grant[0]_i_5__5_n_0\,
      I4 => p_0_in(0),
      I5 => \head[6]_i_13__4_n_0\,
      O => \^exe1_instr_reg[9]_1\
    );
\old_grant[0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => EXE1_Instr(11),
      I1 => EXE1_Instr(15),
      I2 => EXE1_Instr(12),
      I3 => EXE1_Instr(13),
      I4 => EXE1_Instr(14),
      I5 => EXE1_Instr_valid,
      O => \old_grant[0]_i_2__6_n_0\
    );
\old_grant[0]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55545555"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \old_grant[0]_i_5__5_n_0\,
      I2 => \old_grant[0]_i_6__5_n_0\,
      I3 => \old_grant[0]_i_7__5_n_0\,
      I4 => p_0_in(1),
      O => \old_grant[0]_i_3__5_n_0\
    );
\old_grant[0]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => EXE2_Instr_valid,
      I1 => \old_grant[0]_i_8__5_n_0\,
      I2 => sel0(5),
      I3 => sel0(6),
      I4 => sel0(0),
      I5 => sel0(2),
      O => \^exe2_instr_valid_reg_0\
    );
\old_grant[0]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => EXE1_Instr(0),
      I1 => \head[6]_i_6__5_2\,
      I2 => \head[6]_i_6__5_3\,
      I3 => EXE1_Instr(1),
      I4 => \head[6]_i_6__5_4\,
      I5 => EXE1_Instr(2),
      O => \old_grant[0]_i_5__5_n_0\
    );
\old_grant[0]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => EXE1_Instr(3),
      I1 => \head[6]_i_6__5_5\,
      I2 => \head[6]_i_6__5_6\,
      I3 => EXE1_Instr(4),
      I4 => \head[6]_i_6__5_7\,
      I5 => EXE1_Instr(5),
      O => \old_grant[0]_i_6__5_n_0\
    );
\old_grant[0]_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => EXE1_Instr(7),
      I1 => \head[6]_i_6__5_0\,
      I2 => EXE1_Instr(6),
      I3 => \head[6]_i_6__5_1\,
      O => \old_grant[0]_i_7__5_n_0\
    );
\old_grant[0]_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(7),
      I2 => sel0(4),
      I3 => sel0(3),
      O => \old_grant[0]_i_8__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_27 is
  port (
    in_ready_packed : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    EXE2_Instr_valid_reg_0 : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_1 : out STD_LOGIC;
    \EXE1_Instr_reg[9]_1\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_1\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]_0\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_2 : out STD_LOGIC;
    EXE1_Instr_valid_reg_3 : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[8]_0\ : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0\ : in STD_LOGIC;
    content_reg_bram_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    \cur_state[1]_i_2\ : in STD_LOGIC;
    \cur_state[1]_i_2_0\ : in STD_LOGIC;
    \head[6]_i_6__4_0\ : in STD_LOGIC;
    \head[6]_i_6__4_1\ : in STD_LOGIC;
    \head[6]_i_6__4_2\ : in STD_LOGIC;
    \head[6]_i_6__4_3\ : in STD_LOGIC;
    \head[6]_i_6__4_4\ : in STD_LOGIC;
    \head[6]_i_6__4_5\ : in STD_LOGIC;
    \head[6]_i_6__4_6\ : in STD_LOGIC;
    \head[6]_i_6__4_7\ : in STD_LOGIC;
    \EXE1_Instr_reg[0]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[1]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[2]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[3]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[4]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[5]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[6]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[7]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[8]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[9]_2\ : in STD_LOGIC;
    \EXE1_Instr_reg[10]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[11]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[12]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[13]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[14]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[15]_0\ : in STD_LOGIC;
    \FETCH_REC_Instr[15]_i_3__4\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_27 : entity is "regex_cpu_pipelined";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_27 is
  signal EXE1_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^exe1_instr_reg[9]_1\ : STD_LOGIC;
  signal EXE1_Instr_valid : STD_LOGIC;
  signal \^exe1_instr_valid_reg_1\ : STD_LOGIC;
  signal EXE1_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \EXE2_Instr_reg_n_0_[0]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[1]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[2]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[3]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[4]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[5]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[6]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[7]\ : STD_LOGIC;
  signal EXE2_Instr_valid : STD_LOGIC;
  signal EXE2_Instr_valid9_out : STD_LOGIC;
  signal \EXE2_Instr_valid_i_2__4_n_0\ : STD_LOGIC;
  signal \^exe2_instr_valid_reg_0\ : STD_LOGIC;
  signal EXE2_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FETCH_REC_Instr[15]_i_5__4_n_0\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_6__4_n_0\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_7__4_n_0\ : STD_LOGIC;
  signal FETCH_REC_Instr_next : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^fetch_rec_instr_valid\ : STD_LOGIC;
  signal FETCH_REC_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_has_to_save : STD_LOGIC;
  signal FETCH_REC_not_stall : STD_LOGIC;
  signal arbiter_output_pc_port_n_2 : STD_LOGIC;
  signal arbiter_output_pc_port_n_4 : STD_LOGIC;
  signal arbiter_output_pc_port_n_8 : STD_LOGIC;
  signal \content_reg_bram_0_i_37__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_39__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_40__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_41__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_42__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_43__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_44__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_45__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_46__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_47__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_48__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_49__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_50__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_51__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_52__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_55__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_56__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_57__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_58__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_59__5_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_60__4_n_0\ : STD_LOGIC;
  signal \head[6]_i_13__3_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_7__4_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_8__4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_Instr[15]_i_5__4\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__18\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_41__4\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_43__5\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_45__5\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_53__3\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_56__3\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_58__3\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_59__5\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_60__4\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \head[6]_i_13__3\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \old_grant[0]_i_3__4\ : label is "soft_lutpair461";
begin
  \EXE1_Instr_reg[9]_1\ <= \^exe1_instr_reg[9]_1\;
  EXE1_Instr_valid_reg_1 <= \^exe1_instr_valid_reg_1\;
  EXE2_Instr_valid_reg_0 <= \^exe2_instr_valid_reg_0\;
  FETCH_REC_Instr_valid <= \^fetch_rec_instr_valid\;
\EXE1_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(0),
      Q => EXE1_Instr(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(10),
      Q => p_0_in(2),
      S => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(11),
      Q => EXE1_Instr(11),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(12),
      Q => EXE1_Instr(12),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(13),
      Q => EXE1_Instr(13),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(14),
      Q => EXE1_Instr(14),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(15),
      Q => EXE1_Instr(15),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(1),
      Q => EXE1_Instr(1),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(2),
      Q => EXE1_Instr(2),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(3),
      Q => EXE1_Instr(3),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(4),
      Q => EXE1_Instr(4),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(5),
      Q => EXE1_Instr(5),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(6),
      Q => EXE1_Instr(6),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(7),
      Q => EXE1_Instr(7),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(8),
      Q => p_0_in(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(9),
      Q => p_0_in(1),
      R => \old_grant_reg[0]\
    );
EXE1_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_4,
      Q => EXE1_Instr_valid,
      R => '0'
    );
\EXE1_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(0),
      Q => EXE1_Pc(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(1),
      Q => EXE1_Pc(1),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(2),
      Q => EXE1_Pc(2),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(3),
      Q => EXE1_Pc(3),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(4),
      Q => EXE1_Pc(4),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(5),
      Q => EXE1_Pc(5),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(6),
      Q => EXE1_Pc(6),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(7),
      Q => EXE1_Pc(7),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(0),
      Q => \EXE2_Instr_reg_n_0_[0]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(2),
      Q => sel0(2),
      S => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(11),
      Q => sel0(3),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(12),
      Q => sel0(4),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(13),
      Q => sel0(5),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(14),
      Q => sel0(6),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(15),
      Q => sel0(7),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(1),
      Q => \EXE2_Instr_reg_n_0_[1]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(2),
      Q => \EXE2_Instr_reg_n_0_[2]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(3),
      Q => \EXE2_Instr_reg_n_0_[3]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(4),
      Q => \EXE2_Instr_reg_n_0_[4]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(5),
      Q => \EXE2_Instr_reg_n_0_[5]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(6),
      Q => \EXE2_Instr_reg_n_0_[6]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(7),
      Q => \EXE2_Instr_reg_n_0_[7]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(0),
      Q => sel0(0),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(1),
      Q => sel0(1),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_valid_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => sel0(6),
      I3 => sel0(5),
      I4 => \old_grant[0]_i_8__4_n_0\,
      O => \EXE2_Instr_valid_i_2__4_n_0\
    );
EXE2_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_8,
      Q => EXE2_Instr_valid,
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(0),
      Q => EXE2_Pc(0),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(1),
      Q => EXE2_Pc(1),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(2),
      Q => EXE2_Pc(2),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(3),
      Q => EXE2_Pc(3),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(4),
      Q => EXE2_Pc(4),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(5),
      Q => EXE2_Pc(5),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(6),
      Q => EXE2_Pc(6),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(7),
      Q => EXE2_Pc(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(0),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[0]_0\,
      O => FETCH_REC_Instr_next(0)
    );
\FETCH_REC_Instr[10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(10),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[10]_0\,
      O => FETCH_REC_Instr_next(10)
    );
\FETCH_REC_Instr[11]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(11),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[11]_0\,
      O => FETCH_REC_Instr_next(11)
    );
\FETCH_REC_Instr[12]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(12),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[12]_0\,
      O => FETCH_REC_Instr_next(12)
    );
\FETCH_REC_Instr[13]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(13),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[13]_0\,
      O => FETCH_REC_Instr_next(13)
    );
\FETCH_REC_Instr[14]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(14),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[14]_0\,
      O => FETCH_REC_Instr_next(14)
    );
\FETCH_REC_Instr[15]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(15),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[15]_0\,
      O => FETCH_REC_Instr_next(15)
    );
\FETCH_REC_Instr[15]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \old_grant[0]_i_2__5_n_0\,
      O => \FETCH_REC_Instr[15]_i_5__4_n_0\
    );
\FETCH_REC_Instr[15]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => \old_grant[0]_i_3__4_n_0\,
      I3 => \content_reg_bram_0_i_55__4_n_0\,
      O => \FETCH_REC_Instr[15]_i_6__4_n_0\
    );
\FETCH_REC_Instr[15]_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1313133F"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0\,
      I1 => \switch2channel\\.ready\,
      I2 => \FETCH_REC_Instr[15]_i_3__4\,
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \^exe1_instr_reg[9]_1\,
      O => \FETCH_REC_Instr[15]_i_7__4_n_0\
    );
\FETCH_REC_Instr[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(1),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[1]_0\,
      O => FETCH_REC_Instr_next(1)
    );
\FETCH_REC_Instr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(2),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[2]_0\,
      O => FETCH_REC_Instr_next(2)
    );
\FETCH_REC_Instr[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(3),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[3]_0\,
      O => FETCH_REC_Instr_next(3)
    );
\FETCH_REC_Instr[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(4),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[4]_1\,
      O => FETCH_REC_Instr_next(4)
    );
\FETCH_REC_Instr[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(5),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[5]_0\,
      O => FETCH_REC_Instr_next(5)
    );
\FETCH_REC_Instr[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(6),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[6]_1\,
      O => FETCH_REC_Instr_next(6)
    );
\FETCH_REC_Instr[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(7),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[7]_0\,
      O => FETCH_REC_Instr_next(7)
    );
\FETCH_REC_Instr[8]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(8),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[8]_1\,
      O => FETCH_REC_Instr_next(8)
    );
\FETCH_REC_Instr[9]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(9),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[9]_2\,
      O => FETCH_REC_Instr_next(9)
    );
\FETCH_REC_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(0),
      Q => FETCH_REC_Instr(0),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(10),
      Q => FETCH_REC_Instr(10),
      S => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(11),
      Q => FETCH_REC_Instr(11),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(12),
      Q => FETCH_REC_Instr(12),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(13),
      Q => FETCH_REC_Instr(13),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(14),
      Q => FETCH_REC_Instr(14),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(15),
      Q => FETCH_REC_Instr(15),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(1),
      Q => FETCH_REC_Instr(1),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(2),
      Q => FETCH_REC_Instr(2),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(3),
      Q => FETCH_REC_Instr(3),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(4),
      Q => FETCH_REC_Instr(4),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(5),
      Q => FETCH_REC_Instr(5),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(6),
      Q => FETCH_REC_Instr(6),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(7),
      Q => FETCH_REC_Instr(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(8),
      Q => FETCH_REC_Instr(8),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(9),
      Q => FETCH_REC_Instr(9),
      R => \old_grant_reg[0]\
    );
FETCH_REC_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_2,
      Q => \^fetch_rec_instr_valid\,
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => FETCH_REC_Pc(0),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => FETCH_REC_Pc(1),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => FETCH_REC_Pc(2),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => FETCH_REC_Pc(3),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => FETCH_REC_Pc(4),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => FETCH_REC_Pc(5),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => FETCH_REC_Pc(6),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => FETCH_REC_Pc(7),
      R => \old_grant_reg[0]\
    );
FETCH_REC_has_to_save_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => E(0),
      Q => FETCH_REC_has_to_save,
      R => \old_grant_reg[0]\
    );
arbiter_output_pc_port: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_28
     port map (
      E(0) => p_12_in,
      \EXE1_Instr_reg[8]\(0) => EXE2_Instr_valid9_out,
      \EXE1_Instr_reg[9]\ => in_ready_packed(0),
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg_0,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_3,
      \EXE2_Instr_reg[15]\ => \old_grant[0]_i_2__5_n_0\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => arbiter_output_pc_port_n_8,
      EXE2_Instr_valid_reg_0 => \EXE2_Instr_valid_i_2__4_n_0\,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => arbiter_output_pc_port_n_4,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_not_stall,
      FETCH_REC_Instr_valid_reg_1 => \^fetch_rec_instr_valid\,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_0,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_4 => \FETCH_REC_Instr[15]_i_7__4_n_0\,
      FETCH_REC_Instr_valid_reg_5 => \FETCH_REC_Instr[15]_i_6__4_n_0\,
      FETCH_REC_Instr_valid_reg_6 => \FETCH_REC_Instr[15]_i_5__4_n_0\,
      Q(2 downto 0) => p_0_in(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => arbiter_output_pc_port_n_2,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_0\ => \^exe2_instr_valid_reg_0\,
      \old_grant_reg[0]_1\ => \old_grant[0]_i_3__4_n_0\,
      s00_axi_aclk => s00_axi_aclk
    );
\content_reg_bram_0_i_19__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555540"
    )
        port map (
      I0 => \^exe2_instr_valid_reg_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \old_grant[0]_i_2__5_n_0\,
      I4 => \old_grant[0]_i_3__4_n_0\,
      O => \EXE1_Instr_reg[9]_0\
    );
\content_reg_bram_0_i_24__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F002F2F"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => \content_reg_bram_0_i_37__4_n_0\,
      I2 => content_reg_bram_0,
      I3 => \content_reg_bram_0_i_39__4_n_0\,
      I4 => EXE2_Instr_valid_reg_1,
      O => EXE1_Instr_valid_reg_2
    );
\content_reg_bram_0_i_25__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C3FFFF"
    )
        port map (
      I0 => EXE1_Instr(6),
      I1 => EXE1_Pc(6),
      I2 => \content_reg_bram_0_i_40__5_n_0\,
      I3 => \content_reg_bram_0_i_41__4_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_42__4_n_0\,
      O => \EXE1_Instr_reg[6]_0\
    );
\content_reg_bram_0_i_26__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(5),
      I1 => \content_reg_bram_0_i_43__5_n_0\,
      I2 => EXE1_Instr(5),
      I3 => \content_reg_bram_0_i_41__4_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_44__4_n_0\,
      O => \EXE1_Pc_reg[5]_0\
    );
\content_reg_bram_0_i_27__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C3FFFF"
    )
        port map (
      I0 => EXE1_Instr(4),
      I1 => EXE1_Pc(4),
      I2 => \content_reg_bram_0_i_45__5_n_0\,
      I3 => \content_reg_bram_0_i_41__4_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_46__4_n_0\,
      O => \EXE1_Instr_reg[4]_0\
    );
\content_reg_bram_0_i_28__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => \content_reg_bram_0_i_47__4_n_0\,
      I1 => content_reg_bram_0,
      I2 => \content_reg_bram_0_i_48__4_n_0\,
      I3 => EXE2_Instr_valid_reg_1,
      O => \EXE1_Pc_reg[3]_0\
    );
\content_reg_bram_0_i_29__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(2),
      I1 => \content_reg_bram_0_i_49__4_n_0\,
      I2 => EXE1_Instr(2),
      I3 => \content_reg_bram_0_i_41__4_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_50__4_n_0\,
      O => \EXE1_Pc_reg[2]_0\
    );
\content_reg_bram_0_i_30__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Pc(1),
      I2 => EXE1_Instr(1),
      I3 => \content_reg_bram_0_i_41__4_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_51__4_n_0\,
      O => \EXE1_Pc_reg[0]_1\
    );
\content_reg_bram_0_i_31__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AFF00003AFF3AFF"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Instr(0),
      I2 => \content_reg_bram_0_i_41__4_n_0\,
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_52__4_n_0\,
      I5 => EXE2_Instr_valid_reg_1,
      O => \EXE1_Pc_reg[0]_0\
    );
\content_reg_bram_0_i_37__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCCBEEEAAAA"
    )
        port map (
      I0 => EXE1_Instr(7),
      I1 => EXE1_Pc(7),
      I2 => \content_reg_bram_0_i_40__5_n_0\,
      I3 => EXE1_Pc(6),
      I4 => \content_reg_bram_0_i_55__4_n_0\,
      I5 => \content_reg_bram_0_i_56__3_n_0\,
      O => \content_reg_bram_0_i_37__4_n_0\
    );
\content_reg_bram_0_i_39__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0087FF87"
    )
        port map (
      I0 => \content_reg_bram_0_i_57__5_n_0\,
      I1 => EXE2_Pc(6),
      I2 => EXE2_Pc(7),
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \EXE2_Instr_reg_n_0_[7]\,
      O => \content_reg_bram_0_i_39__4_n_0\
    );
\content_reg_bram_0_i_40__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE1_Pc(4),
      I1 => EXE1_Pc(2),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(1),
      I4 => EXE1_Pc(3),
      I5 => EXE1_Pc(5),
      O => \content_reg_bram_0_i_40__5_n_0\
    );
\content_reg_bram_0_i_41__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \old_grant[0]_i_2__5_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      O => \content_reg_bram_0_i_41__4_n_0\
    );
\content_reg_bram_0_i_42__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \EXE2_Instr_reg_n_0_[6]\,
      I2 => \^exe2_instr_valid_reg_0\,
      I3 => EXE2_Pc(6),
      I4 => \content_reg_bram_0_i_57__5_n_0\,
      O => \content_reg_bram_0_i_42__4_n_0\
    );
\content_reg_bram_0_i_43__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(1),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(2),
      I4 => EXE1_Pc(4),
      O => \content_reg_bram_0_i_43__5_n_0\
    );
\content_reg_bram_0_i_44__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \EXE2_Instr_reg_n_0_[5]\,
      I2 => \^exe2_instr_valid_reg_0\,
      I3 => EXE2_Pc(5),
      I4 => \content_reg_bram_0_i_58__3_n_0\,
      O => \content_reg_bram_0_i_44__4_n_0\
    );
\content_reg_bram_0_i_45__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE1_Pc(2),
      I1 => EXE1_Pc(0),
      I2 => EXE1_Pc(1),
      I3 => EXE1_Pc(3),
      O => \content_reg_bram_0_i_45__5_n_0\
    );
\content_reg_bram_0_i_46__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA280028"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \content_reg_bram_0_i_59__5_n_0\,
      I2 => EXE2_Pc(4),
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \EXE2_Instr_reg_n_0_[4]\,
      O => \content_reg_bram_0_i_46__4_n_0\
    );
\content_reg_bram_0_i_47__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF95559555"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(2),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(1),
      I4 => EXE1_Instr(3),
      I5 => \content_reg_bram_0_i_41__4_n_0\,
      O => \content_reg_bram_0_i_47__4_n_0\
    );
\content_reg_bram_0_i_48__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7447474747474747"
    )
        port map (
      I0 => \EXE2_Instr_reg_n_0_[3]\,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(3),
      I3 => EXE2_Pc(0),
      I4 => EXE2_Pc(1),
      I5 => EXE2_Pc(2),
      O => \content_reg_bram_0_i_48__4_n_0\
    );
\content_reg_bram_0_i_49__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Pc(1),
      O => \content_reg_bram_0_i_49__4_n_0\
    );
\content_reg_bram_0_i_50__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A8000002A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => EXE2_Pc(0),
      I2 => EXE2_Pc(1),
      I3 => EXE2_Pc(2),
      I4 => \^exe2_instr_valid_reg_0\,
      I5 => \EXE2_Instr_reg_n_0_[2]\,
      O => \content_reg_bram_0_i_50__4_n_0\
    );
\content_reg_bram_0_i_51__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AA80220"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(1),
      I3 => EXE2_Pc(0),
      I4 => \EXE2_Instr_reg_n_0_[1]\,
      O => \content_reg_bram_0_i_51__4_n_0\
    );
\content_reg_bram_0_i_52__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \EXE2_Instr_reg_n_0_[0]\,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(0),
      O => \content_reg_bram_0_i_52__4_n_0\
    );
\content_reg_bram_0_i_53__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002C2"
    )
        port map (
      I0 => \content_reg_bram_0_i_60__4_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \old_grant[0]_i_2__5_n_0\,
      O => \EXE1_Instr_reg[8]_0\
    );
\content_reg_bram_0_i_55__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => EXE1_Instr(14),
      I1 => EXE1_Instr(13),
      I2 => EXE1_Instr(12),
      I3 => EXE1_Instr(15),
      I4 => EXE1_Instr(11),
      O => \content_reg_bram_0_i_55__4_n_0\
    );
\content_reg_bram_0_i_56__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      O => \content_reg_bram_0_i_56__3_n_0\
    );
\content_reg_bram_0_i_57__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE2_Pc(0),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(3),
      I4 => EXE2_Pc(4),
      I5 => EXE2_Pc(5),
      O => \content_reg_bram_0_i_57__5_n_0\
    );
\content_reg_bram_0_i_58__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE2_Pc(4),
      I1 => EXE2_Pc(3),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(1),
      I4 => EXE2_Pc(0),
      O => \content_reg_bram_0_i_58__3_n_0\
    );
\content_reg_bram_0_i_59__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE2_Pc(0),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(3),
      O => \content_reg_bram_0_i_59__5_n_0\
    );
\content_reg_bram_0_i_60__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \old_grant[0]_i_7__4_n_0\,
      I2 => \old_grant[0]_i_6__4_n_0\,
      I3 => \old_grant[0]_i_5__4_n_0\,
      O => \content_reg_bram_0_i_60__4_n_0\
    );
\cur_state[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => EXE1_Instr_valid,
      I2 => EXE2_Instr_valid,
      I3 => \^fetch_rec_instr_valid\,
      O => \^exe1_instr_valid_reg_1\
    );
\cur_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F002"
    )
        port map (
      I0 => \cur_state[1]_i_2\,
      I1 => \cur_state[1]_i_2_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \old_grant[0]_i_2__5_n_0\,
      I5 => p_0_in(0),
      O => bb_accepts(0)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAAFEFFFEFE"
    )
        port map (
      I0 => \^exe1_instr_valid_reg_1\,
      I1 => \^exe1_instr_reg[9]_1\,
      I2 => \^exe2_instr_valid_reg_0\,
      I3 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98\,
      I4 => \switch2channel\\.ready\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0\,
      O => bb_running(0)
    );
\head[6]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => \old_grant[0]_i_2__5_n_0\,
      O => \head[6]_i_13__3_n_0\
    );
\head[6]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \old_grant[0]_i_7__4_n_0\,
      I2 => \old_grant[0]_i_6__4_n_0\,
      I3 => \old_grant[0]_i_5__4_n_0\,
      I4 => p_0_in(0),
      I5 => \head[6]_i_13__3_n_0\,
      O => \^exe1_instr_reg[9]_1\
    );
\old_grant[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => EXE1_Instr(11),
      I1 => EXE1_Instr(15),
      I2 => EXE1_Instr(12),
      I3 => EXE1_Instr(13),
      I4 => EXE1_Instr(14),
      I5 => EXE1_Instr_valid,
      O => \old_grant[0]_i_2__5_n_0\
    );
\old_grant[0]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55545555"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \old_grant[0]_i_5__4_n_0\,
      I2 => \old_grant[0]_i_6__4_n_0\,
      I3 => \old_grant[0]_i_7__4_n_0\,
      I4 => p_0_in(1),
      O => \old_grant[0]_i_3__4_n_0\
    );
\old_grant[0]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => EXE2_Instr_valid,
      I1 => \old_grant[0]_i_8__4_n_0\,
      I2 => sel0(5),
      I3 => sel0(6),
      I4 => sel0(0),
      I5 => sel0(2),
      O => \^exe2_instr_valid_reg_0\
    );
\old_grant[0]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => EXE1_Instr(0),
      I1 => \head[6]_i_6__4_2\,
      I2 => \head[6]_i_6__4_3\,
      I3 => EXE1_Instr(1),
      I4 => \head[6]_i_6__4_4\,
      I5 => EXE1_Instr(2),
      O => \old_grant[0]_i_5__4_n_0\
    );
\old_grant[0]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => EXE1_Instr(3),
      I1 => \head[6]_i_6__4_5\,
      I2 => \head[6]_i_6__4_6\,
      I3 => EXE1_Instr(4),
      I4 => \head[6]_i_6__4_7\,
      I5 => EXE1_Instr(5),
      O => \old_grant[0]_i_6__4_n_0\
    );
\old_grant[0]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => EXE1_Instr(7),
      I1 => \head[6]_i_6__4_0\,
      I2 => EXE1_Instr(6),
      I3 => \head[6]_i_6__4_1\,
      O => \old_grant[0]_i_7__4_n_0\
    );
\old_grant[0]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(7),
      I2 => sel0(4),
      I3 => sel0(3),
      O => \old_grant[0]_i_8__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_40 is
  port (
    in_ready_packed : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    EXE2_Instr_valid_reg_0 : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_1\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]_0\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_1 : out STD_LOGIC;
    EXE1_Instr_valid_reg_2 : out STD_LOGIC;
    \EXE1_Instr_reg[9]_1\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[8]_0\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_3 : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    \cur_state[0]_i_3\ : in STD_LOGIC;
    content_reg_bram_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[1]_i_2\ : in STD_LOGIC;
    \cur_state[1]_i_2_0\ : in STD_LOGIC;
    \head[6]_i_6__3_0\ : in STD_LOGIC;
    \head[6]_i_6__3_1\ : in STD_LOGIC;
    \head[6]_i_6__3_2\ : in STD_LOGIC;
    \head[6]_i_6__3_3\ : in STD_LOGIC;
    \head[6]_i_6__3_4\ : in STD_LOGIC;
    \head[6]_i_6__3_5\ : in STD_LOGIC;
    \head[6]_i_6__3_6\ : in STD_LOGIC;
    \head[6]_i_6__3_7\ : in STD_LOGIC;
    \EXE1_Instr_reg[0]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[1]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[2]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[3]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[4]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[5]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[6]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[7]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[8]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[9]_2\ : in STD_LOGIC;
    \EXE1_Instr_reg[10]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[11]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[12]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[13]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[14]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[15]_0\ : in STD_LOGIC;
    \FETCH_REC_Instr[15]_i_3__3\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    \FETCH_REC_Instr[15]_i_3__3_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_40 : entity is "regex_cpu_pipelined";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_40 is
  signal EXE1_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^exe1_instr_reg[9]_1\ : STD_LOGIC;
  signal EXE1_Instr_valid : STD_LOGIC;
  signal EXE1_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \EXE2_Instr_reg_n_0_[0]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[1]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[2]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[3]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[4]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[5]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[6]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[7]\ : STD_LOGIC;
  signal EXE2_Instr_valid : STD_LOGIC;
  signal EXE2_Instr_valid9_out : STD_LOGIC;
  signal \EXE2_Instr_valid_i_2__3_n_0\ : STD_LOGIC;
  signal \^exe2_instr_valid_reg_0\ : STD_LOGIC;
  signal EXE2_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FETCH_REC_Instr[15]_i_5__3_n_0\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_6__3_n_0\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_7__3_n_0\ : STD_LOGIC;
  signal FETCH_REC_Instr_next : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^fetch_rec_instr_valid\ : STD_LOGIC;
  signal FETCH_REC_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_has_to_save : STD_LOGIC;
  signal FETCH_REC_not_stall : STD_LOGIC;
  signal arbiter_output_pc_port_n_2 : STD_LOGIC;
  signal arbiter_output_pc_port_n_4 : STD_LOGIC;
  signal arbiter_output_pc_port_n_8 : STD_LOGIC;
  signal \content_reg_bram_0_i_37__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_39__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_40__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_41__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_42__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_43__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_44__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_45__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_46__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_47__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_48__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_49__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_50__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_51__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_52__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_55__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_56__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_57__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_58__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_59__4_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_60__3_n_0\ : STD_LOGIC;
  signal \head[6]_i_13__2_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_7__3_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_8__3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_Instr[15]_i_5__3\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__16\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_41__3\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_43__4\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_45__4\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_53__2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_56__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_58__2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_59__4\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_60__3\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \cur_state[0]_i_7\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \head[6]_i_13__2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \old_grant[0]_i_3__3\ : label is "soft_lutpair388";
begin
  \EXE1_Instr_reg[9]_1\ <= \^exe1_instr_reg[9]_1\;
  EXE2_Instr_valid_reg_0 <= \^exe2_instr_valid_reg_0\;
  FETCH_REC_Instr_valid <= \^fetch_rec_instr_valid\;
\EXE1_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(0),
      Q => EXE1_Instr(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(10),
      Q => p_0_in(2),
      S => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(11),
      Q => EXE1_Instr(11),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(12),
      Q => EXE1_Instr(12),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(13),
      Q => EXE1_Instr(13),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(14),
      Q => EXE1_Instr(14),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(15),
      Q => EXE1_Instr(15),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(1),
      Q => EXE1_Instr(1),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(2),
      Q => EXE1_Instr(2),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(3),
      Q => EXE1_Instr(3),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(4),
      Q => EXE1_Instr(4),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(5),
      Q => EXE1_Instr(5),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(6),
      Q => EXE1_Instr(6),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(7),
      Q => EXE1_Instr(7),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(8),
      Q => p_0_in(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(9),
      Q => p_0_in(1),
      R => \old_grant_reg[0]\
    );
EXE1_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_4,
      Q => EXE1_Instr_valid,
      R => '0'
    );
\EXE1_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(0),
      Q => EXE1_Pc(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(1),
      Q => EXE1_Pc(1),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(2),
      Q => EXE1_Pc(2),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(3),
      Q => EXE1_Pc(3),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(4),
      Q => EXE1_Pc(4),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(5),
      Q => EXE1_Pc(5),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(6),
      Q => EXE1_Pc(6),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(7),
      Q => EXE1_Pc(7),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(0),
      Q => \EXE2_Instr_reg_n_0_[0]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(2),
      Q => sel0(2),
      S => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(11),
      Q => sel0(3),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(12),
      Q => sel0(4),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(13),
      Q => sel0(5),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(14),
      Q => sel0(6),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(15),
      Q => sel0(7),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(1),
      Q => \EXE2_Instr_reg_n_0_[1]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(2),
      Q => \EXE2_Instr_reg_n_0_[2]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(3),
      Q => \EXE2_Instr_reg_n_0_[3]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(4),
      Q => \EXE2_Instr_reg_n_0_[4]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(5),
      Q => \EXE2_Instr_reg_n_0_[5]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(6),
      Q => \EXE2_Instr_reg_n_0_[6]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(7),
      Q => \EXE2_Instr_reg_n_0_[7]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(0),
      Q => sel0(0),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(1),
      Q => sel0(1),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_valid_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => sel0(6),
      I3 => sel0(5),
      I4 => \old_grant[0]_i_8__3_n_0\,
      O => \EXE2_Instr_valid_i_2__3_n_0\
    );
EXE2_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_8,
      Q => EXE2_Instr_valid,
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(0),
      Q => EXE2_Pc(0),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(1),
      Q => EXE2_Pc(1),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(2),
      Q => EXE2_Pc(2),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(3),
      Q => EXE2_Pc(3),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(4),
      Q => EXE2_Pc(4),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(5),
      Q => EXE2_Pc(5),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(6),
      Q => EXE2_Pc(6),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(7),
      Q => EXE2_Pc(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(0),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[0]_0\,
      O => FETCH_REC_Instr_next(0)
    );
\FETCH_REC_Instr[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(10),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[10]_0\,
      O => FETCH_REC_Instr_next(10)
    );
\FETCH_REC_Instr[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(11),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[11]_0\,
      O => FETCH_REC_Instr_next(11)
    );
\FETCH_REC_Instr[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(12),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[12]_0\,
      O => FETCH_REC_Instr_next(12)
    );
\FETCH_REC_Instr[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(13),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[13]_0\,
      O => FETCH_REC_Instr_next(13)
    );
\FETCH_REC_Instr[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(14),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[14]_0\,
      O => FETCH_REC_Instr_next(14)
    );
\FETCH_REC_Instr[15]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(15),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[15]_0\,
      O => FETCH_REC_Instr_next(15)
    );
\FETCH_REC_Instr[15]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \old_grant[0]_i_2__4_n_0\,
      O => \FETCH_REC_Instr[15]_i_5__3_n_0\
    );
\FETCH_REC_Instr[15]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => \old_grant[0]_i_3__3_n_0\,
      I3 => \content_reg_bram_0_i_55__3_n_0\,
      O => \FETCH_REC_Instr[15]_i_6__3_n_0\
    );
\FETCH_REC_Instr[15]_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1313133F"
    )
        port map (
      I0 => \FETCH_REC_Instr[15]_i_3__3\,
      I1 => \switch2channel\\.ready\,
      I2 => \FETCH_REC_Instr[15]_i_3__3_0\,
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \^exe1_instr_reg[9]_1\,
      O => \FETCH_REC_Instr[15]_i_7__3_n_0\
    );
\FETCH_REC_Instr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(1),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[1]_0\,
      O => FETCH_REC_Instr_next(1)
    );
\FETCH_REC_Instr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(2),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[2]_0\,
      O => FETCH_REC_Instr_next(2)
    );
\FETCH_REC_Instr[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(3),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[3]_0\,
      O => FETCH_REC_Instr_next(3)
    );
\FETCH_REC_Instr[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(4),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[4]_1\,
      O => FETCH_REC_Instr_next(4)
    );
\FETCH_REC_Instr[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(5),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[5]_0\,
      O => FETCH_REC_Instr_next(5)
    );
\FETCH_REC_Instr[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(6),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[6]_1\,
      O => FETCH_REC_Instr_next(6)
    );
\FETCH_REC_Instr[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(7),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[7]_0\,
      O => FETCH_REC_Instr_next(7)
    );
\FETCH_REC_Instr[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(8),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[8]_1\,
      O => FETCH_REC_Instr_next(8)
    );
\FETCH_REC_Instr[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(9),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[9]_2\,
      O => FETCH_REC_Instr_next(9)
    );
\FETCH_REC_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(0),
      Q => FETCH_REC_Instr(0),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(10),
      Q => FETCH_REC_Instr(10),
      S => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(11),
      Q => FETCH_REC_Instr(11),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(12),
      Q => FETCH_REC_Instr(12),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(13),
      Q => FETCH_REC_Instr(13),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(14),
      Q => FETCH_REC_Instr(14),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(15),
      Q => FETCH_REC_Instr(15),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(1),
      Q => FETCH_REC_Instr(1),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(2),
      Q => FETCH_REC_Instr(2),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(3),
      Q => FETCH_REC_Instr(3),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(4),
      Q => FETCH_REC_Instr(4),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(5),
      Q => FETCH_REC_Instr(5),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(6),
      Q => FETCH_REC_Instr(6),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(7),
      Q => FETCH_REC_Instr(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(8),
      Q => FETCH_REC_Instr(8),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(9),
      Q => FETCH_REC_Instr(9),
      R => \old_grant_reg[0]\
    );
FETCH_REC_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_2,
      Q => \^fetch_rec_instr_valid\,
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => FETCH_REC_Pc(0),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => FETCH_REC_Pc(1),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => FETCH_REC_Pc(2),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => FETCH_REC_Pc(3),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => FETCH_REC_Pc(4),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => FETCH_REC_Pc(5),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => FETCH_REC_Pc(6),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => FETCH_REC_Pc(7),
      R => \old_grant_reg[0]\
    );
FETCH_REC_has_to_save_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => E(0),
      Q => FETCH_REC_has_to_save,
      R => \old_grant_reg[0]\
    );
arbiter_output_pc_port: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_41
     port map (
      E(0) => p_12_in,
      \EXE1_Instr_reg[8]\(0) => EXE2_Instr_valid9_out,
      \EXE1_Instr_reg[9]\ => in_ready_packed(0),
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg_0,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_2,
      \EXE2_Instr_reg[15]\ => \old_grant[0]_i_2__4_n_0\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => arbiter_output_pc_port_n_8,
      EXE2_Instr_valid_reg_0 => \EXE2_Instr_valid_i_2__3_n_0\,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => arbiter_output_pc_port_n_4,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_not_stall,
      FETCH_REC_Instr_valid_reg_1 => \^fetch_rec_instr_valid\,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_0,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_4 => \FETCH_REC_Instr[15]_i_7__3_n_0\,
      FETCH_REC_Instr_valid_reg_5 => \FETCH_REC_Instr[15]_i_6__3_n_0\,
      FETCH_REC_Instr_valid_reg_6 => \FETCH_REC_Instr[15]_i_5__3_n_0\,
      Q(2 downto 0) => p_0_in(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => arbiter_output_pc_port_n_2,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_0\ => \^exe2_instr_valid_reg_0\,
      \old_grant_reg[0]_1\ => \old_grant[0]_i_3__3_n_0\,
      s00_axi_aclk => s00_axi_aclk
    );
\content_reg_bram_0_i_19__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555540"
    )
        port map (
      I0 => \^exe2_instr_valid_reg_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \old_grant[0]_i_2__4_n_0\,
      I4 => \old_grant[0]_i_3__3_n_0\,
      O => \EXE1_Instr_reg[9]_0\
    );
\content_reg_bram_0_i_24__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F002F2F"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => \content_reg_bram_0_i_37__3_n_0\,
      I2 => content_reg_bram_0,
      I3 => \content_reg_bram_0_i_39__3_n_0\,
      I4 => EXE2_Instr_valid_reg_1,
      O => EXE1_Instr_valid_reg_1
    );
\content_reg_bram_0_i_25__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C3FFFF"
    )
        port map (
      I0 => EXE1_Instr(6),
      I1 => EXE1_Pc(6),
      I2 => \content_reg_bram_0_i_40__4_n_0\,
      I3 => \content_reg_bram_0_i_41__3_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_42__3_n_0\,
      O => \EXE1_Instr_reg[6]_0\
    );
\content_reg_bram_0_i_26__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(5),
      I1 => \content_reg_bram_0_i_43__4_n_0\,
      I2 => EXE1_Instr(5),
      I3 => \content_reg_bram_0_i_41__3_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_44__3_n_0\,
      O => \EXE1_Pc_reg[5]_0\
    );
\content_reg_bram_0_i_27__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C3FFFF"
    )
        port map (
      I0 => EXE1_Instr(4),
      I1 => EXE1_Pc(4),
      I2 => \content_reg_bram_0_i_45__4_n_0\,
      I3 => \content_reg_bram_0_i_41__3_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_46__3_n_0\,
      O => \EXE1_Instr_reg[4]_0\
    );
\content_reg_bram_0_i_28__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => \content_reg_bram_0_i_47__3_n_0\,
      I1 => content_reg_bram_0,
      I2 => \content_reg_bram_0_i_48__3_n_0\,
      I3 => EXE2_Instr_valid_reg_1,
      O => \EXE1_Pc_reg[3]_0\
    );
\content_reg_bram_0_i_29__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(2),
      I1 => \content_reg_bram_0_i_49__3_n_0\,
      I2 => EXE1_Instr(2),
      I3 => \content_reg_bram_0_i_41__3_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_50__3_n_0\,
      O => \EXE1_Pc_reg[2]_0\
    );
\content_reg_bram_0_i_30__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Pc(1),
      I2 => EXE1_Instr(1),
      I3 => \content_reg_bram_0_i_41__3_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_51__3_n_0\,
      O => \EXE1_Pc_reg[0]_1\
    );
\content_reg_bram_0_i_31__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AFF00003AFF3AFF"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Instr(0),
      I2 => \content_reg_bram_0_i_41__3_n_0\,
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_52__3_n_0\,
      I5 => EXE2_Instr_valid_reg_1,
      O => \EXE1_Pc_reg[0]_0\
    );
\content_reg_bram_0_i_37__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCCBEEEAAAA"
    )
        port map (
      I0 => EXE1_Instr(7),
      I1 => EXE1_Pc(7),
      I2 => \content_reg_bram_0_i_40__4_n_0\,
      I3 => EXE1_Pc(6),
      I4 => \content_reg_bram_0_i_55__3_n_0\,
      I5 => \content_reg_bram_0_i_56__2_n_0\,
      O => \content_reg_bram_0_i_37__3_n_0\
    );
\content_reg_bram_0_i_39__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0087FF87"
    )
        port map (
      I0 => \content_reg_bram_0_i_57__4_n_0\,
      I1 => EXE2_Pc(6),
      I2 => EXE2_Pc(7),
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \EXE2_Instr_reg_n_0_[7]\,
      O => \content_reg_bram_0_i_39__3_n_0\
    );
\content_reg_bram_0_i_40__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE1_Pc(4),
      I1 => EXE1_Pc(2),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(1),
      I4 => EXE1_Pc(3),
      I5 => EXE1_Pc(5),
      O => \content_reg_bram_0_i_40__4_n_0\
    );
\content_reg_bram_0_i_41__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \old_grant[0]_i_2__4_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      O => \content_reg_bram_0_i_41__3_n_0\
    );
\content_reg_bram_0_i_42__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \EXE2_Instr_reg_n_0_[6]\,
      I2 => \^exe2_instr_valid_reg_0\,
      I3 => EXE2_Pc(6),
      I4 => \content_reg_bram_0_i_57__4_n_0\,
      O => \content_reg_bram_0_i_42__3_n_0\
    );
\content_reg_bram_0_i_43__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(1),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(2),
      I4 => EXE1_Pc(4),
      O => \content_reg_bram_0_i_43__4_n_0\
    );
\content_reg_bram_0_i_44__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \EXE2_Instr_reg_n_0_[5]\,
      I2 => \^exe2_instr_valid_reg_0\,
      I3 => EXE2_Pc(5),
      I4 => \content_reg_bram_0_i_58__2_n_0\,
      O => \content_reg_bram_0_i_44__3_n_0\
    );
\content_reg_bram_0_i_45__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE1_Pc(2),
      I1 => EXE1_Pc(0),
      I2 => EXE1_Pc(1),
      I3 => EXE1_Pc(3),
      O => \content_reg_bram_0_i_45__4_n_0\
    );
\content_reg_bram_0_i_46__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA280028"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \content_reg_bram_0_i_59__4_n_0\,
      I2 => EXE2_Pc(4),
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \EXE2_Instr_reg_n_0_[4]\,
      O => \content_reg_bram_0_i_46__3_n_0\
    );
\content_reg_bram_0_i_47__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF95559555"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(2),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(1),
      I4 => EXE1_Instr(3),
      I5 => \content_reg_bram_0_i_41__3_n_0\,
      O => \content_reg_bram_0_i_47__3_n_0\
    );
\content_reg_bram_0_i_48__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7447474747474747"
    )
        port map (
      I0 => \EXE2_Instr_reg_n_0_[3]\,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(3),
      I3 => EXE2_Pc(0),
      I4 => EXE2_Pc(1),
      I5 => EXE2_Pc(2),
      O => \content_reg_bram_0_i_48__3_n_0\
    );
\content_reg_bram_0_i_49__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Pc(1),
      O => \content_reg_bram_0_i_49__3_n_0\
    );
\content_reg_bram_0_i_50__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A8000002A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => EXE2_Pc(0),
      I2 => EXE2_Pc(1),
      I3 => EXE2_Pc(2),
      I4 => \^exe2_instr_valid_reg_0\,
      I5 => \EXE2_Instr_reg_n_0_[2]\,
      O => \content_reg_bram_0_i_50__3_n_0\
    );
\content_reg_bram_0_i_51__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AA80220"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(1),
      I3 => EXE2_Pc(0),
      I4 => \EXE2_Instr_reg_n_0_[1]\,
      O => \content_reg_bram_0_i_51__3_n_0\
    );
\content_reg_bram_0_i_52__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \EXE2_Instr_reg_n_0_[0]\,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(0),
      O => \content_reg_bram_0_i_52__3_n_0\
    );
\content_reg_bram_0_i_53__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002C2"
    )
        port map (
      I0 => \content_reg_bram_0_i_60__3_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \old_grant[0]_i_2__4_n_0\,
      O => \EXE1_Instr_reg[8]_0\
    );
\content_reg_bram_0_i_55__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => EXE1_Instr(14),
      I1 => EXE1_Instr(13),
      I2 => EXE1_Instr(12),
      I3 => EXE1_Instr(15),
      I4 => EXE1_Instr(11),
      O => \content_reg_bram_0_i_55__3_n_0\
    );
\content_reg_bram_0_i_56__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      O => \content_reg_bram_0_i_56__2_n_0\
    );
\content_reg_bram_0_i_57__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE2_Pc(0),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(3),
      I4 => EXE2_Pc(4),
      I5 => EXE2_Pc(5),
      O => \content_reg_bram_0_i_57__4_n_0\
    );
\content_reg_bram_0_i_58__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE2_Pc(4),
      I1 => EXE2_Pc(3),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(1),
      I4 => EXE2_Pc(0),
      O => \content_reg_bram_0_i_58__2_n_0\
    );
\content_reg_bram_0_i_59__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE2_Pc(0),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(3),
      O => \content_reg_bram_0_i_59__4_n_0\
    );
\content_reg_bram_0_i_60__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \old_grant[0]_i_7__3_n_0\,
      I2 => \old_grant[0]_i_6__3_n_0\,
      I3 => \old_grant[0]_i_5__3_n_0\,
      O => \content_reg_bram_0_i_60__3_n_0\
    );
\cur_state[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \^fetch_rec_instr_valid\,
      I1 => EXE2_Instr_valid,
      I2 => EXE1_Instr_valid,
      I3 => FETCH_REC_Instr_valid_reg_1,
      I4 => \cur_state[0]_i_3\,
      O => bb_running(0)
    );
\cur_state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F002"
    )
        port map (
      I0 => \cur_state[1]_i_2\,
      I1 => \cur_state[1]_i_2_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \old_grant[0]_i_2__4_n_0\,
      I5 => p_0_in(0),
      O => bb_accepts(0)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => EXE1_Instr_valid,
      I2 => EXE2_Instr_valid,
      I3 => \^fetch_rec_instr_valid\,
      O => EXE1_Instr_valid_reg_3
    );
\head[6]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => \old_grant[0]_i_2__4_n_0\,
      O => \head[6]_i_13__2_n_0\
    );
\head[6]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \old_grant[0]_i_7__3_n_0\,
      I2 => \old_grant[0]_i_6__3_n_0\,
      I3 => \old_grant[0]_i_5__3_n_0\,
      I4 => p_0_in(0),
      I5 => \head[6]_i_13__2_n_0\,
      O => \^exe1_instr_reg[9]_1\
    );
\old_grant[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => EXE1_Instr(11),
      I1 => EXE1_Instr(15),
      I2 => EXE1_Instr(12),
      I3 => EXE1_Instr(13),
      I4 => EXE1_Instr(14),
      I5 => EXE1_Instr_valid,
      O => \old_grant[0]_i_2__4_n_0\
    );
\old_grant[0]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55545555"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \old_grant[0]_i_5__3_n_0\,
      I2 => \old_grant[0]_i_6__3_n_0\,
      I3 => \old_grant[0]_i_7__3_n_0\,
      I4 => p_0_in(1),
      O => \old_grant[0]_i_3__3_n_0\
    );
\old_grant[0]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => EXE2_Instr_valid,
      I1 => \old_grant[0]_i_8__3_n_0\,
      I2 => sel0(5),
      I3 => sel0(6),
      I4 => sel0(0),
      I5 => sel0(2),
      O => \^exe2_instr_valid_reg_0\
    );
\old_grant[0]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => EXE1_Instr(0),
      I1 => \head[6]_i_6__3_2\,
      I2 => \head[6]_i_6__3_3\,
      I3 => EXE1_Instr(1),
      I4 => \head[6]_i_6__3_4\,
      I5 => EXE1_Instr(2),
      O => \old_grant[0]_i_5__3_n_0\
    );
\old_grant[0]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => EXE1_Instr(3),
      I1 => \head[6]_i_6__3_5\,
      I2 => \head[6]_i_6__3_6\,
      I3 => EXE1_Instr(4),
      I4 => \head[6]_i_6__3_7\,
      I5 => EXE1_Instr(5),
      O => \old_grant[0]_i_6__3_n_0\
    );
\old_grant[0]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => EXE1_Instr(7),
      I1 => \head[6]_i_6__3_0\,
      I2 => EXE1_Instr(6),
      I3 => \head[6]_i_6__3_1\,
      O => \old_grant[0]_i_7__3_n_0\
    );
\old_grant[0]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(7),
      I2 => sel0(4),
      I3 => sel0(3),
      O => \old_grant[0]_i_8__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_53 is
  port (
    in_ready_packed : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    EXE2_Instr_valid_reg_0 : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_1 : out STD_LOGIC;
    \EXE1_Instr_reg[9]_1\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_1\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]_0\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_2 : out STD_LOGIC;
    EXE1_Instr_valid_reg_3 : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[8]_0\ : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0\ : in STD_LOGIC;
    content_reg_bram_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    \head[6]_i_6__2_0\ : in STD_LOGIC;
    \head[6]_i_6__2_1\ : in STD_LOGIC;
    \head[6]_i_6__2_2\ : in STD_LOGIC;
    \head[6]_i_6__2_3\ : in STD_LOGIC;
    \head[6]_i_6__2_4\ : in STD_LOGIC;
    \head[6]_i_6__2_5\ : in STD_LOGIC;
    \head[6]_i_6__2_6\ : in STD_LOGIC;
    \head[6]_i_6__2_7\ : in STD_LOGIC;
    \EXE1_Instr_reg[0]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[1]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[2]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[3]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[4]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[5]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[6]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[7]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[8]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[9]_2\ : in STD_LOGIC;
    \EXE1_Instr_reg[10]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[11]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[12]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[13]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[14]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[15]_0\ : in STD_LOGIC;
    \FETCH_REC_Instr[15]_i_3__2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_53 : entity is "regex_cpu_pipelined";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_53 is
  signal EXE1_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^exe1_instr_reg[9]_1\ : STD_LOGIC;
  signal EXE1_Instr_valid : STD_LOGIC;
  signal \^exe1_instr_valid_reg_1\ : STD_LOGIC;
  signal EXE1_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \EXE2_Instr_reg_n_0_[0]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[1]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[2]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[3]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[4]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[5]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[6]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[7]\ : STD_LOGIC;
  signal EXE2_Instr_valid : STD_LOGIC;
  signal EXE2_Instr_valid9_out : STD_LOGIC;
  signal \EXE2_Instr_valid_i_2__2_n_0\ : STD_LOGIC;
  signal \^exe2_instr_valid_reg_0\ : STD_LOGIC;
  signal EXE2_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FETCH_REC_Instr[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_6__2_n_0\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_7__2_n_0\ : STD_LOGIC;
  signal FETCH_REC_Instr_next : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^fetch_rec_instr_valid\ : STD_LOGIC;
  signal FETCH_REC_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_has_to_save : STD_LOGIC;
  signal FETCH_REC_not_stall : STD_LOGIC;
  signal arbiter_output_pc_port_n_2 : STD_LOGIC;
  signal arbiter_output_pc_port_n_4 : STD_LOGIC;
  signal arbiter_output_pc_port_n_8 : STD_LOGIC;
  signal \content_reg_bram_0_i_37__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_39__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_40__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_41__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_42__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_43__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_44__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_45__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_46__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_47__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_48__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_49__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_50__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_51__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_52__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_55__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_56__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_57__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_58__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_59__3_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_60__2_n_0\ : STD_LOGIC;
  signal \head[6]_i_13__1_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_8__2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_Instr[15]_i_5__2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__14\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_41__2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_43__3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_45__3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_53__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_56__1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_58__1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_59__3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_60__2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \head[6]_i_13__1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \old_grant[0]_i_3__2\ : label is "soft_lutpair318";
begin
  \EXE1_Instr_reg[9]_1\ <= \^exe1_instr_reg[9]_1\;
  EXE1_Instr_valid_reg_1 <= \^exe1_instr_valid_reg_1\;
  EXE2_Instr_valid_reg_0 <= \^exe2_instr_valid_reg_0\;
  FETCH_REC_Instr_valid <= \^fetch_rec_instr_valid\;
\EXE1_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(0),
      Q => EXE1_Instr(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(10),
      Q => p_0_in(2),
      S => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(11),
      Q => EXE1_Instr(11),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(12),
      Q => EXE1_Instr(12),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(13),
      Q => EXE1_Instr(13),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(14),
      Q => EXE1_Instr(14),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(15),
      Q => EXE1_Instr(15),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(1),
      Q => EXE1_Instr(1),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(2),
      Q => EXE1_Instr(2),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(3),
      Q => EXE1_Instr(3),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(4),
      Q => EXE1_Instr(4),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(5),
      Q => EXE1_Instr(5),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(6),
      Q => EXE1_Instr(6),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(7),
      Q => EXE1_Instr(7),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(8),
      Q => p_0_in(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(9),
      Q => p_0_in(1),
      R => \old_grant_reg[0]\
    );
EXE1_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_4,
      Q => EXE1_Instr_valid,
      R => '0'
    );
\EXE1_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(0),
      Q => EXE1_Pc(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(1),
      Q => EXE1_Pc(1),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(2),
      Q => EXE1_Pc(2),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(3),
      Q => EXE1_Pc(3),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(4),
      Q => EXE1_Pc(4),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(5),
      Q => EXE1_Pc(5),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(6),
      Q => EXE1_Pc(6),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(7),
      Q => EXE1_Pc(7),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(0),
      Q => \EXE2_Instr_reg_n_0_[0]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(2),
      Q => sel0(2),
      S => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(11),
      Q => sel0(3),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(12),
      Q => sel0(4),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(13),
      Q => sel0(5),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(14),
      Q => sel0(6),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(15),
      Q => sel0(7),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(1),
      Q => \EXE2_Instr_reg_n_0_[1]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(2),
      Q => \EXE2_Instr_reg_n_0_[2]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(3),
      Q => \EXE2_Instr_reg_n_0_[3]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(4),
      Q => \EXE2_Instr_reg_n_0_[4]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(5),
      Q => \EXE2_Instr_reg_n_0_[5]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(6),
      Q => \EXE2_Instr_reg_n_0_[6]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(7),
      Q => \EXE2_Instr_reg_n_0_[7]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(0),
      Q => sel0(0),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(1),
      Q => sel0(1),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_valid_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => sel0(6),
      I3 => sel0(5),
      I4 => \old_grant[0]_i_8__2_n_0\,
      O => \EXE2_Instr_valid_i_2__2_n_0\
    );
EXE2_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_8,
      Q => EXE2_Instr_valid,
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(0),
      Q => EXE2_Pc(0),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(1),
      Q => EXE2_Pc(1),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(2),
      Q => EXE2_Pc(2),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(3),
      Q => EXE2_Pc(3),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(4),
      Q => EXE2_Pc(4),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(5),
      Q => EXE2_Pc(5),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(6),
      Q => EXE2_Pc(6),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(7),
      Q => EXE2_Pc(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(0),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[0]_0\,
      O => FETCH_REC_Instr_next(0)
    );
\FETCH_REC_Instr[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(10),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[10]_0\,
      O => FETCH_REC_Instr_next(10)
    );
\FETCH_REC_Instr[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(11),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[11]_0\,
      O => FETCH_REC_Instr_next(11)
    );
\FETCH_REC_Instr[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(12),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[12]_0\,
      O => FETCH_REC_Instr_next(12)
    );
\FETCH_REC_Instr[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(13),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[13]_0\,
      O => FETCH_REC_Instr_next(13)
    );
\FETCH_REC_Instr[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(14),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[14]_0\,
      O => FETCH_REC_Instr_next(14)
    );
\FETCH_REC_Instr[15]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(15),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[15]_0\,
      O => FETCH_REC_Instr_next(15)
    );
\FETCH_REC_Instr[15]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \old_grant[0]_i_2__3_n_0\,
      O => \FETCH_REC_Instr[15]_i_5__2_n_0\
    );
\FETCH_REC_Instr[15]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => \old_grant[0]_i_3__2_n_0\,
      I3 => \content_reg_bram_0_i_55__2_n_0\,
      O => \FETCH_REC_Instr[15]_i_6__2_n_0\
    );
\FETCH_REC_Instr[15]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1313133F"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0\,
      I1 => \switch2channel\\.ready\,
      I2 => \FETCH_REC_Instr[15]_i_3__2\,
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \^exe1_instr_reg[9]_1\,
      O => \FETCH_REC_Instr[15]_i_7__2_n_0\
    );
\FETCH_REC_Instr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(1),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[1]_0\,
      O => FETCH_REC_Instr_next(1)
    );
\FETCH_REC_Instr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(2),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[2]_0\,
      O => FETCH_REC_Instr_next(2)
    );
\FETCH_REC_Instr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(3),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[3]_0\,
      O => FETCH_REC_Instr_next(3)
    );
\FETCH_REC_Instr[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(4),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[4]_1\,
      O => FETCH_REC_Instr_next(4)
    );
\FETCH_REC_Instr[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(5),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[5]_0\,
      O => FETCH_REC_Instr_next(5)
    );
\FETCH_REC_Instr[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(6),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[6]_1\,
      O => FETCH_REC_Instr_next(6)
    );
\FETCH_REC_Instr[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(7),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[7]_0\,
      O => FETCH_REC_Instr_next(7)
    );
\FETCH_REC_Instr[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(8),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[8]_1\,
      O => FETCH_REC_Instr_next(8)
    );
\FETCH_REC_Instr[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(9),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[9]_2\,
      O => FETCH_REC_Instr_next(9)
    );
\FETCH_REC_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(0),
      Q => FETCH_REC_Instr(0),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(10),
      Q => FETCH_REC_Instr(10),
      S => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(11),
      Q => FETCH_REC_Instr(11),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(12),
      Q => FETCH_REC_Instr(12),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(13),
      Q => FETCH_REC_Instr(13),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(14),
      Q => FETCH_REC_Instr(14),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(15),
      Q => FETCH_REC_Instr(15),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(1),
      Q => FETCH_REC_Instr(1),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(2),
      Q => FETCH_REC_Instr(2),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(3),
      Q => FETCH_REC_Instr(3),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(4),
      Q => FETCH_REC_Instr(4),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(5),
      Q => FETCH_REC_Instr(5),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(6),
      Q => FETCH_REC_Instr(6),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(7),
      Q => FETCH_REC_Instr(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(8),
      Q => FETCH_REC_Instr(8),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(9),
      Q => FETCH_REC_Instr(9),
      R => \old_grant_reg[0]\
    );
FETCH_REC_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_2,
      Q => \^fetch_rec_instr_valid\,
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => FETCH_REC_Pc(0),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => FETCH_REC_Pc(1),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => FETCH_REC_Pc(2),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => FETCH_REC_Pc(3),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => FETCH_REC_Pc(4),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => FETCH_REC_Pc(5),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => FETCH_REC_Pc(6),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => FETCH_REC_Pc(7),
      R => \old_grant_reg[0]\
    );
FETCH_REC_has_to_save_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => E(0),
      Q => FETCH_REC_has_to_save,
      R => \old_grant_reg[0]\
    );
arbiter_output_pc_port: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_54
     port map (
      E(0) => p_12_in,
      \EXE1_Instr_reg[8]\(0) => EXE2_Instr_valid9_out,
      \EXE1_Instr_reg[9]\ => in_ready_packed(0),
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg_0,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_3,
      \EXE2_Instr_reg[15]\ => \old_grant[0]_i_2__3_n_0\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => arbiter_output_pc_port_n_8,
      EXE2_Instr_valid_reg_0 => \EXE2_Instr_valid_i_2__2_n_0\,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => arbiter_output_pc_port_n_4,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_not_stall,
      FETCH_REC_Instr_valid_reg_1 => \^fetch_rec_instr_valid\,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_0,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_4 => \FETCH_REC_Instr[15]_i_7__2_n_0\,
      FETCH_REC_Instr_valid_reg_5 => \FETCH_REC_Instr[15]_i_6__2_n_0\,
      FETCH_REC_Instr_valid_reg_6 => \FETCH_REC_Instr[15]_i_5__2_n_0\,
      Q(2 downto 0) => p_0_in(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => arbiter_output_pc_port_n_2,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_0\ => \^exe2_instr_valid_reg_0\,
      \old_grant_reg[0]_1\ => \old_grant[0]_i_3__2_n_0\,
      s00_axi_aclk => s00_axi_aclk
    );
\content_reg_bram_0_i_19__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555540"
    )
        port map (
      I0 => \^exe2_instr_valid_reg_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \old_grant[0]_i_2__3_n_0\,
      I4 => \old_grant[0]_i_3__2_n_0\,
      O => \EXE1_Instr_reg[9]_0\
    );
\content_reg_bram_0_i_24__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F002F2F"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => \content_reg_bram_0_i_37__2_n_0\,
      I2 => content_reg_bram_0,
      I3 => \content_reg_bram_0_i_39__2_n_0\,
      I4 => EXE2_Instr_valid_reg_1,
      O => EXE1_Instr_valid_reg_2
    );
\content_reg_bram_0_i_25__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C3FFFF"
    )
        port map (
      I0 => EXE1_Instr(6),
      I1 => EXE1_Pc(6),
      I2 => \content_reg_bram_0_i_40__3_n_0\,
      I3 => \content_reg_bram_0_i_41__2_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_42__2_n_0\,
      O => \EXE1_Instr_reg[6]_0\
    );
\content_reg_bram_0_i_26__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(5),
      I1 => \content_reg_bram_0_i_43__3_n_0\,
      I2 => EXE1_Instr(5),
      I3 => \content_reg_bram_0_i_41__2_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_44__2_n_0\,
      O => \EXE1_Pc_reg[5]_0\
    );
\content_reg_bram_0_i_27__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C3FFFF"
    )
        port map (
      I0 => EXE1_Instr(4),
      I1 => EXE1_Pc(4),
      I2 => \content_reg_bram_0_i_45__3_n_0\,
      I3 => \content_reg_bram_0_i_41__2_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_46__2_n_0\,
      O => \EXE1_Instr_reg[4]_0\
    );
\content_reg_bram_0_i_28__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => \content_reg_bram_0_i_47__2_n_0\,
      I1 => content_reg_bram_0,
      I2 => \content_reg_bram_0_i_48__2_n_0\,
      I3 => EXE2_Instr_valid_reg_1,
      O => \EXE1_Pc_reg[3]_0\
    );
\content_reg_bram_0_i_29__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(2),
      I1 => \content_reg_bram_0_i_49__2_n_0\,
      I2 => EXE1_Instr(2),
      I3 => \content_reg_bram_0_i_41__2_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_50__2_n_0\,
      O => \EXE1_Pc_reg[2]_0\
    );
\content_reg_bram_0_i_30__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Pc(1),
      I2 => EXE1_Instr(1),
      I3 => \content_reg_bram_0_i_41__2_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_51__2_n_0\,
      O => \EXE1_Pc_reg[0]_1\
    );
\content_reg_bram_0_i_31__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AFF00003AFF3AFF"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Instr(0),
      I2 => \content_reg_bram_0_i_41__2_n_0\,
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_52__2_n_0\,
      I5 => EXE2_Instr_valid_reg_1,
      O => \EXE1_Pc_reg[0]_0\
    );
\content_reg_bram_0_i_37__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCCBEEEAAAA"
    )
        port map (
      I0 => EXE1_Instr(7),
      I1 => EXE1_Pc(7),
      I2 => \content_reg_bram_0_i_40__3_n_0\,
      I3 => EXE1_Pc(6),
      I4 => \content_reg_bram_0_i_55__2_n_0\,
      I5 => \content_reg_bram_0_i_56__1_n_0\,
      O => \content_reg_bram_0_i_37__2_n_0\
    );
\content_reg_bram_0_i_39__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0087FF87"
    )
        port map (
      I0 => \content_reg_bram_0_i_57__3_n_0\,
      I1 => EXE2_Pc(6),
      I2 => EXE2_Pc(7),
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \EXE2_Instr_reg_n_0_[7]\,
      O => \content_reg_bram_0_i_39__2_n_0\
    );
\content_reg_bram_0_i_40__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE1_Pc(4),
      I1 => EXE1_Pc(2),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(1),
      I4 => EXE1_Pc(3),
      I5 => EXE1_Pc(5),
      O => \content_reg_bram_0_i_40__3_n_0\
    );
\content_reg_bram_0_i_41__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \old_grant[0]_i_2__3_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      O => \content_reg_bram_0_i_41__2_n_0\
    );
\content_reg_bram_0_i_42__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \EXE2_Instr_reg_n_0_[6]\,
      I2 => \^exe2_instr_valid_reg_0\,
      I3 => EXE2_Pc(6),
      I4 => \content_reg_bram_0_i_57__3_n_0\,
      O => \content_reg_bram_0_i_42__2_n_0\
    );
\content_reg_bram_0_i_43__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(1),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(2),
      I4 => EXE1_Pc(4),
      O => \content_reg_bram_0_i_43__3_n_0\
    );
\content_reg_bram_0_i_44__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \EXE2_Instr_reg_n_0_[5]\,
      I2 => \^exe2_instr_valid_reg_0\,
      I3 => EXE2_Pc(5),
      I4 => \content_reg_bram_0_i_58__1_n_0\,
      O => \content_reg_bram_0_i_44__2_n_0\
    );
\content_reg_bram_0_i_45__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE1_Pc(2),
      I1 => EXE1_Pc(0),
      I2 => EXE1_Pc(1),
      I3 => EXE1_Pc(3),
      O => \content_reg_bram_0_i_45__3_n_0\
    );
\content_reg_bram_0_i_46__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA280028"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \content_reg_bram_0_i_59__3_n_0\,
      I2 => EXE2_Pc(4),
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \EXE2_Instr_reg_n_0_[4]\,
      O => \content_reg_bram_0_i_46__2_n_0\
    );
\content_reg_bram_0_i_47__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF95559555"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(2),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(1),
      I4 => EXE1_Instr(3),
      I5 => \content_reg_bram_0_i_41__2_n_0\,
      O => \content_reg_bram_0_i_47__2_n_0\
    );
\content_reg_bram_0_i_48__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7447474747474747"
    )
        port map (
      I0 => \EXE2_Instr_reg_n_0_[3]\,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(3),
      I3 => EXE2_Pc(0),
      I4 => EXE2_Pc(1),
      I5 => EXE2_Pc(2),
      O => \content_reg_bram_0_i_48__2_n_0\
    );
\content_reg_bram_0_i_49__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Pc(1),
      O => \content_reg_bram_0_i_49__2_n_0\
    );
\content_reg_bram_0_i_50__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A8000002A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => EXE2_Pc(0),
      I2 => EXE2_Pc(1),
      I3 => EXE2_Pc(2),
      I4 => \^exe2_instr_valid_reg_0\,
      I5 => \EXE2_Instr_reg_n_0_[2]\,
      O => \content_reg_bram_0_i_50__2_n_0\
    );
\content_reg_bram_0_i_51__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AA80220"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(1),
      I3 => EXE2_Pc(0),
      I4 => \EXE2_Instr_reg_n_0_[1]\,
      O => \content_reg_bram_0_i_51__2_n_0\
    );
\content_reg_bram_0_i_52__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \EXE2_Instr_reg_n_0_[0]\,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(0),
      O => \content_reg_bram_0_i_52__2_n_0\
    );
\content_reg_bram_0_i_53__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002C2"
    )
        port map (
      I0 => \content_reg_bram_0_i_60__2_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \old_grant[0]_i_2__3_n_0\,
      O => \EXE1_Instr_reg[8]_0\
    );
\content_reg_bram_0_i_55__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => EXE1_Instr(14),
      I1 => EXE1_Instr(13),
      I2 => EXE1_Instr(12),
      I3 => EXE1_Instr(15),
      I4 => EXE1_Instr(11),
      O => \content_reg_bram_0_i_55__2_n_0\
    );
\content_reg_bram_0_i_56__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      O => \content_reg_bram_0_i_56__1_n_0\
    );
\content_reg_bram_0_i_57__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE2_Pc(0),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(3),
      I4 => EXE2_Pc(4),
      I5 => EXE2_Pc(5),
      O => \content_reg_bram_0_i_57__3_n_0\
    );
\content_reg_bram_0_i_58__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE2_Pc(4),
      I1 => EXE2_Pc(3),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(1),
      I4 => EXE2_Pc(0),
      O => \content_reg_bram_0_i_58__1_n_0\
    );
\content_reg_bram_0_i_59__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE2_Pc(0),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(3),
      O => \content_reg_bram_0_i_59__3_n_0\
    );
\content_reg_bram_0_i_60__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \old_grant[0]_i_7__2_n_0\,
      I2 => \old_grant[0]_i_6__2_n_0\,
      I3 => \old_grant[0]_i_5__2_n_0\,
      O => \content_reg_bram_0_i_60__2_n_0\
    );
\cur_state[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => EXE1_Instr_valid,
      I2 => EXE2_Instr_valid,
      I3 => \^fetch_rec_instr_valid\,
      O => \^exe1_instr_valid_reg_1\
    );
\cur_state[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F002"
    )
        port map (
      I0 => \cur_state[2]_i_12\,
      I1 => \cur_state[2]_i_12_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \old_grant[0]_i_2__3_n_0\,
      I5 => p_0_in(0),
      O => bb_accepts(0)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAAFEFFFEFE"
    )
        port map (
      I0 => \^exe1_instr_valid_reg_1\,
      I1 => \^exe1_instr_reg[9]_1\,
      I2 => \^exe2_instr_valid_reg_0\,
      I3 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97\,
      I4 => \switch2channel\\.ready\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0\,
      O => bb_running(0)
    );
\head[6]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => \old_grant[0]_i_2__3_n_0\,
      O => \head[6]_i_13__1_n_0\
    );
\head[6]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \old_grant[0]_i_7__2_n_0\,
      I2 => \old_grant[0]_i_6__2_n_0\,
      I3 => \old_grant[0]_i_5__2_n_0\,
      I4 => p_0_in(0),
      I5 => \head[6]_i_13__1_n_0\,
      O => \^exe1_instr_reg[9]_1\
    );
\old_grant[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => EXE1_Instr(11),
      I1 => EXE1_Instr(15),
      I2 => EXE1_Instr(12),
      I3 => EXE1_Instr(13),
      I4 => EXE1_Instr(14),
      I5 => EXE1_Instr_valid,
      O => \old_grant[0]_i_2__3_n_0\
    );
\old_grant[0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55545555"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \old_grant[0]_i_5__2_n_0\,
      I2 => \old_grant[0]_i_6__2_n_0\,
      I3 => \old_grant[0]_i_7__2_n_0\,
      I4 => p_0_in(1),
      O => \old_grant[0]_i_3__2_n_0\
    );
\old_grant[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => EXE2_Instr_valid,
      I1 => \old_grant[0]_i_8__2_n_0\,
      I2 => sel0(5),
      I3 => sel0(6),
      I4 => sel0(0),
      I5 => sel0(2),
      O => \^exe2_instr_valid_reg_0\
    );
\old_grant[0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => EXE1_Instr(0),
      I1 => \head[6]_i_6__2_2\,
      I2 => \head[6]_i_6__2_3\,
      I3 => EXE1_Instr(1),
      I4 => \head[6]_i_6__2_4\,
      I5 => EXE1_Instr(2),
      O => \old_grant[0]_i_5__2_n_0\
    );
\old_grant[0]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => EXE1_Instr(3),
      I1 => \head[6]_i_6__2_5\,
      I2 => \head[6]_i_6__2_6\,
      I3 => EXE1_Instr(4),
      I4 => \head[6]_i_6__2_7\,
      I5 => EXE1_Instr(5),
      O => \old_grant[0]_i_6__2_n_0\
    );
\old_grant[0]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => EXE1_Instr(7),
      I1 => \head[6]_i_6__2_0\,
      I2 => EXE1_Instr(6),
      I3 => \head[6]_i_6__2_1\,
      O => \old_grant[0]_i_7__2_n_0\
    );
\old_grant[0]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(7),
      I2 => sel0(4),
      I3 => sel0(3),
      O => \old_grant[0]_i_8__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_66 is
  port (
    in_ready_packed : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    EXE2_Instr_valid_reg_0 : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_1 : out STD_LOGIC;
    \EXE1_Instr_reg[9]_1\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_1\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]_0\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_2 : out STD_LOGIC;
    EXE1_Instr_valid_reg_3 : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[8]_0\ : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0\ : in STD_LOGIC;
    content_reg_bram_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    \head[6]_i_6__1_0\ : in STD_LOGIC;
    \head[6]_i_6__1_1\ : in STD_LOGIC;
    \head[6]_i_6__1_2\ : in STD_LOGIC;
    \head[6]_i_6__1_3\ : in STD_LOGIC;
    \head[6]_i_6__1_4\ : in STD_LOGIC;
    \head[6]_i_6__1_5\ : in STD_LOGIC;
    \head[6]_i_6__1_6\ : in STD_LOGIC;
    \head[6]_i_6__1_7\ : in STD_LOGIC;
    \EXE1_Instr_reg[0]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[1]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[2]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[3]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[4]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[5]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[6]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[7]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[8]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[9]_2\ : in STD_LOGIC;
    \EXE1_Instr_reg[10]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[11]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[12]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[13]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[14]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[15]_0\ : in STD_LOGIC;
    \FETCH_REC_Instr[15]_i_3__1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_66 : entity is "regex_cpu_pipelined";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_66 is
  signal EXE1_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^exe1_instr_reg[9]_1\ : STD_LOGIC;
  signal EXE1_Instr_valid : STD_LOGIC;
  signal \^exe1_instr_valid_reg_1\ : STD_LOGIC;
  signal EXE1_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \EXE2_Instr_reg_n_0_[0]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[1]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[2]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[3]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[4]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[5]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[6]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[7]\ : STD_LOGIC;
  signal EXE2_Instr_valid : STD_LOGIC;
  signal EXE2_Instr_valid9_out : STD_LOGIC;
  signal \EXE2_Instr_valid_i_2__1_n_0\ : STD_LOGIC;
  signal \^exe2_instr_valid_reg_0\ : STD_LOGIC;
  signal EXE2_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FETCH_REC_Instr[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_7__1_n_0\ : STD_LOGIC;
  signal FETCH_REC_Instr_next : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^fetch_rec_instr_valid\ : STD_LOGIC;
  signal FETCH_REC_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_has_to_save : STD_LOGIC;
  signal FETCH_REC_not_stall : STD_LOGIC;
  signal arbiter_output_pc_port_n_2 : STD_LOGIC;
  signal arbiter_output_pc_port_n_4 : STD_LOGIC;
  signal arbiter_output_pc_port_n_8 : STD_LOGIC;
  signal \content_reg_bram_0_i_37__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_39__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_40__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_41__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_42__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_43__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_44__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_45__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_46__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_47__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_48__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_49__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_50__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_51__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_52__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_55__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_56__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_57__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_58__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_59__2_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_60__1_n_0\ : STD_LOGIC;
  signal \head[6]_i_13__0_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_8__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_Instr[15]_i_5__1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__12\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_41__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_43__2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_45__2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_53__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_56__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_58__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_59__2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_60__1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \head[6]_i_13__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \old_grant[0]_i_3__1\ : label is "soft_lutpair245";
begin
  \EXE1_Instr_reg[9]_1\ <= \^exe1_instr_reg[9]_1\;
  EXE1_Instr_valid_reg_1 <= \^exe1_instr_valid_reg_1\;
  EXE2_Instr_valid_reg_0 <= \^exe2_instr_valid_reg_0\;
  FETCH_REC_Instr_valid <= \^fetch_rec_instr_valid\;
\EXE1_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(0),
      Q => EXE1_Instr(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(10),
      Q => p_0_in(2),
      S => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(11),
      Q => EXE1_Instr(11),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(12),
      Q => EXE1_Instr(12),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(13),
      Q => EXE1_Instr(13),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(14),
      Q => EXE1_Instr(14),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(15),
      Q => EXE1_Instr(15),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(1),
      Q => EXE1_Instr(1),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(2),
      Q => EXE1_Instr(2),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(3),
      Q => EXE1_Instr(3),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(4),
      Q => EXE1_Instr(4),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(5),
      Q => EXE1_Instr(5),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(6),
      Q => EXE1_Instr(6),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(7),
      Q => EXE1_Instr(7),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(8),
      Q => p_0_in(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(9),
      Q => p_0_in(1),
      R => \old_grant_reg[0]\
    );
EXE1_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_4,
      Q => EXE1_Instr_valid,
      R => '0'
    );
\EXE1_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(0),
      Q => EXE1_Pc(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(1),
      Q => EXE1_Pc(1),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(2),
      Q => EXE1_Pc(2),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(3),
      Q => EXE1_Pc(3),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(4),
      Q => EXE1_Pc(4),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(5),
      Q => EXE1_Pc(5),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(6),
      Q => EXE1_Pc(6),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(7),
      Q => EXE1_Pc(7),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(0),
      Q => \EXE2_Instr_reg_n_0_[0]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(2),
      Q => sel0(2),
      S => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(11),
      Q => sel0(3),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(12),
      Q => sel0(4),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(13),
      Q => sel0(5),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(14),
      Q => sel0(6),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(15),
      Q => sel0(7),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(1),
      Q => \EXE2_Instr_reg_n_0_[1]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(2),
      Q => \EXE2_Instr_reg_n_0_[2]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(3),
      Q => \EXE2_Instr_reg_n_0_[3]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(4),
      Q => \EXE2_Instr_reg_n_0_[4]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(5),
      Q => \EXE2_Instr_reg_n_0_[5]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(6),
      Q => \EXE2_Instr_reg_n_0_[6]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(7),
      Q => \EXE2_Instr_reg_n_0_[7]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(0),
      Q => sel0(0),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(1),
      Q => sel0(1),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_valid_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => sel0(6),
      I3 => sel0(5),
      I4 => \old_grant[0]_i_8__1_n_0\,
      O => \EXE2_Instr_valid_i_2__1_n_0\
    );
EXE2_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_8,
      Q => EXE2_Instr_valid,
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(0),
      Q => EXE2_Pc(0),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(1),
      Q => EXE2_Pc(1),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(2),
      Q => EXE2_Pc(2),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(3),
      Q => EXE2_Pc(3),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(4),
      Q => EXE2_Pc(4),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(5),
      Q => EXE2_Pc(5),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(6),
      Q => EXE2_Pc(6),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(7),
      Q => EXE2_Pc(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(0),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[0]_0\,
      O => FETCH_REC_Instr_next(0)
    );
\FETCH_REC_Instr[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(10),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[10]_0\,
      O => FETCH_REC_Instr_next(10)
    );
\FETCH_REC_Instr[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(11),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[11]_0\,
      O => FETCH_REC_Instr_next(11)
    );
\FETCH_REC_Instr[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(12),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[12]_0\,
      O => FETCH_REC_Instr_next(12)
    );
\FETCH_REC_Instr[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(13),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[13]_0\,
      O => FETCH_REC_Instr_next(13)
    );
\FETCH_REC_Instr[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(14),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[14]_0\,
      O => FETCH_REC_Instr_next(14)
    );
\FETCH_REC_Instr[15]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(15),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[15]_0\,
      O => FETCH_REC_Instr_next(15)
    );
\FETCH_REC_Instr[15]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \old_grant[0]_i_2__2_n_0\,
      O => \FETCH_REC_Instr[15]_i_5__1_n_0\
    );
\FETCH_REC_Instr[15]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => \old_grant[0]_i_3__1_n_0\,
      I3 => \content_reg_bram_0_i_55__1_n_0\,
      O => \FETCH_REC_Instr[15]_i_6__1_n_0\
    );
\FETCH_REC_Instr[15]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1313133F"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0\,
      I1 => \switch2channel\\.ready\,
      I2 => \FETCH_REC_Instr[15]_i_3__1\,
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \^exe1_instr_reg[9]_1\,
      O => \FETCH_REC_Instr[15]_i_7__1_n_0\
    );
\FETCH_REC_Instr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(1),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[1]_0\,
      O => FETCH_REC_Instr_next(1)
    );
\FETCH_REC_Instr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(2),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[2]_0\,
      O => FETCH_REC_Instr_next(2)
    );
\FETCH_REC_Instr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(3),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[3]_0\,
      O => FETCH_REC_Instr_next(3)
    );
\FETCH_REC_Instr[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(4),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[4]_1\,
      O => FETCH_REC_Instr_next(4)
    );
\FETCH_REC_Instr[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(5),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[5]_0\,
      O => FETCH_REC_Instr_next(5)
    );
\FETCH_REC_Instr[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(6),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[6]_1\,
      O => FETCH_REC_Instr_next(6)
    );
\FETCH_REC_Instr[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(7),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[7]_0\,
      O => FETCH_REC_Instr_next(7)
    );
\FETCH_REC_Instr[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(8),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[8]_1\,
      O => FETCH_REC_Instr_next(8)
    );
\FETCH_REC_Instr[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(9),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[9]_2\,
      O => FETCH_REC_Instr_next(9)
    );
\FETCH_REC_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(0),
      Q => FETCH_REC_Instr(0),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(10),
      Q => FETCH_REC_Instr(10),
      S => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(11),
      Q => FETCH_REC_Instr(11),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(12),
      Q => FETCH_REC_Instr(12),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(13),
      Q => FETCH_REC_Instr(13),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(14),
      Q => FETCH_REC_Instr(14),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(15),
      Q => FETCH_REC_Instr(15),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(1),
      Q => FETCH_REC_Instr(1),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(2),
      Q => FETCH_REC_Instr(2),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(3),
      Q => FETCH_REC_Instr(3),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(4),
      Q => FETCH_REC_Instr(4),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(5),
      Q => FETCH_REC_Instr(5),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(6),
      Q => FETCH_REC_Instr(6),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(7),
      Q => FETCH_REC_Instr(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(8),
      Q => FETCH_REC_Instr(8),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(9),
      Q => FETCH_REC_Instr(9),
      R => \old_grant_reg[0]\
    );
FETCH_REC_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_2,
      Q => \^fetch_rec_instr_valid\,
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => FETCH_REC_Pc(0),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => FETCH_REC_Pc(1),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => FETCH_REC_Pc(2),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => FETCH_REC_Pc(3),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => FETCH_REC_Pc(4),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => FETCH_REC_Pc(5),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => FETCH_REC_Pc(6),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => FETCH_REC_Pc(7),
      R => \old_grant_reg[0]\
    );
FETCH_REC_has_to_save_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => E(0),
      Q => FETCH_REC_has_to_save,
      R => \old_grant_reg[0]\
    );
arbiter_output_pc_port: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_67
     port map (
      E(0) => p_12_in,
      \EXE1_Instr_reg[8]\(0) => EXE2_Instr_valid9_out,
      \EXE1_Instr_reg[9]\ => in_ready_packed(0),
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg_0,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_3,
      \EXE2_Instr_reg[15]\ => \old_grant[0]_i_2__2_n_0\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => arbiter_output_pc_port_n_8,
      EXE2_Instr_valid_reg_0 => \EXE2_Instr_valid_i_2__1_n_0\,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => arbiter_output_pc_port_n_4,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_not_stall,
      FETCH_REC_Instr_valid_reg_1 => \^fetch_rec_instr_valid\,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_0,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_4 => \FETCH_REC_Instr[15]_i_7__1_n_0\,
      FETCH_REC_Instr_valid_reg_5 => \FETCH_REC_Instr[15]_i_6__1_n_0\,
      FETCH_REC_Instr_valid_reg_6 => \FETCH_REC_Instr[15]_i_5__1_n_0\,
      Q(2 downto 0) => p_0_in(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => arbiter_output_pc_port_n_2,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_0\ => \^exe2_instr_valid_reg_0\,
      \old_grant_reg[0]_1\ => \old_grant[0]_i_3__1_n_0\,
      s00_axi_aclk => s00_axi_aclk
    );
\content_reg_bram_0_i_19__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555540"
    )
        port map (
      I0 => \^exe2_instr_valid_reg_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \old_grant[0]_i_2__2_n_0\,
      I4 => \old_grant[0]_i_3__1_n_0\,
      O => \EXE1_Instr_reg[9]_0\
    );
\content_reg_bram_0_i_24__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F002F2F"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => \content_reg_bram_0_i_37__1_n_0\,
      I2 => content_reg_bram_0,
      I3 => \content_reg_bram_0_i_39__1_n_0\,
      I4 => EXE2_Instr_valid_reg_1,
      O => EXE1_Instr_valid_reg_2
    );
\content_reg_bram_0_i_25__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C3FFFF"
    )
        port map (
      I0 => EXE1_Instr(6),
      I1 => EXE1_Pc(6),
      I2 => \content_reg_bram_0_i_40__2_n_0\,
      I3 => \content_reg_bram_0_i_41__1_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_42__1_n_0\,
      O => \EXE1_Instr_reg[6]_0\
    );
\content_reg_bram_0_i_26__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(5),
      I1 => \content_reg_bram_0_i_43__2_n_0\,
      I2 => EXE1_Instr(5),
      I3 => \content_reg_bram_0_i_41__1_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_44__1_n_0\,
      O => \EXE1_Pc_reg[5]_0\
    );
\content_reg_bram_0_i_27__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C3FFFF"
    )
        port map (
      I0 => EXE1_Instr(4),
      I1 => EXE1_Pc(4),
      I2 => \content_reg_bram_0_i_45__2_n_0\,
      I3 => \content_reg_bram_0_i_41__1_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_46__1_n_0\,
      O => \EXE1_Instr_reg[4]_0\
    );
\content_reg_bram_0_i_28__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => \content_reg_bram_0_i_47__1_n_0\,
      I1 => content_reg_bram_0,
      I2 => \content_reg_bram_0_i_48__1_n_0\,
      I3 => EXE2_Instr_valid_reg_1,
      O => \EXE1_Pc_reg[3]_0\
    );
\content_reg_bram_0_i_29__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(2),
      I1 => \content_reg_bram_0_i_49__1_n_0\,
      I2 => EXE1_Instr(2),
      I3 => \content_reg_bram_0_i_41__1_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_50__1_n_0\,
      O => \EXE1_Pc_reg[2]_0\
    );
\content_reg_bram_0_i_30__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Pc(1),
      I2 => EXE1_Instr(1),
      I3 => \content_reg_bram_0_i_41__1_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_51__1_n_0\,
      O => \EXE1_Pc_reg[0]_1\
    );
\content_reg_bram_0_i_31__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AFF00003AFF3AFF"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Instr(0),
      I2 => \content_reg_bram_0_i_41__1_n_0\,
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_52__1_n_0\,
      I5 => EXE2_Instr_valid_reg_1,
      O => \EXE1_Pc_reg[0]_0\
    );
\content_reg_bram_0_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCCBEEEAAAA"
    )
        port map (
      I0 => EXE1_Instr(7),
      I1 => EXE1_Pc(7),
      I2 => \content_reg_bram_0_i_40__2_n_0\,
      I3 => EXE1_Pc(6),
      I4 => \content_reg_bram_0_i_55__1_n_0\,
      I5 => \content_reg_bram_0_i_56__0_n_0\,
      O => \content_reg_bram_0_i_37__1_n_0\
    );
\content_reg_bram_0_i_39__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0087FF87"
    )
        port map (
      I0 => \content_reg_bram_0_i_57__2_n_0\,
      I1 => EXE2_Pc(6),
      I2 => EXE2_Pc(7),
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \EXE2_Instr_reg_n_0_[7]\,
      O => \content_reg_bram_0_i_39__1_n_0\
    );
\content_reg_bram_0_i_40__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE1_Pc(4),
      I1 => EXE1_Pc(2),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(1),
      I4 => EXE1_Pc(3),
      I5 => EXE1_Pc(5),
      O => \content_reg_bram_0_i_40__2_n_0\
    );
\content_reg_bram_0_i_41__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \old_grant[0]_i_2__2_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      O => \content_reg_bram_0_i_41__1_n_0\
    );
\content_reg_bram_0_i_42__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \EXE2_Instr_reg_n_0_[6]\,
      I2 => \^exe2_instr_valid_reg_0\,
      I3 => EXE2_Pc(6),
      I4 => \content_reg_bram_0_i_57__2_n_0\,
      O => \content_reg_bram_0_i_42__1_n_0\
    );
\content_reg_bram_0_i_43__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(1),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(2),
      I4 => EXE1_Pc(4),
      O => \content_reg_bram_0_i_43__2_n_0\
    );
\content_reg_bram_0_i_44__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \EXE2_Instr_reg_n_0_[5]\,
      I2 => \^exe2_instr_valid_reg_0\,
      I3 => EXE2_Pc(5),
      I4 => \content_reg_bram_0_i_58__0_n_0\,
      O => \content_reg_bram_0_i_44__1_n_0\
    );
\content_reg_bram_0_i_45__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE1_Pc(2),
      I1 => EXE1_Pc(0),
      I2 => EXE1_Pc(1),
      I3 => EXE1_Pc(3),
      O => \content_reg_bram_0_i_45__2_n_0\
    );
\content_reg_bram_0_i_46__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA280028"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \content_reg_bram_0_i_59__2_n_0\,
      I2 => EXE2_Pc(4),
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \EXE2_Instr_reg_n_0_[4]\,
      O => \content_reg_bram_0_i_46__1_n_0\
    );
\content_reg_bram_0_i_47__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF95559555"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(2),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(1),
      I4 => EXE1_Instr(3),
      I5 => \content_reg_bram_0_i_41__1_n_0\,
      O => \content_reg_bram_0_i_47__1_n_0\
    );
\content_reg_bram_0_i_48__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7447474747474747"
    )
        port map (
      I0 => \EXE2_Instr_reg_n_0_[3]\,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(3),
      I3 => EXE2_Pc(0),
      I4 => EXE2_Pc(1),
      I5 => EXE2_Pc(2),
      O => \content_reg_bram_0_i_48__1_n_0\
    );
\content_reg_bram_0_i_49__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Pc(1),
      O => \content_reg_bram_0_i_49__1_n_0\
    );
\content_reg_bram_0_i_50__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A8000002A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => EXE2_Pc(0),
      I2 => EXE2_Pc(1),
      I3 => EXE2_Pc(2),
      I4 => \^exe2_instr_valid_reg_0\,
      I5 => \EXE2_Instr_reg_n_0_[2]\,
      O => \content_reg_bram_0_i_50__1_n_0\
    );
\content_reg_bram_0_i_51__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AA80220"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(1),
      I3 => EXE2_Pc(0),
      I4 => \EXE2_Instr_reg_n_0_[1]\,
      O => \content_reg_bram_0_i_51__1_n_0\
    );
\content_reg_bram_0_i_52__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \EXE2_Instr_reg_n_0_[0]\,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(0),
      O => \content_reg_bram_0_i_52__1_n_0\
    );
\content_reg_bram_0_i_53__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002C2"
    )
        port map (
      I0 => \content_reg_bram_0_i_60__1_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \old_grant[0]_i_2__2_n_0\,
      O => \EXE1_Instr_reg[8]_0\
    );
\content_reg_bram_0_i_55__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => EXE1_Instr(14),
      I1 => EXE1_Instr(13),
      I2 => EXE1_Instr(12),
      I3 => EXE1_Instr(15),
      I4 => EXE1_Instr(11),
      O => \content_reg_bram_0_i_55__1_n_0\
    );
\content_reg_bram_0_i_56__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      O => \content_reg_bram_0_i_56__0_n_0\
    );
\content_reg_bram_0_i_57__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE2_Pc(0),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(3),
      I4 => EXE2_Pc(4),
      I5 => EXE2_Pc(5),
      O => \content_reg_bram_0_i_57__2_n_0\
    );
\content_reg_bram_0_i_58__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE2_Pc(4),
      I1 => EXE2_Pc(3),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(1),
      I4 => EXE2_Pc(0),
      O => \content_reg_bram_0_i_58__0_n_0\
    );
\content_reg_bram_0_i_59__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE2_Pc(0),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(3),
      O => \content_reg_bram_0_i_59__2_n_0\
    );
\content_reg_bram_0_i_60__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \old_grant[0]_i_7__1_n_0\,
      I2 => \old_grant[0]_i_6__1_n_0\,
      I3 => \old_grant[0]_i_5__1_n_0\,
      O => \content_reg_bram_0_i_60__1_n_0\
    );
\cur_state[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => EXE1_Instr_valid,
      I2 => EXE2_Instr_valid,
      I3 => \^fetch_rec_instr_valid\,
      O => \^exe1_instr_valid_reg_1\
    );
\cur_state[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F002"
    )
        port map (
      I0 => \cur_state[2]_i_12\,
      I1 => \cur_state[2]_i_12_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \old_grant[0]_i_2__2_n_0\,
      I5 => p_0_in(0),
      O => bb_accepts(0)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAAFEFFFEFE"
    )
        port map (
      I0 => \^exe1_instr_valid_reg_1\,
      I1 => \^exe1_instr_reg[9]_1\,
      I2 => \^exe2_instr_valid_reg_0\,
      I3 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97\,
      I4 => \switch2channel\\.ready\,
      I5 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0\,
      O => bb_running(0)
    );
\head[6]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => \old_grant[0]_i_2__2_n_0\,
      O => \head[6]_i_13__0_n_0\
    );
\head[6]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \old_grant[0]_i_7__1_n_0\,
      I2 => \old_grant[0]_i_6__1_n_0\,
      I3 => \old_grant[0]_i_5__1_n_0\,
      I4 => p_0_in(0),
      I5 => \head[6]_i_13__0_n_0\,
      O => \^exe1_instr_reg[9]_1\
    );
\old_grant[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => EXE1_Instr(11),
      I1 => EXE1_Instr(15),
      I2 => EXE1_Instr(12),
      I3 => EXE1_Instr(13),
      I4 => EXE1_Instr(14),
      I5 => EXE1_Instr_valid,
      O => \old_grant[0]_i_2__2_n_0\
    );
\old_grant[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55545555"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \old_grant[0]_i_5__1_n_0\,
      I2 => \old_grant[0]_i_6__1_n_0\,
      I3 => \old_grant[0]_i_7__1_n_0\,
      I4 => p_0_in(1),
      O => \old_grant[0]_i_3__1_n_0\
    );
\old_grant[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => EXE2_Instr_valid,
      I1 => \old_grant[0]_i_8__1_n_0\,
      I2 => sel0(5),
      I3 => sel0(6),
      I4 => sel0(0),
      I5 => sel0(2),
      O => \^exe2_instr_valid_reg_0\
    );
\old_grant[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => EXE1_Instr(0),
      I1 => \head[6]_i_6__1_2\,
      I2 => \head[6]_i_6__1_3\,
      I3 => EXE1_Instr(1),
      I4 => \head[6]_i_6__1_4\,
      I5 => EXE1_Instr(2),
      O => \old_grant[0]_i_5__1_n_0\
    );
\old_grant[0]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => EXE1_Instr(3),
      I1 => \head[6]_i_6__1_5\,
      I2 => \head[6]_i_6__1_6\,
      I3 => EXE1_Instr(4),
      I4 => \head[6]_i_6__1_7\,
      I5 => EXE1_Instr(5),
      O => \old_grant[0]_i_6__1_n_0\
    );
\old_grant[0]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => EXE1_Instr(7),
      I1 => \head[6]_i_6__1_0\,
      I2 => EXE1_Instr(6),
      I3 => \head[6]_i_6__1_1\,
      O => \old_grant[0]_i_7__1_n_0\
    );
\old_grant[0]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(7),
      I2 => sel0(4),
      I3 => sel0(3),
      O => \old_grant[0]_i_8__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_79 is
  port (
    in_ready_packed : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    EXE2_Instr_valid_reg_0 : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \cur_state_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_1\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]_0\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_1 : out STD_LOGIC;
    EXE1_Instr_valid_reg_2 : out STD_LOGIC;
    \EXE1_Instr_reg[9]_1\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[8]_0\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_3 : out STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid_reg_0 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    any_bb_accept : in STD_LOGIC;
    all_bb_full : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    any_bb_running : in STD_LOGIC;
    \cur_state_reg[0]\ : in STD_LOGIC;
    content_reg_bram_0 : in STD_LOGIC;
    EXE2_Instr_valid_reg_1 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    \head[6]_i_6__0_0\ : in STD_LOGIC;
    \head[6]_i_6__0_1\ : in STD_LOGIC;
    \head[6]_i_6__0_2\ : in STD_LOGIC;
    \head[6]_i_6__0_3\ : in STD_LOGIC;
    \head[6]_i_6__0_4\ : in STD_LOGIC;
    \head[6]_i_6__0_5\ : in STD_LOGIC;
    \head[6]_i_6__0_6\ : in STD_LOGIC;
    \head[6]_i_6__0_7\ : in STD_LOGIC;
    \EXE1_Instr_reg[0]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[1]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[2]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[3]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[4]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[5]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[6]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[7]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[8]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[9]_2\ : in STD_LOGIC;
    \EXE1_Instr_reg[10]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[11]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[12]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[13]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[14]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[15]_0\ : in STD_LOGIC;
    \FETCH_REC_Instr[15]_i_3__0\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    \FETCH_REC_Instr[15]_i_3__0_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_79 : entity is "regex_cpu_pipelined";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_79 is
  signal EXE1_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^exe1_instr_reg[9]_1\ : STD_LOGIC;
  signal EXE1_Instr_valid : STD_LOGIC;
  signal EXE1_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \EXE2_Instr_reg_n_0_[0]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[1]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[2]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[3]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[4]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[5]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[6]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[7]\ : STD_LOGIC;
  signal EXE2_Instr_valid : STD_LOGIC;
  signal EXE2_Instr_valid9_out : STD_LOGIC;
  signal \EXE2_Instr_valid_i_2__0_n_0\ : STD_LOGIC;
  signal \^exe2_instr_valid_reg_0\ : STD_LOGIC;
  signal EXE2_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FETCH_REC_Instr[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_7__0_n_0\ : STD_LOGIC;
  signal FETCH_REC_Instr_next : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^fetch_rec_instr_valid\ : STD_LOGIC;
  signal FETCH_REC_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_has_to_save : STD_LOGIC;
  signal FETCH_REC_not_stall : STD_LOGIC;
  signal arbiter_output_pc_port_n_2 : STD_LOGIC;
  signal arbiter_output_pc_port_n_4 : STD_LOGIC;
  signal arbiter_output_pc_port_n_8 : STD_LOGIC;
  signal \content_reg_bram_0_i_37__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_39__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_40__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_41__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_42__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_43__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_44__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_45__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_46__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_47__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_48__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_49__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_50__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_51__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_52__0_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_55__0_n_0\ : STD_LOGIC;
  signal content_reg_bram_0_i_56_n_0 : STD_LOGIC;
  signal \content_reg_bram_0_i_57__1_n_0\ : STD_LOGIC;
  signal content_reg_bram_0_i_58_n_0 : STD_LOGIC;
  signal \content_reg_bram_0_i_59__1_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_60__0_n_0\ : STD_LOGIC;
  signal \head[6]_i_13_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_8__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_Instr[15]_i_5__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_19__10\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_41__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_43__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_45__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_53 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_56 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_58 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_59__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_60__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \head[6]_i_13\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \old_grant[0]_i_3__0\ : label is "soft_lutpair172";
begin
  \EXE1_Instr_reg[9]_1\ <= \^exe1_instr_reg[9]_1\;
  EXE2_Instr_valid_reg_0 <= \^exe2_instr_valid_reg_0\;
  FETCH_REC_Instr_valid <= \^fetch_rec_instr_valid\;
\EXE1_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(0),
      Q => EXE1_Instr(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(10),
      Q => p_0_in(2),
      S => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(11),
      Q => EXE1_Instr(11),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(12),
      Q => EXE1_Instr(12),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(13),
      Q => EXE1_Instr(13),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(14),
      Q => EXE1_Instr(14),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(15),
      Q => EXE1_Instr(15),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(1),
      Q => EXE1_Instr(1),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(2),
      Q => EXE1_Instr(2),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(3),
      Q => EXE1_Instr(3),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(4),
      Q => EXE1_Instr(4),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(5),
      Q => EXE1_Instr(5),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(6),
      Q => EXE1_Instr(6),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(7),
      Q => EXE1_Instr(7),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(8),
      Q => p_0_in(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(9),
      Q => p_0_in(1),
      R => \old_grant_reg[0]\
    );
EXE1_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_4,
      Q => EXE1_Instr_valid,
      R => '0'
    );
\EXE1_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(0),
      Q => EXE1_Pc(0),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(1),
      Q => EXE1_Pc(1),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(2),
      Q => EXE1_Pc(2),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(3),
      Q => EXE1_Pc(3),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(4),
      Q => EXE1_Pc(4),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(5),
      Q => EXE1_Pc(5),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(6),
      Q => EXE1_Pc(6),
      R => \old_grant_reg[0]\
    );
\EXE1_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(7),
      Q => EXE1_Pc(7),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(0),
      Q => \EXE2_Instr_reg_n_0_[0]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(2),
      Q => sel0(2),
      S => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(11),
      Q => sel0(3),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(12),
      Q => sel0(4),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(13),
      Q => sel0(5),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(14),
      Q => sel0(6),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(15),
      Q => sel0(7),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(1),
      Q => \EXE2_Instr_reg_n_0_[1]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(2),
      Q => \EXE2_Instr_reg_n_0_[2]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(3),
      Q => \EXE2_Instr_reg_n_0_[3]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(4),
      Q => \EXE2_Instr_reg_n_0_[4]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(5),
      Q => \EXE2_Instr_reg_n_0_[5]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(6),
      Q => \EXE2_Instr_reg_n_0_[6]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(7),
      Q => \EXE2_Instr_reg_n_0_[7]\,
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(0),
      Q => sel0(0),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in(1),
      Q => sel0(1),
      R => \old_grant_reg[0]\
    );
\EXE2_Instr_valid_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => sel0(6),
      I3 => sel0(5),
      I4 => \old_grant[0]_i_8__0_n_0\,
      O => \EXE2_Instr_valid_i_2__0_n_0\
    );
EXE2_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_8,
      Q => EXE2_Instr_valid,
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(0),
      Q => EXE2_Pc(0),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(1),
      Q => EXE2_Pc(1),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(2),
      Q => EXE2_Pc(2),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(3),
      Q => EXE2_Pc(3),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(4),
      Q => EXE2_Pc(4),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(5),
      Q => EXE2_Pc(5),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(6),
      Q => EXE2_Pc(6),
      R => \old_grant_reg[0]\
    );
\EXE2_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(7),
      Q => EXE2_Pc(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(0),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[0]_0\,
      O => FETCH_REC_Instr_next(0)
    );
\FETCH_REC_Instr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(10),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[10]_0\,
      O => FETCH_REC_Instr_next(10)
    );
\FETCH_REC_Instr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(11),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[11]_0\,
      O => FETCH_REC_Instr_next(11)
    );
\FETCH_REC_Instr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(12),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[12]_0\,
      O => FETCH_REC_Instr_next(12)
    );
\FETCH_REC_Instr[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(13),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[13]_0\,
      O => FETCH_REC_Instr_next(13)
    );
\FETCH_REC_Instr[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(14),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[14]_0\,
      O => FETCH_REC_Instr_next(14)
    );
\FETCH_REC_Instr[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(15),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[15]_0\,
      O => FETCH_REC_Instr_next(15)
    );
\FETCH_REC_Instr[15]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \old_grant[0]_i_2__1_n_0\,
      O => \FETCH_REC_Instr[15]_i_5__0_n_0\
    );
\FETCH_REC_Instr[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => \old_grant[0]_i_3__0_n_0\,
      I3 => \content_reg_bram_0_i_55__0_n_0\,
      O => \FETCH_REC_Instr[15]_i_6__0_n_0\
    );
\FETCH_REC_Instr[15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1313133F"
    )
        port map (
      I0 => \FETCH_REC_Instr[15]_i_3__0\,
      I1 => \switch2channel\\.ready\,
      I2 => \FETCH_REC_Instr[15]_i_3__0_0\,
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \^exe1_instr_reg[9]_1\,
      O => \FETCH_REC_Instr[15]_i_7__0_n_0\
    );
\FETCH_REC_Instr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(1),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[1]_0\,
      O => FETCH_REC_Instr_next(1)
    );
\FETCH_REC_Instr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(2),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[2]_0\,
      O => FETCH_REC_Instr_next(2)
    );
\FETCH_REC_Instr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(3),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[3]_0\,
      O => FETCH_REC_Instr_next(3)
    );
\FETCH_REC_Instr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(4),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[4]_1\,
      O => FETCH_REC_Instr_next(4)
    );
\FETCH_REC_Instr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(5),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[5]_0\,
      O => FETCH_REC_Instr_next(5)
    );
\FETCH_REC_Instr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(6),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[6]_1\,
      O => FETCH_REC_Instr_next(6)
    );
\FETCH_REC_Instr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(7),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[7]_0\,
      O => FETCH_REC_Instr_next(7)
    );
\FETCH_REC_Instr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(8),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[8]_1\,
      O => FETCH_REC_Instr_next(8)
    );
\FETCH_REC_Instr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(9),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[9]_2\,
      O => FETCH_REC_Instr_next(9)
    );
\FETCH_REC_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(0),
      Q => FETCH_REC_Instr(0),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(10),
      Q => FETCH_REC_Instr(10),
      S => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(11),
      Q => FETCH_REC_Instr(11),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(12),
      Q => FETCH_REC_Instr(12),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(13),
      Q => FETCH_REC_Instr(13),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(14),
      Q => FETCH_REC_Instr(14),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(15),
      Q => FETCH_REC_Instr(15),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(1),
      Q => FETCH_REC_Instr(1),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(2),
      Q => FETCH_REC_Instr(2),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(3),
      Q => FETCH_REC_Instr(3),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(4),
      Q => FETCH_REC_Instr(4),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(5),
      Q => FETCH_REC_Instr(5),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(6),
      Q => FETCH_REC_Instr(6),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(7),
      Q => FETCH_REC_Instr(7),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(8),
      Q => FETCH_REC_Instr(8),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(9),
      Q => FETCH_REC_Instr(9),
      R => \old_grant_reg[0]\
    );
FETCH_REC_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_2,
      Q => \^fetch_rec_instr_valid\,
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => FETCH_REC_Pc(0),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => FETCH_REC_Pc(1),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => FETCH_REC_Pc(2),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => FETCH_REC_Pc(3),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => FETCH_REC_Pc(4),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => FETCH_REC_Pc(5),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => FETCH_REC_Pc(6),
      R => \old_grant_reg[0]\
    );
\FETCH_REC_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => FETCH_REC_Pc(7),
      R => \old_grant_reg[0]\
    );
FETCH_REC_has_to_save_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => E(0),
      Q => FETCH_REC_has_to_save,
      R => \old_grant_reg[0]\
    );
arbiter_output_pc_port: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_80
     port map (
      E(0) => p_12_in,
      \EXE1_Instr_reg[8]\(0) => EXE2_Instr_valid9_out,
      \EXE1_Instr_reg[9]\ => in_ready_packed(0),
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg_0,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_2,
      \EXE2_Instr_reg[15]\ => \old_grant[0]_i_2__1_n_0\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => arbiter_output_pc_port_n_8,
      EXE2_Instr_valid_reg_0 => \EXE2_Instr_valid_i_2__0_n_0\,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg => arbiter_output_pc_port_n_4,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_not_stall,
      FETCH_REC_Instr_valid_reg_1 => \^fetch_rec_instr_valid\,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_0,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_4 => \FETCH_REC_Instr[15]_i_7__0_n_0\,
      FETCH_REC_Instr_valid_reg_5 => \FETCH_REC_Instr[15]_i_6__0_n_0\,
      FETCH_REC_Instr_valid_reg_6 => \FETCH_REC_Instr[15]_i_5__0_n_0\,
      Q(2 downto 0) => p_0_in(2 downto 0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => arbiter_output_pc_port_n_2,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_0\ => \^exe2_instr_valid_reg_0\,
      \old_grant_reg[0]_1\ => \old_grant[0]_i_3__0_n_0\,
      s00_axi_aclk => s00_axi_aclk
    );
\content_reg_bram_0_i_19__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555540"
    )
        port map (
      I0 => \^exe2_instr_valid_reg_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \old_grant[0]_i_2__1_n_0\,
      I4 => \old_grant[0]_i_3__0_n_0\,
      O => \EXE1_Instr_reg[9]_0\
    );
\content_reg_bram_0_i_24__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F002F2F"
    )
        port map (
      I0 => EXE1_Instr_valid,
      I1 => \content_reg_bram_0_i_37__0_n_0\,
      I2 => content_reg_bram_0,
      I3 => \content_reg_bram_0_i_39__0_n_0\,
      I4 => EXE2_Instr_valid_reg_1,
      O => EXE1_Instr_valid_reg_1
    );
\content_reg_bram_0_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C3FFFF"
    )
        port map (
      I0 => EXE1_Instr(6),
      I1 => EXE1_Pc(6),
      I2 => \content_reg_bram_0_i_40__1_n_0\,
      I3 => \content_reg_bram_0_i_41__0_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_42__0_n_0\,
      O => \EXE1_Instr_reg[6]_0\
    );
\content_reg_bram_0_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(5),
      I1 => \content_reg_bram_0_i_43__1_n_0\,
      I2 => EXE1_Instr(5),
      I3 => \content_reg_bram_0_i_41__0_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_44__0_n_0\,
      O => \EXE1_Pc_reg[5]_0\
    );
\content_reg_bram_0_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055C3FFFF"
    )
        port map (
      I0 => EXE1_Instr(4),
      I1 => EXE1_Pc(4),
      I2 => \content_reg_bram_0_i_45__1_n_0\,
      I3 => \content_reg_bram_0_i_41__0_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_46__0_n_0\,
      O => \EXE1_Instr_reg[4]_0\
    );
\content_reg_bram_0_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => \content_reg_bram_0_i_47__0_n_0\,
      I1 => content_reg_bram_0,
      I2 => \content_reg_bram_0_i_48__0_n_0\,
      I3 => EXE2_Instr_valid_reg_1,
      O => \EXE1_Pc_reg[3]_0\
    );
\content_reg_bram_0_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(2),
      I1 => \content_reg_bram_0_i_49__0_n_0\,
      I2 => EXE1_Instr(2),
      I3 => \content_reg_bram_0_i_41__0_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_50__0_n_0\,
      O => \EXE1_Pc_reg[2]_0\
    );
\content_reg_bram_0_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F99FFFF"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Pc(1),
      I2 => EXE1_Instr(1),
      I3 => \content_reg_bram_0_i_41__0_n_0\,
      I4 => content_reg_bram_0,
      I5 => \content_reg_bram_0_i_51__0_n_0\,
      O => \EXE1_Pc_reg[0]_1\
    );
\content_reg_bram_0_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AFF00003AFF3AFF"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Instr(0),
      I2 => \content_reg_bram_0_i_41__0_n_0\,
      I3 => content_reg_bram_0,
      I4 => \content_reg_bram_0_i_52__0_n_0\,
      I5 => EXE2_Instr_valid_reg_1,
      O => \EXE1_Pc_reg[0]_0\
    );
\content_reg_bram_0_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCCBEEEAAAA"
    )
        port map (
      I0 => EXE1_Instr(7),
      I1 => EXE1_Pc(7),
      I2 => \content_reg_bram_0_i_40__1_n_0\,
      I3 => EXE1_Pc(6),
      I4 => \content_reg_bram_0_i_55__0_n_0\,
      I5 => content_reg_bram_0_i_56_n_0,
      O => \content_reg_bram_0_i_37__0_n_0\
    );
\content_reg_bram_0_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0087FF87"
    )
        port map (
      I0 => \content_reg_bram_0_i_57__1_n_0\,
      I1 => EXE2_Pc(6),
      I2 => EXE2_Pc(7),
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \EXE2_Instr_reg_n_0_[7]\,
      O => \content_reg_bram_0_i_39__0_n_0\
    );
\content_reg_bram_0_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE1_Pc(4),
      I1 => EXE1_Pc(2),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(1),
      I4 => EXE1_Pc(3),
      I5 => EXE1_Pc(5),
      O => \content_reg_bram_0_i_40__1_n_0\
    );
\content_reg_bram_0_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \old_grant[0]_i_2__1_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      O => \content_reg_bram_0_i_41__0_n_0\
    );
\content_reg_bram_0_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \EXE2_Instr_reg_n_0_[6]\,
      I2 => \^exe2_instr_valid_reg_0\,
      I3 => EXE2_Pc(6),
      I4 => \content_reg_bram_0_i_57__1_n_0\,
      O => \content_reg_bram_0_i_42__0_n_0\
    );
\content_reg_bram_0_i_43__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(1),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(2),
      I4 => EXE1_Pc(4),
      O => \content_reg_bram_0_i_43__1_n_0\
    );
\content_reg_bram_0_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \EXE2_Instr_reg_n_0_[5]\,
      I2 => \^exe2_instr_valid_reg_0\,
      I3 => EXE2_Pc(5),
      I4 => content_reg_bram_0_i_58_n_0,
      O => \content_reg_bram_0_i_44__0_n_0\
    );
\content_reg_bram_0_i_45__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE1_Pc(2),
      I1 => EXE1_Pc(0),
      I2 => EXE1_Pc(1),
      I3 => EXE1_Pc(3),
      O => \content_reg_bram_0_i_45__1_n_0\
    );
\content_reg_bram_0_i_46__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA280028"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \content_reg_bram_0_i_59__1_n_0\,
      I2 => EXE2_Pc(4),
      I3 => \^exe2_instr_valid_reg_0\,
      I4 => \EXE2_Instr_reg_n_0_[4]\,
      O => \content_reg_bram_0_i_46__0_n_0\
    );
\content_reg_bram_0_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF95559555"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(2),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(1),
      I4 => EXE1_Instr(3),
      I5 => \content_reg_bram_0_i_41__0_n_0\,
      O => \content_reg_bram_0_i_47__0_n_0\
    );
\content_reg_bram_0_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7447474747474747"
    )
        port map (
      I0 => \EXE2_Instr_reg_n_0_[3]\,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(3),
      I3 => EXE2_Pc(0),
      I4 => EXE2_Pc(1),
      I5 => EXE2_Pc(2),
      O => \content_reg_bram_0_i_48__0_n_0\
    );
\content_reg_bram_0_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Pc(1),
      O => \content_reg_bram_0_i_49__0_n_0\
    );
\content_reg_bram_0_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A8000002A80"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => EXE2_Pc(0),
      I2 => EXE2_Pc(1),
      I3 => EXE2_Pc(2),
      I4 => \^exe2_instr_valid_reg_0\,
      I5 => \EXE2_Instr_reg_n_0_[2]\,
      O => \content_reg_bram_0_i_50__0_n_0\
    );
\content_reg_bram_0_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AA80220"
    )
        port map (
      I0 => EXE2_Instr_valid_reg_1,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(1),
      I3 => EXE2_Pc(0),
      I4 => \EXE2_Instr_reg_n_0_[1]\,
      O => \content_reg_bram_0_i_51__0_n_0\
    );
\content_reg_bram_0_i_52__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \EXE2_Instr_reg_n_0_[0]\,
      I1 => \^exe2_instr_valid_reg_0\,
      I2 => EXE2_Pc(0),
      O => \content_reg_bram_0_i_52__0_n_0\
    );
content_reg_bram_0_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002C2"
    )
        port map (
      I0 => \content_reg_bram_0_i_60__0_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \old_grant[0]_i_2__1_n_0\,
      O => \EXE1_Instr_reg[8]_0\
    );
\content_reg_bram_0_i_55__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => EXE1_Instr(14),
      I1 => EXE1_Instr(13),
      I2 => EXE1_Instr(12),
      I3 => EXE1_Instr(15),
      I4 => EXE1_Instr(11),
      O => \content_reg_bram_0_i_55__0_n_0\
    );
content_reg_bram_0_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      O => content_reg_bram_0_i_56_n_0
    );
\content_reg_bram_0_i_57__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE2_Pc(0),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(3),
      I4 => EXE2_Pc(4),
      I5 => EXE2_Pc(5),
      O => \content_reg_bram_0_i_57__1_n_0\
    );
content_reg_bram_0_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE2_Pc(4),
      I1 => EXE2_Pc(3),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(1),
      I4 => EXE2_Pc(0),
      O => content_reg_bram_0_i_58_n_0
    );
\content_reg_bram_0_i_59__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE2_Pc(0),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(3),
      O => \content_reg_bram_0_i_59__1_n_0\
    );
\content_reg_bram_0_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \old_grant[0]_i_7__0_n_0\,
      I2 => \old_grant[0]_i_6__0_n_0\,
      I3 => \old_grant[0]_i_5__0_n_0\,
      O => \content_reg_bram_0_i_60__0_n_0\
    );
\cur_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300001103000333"
    )
        port map (
      I0 => any_bb_accept,
      I1 => \cur_state_reg[0]\,
      I2 => any_bb_running,
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \cur_state_reg[2]\(0)
    );
\cur_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E0000000F0"
    )
        port map (
      I0 => any_bb_accept,
      I1 => all_bb_full,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \cur_state_reg[1]_0\(0),
      O => \cur_state_reg[2]\(1)
    );
\cur_state[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F002"
    )
        port map (
      I0 => \cur_state[2]_i_12\,
      I1 => \cur_state[2]_i_12_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \old_grant[0]_i_2__1_n_0\,
      I5 => p_0_in(0),
      O => bb_accepts(0)
    );
\cur_state[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF0FF"
    )
        port map (
      I0 => any_bb_accept,
      I1 => all_bb_full,
      I2 => Q(1),
      I3 => Q(2),
      I4 => any_bb_running,
      O => \cur_state_reg[1]\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => EXE1_Instr_valid,
      I2 => EXE2_Instr_valid,
      I3 => \^fetch_rec_instr_valid\,
      O => EXE1_Instr_valid_reg_3
    );
\head[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => \old_grant[0]_i_2__1_n_0\,
      O => \head[6]_i_13_n_0\
    );
\head[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \old_grant[0]_i_7__0_n_0\,
      I2 => \old_grant[0]_i_6__0_n_0\,
      I3 => \old_grant[0]_i_5__0_n_0\,
      I4 => p_0_in(0),
      I5 => \head[6]_i_13_n_0\,
      O => \^exe1_instr_reg[9]_1\
    );
\old_grant[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => EXE1_Instr(11),
      I1 => EXE1_Instr(15),
      I2 => EXE1_Instr(12),
      I3 => EXE1_Instr(13),
      I4 => EXE1_Instr(14),
      I5 => EXE1_Instr_valid,
      O => \old_grant[0]_i_2__1_n_0\
    );
\old_grant[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55545555"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \old_grant[0]_i_5__0_n_0\,
      I2 => \old_grant[0]_i_6__0_n_0\,
      I3 => \old_grant[0]_i_7__0_n_0\,
      I4 => p_0_in(1),
      O => \old_grant[0]_i_3__0_n_0\
    );
\old_grant[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => EXE2_Instr_valid,
      I1 => \old_grant[0]_i_8__0_n_0\,
      I2 => sel0(5),
      I3 => sel0(6),
      I4 => sel0(0),
      I5 => sel0(2),
      O => \^exe2_instr_valid_reg_0\
    );
\old_grant[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => EXE1_Instr(0),
      I1 => \head[6]_i_6__0_2\,
      I2 => \head[6]_i_6__0_3\,
      I3 => EXE1_Instr(1),
      I4 => \head[6]_i_6__0_4\,
      I5 => EXE1_Instr(2),
      O => \old_grant[0]_i_5__0_n_0\
    );
\old_grant[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => EXE1_Instr(3),
      I1 => \head[6]_i_6__0_5\,
      I2 => \head[6]_i_6__0_6\,
      I3 => EXE1_Instr(4),
      I4 => \head[6]_i_6__0_7\,
      I5 => EXE1_Instr(5),
      O => \old_grant[0]_i_6__0_n_0\
    );
\old_grant[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => EXE1_Instr(7),
      I1 => \head[6]_i_6__0_0\,
      I2 => EXE1_Instr(6),
      I3 => \head[6]_i_6__0_1\,
      O => \old_grant[0]_i_7__0_n_0\
    );
\old_grant[0]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(7),
      I2 => sel0(4),
      I3 => sel0(3),
      O => \old_grant[0]_i_8__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_92 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    FETCH_REC_Instr_valid : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \cur_state_reg[2]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    EXE1_Instr_valid_reg_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_state_reg[2]_0\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_2 : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_3 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \old_grant_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_1\ : in STD_LOGIC;
    \channel_i\\.data102_in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[8]_0\ : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_0 : in STD_LOGIC;
    curState : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[4]\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    EXE2_Instr_valid_reg_0 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    FETCH_REC_Instr_valid_reg_1 : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    content_reg_bram_0_i_49_0 : in STD_LOGIC;
    content_reg_bram_0_i_49_1 : in STD_LOGIC;
    content_reg_bram_0_i_49_2 : in STD_LOGIC;
    content_reg_bram_0_i_49_3 : in STD_LOGIC;
    content_reg_bram_0_i_49_4 : in STD_LOGIC;
    content_reg_bram_0_i_49_5 : in STD_LOGIC;
    content_reg_bram_0_i_49_6 : in STD_LOGIC;
    content_reg_bram_0_i_49_7 : in STD_LOGIC;
    \EXE1_Instr_reg[0]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[1]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[2]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[3]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[4]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[5]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[6]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[7]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[8]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[9]_1\ : in STD_LOGIC;
    \EXE1_Instr_reg[10]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[11]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[12]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[13]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[14]_0\ : in STD_LOGIC;
    \EXE1_Instr_reg[15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_92 : entity is "regex_cpu_pipelined";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_92 is
  signal EXE1_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^exe1_instr_reg[9]_0\ : STD_LOGIC;
  signal EXE1_Instr_valid : STD_LOGIC;
  signal EXE1_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \EXE2_Instr_reg_n_0_[0]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[1]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[2]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[3]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[4]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[5]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[6]\ : STD_LOGIC;
  signal \EXE2_Instr_reg_n_0_[7]\ : STD_LOGIC;
  signal EXE2_Instr_valid : STD_LOGIC;
  signal EXE2_Instr_valid9_out : STD_LOGIC;
  signal EXE2_Instr_valid_i_2_n_0 : STD_LOGIC;
  signal EXE2_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_Instr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FETCH_REC_Instr[15]_i_5_n_0\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_6_n_0\ : STD_LOGIC;
  signal \FETCH_REC_Instr[15]_i_7_n_0\ : STD_LOGIC;
  signal FETCH_REC_Instr_next : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^fetch_rec_instr_valid\ : STD_LOGIC;
  signal FETCH_REC_Pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal FETCH_REC_has_to_save : STD_LOGIC;
  signal FETCH_REC_not_stall : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal arbiter_output_pc_port_n_27 : STD_LOGIC;
  signal arbiter_output_pc_port_n_58 : STD_LOGIC;
  signal arbiter_output_pc_port_n_62 : STD_LOGIC;
  signal content_reg_bram_0_i_32_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_49_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_50_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_52_n_0 : STD_LOGIC;
  signal \content_reg_bram_0_i_53__6_n_0\ : STD_LOGIC;
  signal content_reg_bram_0_i_54_n_0 : STD_LOGIC;
  signal \content_reg_bram_0_i_56__6_n_0\ : STD_LOGIC;
  signal \content_reg_bram_0_i_58__6_n_0\ : STD_LOGIC;
  signal content_reg_bram_0_i_60_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_61_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_62_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_65_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_66_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_75_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_76_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_77_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_78_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_79_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_80_n_0 : STD_LOGIC;
  signal content_reg_bram_0_i_81_n_0 : STD_LOGIC;
  signal \^cur_state_reg[2]\ : STD_LOGIC;
  signal \old_grant[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_3_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_4_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_5_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_6_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_7_n_0\ : STD_LOGIC;
  signal \old_grant[0]_i_8_n_0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FETCH_REC_Instr[15]_i_5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_21__22\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_32 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_54 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_56__6\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \content_reg_bram_0_i_58__6\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_66 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_75 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_77 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_79 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_80 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of content_reg_bram_0_i_81 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \old_grant[0]_i_3\ : label is "soft_lutpair102";
begin
  \EXE1_Instr_reg[9]_0\ <= \^exe1_instr_reg[9]_0\;
  FETCH_REC_Instr_valid <= \^fetch_rec_instr_valid\;
  SR(0) <= \^sr\(0);
  \cur_state_reg[2]\ <= \^cur_state_reg[2]\;
\EXE1_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(0),
      Q => EXE1_Instr(0),
      R => \^sr\(0)
    );
\EXE1_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(10),
      Q => p_0_in_0(2),
      S => \^sr\(0)
    );
\EXE1_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(11),
      Q => EXE1_Instr(11),
      R => \^sr\(0)
    );
\EXE1_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(12),
      Q => EXE1_Instr(12),
      R => \^sr\(0)
    );
\EXE1_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(13),
      Q => EXE1_Instr(13),
      R => \^sr\(0)
    );
\EXE1_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(14),
      Q => EXE1_Instr(14),
      R => \^sr\(0)
    );
\EXE1_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(15),
      Q => EXE1_Instr(15),
      R => \^sr\(0)
    );
\EXE1_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(1),
      Q => EXE1_Instr(1),
      R => \^sr\(0)
    );
\EXE1_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(2),
      Q => EXE1_Instr(2),
      R => \^sr\(0)
    );
\EXE1_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(3),
      Q => EXE1_Instr(3),
      R => \^sr\(0)
    );
\EXE1_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(4),
      Q => EXE1_Instr(4),
      R => \^sr\(0)
    );
\EXE1_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(5),
      Q => EXE1_Instr(5),
      R => \^sr\(0)
    );
\EXE1_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(6),
      Q => EXE1_Instr(6),
      R => \^sr\(0)
    );
\EXE1_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(7),
      Q => EXE1_Instr(7),
      R => \^sr\(0)
    );
\EXE1_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(8),
      Q => p_0_in_0(0),
      R => \^sr\(0)
    );
\EXE1_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Instr_next(9),
      Q => p_0_in_0(1),
      R => \^sr\(0)
    );
EXE1_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_58,
      Q => EXE1_Instr_valid,
      R => '0'
    );
\EXE1_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(0),
      Q => EXE1_Pc(0),
      R => \^sr\(0)
    );
\EXE1_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(1),
      Q => EXE1_Pc(1),
      R => \^sr\(0)
    );
\EXE1_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(2),
      Q => EXE1_Pc(2),
      R => \^sr\(0)
    );
\EXE1_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(3),
      Q => EXE1_Pc(3),
      R => \^sr\(0)
    );
\EXE1_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(4),
      Q => EXE1_Pc(4),
      R => \^sr\(0)
    );
\EXE1_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(5),
      Q => EXE1_Pc(5),
      R => \^sr\(0)
    );
\EXE1_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(6),
      Q => EXE1_Pc(6),
      R => \^sr\(0)
    );
\EXE1_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => FETCH_REC_not_stall,
      D => FETCH_REC_Pc(7),
      Q => EXE1_Pc(7),
      R => \^sr\(0)
    );
\EXE2_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(0),
      Q => \EXE2_Instr_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\EXE2_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in_0(2),
      Q => sel0(2),
      S => \^sr\(0)
    );
\EXE2_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(11),
      Q => sel0(3),
      R => \^sr\(0)
    );
\EXE2_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(12),
      Q => sel0(4),
      R => \^sr\(0)
    );
\EXE2_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(13),
      Q => sel0(5),
      R => \^sr\(0)
    );
\EXE2_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(14),
      Q => sel0(6),
      R => \^sr\(0)
    );
\EXE2_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(15),
      Q => sel0(7),
      R => \^sr\(0)
    );
\EXE2_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(1),
      Q => \EXE2_Instr_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\EXE2_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(2),
      Q => \EXE2_Instr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\EXE2_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(3),
      Q => \EXE2_Instr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\EXE2_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(4),
      Q => \EXE2_Instr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\EXE2_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(5),
      Q => \EXE2_Instr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\EXE2_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(6),
      Q => \EXE2_Instr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\EXE2_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Instr(7),
      Q => \EXE2_Instr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\EXE2_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in_0(0),
      Q => sel0(0),
      R => \^sr\(0)
    );
\EXE2_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => p_0_in_0(1),
      Q => sel0(1),
      R => \^sr\(0)
    );
EXE2_Instr_valid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => sel0(6),
      I3 => sel0(5),
      I4 => \old_grant[0]_i_8_n_0\,
      O => EXE2_Instr_valid_i_2_n_0
    );
EXE2_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_62,
      Q => EXE2_Instr_valid,
      R => \^sr\(0)
    );
\EXE2_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(0),
      Q => EXE2_Pc(0),
      R => \^sr\(0)
    );
\EXE2_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(1),
      Q => EXE2_Pc(1),
      R => \^sr\(0)
    );
\EXE2_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(2),
      Q => EXE2_Pc(2),
      R => \^sr\(0)
    );
\EXE2_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(3),
      Q => EXE2_Pc(3),
      R => \^sr\(0)
    );
\EXE2_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(4),
      Q => EXE2_Pc(4),
      R => \^sr\(0)
    );
\EXE2_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(5),
      Q => EXE2_Pc(5),
      R => \^sr\(0)
    );
\EXE2_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(6),
      Q => EXE2_Pc(6),
      R => \^sr\(0)
    );
\EXE2_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => EXE2_Instr_valid9_out,
      D => EXE1_Pc(7),
      Q => EXE2_Pc(7),
      R => \^sr\(0)
    );
\FETCH_REC_Instr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(0),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[0]_0\,
      O => FETCH_REC_Instr_next(0)
    );
\FETCH_REC_Instr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(10),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[10]_0\,
      O => FETCH_REC_Instr_next(10)
    );
\FETCH_REC_Instr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(11),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[11]_0\,
      O => FETCH_REC_Instr_next(11)
    );
\FETCH_REC_Instr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(12),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[12]_0\,
      O => FETCH_REC_Instr_next(12)
    );
\FETCH_REC_Instr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(13),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[13]_0\,
      O => FETCH_REC_Instr_next(13)
    );
\FETCH_REC_Instr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(14),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[14]_0\,
      O => FETCH_REC_Instr_next(14)
    );
\FETCH_REC_Instr[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(15),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[15]_0\,
      O => FETCH_REC_Instr_next(15)
    );
\FETCH_REC_Instr[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(0),
      I3 => \old_grant[0]_i_2__0_n_0\,
      O => \FETCH_REC_Instr[15]_i_5_n_0\
    );
\FETCH_REC_Instr[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(1),
      I2 => \old_grant[0]_i_3_n_0\,
      I3 => content_reg_bram_0_i_76_n_0,
      O => \FETCH_REC_Instr[15]_i_6_n_0\
    );
\FETCH_REC_Instr[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2323233F"
    )
        port map (
      I0 => \tail_reg[0]\,
      I1 => \switch2channel\\.ready\,
      I2 => EXE2_Instr_valid_reg_0,
      I3 => \old_grant[0]_i_4_n_0\,
      I4 => content_reg_bram_0_i_49_n_0,
      O => \FETCH_REC_Instr[15]_i_7_n_0\
    );
\FETCH_REC_Instr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(1),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[1]_0\,
      O => FETCH_REC_Instr_next(1)
    );
\FETCH_REC_Instr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(2),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[2]_0\,
      O => FETCH_REC_Instr_next(2)
    );
\FETCH_REC_Instr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(3),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[3]_0\,
      O => FETCH_REC_Instr_next(3)
    );
\FETCH_REC_Instr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(4),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[4]_0\,
      O => FETCH_REC_Instr_next(4)
    );
\FETCH_REC_Instr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(5),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[5]_0\,
      O => FETCH_REC_Instr_next(5)
    );
\FETCH_REC_Instr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(6),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[6]_0\,
      O => FETCH_REC_Instr_next(6)
    );
\FETCH_REC_Instr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(7),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[7]_0\,
      O => FETCH_REC_Instr_next(7)
    );
\FETCH_REC_Instr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(8),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[8]_0\,
      O => FETCH_REC_Instr_next(8)
    );
\FETCH_REC_Instr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => FETCH_REC_Instr(9),
      I1 => \^fetch_rec_instr_valid\,
      I2 => FETCH_REC_has_to_save,
      I3 => \EXE1_Instr_reg[9]_1\,
      O => FETCH_REC_Instr_next(9)
    );
\FETCH_REC_Instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(0),
      Q => FETCH_REC_Instr(0),
      R => \^sr\(0)
    );
\FETCH_REC_Instr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(10),
      Q => FETCH_REC_Instr(10),
      S => \^sr\(0)
    );
\FETCH_REC_Instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(11),
      Q => FETCH_REC_Instr(11),
      R => \^sr\(0)
    );
\FETCH_REC_Instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(12),
      Q => FETCH_REC_Instr(12),
      R => \^sr\(0)
    );
\FETCH_REC_Instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(13),
      Q => FETCH_REC_Instr(13),
      R => \^sr\(0)
    );
\FETCH_REC_Instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(14),
      Q => FETCH_REC_Instr(14),
      R => \^sr\(0)
    );
\FETCH_REC_Instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(15),
      Q => FETCH_REC_Instr(15),
      R => \^sr\(0)
    );
\FETCH_REC_Instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(1),
      Q => FETCH_REC_Instr(1),
      R => \^sr\(0)
    );
\FETCH_REC_Instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(2),
      Q => FETCH_REC_Instr(2),
      R => \^sr\(0)
    );
\FETCH_REC_Instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(3),
      Q => FETCH_REC_Instr(3),
      R => \^sr\(0)
    );
\FETCH_REC_Instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(4),
      Q => FETCH_REC_Instr(4),
      R => \^sr\(0)
    );
\FETCH_REC_Instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(5),
      Q => FETCH_REC_Instr(5),
      R => \^sr\(0)
    );
\FETCH_REC_Instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(6),
      Q => FETCH_REC_Instr(6),
      R => \^sr\(0)
    );
\FETCH_REC_Instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(7),
      Q => FETCH_REC_Instr(7),
      R => \^sr\(0)
    );
\FETCH_REC_Instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(8),
      Q => FETCH_REC_Instr(8),
      R => \^sr\(0)
    );
\FETCH_REC_Instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_12_in,
      D => FETCH_REC_Instr_next(9),
      Q => FETCH_REC_Instr(9),
      R => \^sr\(0)
    );
FETCH_REC_Instr_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => arbiter_output_pc_port_n_27,
      Q => \^fetch_rec_instr_valid\,
      R => \^sr\(0)
    );
\FETCH_REC_Pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => FETCH_REC_Pc(0),
      R => \^sr\(0)
    );
\FETCH_REC_Pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => FETCH_REC_Pc(1),
      R => \^sr\(0)
    );
\FETCH_REC_Pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => FETCH_REC_Pc(2),
      R => \^sr\(0)
    );
\FETCH_REC_Pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => FETCH_REC_Pc(3),
      R => \^sr\(0)
    );
\FETCH_REC_Pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => FETCH_REC_Pc(4),
      R => \^sr\(0)
    );
\FETCH_REC_Pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => FETCH_REC_Pc(5),
      R => \^sr\(0)
    );
\FETCH_REC_Pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => FETCH_REC_Pc(6),
      R => \^sr\(0)
    );
\FETCH_REC_Pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => FETCH_REC_Pc(7),
      R => \^sr\(0)
    );
FETCH_REC_has_to_save_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => E(0),
      Q => FETCH_REC_has_to_save,
      R => \^sr\(0)
    );
arbiter_output_pc_port: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_2_rr_93
     port map (
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => p_12_in,
      \EXE1_Instr_reg[8]\(0) => EXE2_Instr_valid9_out,
      EXE1_Instr_valid => EXE1_Instr_valid,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg_0,
      EXE1_Instr_valid_reg_0(8 downto 0) => EXE1_Instr_valid_reg_1(8 downto 0),
      EXE1_Instr_valid_reg_1 => EXE1_Instr_valid_reg_2,
      \EXE2_Instr_reg[15]\(8 downto 6) => p_0_in_0(2 downto 0),
      \EXE2_Instr_reg[15]\(5 downto 3) => EXE1_Instr(6 downto 4),
      \EXE2_Instr_reg[15]\(2 downto 0) => EXE1_Instr(2 downto 0),
      \EXE2_Instr_reg[15]_0\ => \old_grant[0]_i_2__0_n_0\,
      EXE2_Instr_valid => EXE2_Instr_valid,
      EXE2_Instr_valid_reg => arbiter_output_pc_port_n_62,
      EXE2_Instr_valid_reg_0 => EXE2_Instr_valid_reg_0,
      EXE2_Instr_valid_reg_1 => EXE2_Instr_valid_i_2_n_0,
      FETCH_REC_Instr_valid_reg => arbiter_output_pc_port_n_58,
      FETCH_REC_Instr_valid_reg_0(0) => FETCH_REC_not_stall,
      FETCH_REC_Instr_valid_reg_1 => \^fetch_rec_instr_valid\,
      FETCH_REC_Instr_valid_reg_2 => FETCH_REC_Instr_valid_reg_0,
      FETCH_REC_Instr_valid_reg_3 => FETCH_REC_Instr_valid_reg_1,
      FETCH_REC_Instr_valid_reg_4 => \FETCH_REC_Instr[15]_i_7_n_0\,
      FETCH_REC_Instr_valid_reg_5 => \FETCH_REC_Instr[15]_i_6_n_0\,
      FETCH_REC_Instr_valid_reg_6 => \FETCH_REC_Instr[15]_i_5_n_0\,
      Q(5 downto 3) => EXE1_Pc(6 downto 4),
      Q(2 downto 0) => EXE1_Pc(2 downto 0),
      SR(0) => \^sr\(0),
      bbs_go => bbs_go,
      \channel_i\\.data102_in\(8 downto 0) => \channel_i\\.data102_in\(8 downto 0),
      content_reg_bram_0(8 downto 0) => content_reg_bram_0(8 downto 0),
      content_reg_bram_0_0 => \^cur_state_reg[2]\,
      \content_reg_bram_0_i_28__0\(5 downto 3) => EXE2_Pc(6 downto 4),
      \content_reg_bram_0_i_28__0\(2 downto 0) => EXE2_Pc(2 downto 0),
      \content_reg_bram_0_i_28__0_0\(4) => \EXE2_Instr_reg_n_0_[6]\,
      \content_reg_bram_0_i_28__0_0\(3) => \EXE2_Instr_reg_n_0_[5]\,
      \content_reg_bram_0_i_28__0_0\(2) => \EXE2_Instr_reg_n_0_[4]\,
      \content_reg_bram_0_i_28__0_0\(1) => \EXE2_Instr_reg_n_0_[2]\,
      \content_reg_bram_0_i_28__0_0\(0) => \EXE2_Instr_reg_n_0_[1]\,
      \content_reg_bram_0_i_28__0_1\ => content_reg_bram_0_i_78_n_0,
      content_reg_bram_0_i_31 => content_reg_bram_0_i_79_n_0,
      \content_reg_bram_0_i_32__0\ => content_reg_bram_0_i_80_n_0,
      curState(0) => curState(0),
      \curState_reg[0]\ => arbiter_output_pc_port_n_27,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg(7 downto 0) => cur_is_even_character_reg(7 downto 0),
      cur_is_even_character_reg_0(7 downto 0) => cur_is_even_character_reg_0(7 downto 0),
      cur_is_even_character_reg_1(7 downto 0) => cur_is_even_character_reg_1(7 downto 0),
      \cur_is_even_character_reg_rep__1\(0) => \cur_is_even_character_reg_rep__1\(0),
      \cur_is_even_character_reg_rep__1_0\ => \cur_is_even_character_reg_rep__1_0\,
      \cur_is_even_character_reg_rep__1_1\(0) => \cur_is_even_character_reg_rep__1_1\(0),
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_2\,
      \middle_reg[0]\ => content_reg_bram_0_i_66_n_0,
      \middle_reg[1]\ => content_reg_bram_0_i_54_n_0,
      \middle_reg[1]_0\ => content_reg_bram_0_i_65_n_0,
      \middle_reg[3]\ => content_reg_bram_0_i_62_n_0,
      \middle_reg[4]\ => content_reg_bram_0_i_60_n_0,
      \middle_reg[4]_0\ => content_reg_bram_0_i_61_n_0,
      \middle_reg[5]\ => \content_reg_bram_0_i_58__6_n_0\,
      \middle_reg[6]\ => \content_reg_bram_0_i_56__6_n_0\,
      \middle_reg[7]\ => \middle_reg[7]\,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      \middle_reg[7]_1\ => \middle_reg[7]_1\,
      \middle_reg[7]_2\ => \content_reg_bram_0_i_53__6_n_0\,
      \middle_reg[8]\(8 downto 0) => \middle_reg[8]\(8 downto 0),
      \middle_reg[8]_0\ => \middle_reg[8]_0\,
      \middle_reg[8]_1\ => content_reg_bram_0_i_50_n_0,
      \middle_reg[8]_2\ => content_reg_bram_0_i_52_n_0,
      \old_grant_reg[0]\(2 downto 0) => \old_grant_reg[0]\(2 downto 0),
      \old_grant_reg[0]_0\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_1\ => \old_grant[0]_i_4_n_0\,
      \old_grant_reg[0]_2\ => \old_grant[0]_i_3_n_0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \tail_reg[4]\ => \tail_reg[4]\,
      \tail_reg[4]_0\ => content_reg_bram_0_i_32_n_0
    );
\content_reg_bram_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2E"
    )
        port map (
      I0 => \tail_reg[0]\,
      I1 => \^cur_state_reg[2]\,
      I2 => \^exe1_instr_reg[9]_0\,
      O => \switch2channel\\.valid\
    );
\content_reg_bram_0_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAEEEAEEEF333"
    )
        port map (
      I0 => \tail_reg[0]\,
      I1 => \switch2channel\\.ready\,
      I2 => CO(0),
      I3 => EXE2_Instr_valid_reg_0,
      I4 => \old_grant[0]_i_4_n_0\,
      I5 => content_reg_bram_0_i_49_n_0,
      O => \^cur_state_reg[2]\
    );
\content_reg_bram_0_i_21__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555540"
    )
        port map (
      I0 => \old_grant[0]_i_4_n_0\,
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(2),
      I3 => \old_grant[0]_i_2__0_n_0\,
      I4 => \old_grant[0]_i_3_n_0\,
      O => \^exe1_instr_reg[9]_0\
    );
content_reg_bram_0_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EFF"
    )
        port map (
      I0 => \^exe1_instr_reg[9]_0\,
      I1 => \^cur_state_reg[2]\,
      I2 => \tail_reg[0]\,
      I3 => EXE2_Instr_valid_reg_0,
      O => content_reg_bram_0_i_32_n_0
    );
content_reg_bram_0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \old_grant[0]_i_7_n_0\,
      I2 => \old_grant[0]_i_6_n_0\,
      I3 => \old_grant[0]_i_5_n_0\,
      I4 => p_0_in_0(0),
      I5 => content_reg_bram_0_i_75_n_0,
      O => content_reg_bram_0_i_49_n_0
    );
content_reg_bram_0_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCCBEEEAAAA"
    )
        port map (
      I0 => EXE1_Instr(7),
      I1 => EXE1_Pc(7),
      I2 => \content_reg_bram_0_i_53__6_n_0\,
      I3 => EXE1_Pc(6),
      I4 => content_reg_bram_0_i_76_n_0,
      I5 => content_reg_bram_0_i_77_n_0,
      O => content_reg_bram_0_i_50_n_0
    );
content_reg_bram_0_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0087FF87"
    )
        port map (
      I0 => content_reg_bram_0_i_78_n_0,
      I1 => EXE2_Pc(6),
      I2 => EXE2_Pc(7),
      I3 => \old_grant[0]_i_4_n_0\,
      I4 => \EXE2_Instr_reg_n_0_[7]\,
      O => content_reg_bram_0_i_52_n_0
    );
\content_reg_bram_0_i_53__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE1_Pc(4),
      I1 => EXE1_Pc(2),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(1),
      I4 => EXE1_Pc(3),
      I5 => EXE1_Pc(5),
      O => \content_reg_bram_0_i_53__6_n_0\
    );
content_reg_bram_0_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \old_grant[0]_i_2__0_n_0\,
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(1),
      O => content_reg_bram_0_i_54_n_0
    );
\content_reg_bram_0_i_56__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(1),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(2),
      I4 => EXE1_Pc(4),
      O => \content_reg_bram_0_i_56__6_n_0\
    );
\content_reg_bram_0_i_58__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE1_Pc(2),
      I1 => EXE1_Pc(0),
      I2 => EXE1_Pc(1),
      I3 => EXE1_Pc(3),
      O => \content_reg_bram_0_i_58__6_n_0\
    );
content_reg_bram_0_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF95559555"
    )
        port map (
      I0 => EXE1_Pc(3),
      I1 => EXE1_Pc(2),
      I2 => EXE1_Pc(0),
      I3 => EXE1_Pc(1),
      I4 => EXE1_Instr(3),
      I5 => content_reg_bram_0_i_54_n_0,
      O => content_reg_bram_0_i_60_n_0
    );
content_reg_bram_0_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7447474747474747"
    )
        port map (
      I0 => \EXE2_Instr_reg_n_0_[3]\,
      I1 => \old_grant[0]_i_4_n_0\,
      I2 => EXE2_Pc(3),
      I3 => EXE2_Pc(0),
      I4 => EXE2_Pc(1),
      I5 => EXE2_Pc(2),
      O => content_reg_bram_0_i_61_n_0
    );
content_reg_bram_0_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => EXE1_Pc(0),
      I1 => EXE1_Pc(1),
      O => content_reg_bram_0_i_62_n_0
    );
content_reg_bram_0_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \EXE2_Instr_reg_n_0_[0]\,
      I1 => \old_grant[0]_i_4_n_0\,
      I2 => EXE2_Pc(0),
      O => content_reg_bram_0_i_65_n_0
    );
content_reg_bram_0_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002C2"
    )
        port map (
      I0 => content_reg_bram_0_i_81_n_0,
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(1),
      I4 => \old_grant[0]_i_2__0_n_0\,
      O => content_reg_bram_0_i_66_n_0
    );
content_reg_bram_0_i_75: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(2),
      I2 => \old_grant[0]_i_2__0_n_0\,
      O => content_reg_bram_0_i_75_n_0
    );
content_reg_bram_0_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => EXE1_Instr(14),
      I1 => EXE1_Instr(13),
      I2 => EXE1_Instr(12),
      I3 => EXE1_Instr(15),
      I4 => EXE1_Instr(11),
      O => content_reg_bram_0_i_76_n_0
    );
content_reg_bram_0_i_77: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      O => content_reg_bram_0_i_77_n_0
    );
content_reg_bram_0_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => EXE2_Pc(0),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(3),
      I4 => EXE2_Pc(4),
      I5 => EXE2_Pc(5),
      O => content_reg_bram_0_i_78_n_0
    );
content_reg_bram_0_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => EXE2_Pc(4),
      I1 => EXE2_Pc(3),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(1),
      I4 => EXE2_Pc(0),
      O => content_reg_bram_0_i_79_n_0
    );
content_reg_bram_0_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => EXE2_Pc(0),
      I1 => EXE2_Pc(1),
      I2 => EXE2_Pc(2),
      I3 => EXE2_Pc(3),
      O => content_reg_bram_0_i_80_n_0
    );
content_reg_bram_0_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \old_grant[0]_i_7_n_0\,
      I2 => \old_grant[0]_i_6_n_0\,
      I3 => \old_grant[0]_i_5_n_0\,
      O => content_reg_bram_0_i_81_n_0
    );
\cur_state[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F002"
    )
        port map (
      I0 => \cur_state[2]_i_12\,
      I1 => \cur_state[2]_i_12_0\,
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(1),
      I4 => \old_grant[0]_i_2__0_n_0\,
      I5 => p_0_in_0(0),
      O => bb_accepts(0)
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => FETCH_REC_Instr_valid_reg_1,
      I1 => EXE1_Instr_valid,
      I2 => EXE2_Instr_valid,
      I3 => \^fetch_rec_instr_valid\,
      O => EXE1_Instr_valid_reg_3
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"511151115111F777"
    )
        port map (
      I0 => \tail_reg[0]\,
      I1 => \switch2channel\\.ready\,
      I2 => CO(0),
      I3 => EXE2_Instr_valid_reg_0,
      I4 => \old_grant[0]_i_4_n_0\,
      I5 => content_reg_bram_0_i_49_n_0,
      O => \cur_state_reg[2]_0\
    );
\old_grant[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => EXE1_Instr(11),
      I1 => EXE1_Instr(15),
      I2 => EXE1_Instr(12),
      I3 => EXE1_Instr(13),
      I4 => EXE1_Instr(14),
      I5 => EXE1_Instr_valid,
      O => \old_grant[0]_i_2__0_n_0\
    );
\old_grant[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55545555"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => \old_grant[0]_i_5_n_0\,
      I2 => \old_grant[0]_i_6_n_0\,
      I3 => \old_grant[0]_i_7_n_0\,
      I4 => p_0_in_0(1),
      O => \old_grant[0]_i_3_n_0\
    );
\old_grant[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => EXE2_Instr_valid,
      I1 => \old_grant[0]_i_8_n_0\,
      I2 => sel0(5),
      I3 => sel0(6),
      I4 => sel0(0),
      I5 => sel0(2),
      O => \old_grant[0]_i_4_n_0\
    );
\old_grant[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => EXE1_Instr(0),
      I1 => content_reg_bram_0_i_49_2,
      I2 => content_reg_bram_0_i_49_3,
      I3 => EXE1_Instr(1),
      I4 => content_reg_bram_0_i_49_4,
      I5 => EXE1_Instr(2),
      O => \old_grant[0]_i_5_n_0\
    );
\old_grant[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => EXE1_Instr(3),
      I1 => content_reg_bram_0_i_49_5,
      I2 => content_reg_bram_0_i_49_6,
      I3 => EXE1_Instr(4),
      I4 => content_reg_bram_0_i_49_7,
      I5 => EXE1_Instr(5),
      O => \old_grant[0]_i_6_n_0\
    );
\old_grant[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => EXE1_Instr(7),
      I1 => content_reg_bram_0_i_49_0,
      I2 => EXE1_Instr(6),
      I3 => content_reg_bram_0_i_49_1,
      O => \old_grant[0]_i_7_n_0\
    );
\old_grant[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(7),
      I2 => sel0(4),
      I3 => sel0(3),
      O => \old_grant[0]_i_8_n_0\
    );
\tail[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => \switch2channel\\.ready\,
      I1 => \tail_reg[0]\,
      I2 => \^cur_state_reg[2]\,
      I3 => \^exe1_instr_reg[9]_0\,
      O => p_0_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine is
  port (
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[0]_0\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \head_reg[2]\ : out STD_LOGIC;
    \head_reg[1]\ : out STD_LOGIC;
    \cur_state_reg[0]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    cur_is_even_character_reg_rep_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_state_reg[2]\ : out STD_LOGIC;
    bram_r_valid : out STD_LOGIC;
    \memory_for_cc\\.addr\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \EXE1_Instr_reg[10]\ : out STD_LOGIC;
    \cur_state_reg[2]_0\ : out STD_LOGIC;
    \cur_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_cc_pointer_reg[3]\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_0\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_1\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_2\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_3\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_4\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_5\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_6\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \switch2channel\\.valid\ : out STD_LOGIC;
    \EXE1_Instr_reg[12]\ : out STD_LOGIC;
    \in_0\\.data\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \EXE1_Instr_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \memory_bb\\.valid\ : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[9]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \switch2cpu\\.latency\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC;
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    content_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \channel_old_latency_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[4]_0\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    input_pc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \switch2channel\\.latency__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\ : in STD_LOGIC;
    \cur_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    any_bb_running : in STD_LOGIC;
    bb_accepts : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_state_reg[2]_1\ : in STD_LOGIC;
    \cur_state_reg[2]_2\ : in STD_LOGIC;
    \cur_state_reg[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    all_bb_full : in STD_LOGIC;
    \old_grant_reg[0]_i_15\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[7]\ : in STD_LOGIC;
    \cur_state[2]_i_11\ : in STD_LOGIC;
    \cur_state[1]_i_5\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    \old_grant[6]_i_6\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0\ : in STD_LOGIC;
    \curState_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine is
  signal \^addra\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal FETCH_REC_Instr_valid : STD_LOGIC;
  signal FETCH_REC_not_stall : STD_LOGIC;
  signal buffer_n_31 : STD_LOGIC;
  signal curState : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^curstate_reg[0]\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]_0\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]_1\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]_2\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]_3\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]_4\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]_5\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]_6\ : STD_LOGIC;
  signal \^cur_state_reg[0]\ : STD_LOGIC;
  signal data_out0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fifo_cur_char_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fifo_cur_char_data_out_ready__0\ : STD_LOGIC;
  signal fifo_cur_char_data_out_valid : STD_LOGIC;
  signal \fifo_even/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal fifo_even_data_in_ready : STD_LOGIC;
  signal \fifo_odd/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal fifo_odd_data_in_ready : STD_LOGIC;
  signal fifo_odd_data_in_valid : STD_LOGIC;
  signal \g.aregex_cpu_n_5\ : STD_LOGIC;
  signal \^head_reg[1]\ : STD_LOGIC;
  signal \^head_reg[2]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \station/best_output__1\ : STD_LOGIC;
begin
  ADDRA(3 downto 0) <= \^addra\(3 downto 0);
  D(1 downto 0) <= \^d\(1 downto 0);
  \curState_reg[0]\ <= \^curstate_reg[0]\;
  \cur_cc_pointer_reg[2]\ <= \^cur_cc_pointer_reg[2]\;
  \cur_cc_pointer_reg[2]_0\ <= \^cur_cc_pointer_reg[2]_0\;
  \cur_cc_pointer_reg[2]_1\ <= \^cur_cc_pointer_reg[2]_1\;
  \cur_cc_pointer_reg[2]_2\ <= \^cur_cc_pointer_reg[2]_2\;
  \cur_cc_pointer_reg[2]_3\ <= \^cur_cc_pointer_reg[2]_3\;
  \cur_cc_pointer_reg[2]_4\ <= \^cur_cc_pointer_reg[2]_4\;
  \cur_cc_pointer_reg[2]_5\ <= \^cur_cc_pointer_reg[2]_5\;
  \cur_cc_pointer_reg[2]_6\ <= \^cur_cc_pointer_reg[2]_6\;
  \cur_state_reg[0]\ <= \^cur_state_reg[0]\;
  \head_reg[1]\ <= \^head_reg[1]\;
  \head_reg[2]\ <= \^head_reg[2]\;
a_cache: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped
     port map (
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg_0,
      FETCH_REC_not_stall => FETCH_REC_not_stall,
      WEBWE(0) => WEBWE(0),
      content_reg_0(0) => content_reg(0),
      curState(0) => curState(0),
      \curState_reg[0]_0\ => \^curstate_reg[0]\,
      \curState_reg[0]_1\ => buffer_n_31,
      \curState_reg[0]_2\ => \curState_reg[0]_0\,
      data_out0(15 downto 0) => data_out0(15 downto 0),
      fifo_cur_char_data_out_valid => fifo_cur_char_data_out_valid,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0\,
      \is_present_reg[0]_0\ => \old_grant_reg[0]\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \memory_bb\\.valid\ => \memory_bb\\.valid\,
      \old_grant[6]_i_6\ => \old_grant[6]_i_6\,
      \old_grant[7]_i_2\ => \^cur_state_reg[0]\,
      p_1_in => p_1_in,
      s00_axi_aclk => s00_axi_aclk
    );
\buffer\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer
     port map (
      CO(0) => CO(0),
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      DI(0) => DI(0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      \FETCH_REC_Pc_reg[7]\ => \FETCH_REC_Pc_reg[7]\,
      O(0) => O(0),
      Q(2 downto 0) => Q(2 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      all_bb_full => all_bb_full,
      \best_output__1\ => \station/best_output__1\,
      \channel_old_latency_reg[0]\(3 downto 0) => \channel_old_latency_reg[0]\(3 downto 0),
      \channel_old_latency_reg[0]_0\ => \channel_old_latency_reg[0]_0\,
      \channel_old_latency_reg[4]\(0) => \channel_old_latency_reg[4]\(0),
      \channel_old_latency_reg[4]_0\ => \channel_old_latency_reg[4]_0\,
      content_reg_bram_0 => \g.aregex_cpu_n_5\,
      content_reg_bram_0_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_1 => content_reg_bram_0_0,
      content_reg_bram_0_2 => content_reg_bram_0_1,
      \cur_cc_pointer_reg[2]\ => \^cur_cc_pointer_reg[2]\,
      \cur_cc_pointer_reg[2]_0\ => \^cur_cc_pointer_reg[2]_0\,
      \cur_cc_pointer_reg[2]_1\ => \^cur_cc_pointer_reg[2]_1\,
      \cur_cc_pointer_reg[2]_2\ => \^cur_cc_pointer_reg[2]_2\,
      \cur_cc_pointer_reg[2]_3\ => \^cur_cc_pointer_reg[2]_3\,
      \cur_cc_pointer_reg[2]_4\ => \^cur_cc_pointer_reg[2]_4\,
      \cur_cc_pointer_reg[2]_5\ => \^cur_cc_pointer_reg[2]_5\,
      \cur_cc_pointer_reg[2]_6\ => \^cur_cc_pointer_reg[2]_6\,
      \cur_cc_pointer_reg[3]\ => \cur_cc_pointer_reg[3]\,
      cur_is_even_character_reg_rep => cur_is_even_character_reg_rep,
      cur_is_even_character_reg_rep_0 => cur_is_even_character_reg_rep_0,
      \cur_state_reg[0]\(3 downto 0) => \cur_state_reg[0]_1\(3 downto 0),
      \cur_state_reg[0]_0\(0) => \cur_state_reg[2]_3\(0),
      \cur_state_reg[1]\ => buffer_n_31,
      \fifo_cur_char_data_out_ready__0\ => \fifo_cur_char_data_out_ready__0\,
      fifo_cur_char_data_out_valid => fifo_cur_char_data_out_valid,
      fifo_even_data_in_ready => fifo_even_data_in_ready,
      fifo_odd_data_in_ready => fifo_odd_data_in_ready,
      fifo_odd_data_in_valid => fifo_odd_data_in_valid,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[1]\ => \^head_reg[1]\,
      \head_reg[5]\(0) => \head_reg[5]\(0),
      \head_reg[6]\ => \^head_reg[2]\,
      \head_reg[6]_0\ => \tail_reg[0]\,
      input_pc(7 downto 0) => input_pc(7 downto 0),
      \middle_reg[0]\ => \tail_reg[0]_0\,
      \old_grant_reg[0]_i_15\(63 downto 0) => \old_grant_reg[0]_i_15\(63 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.latency__0\(3 downto 0) => \switch2channel\\.latency__0\(3 downto 0),
      \switch2cpu\\.latency\(1 downto 0) => \switch2cpu\\.latency\(1 downto 0),
      \tail_reg[0]\(0) => \fifo_odd/p_0_in\(1),
      \tail_reg[0]_0\(0) => \fifo_even/p_0_in\(1),
      \tail_reg[0]_1\ => \old_grant_reg[0]\
    );
\g.aregex_cpu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      CO(0) => CO(0),
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      \EXE1_Instr_reg[10]_0\ => \EXE1_Instr_reg[10]\,
      \EXE1_Instr_reg[10]_1\(2 downto 0) => \EXE1_Instr_reg[10]_0\(2 downto 0),
      \EXE1_Instr_reg[12]_0\ => \EXE1_Instr_reg[12]\,
      \EXE1_Instr_reg[8]_0\(0) => \EXE1_Instr_reg[8]\(0),
      \EXE1_Instr_reg[9]_0\(0) => \fifo_odd/p_0_in\(1),
      \EXE1_Instr_reg[9]_1\ => \EXE1_Instr_reg[9]\,
      \EXE1_Instr_reg[9]_2\ => \g.aregex_cpu_n_5\,
      \EXE1_Instr_reg[9]_3\(0) => \fifo_even/p_0_in\(1),
      \EXE1_Instr_reg[9]_4\(0) => \EXE1_Instr_reg[9]_0\(0),
      \EXE1_Instr_reg[9]_5\ => \EXE1_Instr_reg[9]_1\,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      FETCH_REC_Instr_valid_reg_0 => FETCH_REC_Instr_valid_reg,
      FETCH_REC_not_stall => FETCH_REC_not_stall,
      O(5 downto 0) => O(5 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      WEA(0) => WEA(0),
      all_bb_full => all_bb_full,
      any_bb_running => any_bb_running,
      bb_accepts(1 downto 0) => bb_accepts(1 downto 0),
      \best_output__1\ => \station/best_output__1\,
      bram_r_valid => bram_r_valid,
      \content_reg_bram_0_i_20__20_0\ => \^cur_cc_pointer_reg[2]_4\,
      \content_reg_bram_0_i_20__20_1\ => \^cur_cc_pointer_reg[2]_3\,
      curState(0) => curState(0),
      \cur_state[1]_i_5_0\ => \^cur_cc_pointer_reg[2]_1\,
      \cur_state[1]_i_5_1\ => \^cur_cc_pointer_reg[2]_2\,
      \cur_state[1]_i_5_2\ => \^cur_cc_pointer_reg[2]_5\,
      \cur_state[1]_i_5_3\ => \^cur_cc_pointer_reg[2]_6\,
      \cur_state[1]_i_5_4\ => \cur_state[1]_i_5\,
      \cur_state[2]_i_11\ => \cur_state[2]_i_11\,
      \cur_state[2]_i_15_0\ => \^cur_cc_pointer_reg[2]\,
      \cur_state[2]_i_15_1\ => \^cur_cc_pointer_reg[2]_0\,
      \cur_state_reg[0]\ => \^cur_state_reg[0]\,
      \cur_state_reg[0]_0\(0) => \cur_state_reg[0]_0\(0),
      \cur_state_reg[2]\ => \cur_state_reg[2]\,
      \cur_state_reg[2]_0\ => \cur_state_reg[2]_0\,
      \cur_state_reg[2]_1\ => \cur_state_reg[2]_1\,
      \cur_state_reg[2]_2\ => \cur_state_reg[2]_2\,
      \cur_state_reg[2]_3\(0) => \cur_state_reg[2]_3\(0),
      data_out0(15 downto 0) => data_out0(15 downto 0),
      \fifo_cur_char_data_out_ready__0\ => \fifo_cur_char_data_out_ready__0\,
      fifo_cur_char_data_out_valid => fifo_cur_char_data_out_valid,
      fifo_even_data_in_ready => fifo_even_data_in_ready,
      fifo_odd_data_in_ready => fifo_odd_data_in_ready,
      fifo_odd_data_in_valid => fifo_odd_data_in_valid,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(2 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\(2 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\(2 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\(0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\(0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_0\ => \^curstate_reg[0]\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(5 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(5 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88\(0) => \cur_state_reg[0]_1\(3),
      \head_reg[2]\ => \^head_reg[2]\,
      \in_0\\.data\(8 downto 0) => \in_0\\.data\(8 downto 0),
      \memory_for_cc\\.addr\(5 downto 0) => \memory_for_cc\\.addr\(5 downto 0),
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      p_1_in => p_1_in,
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \^head_reg[1]\,
      \tail_reg[0]_0\ => \tail_reg[0]\,
      \tail_reg[0]_1\ => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_11 is
  port (
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__0_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__0_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    content_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_16_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \head_reg[0]_2\ : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \old_grant[6]_i_6\ : in STD_LOGIC;
    \old_grant[7]_i_2\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[1]_i_2\ : in STD_LOGIC;
    \cur_state[1]_i_2_0\ : in STD_LOGIC;
    \head[6]_i_6__5\ : in STD_LOGIC;
    \head[6]_i_6__5_0\ : in STD_LOGIC;
    \head[6]_i_6__5_1\ : in STD_LOGIC;
    \head[6]_i_6__5_2\ : in STD_LOGIC;
    \head[6]_i_6__5_3\ : in STD_LOGIC;
    \head[6]_i_6__5_4\ : in STD_LOGIC;
    \head[6]_i_6__5_5\ : in STD_LOGIC;
    \head[6]_i_6__5_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_11 : entity is "engine";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_11 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal FETCH_SEND_not_stall : STD_LOGIC;
  signal a_cache_n_10 : STD_LOGIC;
  signal a_cache_n_11 : STD_LOGIC;
  signal a_cache_n_12 : STD_LOGIC;
  signal a_cache_n_13 : STD_LOGIC;
  signal a_cache_n_14 : STD_LOGIC;
  signal a_cache_n_15 : STD_LOGIC;
  signal a_cache_n_16 : STD_LOGIC;
  signal a_cache_n_17 : STD_LOGIC;
  signal a_cache_n_18 : STD_LOGIC;
  signal a_cache_n_19 : STD_LOGIC;
  signal a_cache_n_2 : STD_LOGIC;
  signal a_cache_n_20 : STD_LOGIC;
  signal a_cache_n_21 : STD_LOGIC;
  signal a_cache_n_22 : STD_LOGIC;
  signal a_cache_n_23 : STD_LOGIC;
  signal a_cache_n_3 : STD_LOGIC;
  signal a_cache_n_5 : STD_LOGIC;
  signal a_cache_n_7 : STD_LOGIC;
  signal a_cache_n_8 : STD_LOGIC;
  signal a_cache_n_9 : STD_LOGIC;
  signal buffer_n_17 : STD_LOGIC;
  signal buffer_n_42 : STD_LOGIC;
  signal buffer_n_51 : STD_LOGIC;
  signal buffer_n_52 : STD_LOGIC;
  signal buffer_n_53 : STD_LOGIC;
  signal curState : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_cur_char_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fifo_even/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \g.aregex_cpu_n_1\ : STD_LOGIC;
  signal \g.aregex_cpu_n_18\ : STD_LOGIC;
  signal \g.aregex_cpu_n_2\ : STD_LOGIC;
  signal \g.aregex_cpu_n_3\ : STD_LOGIC;
  signal \g.aregex_cpu_n_8\ : STD_LOGIC;
begin
  ADDRA(3 downto 0) <= \^addra\(3 downto 0);
  D(1 downto 0) <= \^d\(1 downto 0);
a_cache: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_12
     port map (
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      E(0) => a_cache_n_2,
      FETCH_REC_has_to_save_reg => \g.aregex_cpu_n_3\,
      WEBWE(0) => WEBWE(0),
      content_reg_0 => a_cache_n_8,
      content_reg_1 => a_cache_n_9,
      content_reg_10 => a_cache_n_18,
      content_reg_11 => a_cache_n_19,
      content_reg_12 => a_cache_n_20,
      content_reg_13 => a_cache_n_21,
      content_reg_14 => a_cache_n_22,
      content_reg_15 => a_cache_n_23,
      content_reg_16(0) => content_reg(0),
      content_reg_2 => a_cache_n_10,
      content_reg_3 => a_cache_n_11,
      content_reg_4 => a_cache_n_12,
      content_reg_5 => a_cache_n_13,
      content_reg_6 => a_cache_n_14,
      content_reg_7 => a_cache_n_15,
      content_reg_8 => a_cache_n_16,
      content_reg_9 => a_cache_n_17,
      curState(0) => curState(0),
      \curState_reg[0]_0\ => a_cache_n_3,
      \curState_reg[0]_1\(0) => FETCH_SEND_not_stall,
      \curState_reg[0]_2\ => a_cache_n_7,
      \curState_reg[0]_3\ => \old_grant_reg[0]\,
      \curState_reg[0]_4\ => \curState_reg[0]_1\,
      \curState_reg[0]_5\ => \g.aregex_cpu_n_18\,
      \head_reg[0]\ => buffer_n_53,
      \head_reg[0]_0\ => \head_reg[0]_2\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      p_0_in(0) => \fifo_even/p_0_in\(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aclk_0 => a_cache_n_5
    );
\buffer\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_13
     port map (
      CO(0) => CO(0),
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2(0) => content_reg_bram_0_2(0),
      content_reg_bram_0_3(7 downto 0) => content_reg_bram_0_3(7 downto 0),
      content_reg_bram_0_4 => content_reg_bram_0_4,
      content_reg_bram_0_5 => \g.aregex_cpu_n_2\,
      content_reg_bram_0_6 => \g.aregex_cpu_n_8\,
      content_reg_bram_0_7 => a_cache_n_7,
      cur_is_even_character_reg_rep => buffer_n_52,
      \cur_is_even_character_reg_rep__0\ => \cur_is_even_character_reg_rep__0\,
      \cur_is_even_character_reg_rep__0_0\(0) => \cur_is_even_character_reg_rep__0_0\(0),
      \cur_is_even_character_reg_rep__0_1\ => \cur_is_even_character_reg_rep__0_1\,
      \cur_is_even_character_reg_rep__0_2\ => \cur_is_even_character_reg_rep__0_2\,
      \cur_state[0]_i_14\ => \head_reg[0]_2\,
      \cur_state_reg[1]\ => buffer_n_51,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[0]_0\ => \head_reg[0]_0\,
      \head_reg[0]_1\ => \head_reg[0]_1\,
      \head_reg[0]_2\(0) => a_cache_n_2,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \head_reg[2]_0\,
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => buffer_n_17,
      min_latency1_carry_0 => min_latency1_carry,
      min_latency1_carry_1 => min_latency1_carry_0,
      p_0_in(0) => p_0_in(0),
      p_0_in_0(0) => \fifo_even/p_0_in\(0),
      p_16_out(3 downto 0) => p_16_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \state_cur_reg[2]\ => a_cache_n_3,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \old_grant_reg[0]\,
      \tail_reg[0]_0\ => \g.aregex_cpu_n_1\,
      \tail_reg[3]\ => buffer_n_53,
      \tail_reg[5]\(0) => \tail_reg[5]\(0),
      \tail_reg[5]_0\ => buffer_n_42
    );
\g.aregex_cpu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_14
     port map (
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      E(0) => FETCH_SEND_not_stall,
      \EXE1_Instr_reg[0]_0\ => a_cache_n_8,
      \EXE1_Instr_reg[10]_0\ => a_cache_n_18,
      \EXE1_Instr_reg[11]_0\ => a_cache_n_19,
      \EXE1_Instr_reg[12]_0\ => a_cache_n_20,
      \EXE1_Instr_reg[13]_0\ => a_cache_n_21,
      \EXE1_Instr_reg[14]_0\ => a_cache_n_22,
      \EXE1_Instr_reg[15]_0\ => a_cache_n_23,
      \EXE1_Instr_reg[1]_0\ => a_cache_n_9,
      \EXE1_Instr_reg[2]_0\ => a_cache_n_10,
      \EXE1_Instr_reg[3]_0\ => a_cache_n_11,
      \EXE1_Instr_reg[4]_0\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[4]_1\ => a_cache_n_12,
      \EXE1_Instr_reg[5]_0\ => a_cache_n_13,
      \EXE1_Instr_reg[6]_0\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[6]_1\ => a_cache_n_14,
      \EXE1_Instr_reg[7]_0\ => a_cache_n_15,
      \EXE1_Instr_reg[8]_0\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[8]_1\ => a_cache_n_16,
      \EXE1_Instr_reg[9]_0\ => \g.aregex_cpu_n_1\,
      \EXE1_Instr_reg[9]_1\ => \g.aregex_cpu_n_8\,
      \EXE1_Instr_reg[9]_2\ => a_cache_n_17,
      EXE1_Instr_valid_reg_0 => \g.aregex_cpu_n_3\,
      EXE1_Instr_valid_reg_1 => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_2 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_1\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]_0\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]_0\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]_0\ => \EXE1_Pc_reg[5]\,
      EXE2_Instr_valid_reg_0 => \g.aregex_cpu_n_2\,
      EXE2_Instr_valid_reg_1 => buffer_n_42,
      FETCH_REC_Instr_valid_reg_0 => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_1 => \g.aregex_cpu_n_18\,
      FETCH_REC_Instr_valid_reg_2 => a_cache_n_5,
      FETCH_REC_Instr_valid_reg_3 => buffer_n_52,
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      curState(0) => curState(0),
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \cur_state[1]_i_2\ => \cur_state[1]_i_2\,
      \cur_state[1]_i_2_0\ => \cur_state[1]_i_2_0\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98\ => buffer_n_17,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0\ => content_reg_bram_0_4,
      \head[6]_i_6__5_0\ => \head[6]_i_6__5\,
      \head[6]_i_6__5_1\ => \head[6]_i_6__5_0\,
      \head[6]_i_6__5_2\ => \head[6]_i_6__5_1\,
      \head[6]_i_6__5_3\ => \head[6]_i_6__5_2\,
      \head[6]_i_6__5_4\ => \head[6]_i_6__5_3\,
      \head[6]_i_6__5_5\ => \head[6]_i_6__5_4\,
      \head[6]_i_6__5_6\ => \head[6]_i_6__5_5\,
      \head[6]_i_6__5_7\ => \head[6]_i_6__5_6\,
      \old_grant[6]_i_6\ => \old_grant[6]_i_6\,
      \old_grant[7]_i_2\ => \old_grant[7]_i_2\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[6]\ => buffer_n_51,
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_24 is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_30_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \head_reg[0]_2\ : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \old_grant_reg[6]\ : in STD_LOGIC;
    \old_grant_reg[6]_0\ : in STD_LOGIC;
    \old_grant_reg[6]_1\ : in STD_LOGIC;
    \old_grant_reg[6]_2\ : in STD_LOGIC;
    \old_grant_reg[6]_3\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[1]_i_2\ : in STD_LOGIC;
    \cur_state[1]_i_2_0\ : in STD_LOGIC;
    \head[6]_i_6__4\ : in STD_LOGIC;
    \head[6]_i_6__4_0\ : in STD_LOGIC;
    \head[6]_i_6__4_1\ : in STD_LOGIC;
    \head[6]_i_6__4_2\ : in STD_LOGIC;
    \head[6]_i_6__4_3\ : in STD_LOGIC;
    \head[6]_i_6__4_4\ : in STD_LOGIC;
    \head[6]_i_6__4_5\ : in STD_LOGIC;
    \head[6]_i_6__4_6\ : in STD_LOGIC;
    \min_latency1_carry_i_8__4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_24 : entity is "engine";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_24 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal FETCH_REC_Instr_valid : STD_LOGIC;
  signal FETCH_SEND_not_stall : STD_LOGIC;
  signal a_cache_n_10 : STD_LOGIC;
  signal a_cache_n_11 : STD_LOGIC;
  signal a_cache_n_12 : STD_LOGIC;
  signal a_cache_n_13 : STD_LOGIC;
  signal a_cache_n_14 : STD_LOGIC;
  signal a_cache_n_15 : STD_LOGIC;
  signal a_cache_n_16 : STD_LOGIC;
  signal a_cache_n_17 : STD_LOGIC;
  signal a_cache_n_18 : STD_LOGIC;
  signal a_cache_n_19 : STD_LOGIC;
  signal a_cache_n_2 : STD_LOGIC;
  signal a_cache_n_20 : STD_LOGIC;
  signal a_cache_n_21 : STD_LOGIC;
  signal a_cache_n_22 : STD_LOGIC;
  signal a_cache_n_23 : STD_LOGIC;
  signal a_cache_n_24 : STD_LOGIC;
  signal a_cache_n_3 : STD_LOGIC;
  signal a_cache_n_5 : STD_LOGIC;
  signal a_cache_n_7 : STD_LOGIC;
  signal a_cache_n_9 : STD_LOGIC;
  signal \arbiter_output_pc_port/arbiter/in_ready_packed\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal buffer_n_17 : STD_LOGIC;
  signal buffer_n_41 : STD_LOGIC;
  signal buffer_n_42 : STD_LOGIC;
  signal buffer_n_53 : STD_LOGIC;
  signal buffer_n_54 : STD_LOGIC;
  signal buffer_n_55 : STD_LOGIC;
  signal curState : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_cur_char_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fifo_even/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \g.aregex_cpu_n_16\ : STD_LOGIC;
  signal \g.aregex_cpu_n_18\ : STD_LOGIC;
  signal \g.aregex_cpu_n_2\ : STD_LOGIC;
  signal \g.aregex_cpu_n_3\ : STD_LOGIC;
  signal \g.aregex_cpu_n_4\ : STD_LOGIC;
  signal \g.aregex_cpu_n_7\ : STD_LOGIC;
  signal \^head_reg[0]_0\ : STD_LOGIC;
begin
  ADDRA(3 downto 0) <= \^addra\(3 downto 0);
  D(1 downto 0) <= \^d\(1 downto 0);
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
a_cache: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_25
     port map (
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      E(0) => a_cache_n_2,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      WEBWE(1 downto 0) => WEBWE(1 downto 0),
      content_reg_0 => a_cache_n_9,
      content_reg_1 => a_cache_n_10,
      content_reg_10 => a_cache_n_19,
      content_reg_11 => a_cache_n_20,
      content_reg_12 => a_cache_n_21,
      content_reg_13 => a_cache_n_22,
      content_reg_14 => a_cache_n_23,
      content_reg_15 => a_cache_n_24,
      content_reg_2 => a_cache_n_11,
      content_reg_3 => a_cache_n_12,
      content_reg_4 => a_cache_n_13,
      content_reg_5 => a_cache_n_14,
      content_reg_6 => a_cache_n_15,
      content_reg_7 => a_cache_n_16,
      content_reg_8 => a_cache_n_17,
      content_reg_9 => a_cache_n_18,
      curState(0) => curState(0),
      \curState_reg[0]_0\ => \curState_reg[0]\,
      \curState_reg[0]_1\ => a_cache_n_3,
      \curState_reg[0]_2\(0) => FETCH_SEND_not_stall,
      \curState_reg[0]_3\ => a_cache_n_7,
      \curState_reg[0]_4\ => \curState_reg[0]_0\,
      \curState_reg[0]_5\ => \g.aregex_cpu_n_4\,
      \curState_reg[0]_6\ => \curState_reg[0]_1\,
      \head_reg[0]\ => buffer_n_55,
      \head_reg[0]_0\ => \head_reg[0]_2\,
      \is_present_reg[0]_0\ => \old_grant_reg[0]\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \old_grant_reg[5]\ => \g.aregex_cpu_n_16\,
      \old_grant_reg[5]_0\ => buffer_n_53,
      \old_grant_reg[6]\ => \old_grant_reg[6]\,
      \old_grant_reg[6]_0\ => \old_grant_reg[6]_0\,
      \old_grant_reg[6]_1\ => \old_grant_reg[6]_1\,
      \old_grant_reg[6]_2\ => \old_grant_reg[6]_2\,
      \old_grant_reg[6]_3\ => \old_grant_reg[6]_3\,
      p_0_in(0) => \fifo_even/p_0_in\(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aclk_0 => a_cache_n_5
    );
\buffer\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_26
     port map (
      CO(0) => CO(0),
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      \EXE1_Instr_reg[9]_0\ => buffer_n_42,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(0) => content_reg_bram_0_0(0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2 => content_reg_bram_0_2,
      content_reg_bram_0_3 => \g.aregex_cpu_n_3\,
      content_reg_bram_0_4 => \g.aregex_cpu_n_7\,
      content_reg_bram_0_5 => a_cache_n_7,
      content_reg_bram_0_6 => \g.aregex_cpu_n_18\,
      cur_is_even_character_reg_rep => buffer_n_54,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\,
      \cur_is_even_character_reg_rep__1_0\(0) => \cur_is_even_character_reg_rep__1_0\(0),
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_2\,
      \cur_state[0]_i_9\ => \head_reg[0]_2\,
      \cur_state_reg[1]\ => buffer_n_53,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[0]_0\ => \^head_reg[0]_0\,
      \head_reg[0]_1\ => \head_reg[0]_1\,
      \head_reg[0]_2\(0) => a_cache_n_2,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \head_reg[2]_0\,
      in_ready_packed(0) => \arbiter_output_pc_port/arbiter/in_ready_packed\(0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => buffer_n_17,
      min_latency1_carry_0 => min_latency1_carry,
      min_latency1_carry_1 => min_latency1_carry_0,
      \min_latency1_carry_i_8__4\ => \min_latency1_carry_i_8__4\,
      p_0_in(0) => p_0_in(0),
      p_0_in_0(0) => \fifo_even/p_0_in\(0),
      p_30_out(3 downto 0) => p_30_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \state_cur_reg[2]\ => a_cache_n_3,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \old_grant_reg[0]\,
      \tail_reg[0]_0\ => \g.aregex_cpu_n_2\,
      \tail_reg[3]\ => buffer_n_55,
      \tail_reg[5]\(0) => \tail_reg[5]\(0),
      \tail_reg[5]_0\ => buffer_n_41
    );
\g.aregex_cpu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_27
     port map (
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      E(0) => FETCH_SEND_not_stall,
      \EXE1_Instr_reg[0]_0\ => a_cache_n_9,
      \EXE1_Instr_reg[10]_0\ => a_cache_n_19,
      \EXE1_Instr_reg[11]_0\ => a_cache_n_20,
      \EXE1_Instr_reg[12]_0\ => a_cache_n_21,
      \EXE1_Instr_reg[13]_0\ => a_cache_n_22,
      \EXE1_Instr_reg[14]_0\ => a_cache_n_23,
      \EXE1_Instr_reg[15]_0\ => a_cache_n_24,
      \EXE1_Instr_reg[1]_0\ => a_cache_n_10,
      \EXE1_Instr_reg[2]_0\ => a_cache_n_11,
      \EXE1_Instr_reg[3]_0\ => a_cache_n_12,
      \EXE1_Instr_reg[4]_0\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[4]_1\ => a_cache_n_13,
      \EXE1_Instr_reg[5]_0\ => a_cache_n_14,
      \EXE1_Instr_reg[6]_0\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[6]_1\ => a_cache_n_15,
      \EXE1_Instr_reg[7]_0\ => a_cache_n_16,
      \EXE1_Instr_reg[8]_0\ => \g.aregex_cpu_n_18\,
      \EXE1_Instr_reg[8]_1\ => a_cache_n_17,
      \EXE1_Instr_reg[9]_0\ => \g.aregex_cpu_n_2\,
      \EXE1_Instr_reg[9]_1\ => \g.aregex_cpu_n_7\,
      \EXE1_Instr_reg[9]_2\ => a_cache_n_18,
      EXE1_Instr_valid_reg_0 => \g.aregex_cpu_n_4\,
      EXE1_Instr_valid_reg_1 => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_2 => EXE1_Instr_valid_reg_0,
      EXE1_Instr_valid_reg_3 => \g.aregex_cpu_n_16\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_1\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]_0\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]_0\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]_0\ => \EXE1_Pc_reg[5]\,
      EXE2_Instr_valid_reg_0 => \g.aregex_cpu_n_3\,
      EXE2_Instr_valid_reg_1 => buffer_n_41,
      \FETCH_REC_Instr[15]_i_3__4\ => \^head_reg[0]_0\,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      FETCH_REC_Instr_valid_reg_0 => a_cache_n_5,
      FETCH_REC_Instr_valid_reg_1 => buffer_n_54,
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      content_reg_bram_0 => buffer_n_42,
      curState(0) => curState(0),
      \cur_state[1]_i_2\ => \cur_state[1]_i_2\,
      \cur_state[1]_i_2_0\ => \cur_state[1]_i_2_0\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98\ => buffer_n_17,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0\ => content_reg_bram_0_2,
      \head[6]_i_6__4_0\ => \head[6]_i_6__4\,
      \head[6]_i_6__4_1\ => \head[6]_i_6__4_0\,
      \head[6]_i_6__4_2\ => \head[6]_i_6__4_1\,
      \head[6]_i_6__4_3\ => \head[6]_i_6__4_2\,
      \head[6]_i_6__4_4\ => \head[6]_i_6__4_3\,
      \head[6]_i_6__4_5\ => \head[6]_i_6__4_4\,
      \head[6]_i_6__4_6\ => \head[6]_i_6__4_5\,
      \head[6]_i_6__4_7\ => \head[6]_i_6__4_6\,
      in_ready_packed(0) => \arbiter_output_pc_port/arbiter/in_ready_packed\(0),
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_37 is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[6]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    p_44_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \head_reg[0]_2\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \old_grant_reg[5]\ : in STD_LOGIC;
    \old_grant_reg[5]_0\ : in STD_LOGIC;
    \old_grant_reg[5]_1\ : in STD_LOGIC;
    \old_grant_reg[5]_2\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[1]_i_2\ : in STD_LOGIC;
    \cur_state[1]_i_2_0\ : in STD_LOGIC;
    \head[6]_i_6__3\ : in STD_LOGIC;
    \head[6]_i_6__3_0\ : in STD_LOGIC;
    \head[6]_i_6__3_1\ : in STD_LOGIC;
    \head[6]_i_6__3_2\ : in STD_LOGIC;
    \head[6]_i_6__3_3\ : in STD_LOGIC;
    \head[6]_i_6__3_4\ : in STD_LOGIC;
    \head[6]_i_6__3_5\ : in STD_LOGIC;
    \head[6]_i_6__3_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_37 : entity is "engine";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_37 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal FETCH_REC_Instr_valid : STD_LOGIC;
  signal FETCH_SEND_not_stall : STD_LOGIC;
  signal a_cache_n_10 : STD_LOGIC;
  signal a_cache_n_11 : STD_LOGIC;
  signal a_cache_n_12 : STD_LOGIC;
  signal a_cache_n_13 : STD_LOGIC;
  signal a_cache_n_14 : STD_LOGIC;
  signal a_cache_n_15 : STD_LOGIC;
  signal a_cache_n_16 : STD_LOGIC;
  signal a_cache_n_17 : STD_LOGIC;
  signal a_cache_n_18 : STD_LOGIC;
  signal a_cache_n_19 : STD_LOGIC;
  signal a_cache_n_20 : STD_LOGIC;
  signal a_cache_n_21 : STD_LOGIC;
  signal a_cache_n_22 : STD_LOGIC;
  signal a_cache_n_23 : STD_LOGIC;
  signal a_cache_n_24 : STD_LOGIC;
  signal a_cache_n_25 : STD_LOGIC;
  signal a_cache_n_3 : STD_LOGIC;
  signal a_cache_n_4 : STD_LOGIC;
  signal a_cache_n_6 : STD_LOGIC;
  signal a_cache_n_8 : STD_LOGIC;
  signal \arbiter_output_pc_port/arbiter/in_ready_packed\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal buffer_n_40 : STD_LOGIC;
  signal buffer_n_41 : STD_LOGIC;
  signal buffer_n_52 : STD_LOGIC;
  signal buffer_n_53 : STD_LOGIC;
  signal buffer_n_54 : STD_LOGIC;
  signal curState : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_cur_char_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fifo_even/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \g.aregex_cpu_n_14\ : STD_LOGIC;
  signal \g.aregex_cpu_n_15\ : STD_LOGIC;
  signal \g.aregex_cpu_n_17\ : STD_LOGIC;
  signal \g.aregex_cpu_n_2\ : STD_LOGIC;
  signal \g.aregex_cpu_n_3\ : STD_LOGIC;
  signal \g.aregex_cpu_n_4\ : STD_LOGIC;
  signal \^head_reg[0]_1\ : STD_LOGIC;
  signal \^head_reg[2]_0\ : STD_LOGIC;
begin
  ADDRA(3 downto 0) <= \^addra\(3 downto 0);
  D(1 downto 0) <= \^d\(1 downto 0);
  \head_reg[0]_1\ <= \^head_reg[0]_1\;
  \head_reg[2]_0\ <= \^head_reg[2]_0\;
a_cache: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_38
     port map (
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      E(0) => a_cache_n_3,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      WEBWE(0) => WEBWE(0),
      content_reg_0 => a_cache_n_10,
      content_reg_1 => a_cache_n_11,
      content_reg_10 => a_cache_n_20,
      content_reg_11 => a_cache_n_21,
      content_reg_12 => a_cache_n_22,
      content_reg_13 => a_cache_n_23,
      content_reg_14 => a_cache_n_24,
      content_reg_15 => a_cache_n_25,
      content_reg_2 => a_cache_n_12,
      content_reg_3 => a_cache_n_13,
      content_reg_4 => a_cache_n_14,
      content_reg_5 => a_cache_n_15,
      content_reg_6 => a_cache_n_16,
      content_reg_7 => a_cache_n_17,
      content_reg_8 => a_cache_n_18,
      content_reg_9 => a_cache_n_19,
      curState(0) => curState(0),
      \curState_reg[0]_0\ => \curState_reg[0]\,
      \curState_reg[0]_1\ => a_cache_n_4,
      \curState_reg[0]_2\(0) => FETCH_SEND_not_stall,
      \curState_reg[0]_3\ => a_cache_n_8,
      \curState_reg[0]_4\ => \curState_reg[0]_0\,
      \curState_reg[0]_5\ => \old_grant_reg[0]\,
      \curState_reg[0]_6\ => \g.aregex_cpu_n_4\,
      \curState_reg[0]_7\ => \curState_reg[0]_1\,
      \head_reg[0]\ => buffer_n_54,
      \head_reg[0]_0\ => \head_reg[0]_2\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \old_grant_reg[4]\ => \g.aregex_cpu_n_14\,
      \old_grant_reg[4]_0\ => buffer_n_52,
      \old_grant_reg[5]\ => \old_grant_reg[5]\,
      \old_grant_reg[5]_0\ => \old_grant_reg[5]_0\,
      \old_grant_reg[5]_1\ => \old_grant_reg[5]_1\,
      \old_grant_reg[5]_2\ => \old_grant_reg[5]_2\,
      p_0_in(0) => \fifo_even/p_0_in\(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aclk_0 => a_cache_n_6,
      \slv_reg4_reg[0]\(0) => \slv_reg4_reg[0]\(0)
    );
\buffer\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_39
     port map (
      CO(0) => CO(0),
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      \EXE1_Instr_reg[9]_0\ => buffer_n_41,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      \FETCH_REC_Pc_reg[6]\ => \FETCH_REC_Pc_reg[6]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2(0) => content_reg_bram_0_2(0),
      content_reg_bram_0_3(7 downto 0) => content_reg_bram_0_3(7 downto 0),
      content_reg_bram_0_4 => content_reg_bram_0_4,
      content_reg_bram_0_5 => \g.aregex_cpu_n_3\,
      content_reg_bram_0_6 => \g.aregex_cpu_n_15\,
      content_reg_bram_0_7 => a_cache_n_8,
      content_reg_bram_0_8 => \g.aregex_cpu_n_17\,
      cur_is_even_character_reg_rep => buffer_n_53,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\,
      \cur_is_even_character_reg_rep__1_0\(0) => \cur_is_even_character_reg_rep__1_0\(0),
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_2\,
      \cur_state_reg[1]\ => buffer_n_52,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115\ => \head_reg[0]_2\,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[0]_0\ => \head_reg[0]_0\,
      \head_reg[0]_1\ => \^head_reg[0]_1\,
      \head_reg[0]_2\(0) => a_cache_n_3,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \^head_reg[2]_0\,
      in_ready_packed(0) => \arbiter_output_pc_port/arbiter/in_ready_packed\(0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      p_0_in(0) => p_0_in(0),
      p_0_in_0(0) => \fifo_even/p_0_in\(0),
      p_44_out(3 downto 0) => p_44_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \state_cur_reg[2]\ => a_cache_n_4,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \old_grant_reg[0]\,
      \tail_reg[0]_0\ => \g.aregex_cpu_n_2\,
      \tail_reg[3]\ => buffer_n_54,
      \tail_reg[5]\(0) => \tail_reg[5]\(0),
      \tail_reg[5]_0\ => buffer_n_40
    );
\g.aregex_cpu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_40
     port map (
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      E(0) => FETCH_SEND_not_stall,
      \EXE1_Instr_reg[0]_0\ => a_cache_n_10,
      \EXE1_Instr_reg[10]_0\ => a_cache_n_20,
      \EXE1_Instr_reg[11]_0\ => a_cache_n_21,
      \EXE1_Instr_reg[12]_0\ => a_cache_n_22,
      \EXE1_Instr_reg[13]_0\ => a_cache_n_23,
      \EXE1_Instr_reg[14]_0\ => a_cache_n_24,
      \EXE1_Instr_reg[15]_0\ => a_cache_n_25,
      \EXE1_Instr_reg[1]_0\ => a_cache_n_11,
      \EXE1_Instr_reg[2]_0\ => a_cache_n_12,
      \EXE1_Instr_reg[3]_0\ => a_cache_n_13,
      \EXE1_Instr_reg[4]_0\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[4]_1\ => a_cache_n_14,
      \EXE1_Instr_reg[5]_0\ => a_cache_n_15,
      \EXE1_Instr_reg[6]_0\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[6]_1\ => a_cache_n_16,
      \EXE1_Instr_reg[7]_0\ => a_cache_n_17,
      \EXE1_Instr_reg[8]_0\ => \g.aregex_cpu_n_17\,
      \EXE1_Instr_reg[8]_1\ => a_cache_n_18,
      \EXE1_Instr_reg[9]_0\ => \g.aregex_cpu_n_2\,
      \EXE1_Instr_reg[9]_1\ => \g.aregex_cpu_n_15\,
      \EXE1_Instr_reg[9]_2\ => a_cache_n_19,
      EXE1_Instr_valid_reg_0 => \g.aregex_cpu_n_4\,
      EXE1_Instr_valid_reg_1 => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_2 => \g.aregex_cpu_n_14\,
      EXE1_Instr_valid_reg_3 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_1\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]_0\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]_0\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]_0\ => \EXE1_Pc_reg[5]\,
      EXE2_Instr_valid_reg_0 => \g.aregex_cpu_n_3\,
      EXE2_Instr_valid_reg_1 => buffer_n_40,
      \FETCH_REC_Instr[15]_i_3__3\ => content_reg_bram_0_4,
      \FETCH_REC_Instr[15]_i_3__3_0\ => \^head_reg[0]_1\,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      FETCH_REC_Instr_valid_reg_0 => a_cache_n_6,
      FETCH_REC_Instr_valid_reg_1 => buffer_n_53,
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      content_reg_bram_0 => buffer_n_41,
      curState(0) => curState(0),
      \cur_state[0]_i_3\ => \^head_reg[2]_0\,
      \cur_state[1]_i_2\ => \cur_state[1]_i_2\,
      \cur_state[1]_i_2_0\ => \cur_state[1]_i_2_0\,
      \head[6]_i_6__3_0\ => \head[6]_i_6__3\,
      \head[6]_i_6__3_1\ => \head[6]_i_6__3_0\,
      \head[6]_i_6__3_2\ => \head[6]_i_6__3_1\,
      \head[6]_i_6__3_3\ => \head[6]_i_6__3_2\,
      \head[6]_i_6__3_4\ => \head[6]_i_6__3_3\,
      \head[6]_i_6__3_5\ => \head[6]_i_6__3_4\,
      \head[6]_i_6__3_6\ => \head[6]_i_6__3_5\,
      \head[6]_i_6__3_7\ => \head[6]_i_6__3_6\,
      in_ready_packed(0) => \arbiter_output_pc_port/arbiter/in_ready_packed\(0),
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_50 is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    content_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_58_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \old_grant_reg[4]\ : in STD_LOGIC;
    \old_grant_reg[4]_0\ : in STD_LOGIC;
    \old_grant_reg[4]_1\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    \head[6]_i_6__2\ : in STD_LOGIC;
    \head[6]_i_6__2_0\ : in STD_LOGIC;
    \head[6]_i_6__2_1\ : in STD_LOGIC;
    \head[6]_i_6__2_2\ : in STD_LOGIC;
    \head[6]_i_6__2_3\ : in STD_LOGIC;
    \head[6]_i_6__2_4\ : in STD_LOGIC;
    \head[6]_i_6__2_5\ : in STD_LOGIC;
    \head[6]_i_6__2_6\ : in STD_LOGIC;
    \min_latency1_carry_i_8__2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_50 : entity is "engine";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_50 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal FETCH_REC_Instr_valid : STD_LOGIC;
  signal FETCH_SEND_not_stall : STD_LOGIC;
  signal a_cache_n_10 : STD_LOGIC;
  signal a_cache_n_11 : STD_LOGIC;
  signal a_cache_n_12 : STD_LOGIC;
  signal a_cache_n_13 : STD_LOGIC;
  signal a_cache_n_14 : STD_LOGIC;
  signal a_cache_n_15 : STD_LOGIC;
  signal a_cache_n_16 : STD_LOGIC;
  signal a_cache_n_17 : STD_LOGIC;
  signal a_cache_n_18 : STD_LOGIC;
  signal a_cache_n_19 : STD_LOGIC;
  signal a_cache_n_20 : STD_LOGIC;
  signal a_cache_n_21 : STD_LOGIC;
  signal a_cache_n_22 : STD_LOGIC;
  signal a_cache_n_23 : STD_LOGIC;
  signal a_cache_n_24 : STD_LOGIC;
  signal a_cache_n_25 : STD_LOGIC;
  signal a_cache_n_3 : STD_LOGIC;
  signal a_cache_n_4 : STD_LOGIC;
  signal a_cache_n_6 : STD_LOGIC;
  signal a_cache_n_8 : STD_LOGIC;
  signal \arbiter_output_pc_port/arbiter/in_ready_packed\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal buffer_n_17 : STD_LOGIC;
  signal buffer_n_41 : STD_LOGIC;
  signal buffer_n_42 : STD_LOGIC;
  signal buffer_n_53 : STD_LOGIC;
  signal buffer_n_54 : STD_LOGIC;
  signal buffer_n_55 : STD_LOGIC;
  signal curState : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_cur_char_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fifo_even/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \g.aregex_cpu_n_16\ : STD_LOGIC;
  signal \g.aregex_cpu_n_18\ : STD_LOGIC;
  signal \g.aregex_cpu_n_2\ : STD_LOGIC;
  signal \g.aregex_cpu_n_3\ : STD_LOGIC;
  signal \g.aregex_cpu_n_4\ : STD_LOGIC;
  signal \g.aregex_cpu_n_7\ : STD_LOGIC;
  signal \^head_reg[0]_0\ : STD_LOGIC;
begin
  ADDRA(3 downto 0) <= \^addra\(3 downto 0);
  D(1 downto 0) <= \^d\(1 downto 0);
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
a_cache: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_51
     port map (
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      E(0) => a_cache_n_3,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      WEBWE(0) => WEBWE(0),
      content_reg_0 => a_cache_n_10,
      content_reg_1 => a_cache_n_11,
      content_reg_10 => a_cache_n_20,
      content_reg_11 => a_cache_n_21,
      content_reg_12 => a_cache_n_22,
      content_reg_13 => a_cache_n_23,
      content_reg_14 => a_cache_n_24,
      content_reg_15 => a_cache_n_25,
      content_reg_16(0) => content_reg(0),
      content_reg_2 => a_cache_n_12,
      content_reg_3 => a_cache_n_13,
      content_reg_4 => a_cache_n_14,
      content_reg_5 => a_cache_n_15,
      content_reg_6 => a_cache_n_16,
      content_reg_7 => a_cache_n_17,
      content_reg_8 => a_cache_n_18,
      content_reg_9 => a_cache_n_19,
      curState(0) => curState(0),
      \curState_reg[0]_0\ => \curState_reg[0]\,
      \curState_reg[0]_1\ => a_cache_n_4,
      \curState_reg[0]_2\(0) => FETCH_SEND_not_stall,
      \curState_reg[0]_3\ => a_cache_n_8,
      \curState_reg[0]_4\ => \curState_reg[0]_0\,
      \curState_reg[0]_5\ => \g.aregex_cpu_n_4\,
      \curState_reg[0]_6\ => \curState_reg[0]_1\,
      cur_is_even_character => cur_is_even_character,
      \head_reg[0]\ => buffer_n_55,
      \is_present_reg[0]_0\ => \old_grant_reg[0]\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \old_grant_reg[3]\ => \g.aregex_cpu_n_16\,
      \old_grant_reg[3]_0\ => buffer_n_53,
      \old_grant_reg[4]\ => \old_grant_reg[4]\,
      \old_grant_reg[4]_0\ => \old_grant_reg[4]_0\,
      \old_grant_reg[4]_1\ => \old_grant_reg[4]_1\,
      p_0_in(0) => \fifo_even/p_0_in\(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aclk_0 => a_cache_n_6
    );
\buffer\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_52
     port map (
      CO(0) => CO(0),
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      \EXE1_Instr_reg[9]_0\ => buffer_n_42,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(0) => content_reg_bram_0_0(0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2 => content_reg_bram_0_2,
      content_reg_bram_0_3 => \g.aregex_cpu_n_3\,
      content_reg_bram_0_4 => \g.aregex_cpu_n_7\,
      content_reg_bram_0_5 => a_cache_n_8,
      content_reg_bram_0_6 => \g.aregex_cpu_n_18\,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg => buffer_n_54,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\,
      \cur_is_even_character_reg_rep__1_0\(0) => \cur_is_even_character_reg_rep__1_0\(0),
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_2\,
      \cur_state_reg[1]\ => buffer_n_53,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[0]_0\ => \^head_reg[0]_0\,
      \head_reg[0]_1\ => \head_reg[0]_1\,
      \head_reg[0]_2\(0) => a_cache_n_3,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \head_reg[2]_0\,
      in_ready_packed(0) => \arbiter_output_pc_port/arbiter/in_ready_packed\(0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => buffer_n_17,
      min_latency1_carry_0 => min_latency1_carry,
      min_latency1_carry_1 => min_latency1_carry_0,
      \min_latency1_carry_i_8__2\ => \min_latency1_carry_i_8__2\,
      p_0_in(0) => p_0_in(0),
      p_0_in_0(0) => \fifo_even/p_0_in\(0),
      p_58_out(3 downto 0) => p_58_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \state_cur_reg[2]\ => a_cache_n_4,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \old_grant_reg[0]\,
      \tail_reg[0]_0\ => \g.aregex_cpu_n_2\,
      \tail_reg[3]\ => buffer_n_55,
      \tail_reg[5]\(0) => \tail_reg[5]\(0),
      \tail_reg[5]_0\ => buffer_n_41
    );
\g.aregex_cpu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_53
     port map (
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      E(0) => FETCH_SEND_not_stall,
      \EXE1_Instr_reg[0]_0\ => a_cache_n_10,
      \EXE1_Instr_reg[10]_0\ => a_cache_n_20,
      \EXE1_Instr_reg[11]_0\ => a_cache_n_21,
      \EXE1_Instr_reg[12]_0\ => a_cache_n_22,
      \EXE1_Instr_reg[13]_0\ => a_cache_n_23,
      \EXE1_Instr_reg[14]_0\ => a_cache_n_24,
      \EXE1_Instr_reg[15]_0\ => a_cache_n_25,
      \EXE1_Instr_reg[1]_0\ => a_cache_n_11,
      \EXE1_Instr_reg[2]_0\ => a_cache_n_12,
      \EXE1_Instr_reg[3]_0\ => a_cache_n_13,
      \EXE1_Instr_reg[4]_0\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[4]_1\ => a_cache_n_14,
      \EXE1_Instr_reg[5]_0\ => a_cache_n_15,
      \EXE1_Instr_reg[6]_0\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[6]_1\ => a_cache_n_16,
      \EXE1_Instr_reg[7]_0\ => a_cache_n_17,
      \EXE1_Instr_reg[8]_0\ => \g.aregex_cpu_n_18\,
      \EXE1_Instr_reg[8]_1\ => a_cache_n_18,
      \EXE1_Instr_reg[9]_0\ => \g.aregex_cpu_n_2\,
      \EXE1_Instr_reg[9]_1\ => \g.aregex_cpu_n_7\,
      \EXE1_Instr_reg[9]_2\ => a_cache_n_19,
      EXE1_Instr_valid_reg_0 => \g.aregex_cpu_n_4\,
      EXE1_Instr_valid_reg_1 => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_2 => EXE1_Instr_valid_reg_0,
      EXE1_Instr_valid_reg_3 => \g.aregex_cpu_n_16\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_1\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]_0\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]_0\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]_0\ => \EXE1_Pc_reg[5]\,
      EXE2_Instr_valid_reg_0 => \g.aregex_cpu_n_3\,
      EXE2_Instr_valid_reg_1 => buffer_n_41,
      \FETCH_REC_Instr[15]_i_3__2\ => \^head_reg[0]_0\,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      FETCH_REC_Instr_valid_reg_0 => a_cache_n_6,
      FETCH_REC_Instr_valid_reg_1 => buffer_n_54,
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      content_reg_bram_0 => buffer_n_42,
      curState(0) => curState(0),
      \cur_state[2]_i_12\ => \cur_state[2]_i_12\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_0\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97\ => buffer_n_17,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0\ => content_reg_bram_0_2,
      \head[6]_i_6__2_0\ => \head[6]_i_6__2\,
      \head[6]_i_6__2_1\ => \head[6]_i_6__2_0\,
      \head[6]_i_6__2_2\ => \head[6]_i_6__2_1\,
      \head[6]_i_6__2_3\ => \head[6]_i_6__2_2\,
      \head[6]_i_6__2_4\ => \head[6]_i_6__2_3\,
      \head[6]_i_6__2_5\ => \head[6]_i_6__2_4\,
      \head[6]_i_6__2_6\ => \head[6]_i_6__2_5\,
      \head[6]_i_6__2_7\ => \head[6]_i_6__2_6\,
      in_ready_packed(0) => \arbiter_output_pc_port/arbiter/in_ready_packed\(0),
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_63 is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_72_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \head_reg[0]_2\ : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \old_grant_reg[3]\ : in STD_LOGIC;
    \old_grant_reg[3]_0\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    \head[6]_i_6__1\ : in STD_LOGIC;
    \head[6]_i_6__1_0\ : in STD_LOGIC;
    \head[6]_i_6__1_1\ : in STD_LOGIC;
    \head[6]_i_6__1_2\ : in STD_LOGIC;
    \head[6]_i_6__1_3\ : in STD_LOGIC;
    \head[6]_i_6__1_4\ : in STD_LOGIC;
    \head[6]_i_6__1_5\ : in STD_LOGIC;
    \head[6]_i_6__1_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cur_is_even_character : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_63 : entity is "engine";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_63 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^exe1_instr_reg[9]\ : STD_LOGIC;
  signal FETCH_REC_Instr_valid : STD_LOGIC;
  signal FETCH_SEND_not_stall : STD_LOGIC;
  signal a_cache_n_10 : STD_LOGIC;
  signal a_cache_n_11 : STD_LOGIC;
  signal a_cache_n_12 : STD_LOGIC;
  signal a_cache_n_13 : STD_LOGIC;
  signal a_cache_n_14 : STD_LOGIC;
  signal a_cache_n_15 : STD_LOGIC;
  signal a_cache_n_16 : STD_LOGIC;
  signal a_cache_n_17 : STD_LOGIC;
  signal a_cache_n_18 : STD_LOGIC;
  signal a_cache_n_19 : STD_LOGIC;
  signal a_cache_n_20 : STD_LOGIC;
  signal a_cache_n_21 : STD_LOGIC;
  signal a_cache_n_22 : STD_LOGIC;
  signal a_cache_n_23 : STD_LOGIC;
  signal a_cache_n_24 : STD_LOGIC;
  signal a_cache_n_25 : STD_LOGIC;
  signal a_cache_n_3 : STD_LOGIC;
  signal a_cache_n_4 : STD_LOGIC;
  signal a_cache_n_6 : STD_LOGIC;
  signal a_cache_n_8 : STD_LOGIC;
  signal \arbiter_output_pc_port/arbiter/in_ready_packed\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal buffer_n_17 : STD_LOGIC;
  signal buffer_n_40 : STD_LOGIC;
  signal buffer_n_41 : STD_LOGIC;
  signal buffer_n_52 : STD_LOGIC;
  signal buffer_n_53 : STD_LOGIC;
  signal buffer_n_54 : STD_LOGIC;
  signal curState : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_cur_char_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fifo_even/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \g.aregex_cpu_n_16\ : STD_LOGIC;
  signal \g.aregex_cpu_n_18\ : STD_LOGIC;
  signal \g.aregex_cpu_n_3\ : STD_LOGIC;
  signal \g.aregex_cpu_n_4\ : STD_LOGIC;
  signal \g.aregex_cpu_n_7\ : STD_LOGIC;
  signal \^head_reg[0]_0\ : STD_LOGIC;
begin
  ADDRA(3 downto 0) <= \^addra\(3 downto 0);
  D(1 downto 0) <= \^d\(1 downto 0);
  \EXE1_Instr_reg[9]\ <= \^exe1_instr_reg[9]\;
  \head_reg[0]_0\ <= \^head_reg[0]_0\;
a_cache: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_64
     port map (
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      E(0) => a_cache_n_3,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      WEBWE(0) => WEBWE(0),
      content_reg_0 => a_cache_n_10,
      content_reg_1 => a_cache_n_11,
      content_reg_10 => a_cache_n_20,
      content_reg_11 => a_cache_n_21,
      content_reg_12 => a_cache_n_22,
      content_reg_13 => a_cache_n_23,
      content_reg_14 => a_cache_n_24,
      content_reg_15 => a_cache_n_25,
      content_reg_2 => a_cache_n_12,
      content_reg_3 => a_cache_n_13,
      content_reg_4 => a_cache_n_14,
      content_reg_5 => a_cache_n_15,
      content_reg_6 => a_cache_n_16,
      content_reg_7 => a_cache_n_17,
      content_reg_8 => a_cache_n_18,
      content_reg_9 => a_cache_n_19,
      curState(0) => curState(0),
      \curState_reg[0]_0\ => \curState_reg[0]\,
      \curState_reg[0]_1\ => a_cache_n_4,
      \curState_reg[0]_2\(0) => FETCH_SEND_not_stall,
      \curState_reg[0]_3\ => a_cache_n_8,
      \curState_reg[0]_4\ => \curState_reg[0]_0\,
      \curState_reg[0]_5\ => \old_grant_reg[0]\,
      \curState_reg[0]_6\ => \g.aregex_cpu_n_4\,
      \curState_reg[0]_7\ => \curState_reg[0]_1\,
      \head_reg[0]\ => buffer_n_54,
      \head_reg[0]_0\ => \head_reg[0]_2\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \old_grant_reg[2]\ => \g.aregex_cpu_n_16\,
      \old_grant_reg[2]_0\ => buffer_n_52,
      \old_grant_reg[3]\ => \old_grant_reg[3]\,
      \old_grant_reg[3]_0\ => \old_grant_reg[3]_0\,
      p_0_in(0) => \fifo_even/p_0_in\(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aclk_0 => a_cache_n_6,
      \slv_reg4_reg[0]\(0) => \slv_reg4_reg[0]\(0)
    );
\buffer\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_65
     port map (
      CO(0) => CO(0),
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]_0\,
      \EXE1_Instr_reg[9]_0\ => buffer_n_41,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2(0) => content_reg_bram_0_2(0),
      content_reg_bram_0_3(7 downto 0) => content_reg_bram_0_3(7 downto 0),
      content_reg_bram_0_4 => content_reg_bram_0_4,
      content_reg_bram_0_5 => \^exe1_instr_reg[9]\,
      content_reg_bram_0_6 => a_cache_n_8,
      content_reg_bram_0_7 => \g.aregex_cpu_n_18\,
      content_reg_bram_0_8 => \g.aregex_cpu_n_3\,
      content_reg_bram_0_9 => \g.aregex_cpu_n_7\,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg => buffer_n_53,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\,
      \cur_is_even_character_reg_rep__1_0\(0) => \cur_is_even_character_reg_rep__1_0\(0),
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_2\,
      \cur_state_reg[1]\ => buffer_n_52,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[0]_0\ => \^head_reg[0]_0\,
      \head_reg[0]_1\ => \head_reg[0]_1\,
      \head_reg[0]_2\(0) => a_cache_n_3,
      \head_reg[2]\ => \head_reg[2]\,
      in_ready_packed(0) => \arbiter_output_pc_port/arbiter/in_ready_packed\(0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => buffer_n_17,
      min_latency1_carry_0 => min_latency1_carry,
      min_latency1_carry_1 => min_latency1_carry_0,
      p_0_in(0) => p_0_in(0),
      p_0_in_0(0) => \fifo_even/p_0_in\(0),
      p_72_out(3 downto 0) => p_72_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \state_cur_reg[2]\ => a_cache_n_4,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \old_grant_reg[0]\,
      \tail_reg[3]\ => buffer_n_54,
      \tail_reg[5]\(0) => \tail_reg[5]\(0),
      \tail_reg[5]_0\ => buffer_n_40
    );
\g.aregex_cpu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_66
     port map (
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      E(0) => FETCH_SEND_not_stall,
      \EXE1_Instr_reg[0]_0\ => a_cache_n_10,
      \EXE1_Instr_reg[10]_0\ => a_cache_n_20,
      \EXE1_Instr_reg[11]_0\ => a_cache_n_21,
      \EXE1_Instr_reg[12]_0\ => a_cache_n_22,
      \EXE1_Instr_reg[13]_0\ => a_cache_n_23,
      \EXE1_Instr_reg[14]_0\ => a_cache_n_24,
      \EXE1_Instr_reg[15]_0\ => a_cache_n_25,
      \EXE1_Instr_reg[1]_0\ => a_cache_n_11,
      \EXE1_Instr_reg[2]_0\ => a_cache_n_12,
      \EXE1_Instr_reg[3]_0\ => a_cache_n_13,
      \EXE1_Instr_reg[4]_0\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[4]_1\ => a_cache_n_14,
      \EXE1_Instr_reg[5]_0\ => a_cache_n_15,
      \EXE1_Instr_reg[6]_0\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[6]_1\ => a_cache_n_16,
      \EXE1_Instr_reg[7]_0\ => a_cache_n_17,
      \EXE1_Instr_reg[8]_0\ => \g.aregex_cpu_n_18\,
      \EXE1_Instr_reg[8]_1\ => a_cache_n_18,
      \EXE1_Instr_reg[9]_0\ => \^exe1_instr_reg[9]\,
      \EXE1_Instr_reg[9]_1\ => \g.aregex_cpu_n_7\,
      \EXE1_Instr_reg[9]_2\ => a_cache_n_19,
      EXE1_Instr_valid_reg_0 => \g.aregex_cpu_n_4\,
      EXE1_Instr_valid_reg_1 => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_2 => EXE1_Instr_valid_reg_0,
      EXE1_Instr_valid_reg_3 => \g.aregex_cpu_n_16\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_1\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]_0\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]_0\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]_0\ => \EXE1_Pc_reg[5]\,
      EXE2_Instr_valid_reg_0 => \g.aregex_cpu_n_3\,
      EXE2_Instr_valid_reg_1 => buffer_n_40,
      \FETCH_REC_Instr[15]_i_3__1\ => \^head_reg[0]_0\,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      FETCH_REC_Instr_valid_reg_0 => a_cache_n_6,
      FETCH_REC_Instr_valid_reg_1 => buffer_n_53,
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      content_reg_bram_0 => buffer_n_41,
      curState(0) => curState(0),
      \cur_state[2]_i_12\ => \cur_state[2]_i_12\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_0\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97\ => buffer_n_17,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0\ => content_reg_bram_0_4,
      \head[6]_i_6__1_0\ => \head[6]_i_6__1\,
      \head[6]_i_6__1_1\ => \head[6]_i_6__1_0\,
      \head[6]_i_6__1_2\ => \head[6]_i_6__1_1\,
      \head[6]_i_6__1_3\ => \head[6]_i_6__1_2\,
      \head[6]_i_6__1_4\ => \head[6]_i_6__1_3\,
      \head[6]_i_6__1_5\ => \head[6]_i_6__1_4\,
      \head[6]_i_6__1_6\ => \head[6]_i_6__1_5\,
      \head[6]_i_6__1_7\ => \head[6]_i_6__1_6\,
      in_ready_packed(0) => \arbiter_output_pc_port/arbiter/in_ready_packed\(0),
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_76 is
  port (
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \head_reg[0]_0\ : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC;
    cur_is_even_character_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cur_is_even_character_reg_2 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_state_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    \head_reg[0]_1\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    p_86_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \head_reg[0]_2\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    any_bb_accept : in STD_LOGIC;
    all_bb_full : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    any_bb_running : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \cur_state_reg[0]\ : in STD_LOGIC;
    \old_grant_reg[2]\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    \head[6]_i_6__0\ : in STD_LOGIC;
    \head[6]_i_6__0_0\ : in STD_LOGIC;
    \head[6]_i_6__0_1\ : in STD_LOGIC;
    \head[6]_i_6__0_2\ : in STD_LOGIC;
    \head[6]_i_6__0_3\ : in STD_LOGIC;
    \head[6]_i_6__0_4\ : in STD_LOGIC;
    \head[6]_i_6__0_5\ : in STD_LOGIC;
    \head[6]_i_6__0_6\ : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_76 : entity is "engine";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_76 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal FETCH_REC_Instr_valid : STD_LOGIC;
  signal FETCH_SEND_not_stall : STD_LOGIC;
  signal a_cache_n_10 : STD_LOGIC;
  signal a_cache_n_11 : STD_LOGIC;
  signal a_cache_n_12 : STD_LOGIC;
  signal a_cache_n_13 : STD_LOGIC;
  signal a_cache_n_14 : STD_LOGIC;
  signal a_cache_n_15 : STD_LOGIC;
  signal a_cache_n_16 : STD_LOGIC;
  signal a_cache_n_17 : STD_LOGIC;
  signal a_cache_n_18 : STD_LOGIC;
  signal a_cache_n_19 : STD_LOGIC;
  signal a_cache_n_20 : STD_LOGIC;
  signal a_cache_n_21 : STD_LOGIC;
  signal a_cache_n_22 : STD_LOGIC;
  signal a_cache_n_23 : STD_LOGIC;
  signal a_cache_n_24 : STD_LOGIC;
  signal a_cache_n_25 : STD_LOGIC;
  signal a_cache_n_3 : STD_LOGIC;
  signal a_cache_n_4 : STD_LOGIC;
  signal a_cache_n_6 : STD_LOGIC;
  signal a_cache_n_8 : STD_LOGIC;
  signal \arbiter_output_pc_port/arbiter/in_ready_packed\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal buffer_n_40 : STD_LOGIC;
  signal buffer_n_41 : STD_LOGIC;
  signal buffer_n_52 : STD_LOGIC;
  signal buffer_n_53 : STD_LOGIC;
  signal buffer_n_54 : STD_LOGIC;
  signal curState : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_cur_char_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fifo_even/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \g.aregex_cpu_n_16\ : STD_LOGIC;
  signal \g.aregex_cpu_n_17\ : STD_LOGIC;
  signal \g.aregex_cpu_n_19\ : STD_LOGIC;
  signal \g.aregex_cpu_n_2\ : STD_LOGIC;
  signal \g.aregex_cpu_n_3\ : STD_LOGIC;
  signal \g.aregex_cpu_n_4\ : STD_LOGIC;
  signal \^head_reg[0]_1\ : STD_LOGIC;
begin
  ADDRA(3 downto 0) <= \^addra\(3 downto 0);
  D(1 downto 0) <= \^d\(1 downto 0);
  \head_reg[0]_1\ <= \^head_reg[0]_1\;
a_cache: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_77
     port map (
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      E(0) => a_cache_n_3,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      WEBWE(0) => WEBWE(0),
      content_reg_0 => a_cache_n_10,
      content_reg_1 => a_cache_n_11,
      content_reg_10 => a_cache_n_20,
      content_reg_11 => a_cache_n_21,
      content_reg_12 => a_cache_n_22,
      content_reg_13 => a_cache_n_23,
      content_reg_14 => a_cache_n_24,
      content_reg_15 => a_cache_n_25,
      content_reg_2 => a_cache_n_12,
      content_reg_3 => a_cache_n_13,
      content_reg_4 => a_cache_n_14,
      content_reg_5 => a_cache_n_15,
      content_reg_6 => a_cache_n_16,
      content_reg_7 => a_cache_n_17,
      content_reg_8 => a_cache_n_18,
      content_reg_9 => a_cache_n_19,
      curState(0) => curState(0),
      \curState_reg[0]_0\ => \curState_reg[0]\,
      \curState_reg[0]_1\ => a_cache_n_4,
      \curState_reg[0]_2\(0) => FETCH_SEND_not_stall,
      \curState_reg[0]_3\ => a_cache_n_8,
      \curState_reg[0]_4\ => \curState_reg[0]_0\,
      \curState_reg[0]_5\ => \g.aregex_cpu_n_4\,
      \curState_reg[0]_6\ => \curState_reg[0]_1\,
      \head_reg[0]\ => buffer_n_54,
      \head_reg[0]_0\ => \head_reg[0]_2\,
      \is_present_reg[0]_0\ => \old_grant_reg[0]\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \old_grant_reg[1]\ => \g.aregex_cpu_n_16\,
      \old_grant_reg[1]_0\ => buffer_n_52,
      \old_grant_reg[2]\ => \old_grant_reg[2]\,
      p_0_in(0) => \fifo_even/p_0_in\(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aclk_0 => a_cache_n_6
    );
\buffer\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_78
     port map (
      CO(0) => CO(0),
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      \EXE1_Instr_reg[9]_0\ => buffer_n_41,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(0) => content_reg_bram_0_0(0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2 => content_reg_bram_0_2,
      content_reg_bram_0_3 => \g.aregex_cpu_n_3\,
      content_reg_bram_0_4 => \g.aregex_cpu_n_17\,
      content_reg_bram_0_5 => a_cache_n_8,
      content_reg_bram_0_6 => \g.aregex_cpu_n_19\,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg => cur_is_even_character_reg,
      cur_is_even_character_reg_0(0) => cur_is_even_character_reg_0(0),
      cur_is_even_character_reg_1 => cur_is_even_character_reg_1,
      cur_is_even_character_reg_2 => cur_is_even_character_reg_2,
      \cur_is_even_character_reg_rep__1\ => buffer_n_53,
      \cur_state_reg[1]\ => buffer_n_52,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108\ => \head_reg[0]_2\,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[0]_0\ => \head_reg[0]_0\,
      \head_reg[0]_1\ => \^head_reg[0]_1\,
      \head_reg[0]_2\(0) => a_cache_n_3,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \head_reg[2]_0\,
      in_ready_packed(0) => \arbiter_output_pc_port/arbiter/in_ready_packed\(0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      p_0_in(0) => p_0_in(0),
      p_0_in_0(0) => \fifo_even/p_0_in\(0),
      p_86_out(3 downto 0) => p_86_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \state_cur_reg[2]\ => a_cache_n_4,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \old_grant_reg[0]\,
      \tail_reg[0]_0\ => \g.aregex_cpu_n_2\,
      \tail_reg[3]\ => buffer_n_54,
      \tail_reg[5]\(0) => \tail_reg[5]\(0),
      \tail_reg[5]_0\ => buffer_n_40
    );
\g.aregex_cpu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_79
     port map (
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      E(0) => FETCH_SEND_not_stall,
      \EXE1_Instr_reg[0]_0\ => a_cache_n_10,
      \EXE1_Instr_reg[10]_0\ => a_cache_n_20,
      \EXE1_Instr_reg[11]_0\ => a_cache_n_21,
      \EXE1_Instr_reg[12]_0\ => a_cache_n_22,
      \EXE1_Instr_reg[13]_0\ => a_cache_n_23,
      \EXE1_Instr_reg[14]_0\ => a_cache_n_24,
      \EXE1_Instr_reg[15]_0\ => a_cache_n_25,
      \EXE1_Instr_reg[1]_0\ => a_cache_n_11,
      \EXE1_Instr_reg[2]_0\ => a_cache_n_12,
      \EXE1_Instr_reg[3]_0\ => a_cache_n_13,
      \EXE1_Instr_reg[4]_0\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[4]_1\ => a_cache_n_14,
      \EXE1_Instr_reg[5]_0\ => a_cache_n_15,
      \EXE1_Instr_reg[6]_0\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[6]_1\ => a_cache_n_16,
      \EXE1_Instr_reg[7]_0\ => a_cache_n_17,
      \EXE1_Instr_reg[8]_0\ => \g.aregex_cpu_n_19\,
      \EXE1_Instr_reg[8]_1\ => a_cache_n_18,
      \EXE1_Instr_reg[9]_0\ => \g.aregex_cpu_n_2\,
      \EXE1_Instr_reg[9]_1\ => \g.aregex_cpu_n_17\,
      \EXE1_Instr_reg[9]_2\ => a_cache_n_19,
      EXE1_Instr_valid_reg_0 => \g.aregex_cpu_n_4\,
      EXE1_Instr_valid_reg_1 => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_2 => \g.aregex_cpu_n_16\,
      EXE1_Instr_valid_reg_3 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_1\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]_0\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]_0\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]_0\ => \EXE1_Pc_reg[5]\,
      EXE2_Instr_valid_reg_0 => \g.aregex_cpu_n_3\,
      EXE2_Instr_valid_reg_1 => buffer_n_40,
      \FETCH_REC_Instr[15]_i_3__0\ => content_reg_bram_0_2,
      \FETCH_REC_Instr[15]_i_3__0_0\ => \^head_reg[0]_1\,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      FETCH_REC_Instr_valid_reg_0 => a_cache_n_6,
      FETCH_REC_Instr_valid_reg_1 => buffer_n_53,
      Q(2 downto 0) => Q(2 downto 0),
      all_bb_full => all_bb_full,
      any_bb_accept => any_bb_accept,
      any_bb_running => any_bb_running,
      bb_accepts(0) => bb_accepts(0),
      bbs_go => bbs_go,
      content_reg_bram_0 => buffer_n_41,
      curState(0) => curState(0),
      \cur_state[2]_i_12\ => \cur_state[2]_i_12\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_0\,
      \cur_state_reg[0]\ => \cur_state_reg[0]\,
      \cur_state_reg[1]\ => \cur_state_reg[1]\,
      \cur_state_reg[1]_0\(0) => \cur_state_reg[1]_0\(0),
      \cur_state_reg[2]\(1 downto 0) => \cur_state_reg[2]\(1 downto 0),
      \head[6]_i_6__0_0\ => \head[6]_i_6__0\,
      \head[6]_i_6__0_1\ => \head[6]_i_6__0_0\,
      \head[6]_i_6__0_2\ => \head[6]_i_6__0_1\,
      \head[6]_i_6__0_3\ => \head[6]_i_6__0_2\,
      \head[6]_i_6__0_4\ => \head[6]_i_6__0_3\,
      \head[6]_i_6__0_5\ => \head[6]_i_6__0_4\,
      \head[6]_i_6__0_6\ => \head[6]_i_6__0_5\,
      \head[6]_i_6__0_7\ => \head[6]_i_6__0_6\,
      in_ready_packed(0) => \arbiter_output_pc_port/arbiter/in_ready_packed\(0),
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_89 is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]\ : out STD_LOGIC;
    \curState_reg[0]\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \curState_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \cur_state_reg[2]\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    \channel_old_latency[4]_i_4\ : out STD_LOGIC;
    \cur_state_reg[1]\ : out STD_LOGIC;
    \override_pc\\.ready\ : out STD_LOGIC;
    p_101_out : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[0]_1\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_state_reg[2]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \channel_old_latency[5]_i_2__5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cur_is_even_character : in STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    \channel_i\\.data102_in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[8]\ : in STD_LOGIC;
    \head_reg[0]_2\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[4]\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \channel_old_latency_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \switch2channel\\.ready\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    content_reg_bram_0_i_49 : in STD_LOGIC;
    content_reg_bram_0_i_49_0 : in STD_LOGIC;
    content_reg_bram_0_i_49_1 : in STD_LOGIC;
    content_reg_bram_0_i_49_2 : in STD_LOGIC;
    content_reg_bram_0_i_49_3 : in STD_LOGIC;
    content_reg_bram_0_i_49_4 : in STD_LOGIC;
    content_reg_bram_0_i_49_5 : in STD_LOGIC;
    content_reg_bram_0_i_49_6 : in STD_LOGIC;
    \channel_old_latency_reg[2]_1\ : in STD_LOGIC;
    \channel_old_latency_reg[2]_2\ : in STD_LOGIC;
    \curState_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_89 : entity is "engine";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_89 is
  signal \^addra\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal FETCH_REC_Instr_valid : STD_LOGIC;
  signal FETCH_SEND_not_stall : STD_LOGIC;
  signal a_cache_n_10 : STD_LOGIC;
  signal a_cache_n_11 : STD_LOGIC;
  signal a_cache_n_12 : STD_LOGIC;
  signal a_cache_n_13 : STD_LOGIC;
  signal a_cache_n_14 : STD_LOGIC;
  signal a_cache_n_15 : STD_LOGIC;
  signal a_cache_n_16 : STD_LOGIC;
  signal a_cache_n_17 : STD_LOGIC;
  signal a_cache_n_18 : STD_LOGIC;
  signal a_cache_n_19 : STD_LOGIC;
  signal a_cache_n_20 : STD_LOGIC;
  signal a_cache_n_21 : STD_LOGIC;
  signal a_cache_n_22 : STD_LOGIC;
  signal a_cache_n_23 : STD_LOGIC;
  signal a_cache_n_24 : STD_LOGIC;
  signal a_cache_n_25 : STD_LOGIC;
  signal a_cache_n_3 : STD_LOGIC;
  signal a_cache_n_4 : STD_LOGIC;
  signal a_cache_n_7 : STD_LOGIC;
  signal a_cache_n_9 : STD_LOGIC;
  signal buffer_n_31 : STD_LOGIC;
  signal buffer_n_32 : STD_LOGIC;
  signal buffer_n_41 : STD_LOGIC;
  signal buffer_n_42 : STD_LOGIC;
  signal buffer_n_43 : STD_LOGIC;
  signal curState : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cur_state_reg[2]\ : STD_LOGIC;
  signal fifo_cur_char_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fifo_even/from_memory\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \fifo_even/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_even_data_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_even_data_in_valid : STD_LOGIC;
  signal \fifo_odd/from_memory\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_odd_data_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_odd_data_in_valid : STD_LOGIC;
  signal \g.aregex_cpu_n_10\ : STD_LOGIC;
  signal \g.aregex_cpu_n_29\ : STD_LOGIC;
  signal \g.aregex_cpu_n_3\ : STD_LOGIC;
  signal \g.aregex_cpu_n_4\ : STD_LOGIC;
  signal \g.aregex_cpu_n_5\ : STD_LOGIC;
  signal \g.aregex_cpu_n_56\ : STD_LOGIC;
  signal \g.aregex_cpu_n_58\ : STD_LOGIC;
  signal \g.aregex_cpu_n_6\ : STD_LOGIC;
  signal \g.aregex_cpu_n_62\ : STD_LOGIC;
  signal \g.aregex_cpu_n_7\ : STD_LOGIC;
  signal \g.aregex_cpu_n_8\ : STD_LOGIC;
  signal \g.aregex_cpu_n_9\ : STD_LOGIC;
  signal \^head_reg[0]_1\ : STD_LOGIC;
  signal middle_next : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^slv_reg4_reg[0]\ : STD_LOGIC;
begin
  ADDRA(3 downto 0) <= \^addra\(3 downto 0);
  D(1 downto 0) <= \^d\(1 downto 0);
  \cur_state_reg[2]\ <= \^cur_state_reg[2]\;
  \head_reg[0]_1\ <= \^head_reg[0]_1\;
  \slv_reg4_reg[0]\ <= \^slv_reg4_reg[0]\;
a_cache: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_block_directly_mapped_90
     port map (
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      E(0) => a_cache_n_3,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      SR(0) => \^slv_reg4_reg[0]\,
      WEBWE(0) => WEBWE(0),
      content_reg_0 => a_cache_n_10,
      content_reg_1 => a_cache_n_11,
      content_reg_10 => a_cache_n_20,
      content_reg_11 => a_cache_n_21,
      content_reg_12 => a_cache_n_22,
      content_reg_13 => a_cache_n_23,
      content_reg_14 => a_cache_n_24,
      content_reg_15 => a_cache_n_25,
      content_reg_2 => a_cache_n_12,
      content_reg_3 => a_cache_n_13,
      content_reg_4 => a_cache_n_14,
      content_reg_5 => a_cache_n_15,
      content_reg_6 => a_cache_n_16,
      content_reg_7 => a_cache_n_17,
      content_reg_8 => a_cache_n_18,
      content_reg_9 => a_cache_n_19,
      curState(0) => curState(0),
      \curState_reg[0]_0\ => \curState_reg[0]\,
      \curState_reg[0]_1\ => a_cache_n_4,
      \curState_reg[0]_2\(0) => \curState_reg[0]_0\(0),
      \curState_reg[0]_3\(0) => FETCH_SEND_not_stall,
      \curState_reg[0]_4\ => a_cache_n_9,
      \curState_reg[0]_5\ => \g.aregex_cpu_n_29\,
      \curState_reg[0]_6\ => \curState_reg[0]_1\,
      \head_reg[0]\ => buffer_n_43,
      \head_reg[0]_0\ => \head_reg[0]_2\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \old_grant_reg[0]\ => \g.aregex_cpu_n_62\,
      \old_grant_reg[0]_0\ => buffer_n_41,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_1\,
      p_0_in(0) => \fifo_even/p_0_in\(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aclk_0 => a_cache_n_7
    );
\buffer\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ping_pong_buffer_91
     port map (
      CO(0) => CO(0),
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      DINADIN(7 downto 0) => fifo_even_data_in(7 downto 0),
      DOUTBDOUT(7 downto 0) => \fifo_even/from_memory\(7 downto 0),
      E(0) => fifo_even_data_in_valid,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => \^slv_reg4_reg[0]\,
      \channel_old_latency[4]_i_4\ => \channel_old_latency[4]_i_4\,
      \channel_old_latency[5]_i_2__5\(0) => \channel_old_latency[5]_i_2__5\(0),
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      \channel_old_latency_reg[2]_0\ => \channel_old_latency_reg[2]_0\,
      \channel_old_latency_reg[2]_1\ => \channel_old_latency_reg[2]_1\,
      \channel_old_latency_reg[2]_2\ => \channel_old_latency_reg[2]_2\,
      \channel_old_latency_reg[4]\ => \channel_old_latency_reg[4]\,
      content_reg_bram_0(7 downto 0) => \fifo_odd/from_memory\(7 downto 0),
      content_reg_bram_0_0(7 downto 0) => fifo_odd_data_in(7 downto 0),
      content_reg_bram_0_1 => a_cache_n_9,
      cur_is_even_character => cur_is_even_character,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\,
      \cur_is_even_character_reg_rep__1_0\ => \cur_is_even_character_reg_rep__1_0\,
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_2\,
      \cur_is_even_character_reg_rep__1_3\ => buffer_n_42,
      \cur_state_reg[1]\ => \cur_state_reg[1]\,
      \cur_state_reg[1]_0\ => buffer_n_41,
      \head[6]_i_3\ => \^cur_state_reg[2]\,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[0]_0\ => \head_reg[0]_0\,
      \head_reg[0]_1\ => \^head_reg[0]_1\,
      \head_reg[0]_2\(0) => a_cache_n_3,
      \middle_reg[0]\ => \g.aregex_cpu_n_58\,
      \middle_reg[7]\(7 downto 0) => middle_next(7 downto 0),
      \middle_reg[7]_0\(7) => \g.aregex_cpu_n_3\,
      \middle_reg[7]_0\(6) => \g.aregex_cpu_n_4\,
      \middle_reg[7]_0\(5) => \g.aregex_cpu_n_5\,
      \middle_reg[7]_0\(4) => \g.aregex_cpu_n_6\,
      \middle_reg[7]_0\(3) => \g.aregex_cpu_n_7\,
      \middle_reg[7]_0\(2) => \g.aregex_cpu_n_8\,
      \middle_reg[7]_0\(1) => \g.aregex_cpu_n_9\,
      \middle_reg[7]_0\(0) => \g.aregex_cpu_n_10\,
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      min_latency1_carry_i_8 => \head_reg[0]_2\,
      \override_pc\\.ready\ => \override_pc\\.ready\,
      p_0_in(0) => \fifo_even/p_0_in\(0),
      p_101_out => p_101_out,
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[1]\ => buffer_n_31,
      \state_cur_reg[1]_0\ => buffer_n_32,
      \state_cur_reg[2]\ => a_cache_n_4,
      \state_cur_reg[2]_0\ => \g.aregex_cpu_n_56\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \tail_reg[3]\ => buffer_n_43,
      \tail_reg[4]\(0) => fifo_odd_data_in_valid
    );
\g.aregex_cpu\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_cpu_pipelined_92
     port map (
      CO(0) => CO(0),
      D(7 downto 6) => \^d\(1 downto 0),
      D(5 downto 2) => \^addra\(3 downto 0),
      D(1 downto 0) => fifo_cur_char_data_out(1 downto 0),
      DINADIN(7 downto 0) => fifo_even_data_in(7 downto 0),
      DOUTBDOUT(7 downto 0) => \fifo_even/from_memory\(7 downto 0),
      E(0) => FETCH_SEND_not_stall,
      \EXE1_Instr_reg[0]_0\ => a_cache_n_10,
      \EXE1_Instr_reg[10]_0\ => a_cache_n_20,
      \EXE1_Instr_reg[11]_0\ => a_cache_n_21,
      \EXE1_Instr_reg[12]_0\ => a_cache_n_22,
      \EXE1_Instr_reg[13]_0\ => a_cache_n_23,
      \EXE1_Instr_reg[14]_0\ => a_cache_n_24,
      \EXE1_Instr_reg[15]_0\ => a_cache_n_25,
      \EXE1_Instr_reg[1]_0\ => a_cache_n_11,
      \EXE1_Instr_reg[2]_0\ => a_cache_n_12,
      \EXE1_Instr_reg[3]_0\ => a_cache_n_13,
      \EXE1_Instr_reg[4]_0\ => a_cache_n_14,
      \EXE1_Instr_reg[5]_0\ => a_cache_n_15,
      \EXE1_Instr_reg[6]_0\ => a_cache_n_16,
      \EXE1_Instr_reg[7]_0\ => a_cache_n_17,
      \EXE1_Instr_reg[8]_0\ => a_cache_n_18,
      \EXE1_Instr_reg[9]_0\ => \EXE1_Instr_reg[9]\,
      \EXE1_Instr_reg[9]_1\ => a_cache_n_19,
      EXE1_Instr_valid_reg_0 => \g.aregex_cpu_n_29\,
      EXE1_Instr_valid_reg_1(8 downto 0) => DINADIN(8 downto 0),
      EXE1_Instr_valid_reg_2 => \g.aregex_cpu_n_62\,
      EXE1_Instr_valid_reg_3 => EXE1_Instr_valid_reg,
      EXE2_Instr_valid_reg_0 => \^head_reg[0]_1\,
      FETCH_REC_Instr_valid => FETCH_REC_Instr_valid,
      FETCH_REC_Instr_valid_reg_0 => a_cache_n_7,
      FETCH_REC_Instr_valid_reg_1 => buffer_n_42,
      SR(0) => \^slv_reg4_reg[0]\,
      bb_accepts(0) => bb_accepts(0),
      bbs_go => bbs_go,
      \channel_i\\.data102_in\(8 downto 0) => \channel_i\\.data102_in\(8 downto 0),
      content_reg_bram_0(8 downto 0) => content_reg_bram_0(8 downto 0),
      content_reg_bram_0_i_49_0 => content_reg_bram_0_i_49,
      content_reg_bram_0_i_49_1 => content_reg_bram_0_i_49_0,
      content_reg_bram_0_i_49_2 => content_reg_bram_0_i_49_1,
      content_reg_bram_0_i_49_3 => content_reg_bram_0_i_49_2,
      content_reg_bram_0_i_49_4 => content_reg_bram_0_i_49_3,
      content_reg_bram_0_i_49_5 => content_reg_bram_0_i_49_4,
      content_reg_bram_0_i_49_6 => content_reg_bram_0_i_49_5,
      content_reg_bram_0_i_49_7 => content_reg_bram_0_i_49_6,
      curState(0) => curState(0),
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg(7) => \g.aregex_cpu_n_3\,
      cur_is_even_character_reg(6) => \g.aregex_cpu_n_4\,
      cur_is_even_character_reg(5) => \g.aregex_cpu_n_5\,
      cur_is_even_character_reg(4) => \g.aregex_cpu_n_6\,
      cur_is_even_character_reg(3) => \g.aregex_cpu_n_7\,
      cur_is_even_character_reg(2) => \g.aregex_cpu_n_8\,
      cur_is_even_character_reg(1) => \g.aregex_cpu_n_9\,
      cur_is_even_character_reg(0) => \g.aregex_cpu_n_10\,
      cur_is_even_character_reg_0(7 downto 0) => middle_next(7 downto 0),
      cur_is_even_character_reg_1(7 downto 0) => fifo_odd_data_in(7 downto 0),
      \cur_is_even_character_reg_rep__1\(0) => fifo_odd_data_in_valid,
      \cur_is_even_character_reg_rep__1_0\ => \g.aregex_cpu_n_56\,
      \cur_is_even_character_reg_rep__1_1\(0) => fifo_even_data_in_valid,
      \cur_is_even_character_reg_rep__1_2\ => \g.aregex_cpu_n_58\,
      \cur_state[2]_i_12\ => \cur_state[2]_i_12\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_0\,
      \cur_state_reg[2]\ => \^cur_state_reg[2]\,
      \cur_state_reg[2]_0\ => \cur_state_reg[2]_0\,
      \middle_reg[7]\ => buffer_n_32,
      \middle_reg[7]_0\(7 downto 0) => \fifo_odd/from_memory\(7 downto 0),
      \middle_reg[7]_1\ => buffer_n_31,
      \middle_reg[8]\(8 downto 0) => DOUTBDOUT(8 downto 0),
      \middle_reg[8]_0\ => \middle_reg[8]\,
      \old_grant_reg[0]\(2 downto 0) => \old_grant_reg[0]\(2 downto 0),
      \old_grant_reg[0]_0\ => \old_grant_reg[0]_0\,
      p_0_in(0) => p_0_in(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \tail_reg[0]\,
      \tail_reg[4]\ => \head_reg[0]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced is
  port (
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \head_reg[2]\ : out STD_LOGIC;
    \head_reg[1]\ : out STD_LOGIC;
    \cur_state_reg[0]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    cur_is_even_character_reg_rep_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_state_reg[2]\ : out STD_LOGIC;
    bram_r_valid : out STD_LOGIC;
    \memory_for_cc\\.addr\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \EXE1_Instr_reg[10]\ : out STD_LOGIC;
    \cur_state_reg[2]_0\ : out STD_LOGIC;
    \cur_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_cc_pointer_reg[3]\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_0\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_1\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_2\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_3\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_4\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_5\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_6\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \switch2channel\\.valid\ : out STD_LOGIC;
    \EXE1_Instr_reg[12]\ : out STD_LOGIC;
    \in_0\\.data\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \EXE1_Instr_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \memory_bb\\.valid\ : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[9]_1\ : out STD_LOGIC;
    \switch2cpu\\.latency\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC;
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    content_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \channel_old_latency_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[4]_0\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    input_pc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \switch2channel\\.latency__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\ : in STD_LOGIC;
    \cur_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    any_bb_running : in STD_LOGIC;
    bb_accepts : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_state_reg[2]_1\ : in STD_LOGIC;
    \cur_state_reg[2]_2\ : in STD_LOGIC;
    \cur_state_reg[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    all_bb_full : in STD_LOGIC;
    \old_grant_reg[0]_i_15\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FETCH_REC_Pc_reg[7]\ : in STD_LOGIC;
    \cur_state[2]_i_11\ : in STD_LOGIC;
    \cur_state[1]_i_5\ : in STD_LOGIC;
    content_reg_bram_0_0 : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    \old_grant[6]_i_6\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0\ : in STD_LOGIC;
    \curState_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced is
begin
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine
     port map (
      ADDRA(3 downto 0) => D(3 downto 0),
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      CO(0) => CO(0),
      D(1 downto 0) => D(5 downto 4),
      DI(0) => DI(0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      \EXE1_Instr_reg[10]\ => \EXE1_Instr_reg[10]\,
      \EXE1_Instr_reg[10]_0\(2 downto 0) => \EXE1_Instr_reg[10]_0\(2 downto 0),
      \EXE1_Instr_reg[12]\ => \EXE1_Instr_reg[12]\,
      \EXE1_Instr_reg[8]\(0) => \EXE1_Instr_reg[8]\(0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      \EXE1_Instr_reg[9]_0\(0) => \EXE1_Instr_reg[9]_0\(0),
      \EXE1_Instr_reg[9]_1\ => \EXE1_Instr_reg[9]_1\,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0 => FETCH_REC_Instr_valid_reg_0,
      \FETCH_REC_Pc_reg[7]\ => \FETCH_REC_Pc_reg[7]\,
      O(5 downto 0) => O(5 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      all_bb_full => all_bb_full,
      any_bb_running => any_bb_running,
      bb_accepts(1 downto 0) => bb_accepts(1 downto 0),
      bram_r_valid => bram_r_valid,
      \channel_old_latency_reg[0]\(3 downto 0) => \channel_old_latency_reg[0]\(3 downto 0),
      \channel_old_latency_reg[0]_0\ => \channel_old_latency_reg[0]_0\(0),
      \channel_old_latency_reg[4]\(0) => \channel_old_latency_reg[4]\(0),
      \channel_old_latency_reg[4]_0\ => \channel_old_latency_reg[4]_0\,
      content_reg(0) => content_reg(0),
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0 => content_reg_bram_0_0,
      content_reg_bram_0_1 => content_reg_bram_0_1,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \cur_cc_pointer_reg[2]\ => \cur_cc_pointer_reg[2]\,
      \cur_cc_pointer_reg[2]_0\ => \cur_cc_pointer_reg[2]_0\,
      \cur_cc_pointer_reg[2]_1\ => \cur_cc_pointer_reg[2]_1\,
      \cur_cc_pointer_reg[2]_2\ => \cur_cc_pointer_reg[2]_2\,
      \cur_cc_pointer_reg[2]_3\ => \cur_cc_pointer_reg[2]_3\,
      \cur_cc_pointer_reg[2]_4\ => \cur_cc_pointer_reg[2]_4\,
      \cur_cc_pointer_reg[2]_5\ => \cur_cc_pointer_reg[2]_5\,
      \cur_cc_pointer_reg[2]_6\ => \cur_cc_pointer_reg[2]_6\,
      \cur_cc_pointer_reg[3]\ => \cur_cc_pointer_reg[3]\,
      cur_is_even_character_reg_rep => cur_is_even_character_reg_rep,
      cur_is_even_character_reg_rep_0 => cur_is_even_character_reg_rep_0(0),
      \cur_state[1]_i_5\ => \cur_state[1]_i_5\,
      \cur_state[2]_i_11\ => \cur_state[2]_i_11\,
      \cur_state_reg[0]\ => \cur_state_reg[0]\,
      \cur_state_reg[0]_0\(0) => \cur_state_reg[0]_0\(0),
      \cur_state_reg[0]_1\(3 downto 0) => \cur_state_reg[0]_1\(3 downto 0),
      \cur_state_reg[2]\ => \cur_state_reg[2]\,
      \cur_state_reg[2]_0\ => \cur_state_reg[2]_0\,
      \cur_state_reg[2]_1\ => \cur_state_reg[2]_1\,
      \cur_state_reg[2]_2\ => \cur_state_reg[2]_2\,
      \cur_state_reg[2]_3\(0) => \cur_state_reg[2]_3\(0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(2 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\(2 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\(2 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\(0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\(0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(5 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(5 downto 0),
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[1]\ => \head_reg[1]\,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[5]\(0) => \head_reg[5]\(0),
      \in_0\\.data\(8 downto 0) => \in_0\\.data\(8 downto 0),
      input_pc(7 downto 0) => input_pc(7 downto 0),
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \memory_bb\\.valid\ => \memory_bb\\.valid\,
      \memory_for_cc\\.addr\(5 downto 0) => \memory_for_cc\\.addr\(5 downto 0),
      \old_grant[6]_i_6\ => \old_grant[6]_i_6\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_i_15\(63 downto 0) => \old_grant_reg[0]_i_15\(63 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.latency__0\(3 downto 0) => \switch2channel\\.latency__0\(3 downto 0),
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \switch2cpu\\.latency\(1 downto 0) => \switch2cpu\\.latency\(1 downto 0),
      \tail_reg[0]\ => \tail_reg[0]\,
      \tail_reg[0]_0\ => \tail_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_30_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \head_reg[0]_1\ : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \old_grant_reg[6]\ : in STD_LOGIC;
    \old_grant_reg[6]_0\ : in STD_LOGIC;
    \old_grant_reg[6]_1\ : in STD_LOGIC;
    \old_grant_reg[6]_2\ : in STD_LOGIC;
    \old_grant_reg[6]_3\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[1]_i_2\ : in STD_LOGIC;
    \cur_state[1]_i_2_0\ : in STD_LOGIC;
    \head[6]_i_6__4\ : in STD_LOGIC;
    \head[6]_i_6__4_0\ : in STD_LOGIC;
    \head[6]_i_6__4_1\ : in STD_LOGIC;
    \head[6]_i_6__4_2\ : in STD_LOGIC;
    \head[6]_i_6__4_3\ : in STD_LOGIC;
    \head[6]_i_6__4_4\ : in STD_LOGIC;
    \head[6]_i_6__4_5\ : in STD_LOGIC;
    \head[6]_i_6__4_6\ : in STD_LOGIC;
    \min_latency1_carry_i_8__4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_22 : entity is "engine_interfaced";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_22 is
begin
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_24
     port map (
      ADDRA(3 downto 0) => D(3 downto 0),
      CO(0) => CO(0),
      D(1 downto 0) => D(5 downto 4),
      DI(1 downto 0) => DI(1 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      WEBWE(1 downto 0) => WEBWE(1 downto 0),
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(0) => content_reg_bram_0_0(0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2 => content_reg_bram_0_2,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\(2),
      \cur_is_even_character_reg_rep__1_0\(0) => \cur_is_even_character_reg_rep__1\(1),
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_0\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_state[1]_i_2\ => \cur_state[1]_i_2\,
      \cur_state[1]_i_2_0\ => \cur_state[1]_i_2_0\,
      \head[6]_i_6__4\ => \head[6]_i_6__4\,
      \head[6]_i_6__4_0\ => \head[6]_i_6__4_0\,
      \head[6]_i_6__4_1\ => \head[6]_i_6__4_1\,
      \head[6]_i_6__4_2\ => \head[6]_i_6__4_2\,
      \head[6]_i_6__4_3\ => \head[6]_i_6__4_3\,
      \head[6]_i_6__4_4\ => \head[6]_i_6__4_4\,
      \head[6]_i_6__4_5\ => \head[6]_i_6__4_5\,
      \head[6]_i_6__4_6\ => \head[6]_i_6__4_6\,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[0]_0\ => \head_reg[0]_0\,
      \head_reg[0]_1\ => \cur_is_even_character_reg_rep__1\(0),
      \head_reg[0]_2\ => \head_reg[0]_1\,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \head_reg[2]_0\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      \min_latency1_carry_i_8__4\ => \min_latency1_carry_i_8__4\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[6]\ => \old_grant_reg[6]\,
      \old_grant_reg[6]_0\ => \old_grant_reg[6]_0\,
      \old_grant_reg[6]_1\ => \old_grant_reg[6]_1\,
      \old_grant_reg[6]_2\ => \old_grant_reg[6]_2\,
      \old_grant_reg[6]_3\ => \old_grant_reg[6]_3\,
      p_0_in(0) => p_0_in(0),
      p_30_out(3 downto 0) => p_30_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \slv_reg4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[6]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    p_44_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \head_reg[0]_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \old_grant_reg[5]\ : in STD_LOGIC;
    \old_grant_reg[5]_0\ : in STD_LOGIC;
    \old_grant_reg[5]_1\ : in STD_LOGIC;
    \old_grant_reg[5]_2\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[1]_i_2\ : in STD_LOGIC;
    \cur_state[1]_i_2_0\ : in STD_LOGIC;
    \head[6]_i_6__3\ : in STD_LOGIC;
    \head[6]_i_6__3_0\ : in STD_LOGIC;
    \head[6]_i_6__3_1\ : in STD_LOGIC;
    \head[6]_i_6__3_2\ : in STD_LOGIC;
    \head[6]_i_6__3_3\ : in STD_LOGIC;
    \head[6]_i_6__3_4\ : in STD_LOGIC;
    \head[6]_i_6__3_5\ : in STD_LOGIC;
    \head[6]_i_6__3_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_35 : entity is "engine_interfaced";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_35 is
begin
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_37
     port map (
      ADDRA(3 downto 0) => D(3 downto 0),
      CO(0) => CO(0),
      D(1 downto 0) => D(5 downto 4),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      \FETCH_REC_Pc_reg[6]\ => \FETCH_REC_Pc_reg[6]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      WEBWE(0) => WEBWE(0),
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2(0) => content_reg_bram_0_2(0),
      content_reg_bram_0_3(7 downto 0) => content_reg_bram_0_3(7 downto 0),
      content_reg_bram_0_4 => content_reg_bram_0_4,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\(2),
      \cur_is_even_character_reg_rep__1_0\(0) => \cur_is_even_character_reg_rep__1\(1),
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_0\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_state[1]_i_2\ => \cur_state[1]_i_2\,
      \cur_state[1]_i_2_0\ => \cur_state[1]_i_2_0\,
      \head[6]_i_6__3\ => \head[6]_i_6__3\,
      \head[6]_i_6__3_0\ => \head[6]_i_6__3_0\,
      \head[6]_i_6__3_1\ => \head[6]_i_6__3_1\,
      \head[6]_i_6__3_2\ => \head[6]_i_6__3_2\,
      \head[6]_i_6__3_3\ => \head[6]_i_6__3_3\,
      \head[6]_i_6__3_4\ => \head[6]_i_6__3_4\,
      \head[6]_i_6__3_5\ => \head[6]_i_6__3_5\,
      \head[6]_i_6__3_6\ => \head[6]_i_6__3_6\,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[0]_0\ => \cur_is_even_character_reg_rep__1\(0),
      \head_reg[0]_1\ => \head_reg[0]_0\,
      \head_reg[0]_2\ => \head_reg[0]_1\,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \head_reg[2]_0\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[5]\ => \old_grant_reg[5]\,
      \old_grant_reg[5]_0\ => \old_grant_reg[5]_0\,
      \old_grant_reg[5]_1\ => \old_grant_reg[5]_1\,
      \old_grant_reg[5]_2\ => \old_grant_reg[5]_2\,
      p_0_in(0) => p_0_in(0),
      p_44_out(3 downto 0) => p_44_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg4_reg[0]\(0) => \slv_reg4_reg[0]\(0),
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    content_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_58_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \old_grant_reg[4]\ : in STD_LOGIC;
    \old_grant_reg[4]_0\ : in STD_LOGIC;
    \old_grant_reg[4]_1\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    \head[6]_i_6__2\ : in STD_LOGIC;
    \head[6]_i_6__2_0\ : in STD_LOGIC;
    \head[6]_i_6__2_1\ : in STD_LOGIC;
    \head[6]_i_6__2_2\ : in STD_LOGIC;
    \head[6]_i_6__2_3\ : in STD_LOGIC;
    \head[6]_i_6__2_4\ : in STD_LOGIC;
    \head[6]_i_6__2_5\ : in STD_LOGIC;
    \head[6]_i_6__2_6\ : in STD_LOGIC;
    \min_latency1_carry_i_8__2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_48 : entity is "engine_interfaced";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_48 is
begin
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_50
     port map (
      ADDRA(3 downto 0) => D(3 downto 0),
      CO(0) => CO(0),
      D(1 downto 0) => D(5 downto 4),
      DI(1 downto 0) => DI(1 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      WEBWE(0) => WEBWE(0),
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg(0) => content_reg(0),
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(0) => content_reg_bram_0_0(0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2 => content_reg_bram_0_2,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      cur_is_even_character => cur_is_even_character,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\(2),
      \cur_is_even_character_reg_rep__1_0\(0) => \cur_is_even_character_reg_rep__1\(1),
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_0\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_state[2]_i_12\ => \cur_state[2]_i_12\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_0\,
      \head[6]_i_6__2\ => \head[6]_i_6__2\,
      \head[6]_i_6__2_0\ => \head[6]_i_6__2_0\,
      \head[6]_i_6__2_1\ => \head[6]_i_6__2_1\,
      \head[6]_i_6__2_2\ => \head[6]_i_6__2_2\,
      \head[6]_i_6__2_3\ => \head[6]_i_6__2_3\,
      \head[6]_i_6__2_4\ => \head[6]_i_6__2_4\,
      \head[6]_i_6__2_5\ => \head[6]_i_6__2_5\,
      \head[6]_i_6__2_6\ => \head[6]_i_6__2_6\,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[0]_0\ => \head_reg[0]_0\,
      \head_reg[0]_1\ => \cur_is_even_character_reg_rep__1\(0),
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \head_reg[2]_0\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      \min_latency1_carry_i_8__2\ => \min_latency1_carry_i_8__2\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[4]\ => \old_grant_reg[4]\,
      \old_grant_reg[4]_0\ => \old_grant_reg[4]_0\,
      \old_grant_reg[4]_1\ => \old_grant_reg[4]_1\,
      p_0_in(0) => p_0_in(0),
      p_58_out(3 downto 0) => p_58_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_61 is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \slv_reg4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_72_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \head_reg[0]_1\ : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \old_grant_reg[3]\ : in STD_LOGIC;
    \old_grant_reg[3]_0\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    \head[6]_i_6__1\ : in STD_LOGIC;
    \head[6]_i_6__1_0\ : in STD_LOGIC;
    \head[6]_i_6__1_1\ : in STD_LOGIC;
    \head[6]_i_6__1_2\ : in STD_LOGIC;
    \head[6]_i_6__1_3\ : in STD_LOGIC;
    \head[6]_i_6__1_4\ : in STD_LOGIC;
    \head[6]_i_6__1_5\ : in STD_LOGIC;
    \head[6]_i_6__1_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cur_is_even_character : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_61 : entity is "engine_interfaced";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_61 is
begin
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_63
     port map (
      ADDRA(3 downto 0) => D(3 downto 0),
      CO(0) => CO(0),
      D(1 downto 0) => D(5 downto 4),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      \EXE1_Instr_reg[9]_0\ => \EXE1_Instr_reg[9]_0\,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      WEBWE(0) => WEBWE(0),
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2(0) => content_reg_bram_0_2(0),
      content_reg_bram_0_3(7 downto 0) => content_reg_bram_0_3(7 downto 0),
      content_reg_bram_0_4 => content_reg_bram_0_4,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      cur_is_even_character => cur_is_even_character,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\(2),
      \cur_is_even_character_reg_rep__1_0\(0) => \cur_is_even_character_reg_rep__1\(1),
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_0\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_state[2]_i_12\ => \cur_state[2]_i_12\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_0\,
      \head[6]_i_6__1\ => \head[6]_i_6__1\,
      \head[6]_i_6__1_0\ => \head[6]_i_6__1_0\,
      \head[6]_i_6__1_1\ => \head[6]_i_6__1_1\,
      \head[6]_i_6__1_2\ => \head[6]_i_6__1_2\,
      \head[6]_i_6__1_3\ => \head[6]_i_6__1_3\,
      \head[6]_i_6__1_4\ => \head[6]_i_6__1_4\,
      \head[6]_i_6__1_5\ => \head[6]_i_6__1_5\,
      \head[6]_i_6__1_6\ => \head[6]_i_6__1_6\,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[0]_0\ => \head_reg[0]_0\,
      \head_reg[0]_1\ => \cur_is_even_character_reg_rep__1\(0),
      \head_reg[0]_2\ => \head_reg[0]_1\,
      \head_reg[2]\ => \head_reg[2]\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[3]\ => \old_grant_reg[3]\,
      \old_grant_reg[3]_0\ => \old_grant_reg[3]_0\,
      p_0_in(0) => p_0_in(0),
      p_72_out(3 downto 0) => p_72_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg4_reg[0]\(0) => \slv_reg4_reg[0]\(0),
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_74 is
  port (
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cur_is_even_character_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cur_is_even_character_reg_0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cur_is_even_character_reg_1 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_state_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    p_86_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \head_reg[0]_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    any_bb_accept : in STD_LOGIC;
    all_bb_full : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    any_bb_running : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \cur_state_reg[0]\ : in STD_LOGIC;
    \old_grant_reg[2]\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    \head[6]_i_6__0\ : in STD_LOGIC;
    \head[6]_i_6__0_0\ : in STD_LOGIC;
    \head[6]_i_6__0_1\ : in STD_LOGIC;
    \head[6]_i_6__0_2\ : in STD_LOGIC;
    \head[6]_i_6__0_3\ : in STD_LOGIC;
    \head[6]_i_6__0_4\ : in STD_LOGIC;
    \head[6]_i_6__0_5\ : in STD_LOGIC;
    \head[6]_i_6__0_6\ : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_74 : entity is "engine_interfaced";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_74 is
begin
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_76
     port map (
      ADDRA(3 downto 0) => D(3 downto 0),
      CO(0) => CO(0),
      D(1 downto 0) => D(5 downto 4),
      DI(1 downto 0) => DI(1 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      WEBWE(0) => WEBWE(0),
      all_bb_full => all_bb_full,
      any_bb_accept => any_bb_accept,
      any_bb_running => any_bb_running,
      bb_accepts(0) => bb_accepts(0),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(0) => content_reg_bram_0_0(0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2 => content_reg_bram_0_2,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg => cur_is_even_character_reg(2),
      cur_is_even_character_reg_0(0) => cur_is_even_character_reg(1),
      cur_is_even_character_reg_1 => cur_is_even_character_reg_0,
      cur_is_even_character_reg_2 => cur_is_even_character_reg_1,
      \cur_state[2]_i_12\ => \cur_state[2]_i_12\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_0\,
      \cur_state_reg[0]\ => \cur_state_reg[0]\,
      \cur_state_reg[1]\ => \cur_state_reg[1]\,
      \cur_state_reg[1]_0\(0) => \cur_state_reg[1]_0\(0),
      \cur_state_reg[2]\(1 downto 0) => \cur_state_reg[2]\(1 downto 0),
      \head[6]_i_6__0\ => \head[6]_i_6__0\,
      \head[6]_i_6__0_0\ => \head[6]_i_6__0_0\,
      \head[6]_i_6__0_1\ => \head[6]_i_6__0_1\,
      \head[6]_i_6__0_2\ => \head[6]_i_6__0_2\,
      \head[6]_i_6__0_3\ => \head[6]_i_6__0_3\,
      \head[6]_i_6__0_4\ => \head[6]_i_6__0_4\,
      \head[6]_i_6__0_5\ => \head[6]_i_6__0_5\,
      \head[6]_i_6__0_6\ => \head[6]_i_6__0_6\,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[0]_0\ => cur_is_even_character_reg(0),
      \head_reg[0]_1\ => \head_reg[0]_0\,
      \head_reg[0]_2\ => \head_reg[0]_1\,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \head_reg[2]_0\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[2]\ => \old_grant_reg[2]\,
      p_0_in(0) => p_0_in(0),
      p_86_out(3 downto 0) => p_86_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_87 is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \curState_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \cur_state_reg[2]\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__1_2\ : out STD_LOGIC;
    \channel_old_latency[4]_i_4\ : out STD_LOGIC;
    \cur_state_reg[1]\ : out STD_LOGIC;
    \override_pc\\.ready\ : out STD_LOGIC;
    p_101_out : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[0]_1\ : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_state_reg[2]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \channel_old_latency[5]_i_2__5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cur_is_even_character : in STD_LOGIC;
    \old_grant_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    \channel_i\\.data102_in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[8]\ : in STD_LOGIC;
    \head_reg[0]_2\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[4]\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \channel_old_latency_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \switch2channel\\.ready\ : in STD_LOGIC;
    \tail_reg[0]\ : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    content_reg_bram_0_i_49 : in STD_LOGIC;
    content_reg_bram_0_i_49_0 : in STD_LOGIC;
    content_reg_bram_0_i_49_1 : in STD_LOGIC;
    content_reg_bram_0_i_49_2 : in STD_LOGIC;
    content_reg_bram_0_i_49_3 : in STD_LOGIC;
    content_reg_bram_0_i_49_4 : in STD_LOGIC;
    content_reg_bram_0_i_49_5 : in STD_LOGIC;
    content_reg_bram_0_i_49_6 : in STD_LOGIC;
    \channel_old_latency_reg[2]_1\ : in STD_LOGIC;
    \channel_old_latency_reg[2]_2\ : in STD_LOGIC;
    \curState_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_87 : entity is "engine_interfaced";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_87 is
begin
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_89
     port map (
      ADDRA(3 downto 0) => D(3 downto 0),
      CO(0) => CO(0),
      D(1 downto 0) => D(5 downto 4),
      DI(1 downto 0) => DI(1 downto 0),
      DINADIN(8 downto 0) => DINADIN(8 downto 0),
      DOUTBDOUT(8 downto 0) => DOUTBDOUT(8 downto 0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      WEBWE(0) => WEBWE(0),
      bb_accepts(0) => bb_accepts(0),
      bbs_go => bbs_go,
      \channel_i\\.data102_in\(8 downto 0) => \channel_i\\.data102_in\(8 downto 0),
      \channel_old_latency[4]_i_4\ => \channel_old_latency[4]_i_4\,
      \channel_old_latency[5]_i_2__5\(0) => \channel_old_latency[5]_i_2__5\(0),
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      \channel_old_latency_reg[2]_0\ => \channel_old_latency_reg[2]_0\,
      \channel_old_latency_reg[2]_1\ => \channel_old_latency_reg[2]_1\,
      \channel_old_latency_reg[2]_2\ => \channel_old_latency_reg[2]_2\,
      \channel_old_latency_reg[4]\ => \channel_old_latency_reg[4]\,
      content_reg_bram_0(8 downto 0) => content_reg_bram_0(8 downto 0),
      content_reg_bram_0_i_49 => content_reg_bram_0_i_49,
      content_reg_bram_0_i_49_0 => content_reg_bram_0_i_49_0,
      content_reg_bram_0_i_49_1 => content_reg_bram_0_i_49_1,
      content_reg_bram_0_i_49_2 => content_reg_bram_0_i_49_2,
      content_reg_bram_0_i_49_3 => content_reg_bram_0_i_49_3,
      content_reg_bram_0_i_49_4 => content_reg_bram_0_i_49_4,
      content_reg_bram_0_i_49_5 => content_reg_bram_0_i_49_5,
      content_reg_bram_0_i_49_6 => content_reg_bram_0_i_49_6,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\(0) => \curState_reg[0]_0\(0),
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      cur_is_even_character => cur_is_even_character,
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\,
      \cur_is_even_character_reg_rep__1_0\ => \cur_is_even_character_reg_rep__1_0\,
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_1\,
      \cur_is_even_character_reg_rep__1_2\ => \cur_is_even_character_reg_rep__1_2\,
      \cur_state[2]_i_12\ => \cur_state[2]_i_12\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_0\,
      \cur_state_reg[1]\ => \cur_state_reg[1]\,
      \cur_state_reg[2]\ => \cur_state_reg[2]\,
      \cur_state_reg[2]_0\ => \cur_state_reg[2]_0\,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[0]_0\ => \head_reg[0]_0\,
      \head_reg[0]_1\ => \head_reg[0]_1\,
      \head_reg[0]_2\ => \head_reg[0]_2\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[8]\ => \middle_reg[8]\,
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      \old_grant_reg[0]\(2 downto 0) => \old_grant_reg[0]\(2 downto 0),
      \old_grant_reg[0]_0\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_1\,
      \override_pc\\.ready\ => \override_pc\\.ready\,
      p_0_in(0) => p_0_in(0),
      p_101_out => p_101_out,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg4_reg[0]\ => SR(0),
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \tail_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_9 is
  port (
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \head_reg[0]_0\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \cur_is_even_character_reg_rep__0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_is_even_character_reg_rep__0_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_is_even_character_reg_rep__0_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \switch2channel\\.valid\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    content_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_16_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_old_latency_reg[1]\ : in STD_LOGIC;
    \head_reg[0]_1\ : in STD_LOGIC;
    \channel_old_latency_reg[2]\ : in STD_LOGIC;
    min_latency1_carry : in STD_LOGIC;
    \channel_old_latency_reg[1]_0\ : in STD_LOGIC;
    min_latency1_carry_0 : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[1]_1\ : in STD_LOGIC;
    \old_grant[6]_i_6\ : in STD_LOGIC;
    \old_grant[7]_i_2\ : in STD_LOGIC;
    \switch2channel\\.ready\ : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[1]_i_2\ : in STD_LOGIC;
    \cur_state[1]_i_2_0\ : in STD_LOGIC;
    \head[6]_i_6__5\ : in STD_LOGIC;
    \head[6]_i_6__5_0\ : in STD_LOGIC;
    \head[6]_i_6__5_1\ : in STD_LOGIC;
    \head[6]_i_6__5_2\ : in STD_LOGIC;
    \head[6]_i_6__5_3\ : in STD_LOGIC;
    \head[6]_i_6__5_4\ : in STD_LOGIC;
    \head[6]_i_6__5_5\ : in STD_LOGIC;
    \head[6]_i_6__5_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_9 : entity is "engine_interfaced";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_9 is
begin
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_11
     port map (
      ADDRA(3 downto 0) => D(3 downto 0),
      CO(0) => CO(0),
      D(1 downto 0) => D(5 downto 4),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]\,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      WEBWE(0) => WEBWE(0),
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(5 downto 0) => \channel_old_latency_reg[0]\(5 downto 0),
      \channel_old_latency_reg[1]\ => \channel_old_latency_reg[1]\,
      \channel_old_latency_reg[1]_0\ => \channel_old_latency_reg[1]_0\,
      \channel_old_latency_reg[1]_1\ => \channel_old_latency_reg[1]_1\,
      \channel_old_latency_reg[2]\ => \channel_old_latency_reg[2]\,
      content_reg(0) => content_reg(0),
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_1(7 downto 0),
      content_reg_bram_0_2(0) => content_reg_bram_0_2(0),
      content_reg_bram_0_3(7 downto 0) => content_reg_bram_0_3(7 downto 0),
      content_reg_bram_0_4 => content_reg_bram_0_4,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      \cur_is_even_character_reg_rep__0\ => \cur_is_even_character_reg_rep__0\(2),
      \cur_is_even_character_reg_rep__0_0\(0) => \cur_is_even_character_reg_rep__0\(1),
      \cur_is_even_character_reg_rep__0_1\ => \cur_is_even_character_reg_rep__0_0\,
      \cur_is_even_character_reg_rep__0_2\ => \cur_is_even_character_reg_rep__0_1\,
      \cur_state[1]_i_2\ => \cur_state[1]_i_2\,
      \cur_state[1]_i_2_0\ => \cur_state[1]_i_2_0\,
      \head[6]_i_6__5\ => \head[6]_i_6__5\,
      \head[6]_i_6__5_0\ => \head[6]_i_6__5_0\,
      \head[6]_i_6__5_1\ => \head[6]_i_6__5_1\,
      \head[6]_i_6__5_2\ => \head[6]_i_6__5_2\,
      \head[6]_i_6__5_3\ => \head[6]_i_6__5_3\,
      \head[6]_i_6__5_4\ => \head[6]_i_6__5_4\,
      \head[6]_i_6__5_5\ => \head[6]_i_6__5_5\,
      \head[6]_i_6__5_6\ => \head[6]_i_6__5_6\,
      \head_reg[0]\ => \head_reg[0]\,
      \head_reg[0]_0\ => \head_reg[0]_0\,
      \head_reg[0]_1\ => \cur_is_even_character_reg_rep__0\(0),
      \head_reg[0]_2\ => \head_reg[0]_1\,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \head_reg[2]_0\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      min_latency1_carry => min_latency1_carry,
      min_latency1_carry_0 => min_latency1_carry_0,
      \old_grant[6]_i_6\ => \old_grant[6]_i_6\,
      \old_grant[7]_i_2\ => \old_grant[7]_i_2\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      p_0_in(0) => p_0_in(0),
      p_16_out(3 downto 0) => p_16_out(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station is
  port (
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]\ : out STD_LOGIC;
    \curState_reg[0]\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_state_reg[2]\ : out STD_LOGIC;
    \channel_old_latency_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    cur_is_even_character_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    \override_pc\\.ready\ : out STD_LOGIC;
    p_101_out : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \cur_state_reg[2]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \tail_reg[6]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC;
    \head_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cur_is_even_character : in STD_LOGIC;
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \old_grant_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \old_grant_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \old_grant_reg[0]_1\ : in STD_LOGIC;
    \channel_i\\.data102_in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \head_reg[0]_0\ : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    content_reg_bram_0_i_49 : in STD_LOGIC;
    content_reg_bram_0_i_49_0 : in STD_LOGIC;
    content_reg_bram_0_i_49_1 : in STD_LOGIC;
    content_reg_bram_0_i_49_2 : in STD_LOGIC;
    content_reg_bram_0_i_49_3 : in STD_LOGIC;
    content_reg_bram_0_i_49_4 : in STD_LOGIC;
    content_reg_bram_0_i_49_5 : in STD_LOGIC;
    content_reg_bram_0_i_49_6 : in STD_LOGIC;
    content_reg_bram_0_1 : in STD_LOGIC;
    content_reg_bram_0_2 : in STD_LOGIC;
    content_reg_bram_0_3 : in STD_LOGIC;
    content_reg_bram_0_4 : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    \curState_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station is
  signal aChannel_n_10 : STD_LOGIC;
  signal aChannel_n_17 : STD_LOGIC;
  signal aChannel_n_18 : STD_LOGIC;
  signal aChannel_n_19 : STD_LOGIC;
  signal aChannel_n_36 : STD_LOGIC;
  signal aChannel_n_37 : STD_LOGIC;
  signal aChannel_n_38 : STD_LOGIC;
  signal aChannel_n_39 : STD_LOGIC;
  signal aChannel_n_40 : STD_LOGIC;
  signal aChannel_n_43 : STD_LOGIC;
  signal aChannel_n_44 : STD_LOGIC;
  signal anEngine_n_10 : STD_LOGIC;
  signal anEngine_n_11 : STD_LOGIC;
  signal anEngine_n_12 : STD_LOGIC;
  signal anEngine_n_14 : STD_LOGIC;
  signal anEngine_n_15 : STD_LOGIC;
  signal anEngine_n_16 : STD_LOGIC;
  signal anEngine_n_17 : STD_LOGIC;
  signal anEngine_n_18 : STD_LOGIC;
  signal anEngine_n_19 : STD_LOGIC;
  signal anEngine_n_20 : STD_LOGIC;
  signal anEngine_n_21 : STD_LOGIC;
  signal anEngine_n_22 : STD_LOGIC;
  signal anEngine_n_24 : STD_LOGIC;
  signal anEngine_n_25 : STD_LOGIC;
  signal anEngine_n_26 : STD_LOGIC;
  signal anEngine_n_27 : STD_LOGIC;
  signal anEngine_n_28 : STD_LOGIC;
  signal anEngine_n_29 : STD_LOGIC;
  signal anEngine_n_30 : STD_LOGIC;
  signal anEngine_n_31 : STD_LOGIC;
  signal \fifo_channel/from_memory\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \fifo_channel/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^slv_reg4_reg[0]\ : STD_LOGIC;
  signal station_n_0 : STD_LOGIC;
  signal \switch2channel\\.data\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \switch2channel\\.ready\ : STD_LOGIC;
  signal \switch2channel\\.valid\ : STD_LOGIC;
begin
  \slv_reg4_reg[0]\ <= \^slv_reg4_reg[0]\;
aChannel: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_86
     port map (
      CO(0) => station_n_0,
      D(8) => anEngine_n_14,
      D(7) => anEngine_n_15,
      D(6) => anEngine_n_16,
      D(5) => anEngine_n_17,
      D(4) => anEngine_n_18,
      D(3) => anEngine_n_19,
      D(2) => anEngine_n_20,
      D(1) => anEngine_n_21,
      D(0) => anEngine_n_22,
      DI(0) => aChannel_n_39,
      DINADIN(8 downto 0) => \switch2channel\\.data\(8 downto 0),
      DOUTBDOUT(8 downto 0) => \fifo_channel/from_memory\(8 downto 0),
      E(0) => E(0),
      S(1) => aChannel_n_37,
      S(0) => aChannel_n_38,
      SR(0) => \^slv_reg4_reg[0]\,
      \channel_old_latency_reg[0]_0\ => anEngine_n_10,
      \channel_old_latency_reg[0]_1\ => anEngine_n_31,
      \channel_old_latency_reg[0]_2\ => anEngine_n_12,
      \channel_old_latency_reg[2]_0\ => aChannel_n_43,
      \channel_old_latency_reg[3]_0\ => aChannel_n_19,
      \channel_old_latency_reg[3]_1\ => aChannel_n_36,
      \channel_old_latency_reg[3]_2\ => aChannel_n_40,
      \channel_old_latency_reg[4]_0\ => anEngine_n_24,
      \channel_old_latency_reg[4]_1\ => anEngine_n_30,
      \channel_old_latency_reg[4]_2\ => anEngine_n_27,
      \channel_old_latency_reg[5]_0\(5 downto 2) => \channel_old_latency_reg[5]\(6 downto 3),
      \channel_old_latency_reg[5]_0\(1 downto 0) => \channel_old_latency_reg[5]\(1 downto 0),
      \channel_old_latency_reg[5]_1\ => aChannel_n_17,
      \channel_old_latency_reg[5]_2\ => aChannel_n_18,
      \channel_old_latency_reg[6]_0\(6 downto 0) => \channel_old_latency_reg[6]\(6 downto 0),
      content_reg_bram_0(8 downto 0) => content_reg_bram_0_0(8 downto 0),
      content_reg_bram_0_0 => \head_reg[0]_0\,
      content_reg_bram_0_1 => content_reg_bram_0_1,
      content_reg_bram_0_10 => content_reg_bram_0_10,
      content_reg_bram_0_11 => content_reg_bram_0_11,
      content_reg_bram_0_2 => content_reg_bram_0_2,
      content_reg_bram_0_3 => content_reg_bram_0_3,
      content_reg_bram_0_4 => content_reg_bram_0_4,
      content_reg_bram_0_5 => content_reg_bram_0_5,
      content_reg_bram_0_6 => content_reg_bram_0_6,
      content_reg_bram_0_7 => content_reg_bram_0_7,
      content_reg_bram_0_8 => content_reg_bram_0_8,
      content_reg_bram_0_9 => content_reg_bram_0_9,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg(7 downto 0) => cur_is_even_character_reg(7 downto 0),
      cur_is_even_character_reg_0(7 downto 0) => cur_is_even_character_reg_0(7 downto 0),
      cur_is_even_character_reg_1(7 downto 0) => DINADIN(7 downto 0),
      cur_is_even_character_reg_2(7 downto 0) => cur_is_even_character_reg_1(7 downto 0),
      \cur_is_even_character_reg_rep__1\ => \cur_is_even_character_reg_rep__1\,
      \cur_is_even_character_reg_rep__1_0\(0) => \cur_is_even_character_reg_rep__1_0\(0),
      \cur_is_even_character_reg_rep__1_1\ => \cur_is_even_character_reg_rep__1_1\,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[5]\ => \head_reg[5]\,
      \head_reg[6]\(0) => \head_reg[6]\(0),
      \middle_reg[7]\(7 downto 0) => DOUTBDOUT(7 downto 0),
      \middle_reg[7]_0\ => \middle_reg[7]\,
      \middle_reg[7]_1\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      \middle_reg[7]_2\ => \middle_reg[7]_1\,
      min_latency1_carry => anEngine_n_11,
      p_0_in(0) => \fifo_channel/p_0_in\(1),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[1]\ => aChannel_n_44,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[1]\ => aChannel_n_10,
      \tail_reg[6]\ => \tail_reg[6]\
    );
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_87
     port map (
      CO(0) => station_n_0,
      D(5 downto 0) => content_reg_bram_0(5 downto 0),
      DI(1) => anEngine_n_25,
      DI(0) => anEngine_n_26,
      DINADIN(8 downto 0) => \switch2channel\\.data\(8 downto 0),
      DOUTBDOUT(8 downto 0) => \fifo_channel/from_memory\(8 downto 0),
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      Q(2 downto 0) => Q(2 downto 0),
      S(1) => anEngine_n_28,
      S(0) => anEngine_n_29,
      SR(0) => \^slv_reg4_reg[0]\,
      WEBWE(0) => WEBWE(0),
      bb_accepts(0) => bb_accepts(0),
      bbs_go => bbs_go,
      \channel_i\\.data102_in\(8 downto 0) => \channel_i\\.data102_in\(8 downto 0),
      \channel_old_latency[4]_i_4\ => anEngine_n_31,
      \channel_old_latency[5]_i_2__5\(0) => \channel_old_latency_reg[5]\(2),
      \channel_old_latency_reg[2]\ => aChannel_n_43,
      \channel_old_latency_reg[2]_0\ => aChannel_n_36,
      \channel_old_latency_reg[2]_1\ => aChannel_n_10,
      \channel_old_latency_reg[2]_2\ => aChannel_n_17,
      \channel_old_latency_reg[4]\ => aChannel_n_19,
      content_reg_bram_0(8) => anEngine_n_14,
      content_reg_bram_0(7) => anEngine_n_15,
      content_reg_bram_0(6) => anEngine_n_16,
      content_reg_bram_0(5) => anEngine_n_17,
      content_reg_bram_0(4) => anEngine_n_18,
      content_reg_bram_0(3) => anEngine_n_19,
      content_reg_bram_0(2) => anEngine_n_20,
      content_reg_bram_0(1) => anEngine_n_21,
      content_reg_bram_0(0) => anEngine_n_22,
      content_reg_bram_0_i_49 => content_reg_bram_0_i_49,
      content_reg_bram_0_i_49_0 => content_reg_bram_0_i_49_0,
      content_reg_bram_0_i_49_1 => content_reg_bram_0_i_49_1,
      content_reg_bram_0_i_49_2 => content_reg_bram_0_i_49_2,
      content_reg_bram_0_i_49_3 => content_reg_bram_0_i_49_3,
      content_reg_bram_0_i_49_4 => content_reg_bram_0_i_49_4,
      content_reg_bram_0_i_49_5 => content_reg_bram_0_i_49_5,
      content_reg_bram_0_i_49_6 => content_reg_bram_0_i_49_6,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\(0) => D(0),
      \curState_reg[0]_1\ => \curState_reg[0]_0\,
      cur_is_even_character => cur_is_even_character,
      \cur_is_even_character_reg_rep__1\ => anEngine_n_12,
      \cur_is_even_character_reg_rep__1_0\ => anEngine_n_24,
      \cur_is_even_character_reg_rep__1_1\ => anEngine_n_27,
      \cur_is_even_character_reg_rep__1_2\ => anEngine_n_30,
      \cur_state[2]_i_12\ => \cur_state[2]_i_12\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_0\,
      \cur_state_reg[1]\ => \cur_state_reg[1]\,
      \cur_state_reg[2]\ => \cur_state_reg[2]\,
      \cur_state_reg[2]_0\ => \cur_state_reg[2]_0\,
      \head_reg[0]\ => anEngine_n_10,
      \head_reg[0]_0\ => anEngine_n_11,
      \head_reg[0]_1\ => \head_reg[0]\,
      \head_reg[0]_2\ => \head_reg[0]_0\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[8]\ => aChannel_n_44,
      min_latency1_carry => aChannel_n_40,
      min_latency1_carry_0 => aChannel_n_18,
      \old_grant_reg[0]\(2 downto 0) => \old_grant_reg[0]\(2 downto 0),
      \old_grant_reg[0]_0\ => \old_grant_reg[0]_0\,
      \old_grant_reg[0]_1\ => \old_grant_reg[0]_1\,
      \override_pc\\.ready\ => \override_pc\\.ready\,
      p_0_in(0) => \fifo_channel/p_0_in\(1),
      p_101_out => p_101_out,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \tail_reg[0]\
    );
station: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_88
     port map (
      CO(0) => station_n_0,
      DI(2) => anEngine_n_25,
      DI(1) => anEngine_n_26,
      DI(0) => aChannel_n_39,
      S(3) => aChannel_n_37,
      S(2) => anEngine_n_28,
      S(1) => anEngine_n_29,
      S(0) => aChannel_n_38
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_0 is
  port (
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_state_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC;
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \tail_reg[6]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC;
    \head_reg[2]_1\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_0 : out STD_LOGIC;
    cur_is_even_character_reg_rep_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_2 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__1_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    cur_is_even_character : in STD_LOGIC;
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[0]_0\ : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC;
    \middle_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_2\ : in STD_LOGIC;
    any_bb_accept : in STD_LOGIC;
    all_bb_full : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    any_bb_running : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \cur_state_reg[0]\ : in STD_LOGIC;
    \old_grant_reg[2]\ : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    \head[6]_i_6__0\ : in STD_LOGIC;
    \head[6]_i_6__0_0\ : in STD_LOGIC;
    \head[6]_i_6__0_1\ : in STD_LOGIC;
    \head[6]_i_6__0_2\ : in STD_LOGIC;
    \head[6]_i_6__0_3\ : in STD_LOGIC;
    \head[6]_i_6__0_4\ : in STD_LOGIC;
    \head[6]_i_6__0_5\ : in STD_LOGIC;
    \head[6]_i_6__0_6\ : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    content_reg_bram_0_12 : in STD_LOGIC;
    content_reg_bram_0_13 : in STD_LOGIC;
    content_reg_bram_0_14 : in STD_LOGIC;
    content_reg_bram_0_15 : in STD_LOGIC;
    content_reg_bram_0_16 : in STD_LOGIC;
    content_reg_bram_0_17 : in STD_LOGIC;
    \middle_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC;
    \channel_old_latency_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_0 : entity is "engine_and_station";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_0 is
  signal aChannel_n_1 : STD_LOGIC;
  signal aChannel_n_10 : STD_LOGIC;
  signal aChannel_n_27 : STD_LOGIC;
  signal aChannel_n_28 : STD_LOGIC;
  signal aChannel_n_31 : STD_LOGIC;
  signal aChannel_n_32 : STD_LOGIC;
  signal aChannel_n_7 : STD_LOGIC;
  signal aChannel_n_8 : STD_LOGIC;
  signal aChannel_n_9 : STD_LOGIC;
  signal anEngine_n_24 : STD_LOGIC;
  signal anEngine_n_34 : STD_LOGIC;
  signal anEngine_n_35 : STD_LOGIC;
  signal anEngine_n_36 : STD_LOGIC;
  signal anEngine_n_37 : STD_LOGIC;
  signal anEngine_n_38 : STD_LOGIC;
  signal anEngine_n_39 : STD_LOGIC;
  signal \fifo_channel/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_86_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal station_n_0 : STD_LOGIC;
  signal \switch2channel\\.ready\ : STD_LOGIC;
  signal \switch2channel\\.valid\ : STD_LOGIC;
begin
aChannel: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_73
     port map (
      CO(0) => station_n_0,
      D(7 downto 0) => D(7 downto 0),
      DI(0) => aChannel_n_27,
      S(1) => aChannel_n_9,
      S(0) => aChannel_n_10,
      \channel_old_latency_reg[0]_0\(0) => \channel_old_latency_reg[0]\(3),
      \channel_old_latency_reg[2]_0\ => aChannel_n_31,
      \channel_old_latency_reg[3]_0\ => aChannel_n_8,
      \channel_old_latency_reg[3]_1\ => aChannel_n_28,
      \channel_old_latency_reg[3]_2\(2) => p_86_out(4),
      \channel_old_latency_reg[3]_2\(1 downto 0) => p_86_out(2 downto 1),
      \channel_old_latency_reg[3]_3\ => anEngine_n_34,
      \channel_old_latency_reg[3]_4\ => anEngine_n_37,
      \channel_old_latency_reg[5]_0\ => aChannel_n_7,
      \channel_old_latency_reg[5]_1\ => aChannel_n_32,
      \channel_old_latency_reg[6]_0\(6 downto 0) => \channel_old_latency_reg[6]\(6 downto 0),
      content_reg_bram_0(8 downto 0) => content_reg_bram_0_1(8 downto 0),
      content_reg_bram_0_0(8 downto 0) => content_reg_bram_0_4(8 downto 0),
      content_reg_bram_0_1 => content_reg_bram_0_6,
      content_reg_bram_0_10 => content_reg_bram_0_15,
      content_reg_bram_0_11 => content_reg_bram_0_16,
      content_reg_bram_0_12 => content_reg_bram_0_17,
      content_reg_bram_0_2 => content_reg_bram_0_7,
      content_reg_bram_0_3 => content_reg_bram_0_8,
      content_reg_bram_0_4 => content_reg_bram_0_9,
      content_reg_bram_0_5 => content_reg_bram_0_10,
      content_reg_bram_0_6 => content_reg_bram_0_11,
      content_reg_bram_0_7 => content_reg_bram_0_12,
      content_reg_bram_0_8 => content_reg_bram_0_13,
      content_reg_bram_0_9 => content_reg_bram_0_14,
      cur_is_even_character_reg_rep(0) => cur_is_even_character_reg_rep(0),
      cur_is_even_character_reg_rep_0 => cur_is_even_character_reg_rep_0,
      cur_is_even_character_reg_rep_1(0) => cur_is_even_character_reg_rep_1(0),
      cur_is_even_character_reg_rep_2 => cur_is_even_character_reg_rep_2,
      \cur_is_even_character_reg_rep__1\(7 downto 0) => \cur_is_even_character_reg_rep__1\(7 downto 0),
      \cur_is_even_character_reg_rep__1_0\(7 downto 0) => \cur_is_even_character_reg_rep__1_0\(7 downto 0),
      \cur_is_even_character_reg_rep__1_1\(7 downto 0) => \cur_is_even_character_reg_rep__1_1\(7 downto 0),
      \head_reg[2]\ => \head_reg[2]_1\,
      \head_reg[5]\ => \head_reg[5]\,
      \head_reg[6]\(0) => \head_reg[6]\(0),
      \middle_reg[0]\ => \head_reg[0]_0\,
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\ => \middle_reg[7]_0\,
      \middle_reg[7]_1\(7 downto 0) => \middle_reg[7]_1\(7 downto 0),
      \middle_reg[7]_2\ => \middle_reg[7]_2\,
      min_latency1_carry => anEngine_n_24,
      p_0_in(0) => \fifo_channel/p_0_in\(1),
      p_86_out(3 downto 2) => p_86_out(6 downto 5),
      p_86_out(1) => p_86_out(3),
      p_86_out(0) => p_86_out(0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \old_grant_reg[0]\,
      \tail_reg[1]\ => aChannel_n_1,
      \tail_reg[6]\ => \tail_reg[6]\
    );
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_74
     port map (
      CO(0) => station_n_0,
      D(5 downto 0) => content_reg_bram_0(5 downto 0),
      DI(1) => anEngine_n_35,
      DI(0) => anEngine_n_36,
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1) => anEngine_n_38,
      S(0) => anEngine_n_39,
      WEBWE(0) => WEBWE(0),
      all_bb_full => all_bb_full,
      any_bb_accept => any_bb_accept,
      any_bb_running => any_bb_running,
      bb_accepts(0) => bb_accepts(0),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(5 downto 3) => \channel_old_latency_reg[0]\(6 downto 4),
      \channel_old_latency_reg[0]\(2 downto 0) => \channel_old_latency_reg[0]\(2 downto 0),
      \channel_old_latency_reg[1]\ => aChannel_n_7,
      \channel_old_latency_reg[1]_0\ => aChannel_n_8,
      \channel_old_latency_reg[1]_1\ => aChannel_n_1,
      \channel_old_latency_reg[2]\ => aChannel_n_31,
      content_reg_bram_0(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      content_reg_bram_0_0(0) => content_reg_bram_0_2(0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_3(7 downto 0),
      content_reg_bram_0_2 => content_reg_bram_0_5,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg(2) => p_86_out(4),
      cur_is_even_character_reg(1 downto 0) => p_86_out(2 downto 1),
      cur_is_even_character_reg_0 => anEngine_n_34,
      cur_is_even_character_reg_1 => anEngine_n_37,
      \cur_state[2]_i_12\ => \cur_state[2]_i_12\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_0\,
      \cur_state_reg[0]\ => \cur_state_reg[0]\,
      \cur_state_reg[1]\ => \cur_state_reg[1]\,
      \cur_state_reg[1]_0\(0) => CO(0),
      \cur_state_reg[2]\(1 downto 0) => \cur_state_reg[2]\(1 downto 0),
      \head[6]_i_6__0\ => \head[6]_i_6__0\,
      \head[6]_i_6__0_0\ => \head[6]_i_6__0_0\,
      \head[6]_i_6__0_1\ => \head[6]_i_6__0_1\,
      \head[6]_i_6__0_2\ => \head[6]_i_6__0_2\,
      \head[6]_i_6__0_3\ => \head[6]_i_6__0_3\,
      \head[6]_i_6__0_4\ => \head[6]_i_6__0_4\,
      \head[6]_i_6__0_5\ => \head[6]_i_6__0_5\,
      \head[6]_i_6__0_6\ => \head[6]_i_6__0_6\,
      \head_reg[0]\ => anEngine_n_24,
      \head_reg[0]_0\ => \head_reg[0]\,
      \head_reg[0]_1\ => \head_reg[0]_0\,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \head_reg[2]_0\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]_3\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_4\(7 downto 0),
      min_latency1_carry => aChannel_n_28,
      min_latency1_carry_0 => aChannel_n_32,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[2]\ => \old_grant_reg[2]\,
      p_0_in(0) => \fifo_channel/p_0_in\(1),
      p_86_out(3 downto 2) => p_86_out(6 downto 5),
      p_86_out(1) => p_86_out(3),
      p_86_out(0) => p_86_out(0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0)
    );
station: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_75
     port map (
      CO(0) => station_n_0,
      DI(2) => anEngine_n_35,
      DI(1) => anEngine_n_36,
      DI(0) => aChannel_n_27,
      S(3) => aChannel_n_9,
      S(2) => anEngine_n_38,
      S(1) => anEngine_n_39,
      S(0) => aChannel_n_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_1 is
  port (
    p_77_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \slv_reg4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[9]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[6]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_0 : out STD_LOGIC;
    cur_is_even_character_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_2 : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_rep_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[0]_0\ : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_1\ : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[3]\ : in STD_LOGIC;
    \old_grant_reg[3]_0\ : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    \head[6]_i_6__1\ : in STD_LOGIC;
    \head[6]_i_6__1_0\ : in STD_LOGIC;
    \head[6]_i_6__1_1\ : in STD_LOGIC;
    \head[6]_i_6__1_2\ : in STD_LOGIC;
    \head[6]_i_6__1_3\ : in STD_LOGIC;
    \head[6]_i_6__1_4\ : in STD_LOGIC;
    \head[6]_i_6__1_5\ : in STD_LOGIC;
    \head[6]_i_6__1_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cur_is_even_character : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    content_reg_bram_0_12 : in STD_LOGIC;
    content_reg_bram_0_13 : in STD_LOGIC;
    content_reg_bram_0_14 : in STD_LOGIC;
    content_reg_bram_0_15 : in STD_LOGIC;
    content_reg_bram_0_16 : in STD_LOGIC;
    content_reg_bram_0_17 : in STD_LOGIC;
    \middle_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC;
    \channel_old_latency_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_1 : entity is "engine_and_station";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_1 is
  signal aChannel_n_1 : STD_LOGIC;
  signal aChannel_n_10 : STD_LOGIC;
  signal aChannel_n_27 : STD_LOGIC;
  signal aChannel_n_28 : STD_LOGIC;
  signal aChannel_n_31 : STD_LOGIC;
  signal aChannel_n_32 : STD_LOGIC;
  signal aChannel_n_7 : STD_LOGIC;
  signal aChannel_n_8 : STD_LOGIC;
  signal aChannel_n_9 : STD_LOGIC;
  signal anEngine_n_25 : STD_LOGIC;
  signal anEngine_n_36 : STD_LOGIC;
  signal anEngine_n_37 : STD_LOGIC;
  signal anEngine_n_38 : STD_LOGIC;
  signal anEngine_n_39 : STD_LOGIC;
  signal anEngine_n_40 : STD_LOGIC;
  signal anEngine_n_41 : STD_LOGIC;
  signal \fifo_channel/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_72_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal station_n_0 : STD_LOGIC;
  signal \switch2channel\\.ready\ : STD_LOGIC;
  signal \switch2channel\\.valid\ : STD_LOGIC;
begin
aChannel: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_60
     port map (
      CO(0) => station_n_0,
      D(7 downto 0) => D(7 downto 0),
      DI(0) => aChannel_n_27,
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      S(1) => aChannel_n_9,
      S(0) => aChannel_n_10,
      \channel_old_latency_reg[0]_0\(0) => \channel_old_latency_reg[0]\(3),
      \channel_old_latency_reg[2]_0\ => aChannel_n_31,
      \channel_old_latency_reg[3]_0\ => aChannel_n_8,
      \channel_old_latency_reg[3]_1\ => aChannel_n_28,
      \channel_old_latency_reg[3]_2\(2) => p_72_out(4),
      \channel_old_latency_reg[3]_2\(1 downto 0) => p_72_out(2 downto 1),
      \channel_old_latency_reg[3]_3\ => anEngine_n_36,
      \channel_old_latency_reg[3]_4\ => anEngine_n_39,
      \channel_old_latency_reg[5]_0\ => aChannel_n_7,
      \channel_old_latency_reg[5]_1\ => aChannel_n_32,
      \channel_old_latency_reg[6]_0\(6 downto 0) => \channel_old_latency_reg[6]\(6 downto 0),
      content_reg_bram_0(8 downto 0) => content_reg_bram_0_1(8 downto 0),
      content_reg_bram_0_0(8 downto 0) => content_reg_bram_0_5(8 downto 0),
      content_reg_bram_0_1 => content_reg_bram_0_7,
      content_reg_bram_0_10 => content_reg_bram_0_16,
      content_reg_bram_0_11 => content_reg_bram_0_17,
      content_reg_bram_0_2 => content_reg_bram_0_8,
      content_reg_bram_0_3 => content_reg_bram_0_9,
      content_reg_bram_0_4 => content_reg_bram_0_10,
      content_reg_bram_0_5 => content_reg_bram_0_11,
      content_reg_bram_0_6 => content_reg_bram_0_12,
      content_reg_bram_0_7 => content_reg_bram_0_13,
      content_reg_bram_0_8 => content_reg_bram_0_14,
      content_reg_bram_0_9 => content_reg_bram_0_15,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg(0) => cur_is_even_character_reg(0),
      cur_is_even_character_reg_0 => cur_is_even_character_reg_0,
      cur_is_even_character_reg_1(0) => cur_is_even_character_reg_1(0),
      cur_is_even_character_reg_2 => cur_is_even_character_reg_2,
      cur_is_even_character_reg_rep(7 downto 0) => cur_is_even_character_reg_rep(7 downto 0),
      cur_is_even_character_reg_rep_0(7 downto 0) => cur_is_even_character_reg_rep_0(7 downto 0),
      \head_reg[2]\ => \head_reg[2]_0\,
      \head_reg[5]\ => \head_reg[5]\,
      \head_reg[6]\(0) => \head_reg[6]\(0),
      \middle_reg[0]\ => \head_reg[0]_0\,
      \middle_reg[7]\ => \middle_reg[7]\,
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      \middle_reg[7]_1\ => \middle_reg[7]_1\,
      min_latency1_carry => anEngine_n_25,
      p_0_in(0) => \fifo_channel/p_0_in\(1),
      p_72_out(3 downto 2) => p_72_out(6 downto 5),
      p_72_out(1) => p_72_out(3),
      p_72_out(0) => p_72_out(0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \old_grant_reg[0]\,
      \tail_reg[1]\ => aChannel_n_1,
      \tail_reg[6]\ => \tail_reg[6]\
    );
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_61
     port map (
      CO(0) => station_n_0,
      D(5 downto 0) => p_77_out(5 downto 0),
      DI(1) => anEngine_n_37,
      DI(0) => anEngine_n_38,
      E(0) => E(0),
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      \EXE1_Instr_reg[9]_0\ => \EXE1_Instr_reg[9]_0\,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1) => anEngine_n_40,
      S(0) => anEngine_n_41,
      WEBWE(0) => WEBWE(0),
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(5 downto 3) => \channel_old_latency_reg[0]\(6 downto 4),
      \channel_old_latency_reg[0]\(2 downto 0) => \channel_old_latency_reg[0]\(2 downto 0),
      \channel_old_latency_reg[1]\ => aChannel_n_7,
      \channel_old_latency_reg[1]_0\ => aChannel_n_8,
      \channel_old_latency_reg[1]_1\ => aChannel_n_1,
      \channel_old_latency_reg[2]\ => aChannel_n_31,
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_2(7 downto 0),
      content_reg_bram_0_2(0) => content_reg_bram_0_3(0),
      content_reg_bram_0_3(7 downto 0) => content_reg_bram_0_4(7 downto 0),
      content_reg_bram_0_4 => content_reg_bram_0_6,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      cur_is_even_character => cur_is_even_character,
      \cur_is_even_character_reg_rep__1\(2) => p_72_out(4),
      \cur_is_even_character_reg_rep__1\(1 downto 0) => p_72_out(2 downto 1),
      \cur_is_even_character_reg_rep__1_0\ => anEngine_n_36,
      \cur_is_even_character_reg_rep__1_1\ => anEngine_n_39,
      \cur_state[2]_i_12\ => \cur_state[2]_i_12\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_0\,
      \head[6]_i_6__1\ => \head[6]_i_6__1\,
      \head[6]_i_6__1_0\ => \head[6]_i_6__1_0\,
      \head[6]_i_6__1_1\ => \head[6]_i_6__1_1\,
      \head[6]_i_6__1_2\ => \head[6]_i_6__1_2\,
      \head[6]_i_6__1_3\ => \head[6]_i_6__1_3\,
      \head[6]_i_6__1_4\ => \head[6]_i_6__1_4\,
      \head[6]_i_6__1_5\ => \head[6]_i_6__1_5\,
      \head[6]_i_6__1_6\ => \head[6]_i_6__1_6\,
      \head_reg[0]\ => anEngine_n_25,
      \head_reg[0]_0\ => \head_reg[0]\,
      \head_reg[0]_1\ => \head_reg[0]_0\,
      \head_reg[2]\ => \head_reg[2]\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]_2\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_3\(7 downto 0),
      min_latency1_carry => aChannel_n_28,
      min_latency1_carry_0 => aChannel_n_32,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[3]\ => \old_grant_reg[3]\,
      \old_grant_reg[3]_0\ => \old_grant_reg[3]_0\,
      p_0_in(0) => \fifo_channel/p_0_in\(1),
      p_72_out(3 downto 2) => p_72_out(6 downto 5),
      p_72_out(1) => p_72_out(3),
      p_72_out(0) => p_72_out(0),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg4_reg[0]\(0) => \slv_reg4_reg[0]\(0),
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0)
    );
station: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_62
     port map (
      CO(0) => station_n_0,
      DI(2) => anEngine_n_37,
      DI(1) => anEngine_n_38,
      DI(0) => aChannel_n_27,
      S(3) => aChannel_n_9,
      S(2) => anEngine_n_40,
      S(1) => anEngine_n_41,
      S(0) => aChannel_n_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_2 is
  port (
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[6]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC;
    \head_reg[2]_1\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_0 : out STD_LOGIC;
    cur_is_even_character_reg_rep_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_2 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__0_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    content_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character : in STD_LOGIC;
    \middle_reg[5]\ : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC;
    \middle_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_2\ : in STD_LOGIC;
    \middle_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[4]\ : in STD_LOGIC;
    \old_grant_reg[4]_0\ : in STD_LOGIC;
    \old_grant_reg[4]_1\ : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[2]_i_12\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    \head[6]_i_6__2\ : in STD_LOGIC;
    \head[6]_i_6__2_0\ : in STD_LOGIC;
    \head[6]_i_6__2_1\ : in STD_LOGIC;
    \head[6]_i_6__2_2\ : in STD_LOGIC;
    \head[6]_i_6__2_3\ : in STD_LOGIC;
    \head[6]_i_6__2_4\ : in STD_LOGIC;
    \head[6]_i_6__2_5\ : in STD_LOGIC;
    \head[6]_i_6__2_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    content_reg_bram_0_12 : in STD_LOGIC;
    content_reg_bram_0_13 : in STD_LOGIC;
    content_reg_bram_0_14 : in STD_LOGIC;
    content_reg_bram_0_15 : in STD_LOGIC;
    content_reg_bram_0_16 : in STD_LOGIC;
    \middle_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC;
    \channel_old_latency_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_2 : entity is "engine_and_station";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_2 is
  signal aChannel_n_1 : STD_LOGIC;
  signal aChannel_n_10 : STD_LOGIC;
  signal aChannel_n_27 : STD_LOGIC;
  signal aChannel_n_28 : STD_LOGIC;
  signal aChannel_n_31 : STD_LOGIC;
  signal aChannel_n_32 : STD_LOGIC;
  signal aChannel_n_7 : STD_LOGIC;
  signal aChannel_n_8 : STD_LOGIC;
  signal aChannel_n_9 : STD_LOGIC;
  signal anEngine_n_24 : STD_LOGIC;
  signal anEngine_n_35 : STD_LOGIC;
  signal anEngine_n_36 : STD_LOGIC;
  signal anEngine_n_37 : STD_LOGIC;
  signal anEngine_n_38 : STD_LOGIC;
  signal anEngine_n_39 : STD_LOGIC;
  signal anEngine_n_40 : STD_LOGIC;
  signal \fifo_channel/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_58_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal station_n_0 : STD_LOGIC;
  signal \switch2channel\\.ready\ : STD_LOGIC;
  signal \switch2channel\\.valid\ : STD_LOGIC;
begin
aChannel: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_47
     port map (
      CO(0) => station_n_0,
      D(7 downto 0) => D(7 downto 0),
      DI(0) => aChannel_n_27,
      S(1) => aChannel_n_9,
      S(0) => aChannel_n_10,
      \channel_old_latency_reg[0]_0\(0) => \channel_old_latency_reg[0]\(3),
      \channel_old_latency_reg[2]_0\ => aChannel_n_31,
      \channel_old_latency_reg[3]_0\ => aChannel_n_8,
      \channel_old_latency_reg[3]_1\ => aChannel_n_28,
      \channel_old_latency_reg[3]_2\(2) => p_58_out(4),
      \channel_old_latency_reg[3]_2\(1 downto 0) => p_58_out(2 downto 1),
      \channel_old_latency_reg[3]_3\ => anEngine_n_35,
      \channel_old_latency_reg[3]_4\ => anEngine_n_38,
      \channel_old_latency_reg[5]_0\ => aChannel_n_7,
      \channel_old_latency_reg[5]_1\ => aChannel_n_32,
      \channel_old_latency_reg[6]_0\(6 downto 0) => \channel_old_latency_reg[6]\(6 downto 0),
      content_reg_bram_0(8 downto 0) => content_reg_bram_0_1(8 downto 0),
      content_reg_bram_0_0(8 downto 0) => content_reg_bram_0_4(8 downto 0),
      content_reg_bram_0_1 => \FETCH_REC_Pc_reg[0]\,
      content_reg_bram_0_10 => content_reg_bram_0_14,
      content_reg_bram_0_11 => content_reg_bram_0_15,
      content_reg_bram_0_12 => content_reg_bram_0_16,
      content_reg_bram_0_2 => content_reg_bram_0_6,
      content_reg_bram_0_3 => content_reg_bram_0_7,
      content_reg_bram_0_4 => content_reg_bram_0_8,
      content_reg_bram_0_5 => content_reg_bram_0_9,
      content_reg_bram_0_6 => content_reg_bram_0_10,
      content_reg_bram_0_7 => content_reg_bram_0_11,
      content_reg_bram_0_8 => content_reg_bram_0_12,
      content_reg_bram_0_9 => content_reg_bram_0_13,
      cur_is_even_character_reg_rep(0) => cur_is_even_character_reg_rep(0),
      cur_is_even_character_reg_rep_0 => cur_is_even_character_reg_rep_0,
      cur_is_even_character_reg_rep_1(0) => cur_is_even_character_reg_rep_1(0),
      cur_is_even_character_reg_rep_2 => cur_is_even_character_reg_rep_2,
      \cur_is_even_character_reg_rep__0\(7 downto 0) => \cur_is_even_character_reg_rep__0\(7 downto 0),
      \cur_is_even_character_reg_rep__0_0\(7 downto 0) => \cur_is_even_character_reg_rep__0_0\(7 downto 0),
      \cur_is_even_character_reg_rep__0_1\(7 downto 0) => \cur_is_even_character_reg_rep__0_1\(7 downto 0),
      \head_reg[2]\ => \head_reg[2]_1\,
      \head_reg[5]\ => \head_reg[5]\,
      \head_reg[6]\(0) => \head_reg[6]\(0),
      \middle_reg[0]\ => \middle_reg[0]\,
      \middle_reg[5]\ => \middle_reg[5]\,
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\ => \middle_reg[7]_0\,
      \middle_reg[7]_1\(7 downto 0) => \middle_reg[7]_1\(7 downto 0),
      \middle_reg[7]_2\ => \middle_reg[7]_2\,
      min_latency1_carry => anEngine_n_24,
      p_0_in(0) => \fifo_channel/p_0_in\(1),
      p_58_out(3 downto 2) => p_58_out(6 downto 5),
      p_58_out(1) => p_58_out(3),
      p_58_out(0) => p_58_out(0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \old_grant_reg[0]\,
      \tail_reg[1]\ => aChannel_n_1,
      \tail_reg[6]\ => \tail_reg[6]\
    );
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_48
     port map (
      CO(0) => station_n_0,
      D(5 downto 0) => content_reg_bram_0(5 downto 0),
      DI(1) => anEngine_n_36,
      DI(0) => anEngine_n_37,
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1) => anEngine_n_39,
      S(0) => anEngine_n_40,
      WEBWE(0) => WEBWE(0),
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(5 downto 3) => \channel_old_latency_reg[0]\(6 downto 4),
      \channel_old_latency_reg[0]\(2 downto 0) => \channel_old_latency_reg[0]\(2 downto 0),
      \channel_old_latency_reg[1]\ => aChannel_n_7,
      \channel_old_latency_reg[1]_0\ => aChannel_n_8,
      \channel_old_latency_reg[1]_1\ => aChannel_n_1,
      \channel_old_latency_reg[2]\ => aChannel_n_31,
      content_reg(0) => content_reg(0),
      content_reg_bram_0(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      content_reg_bram_0_0(0) => content_reg_bram_0_2(0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_3(7 downto 0),
      content_reg_bram_0_2 => content_reg_bram_0_5,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      cur_is_even_character => cur_is_even_character,
      \cur_is_even_character_reg_rep__1\(2) => p_58_out(4),
      \cur_is_even_character_reg_rep__1\(1 downto 0) => p_58_out(2 downto 1),
      \cur_is_even_character_reg_rep__1_0\ => anEngine_n_35,
      \cur_is_even_character_reg_rep__1_1\ => anEngine_n_38,
      \cur_state[2]_i_12\ => \cur_state[2]_i_12\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_0\,
      \head[6]_i_6__2\ => \head[6]_i_6__2\,
      \head[6]_i_6__2_0\ => \head[6]_i_6__2_0\,
      \head[6]_i_6__2_1\ => \head[6]_i_6__2_1\,
      \head[6]_i_6__2_2\ => \head[6]_i_6__2_2\,
      \head[6]_i_6__2_3\ => \head[6]_i_6__2_3\,
      \head[6]_i_6__2_4\ => \head[6]_i_6__2_4\,
      \head[6]_i_6__2_5\ => \head[6]_i_6__2_5\,
      \head[6]_i_6__2_6\ => \head[6]_i_6__2_6\,
      \head_reg[0]\ => anEngine_n_24,
      \head_reg[0]_0\ => \head_reg[0]\,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \head_reg[2]_0\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]_3\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_4\(7 downto 0),
      min_latency1_carry => aChannel_n_28,
      min_latency1_carry_0 => aChannel_n_32,
      \min_latency1_carry_i_8__2\ => \middle_reg[0]\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[4]\ => \old_grant_reg[4]\,
      \old_grant_reg[4]_0\ => \old_grant_reg[4]_0\,
      \old_grant_reg[4]_1\ => \old_grant_reg[4]_1\,
      p_0_in(0) => \fifo_channel/p_0_in\(1),
      p_58_out(3 downto 2) => p_58_out(6 downto 5),
      p_58_out(1) => p_58_out(3),
      p_58_out(0) => p_58_out(0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0)
    );
station: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_49
     port map (
      CO(0) => station_n_0,
      DI(2) => anEngine_n_36,
      DI(1) => anEngine_n_37,
      DI(0) => aChannel_n_27,
      S(3) => aChannel_n_9,
      S(2) => anEngine_n_39,
      S(1) => anEngine_n_40,
      S(0) => aChannel_n_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_3 is
  port (
    p_49_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \slv_reg4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \tail_reg[6]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC;
    \head_reg[2]_1\ : out STD_LOGIC;
    cur_is_even_character_reg_rep_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_1 : out STD_LOGIC;
    cur_is_even_character_reg_rep_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_3 : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_is_even_character_reg_rep_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \middle_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[0]_0\ : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC;
    \middle_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_1\ : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[5]\ : in STD_LOGIC;
    \old_grant_reg[5]_0\ : in STD_LOGIC;
    \old_grant_reg[5]_1\ : in STD_LOGIC;
    \old_grant_reg[5]_2\ : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[1]_i_2\ : in STD_LOGIC;
    \cur_state[1]_i_2_0\ : in STD_LOGIC;
    \head[6]_i_6__3\ : in STD_LOGIC;
    \head[6]_i_6__3_0\ : in STD_LOGIC;
    \head[6]_i_6__3_1\ : in STD_LOGIC;
    \head[6]_i_6__3_2\ : in STD_LOGIC;
    \head[6]_i_6__3_3\ : in STD_LOGIC;
    \head[6]_i_6__3_4\ : in STD_LOGIC;
    \head[6]_i_6__3_5\ : in STD_LOGIC;
    \head[6]_i_6__3_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    content_reg_bram_0_12 : in STD_LOGIC;
    content_reg_bram_0_13 : in STD_LOGIC;
    content_reg_bram_0_14 : in STD_LOGIC;
    content_reg_bram_0_15 : in STD_LOGIC;
    content_reg_bram_0_16 : in STD_LOGIC;
    content_reg_bram_0_17 : in STD_LOGIC;
    \middle_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC;
    \channel_old_latency_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_3 : entity is "engine_and_station";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_3 is
  signal aChannel_n_1 : STD_LOGIC;
  signal aChannel_n_10 : STD_LOGIC;
  signal aChannel_n_27 : STD_LOGIC;
  signal aChannel_n_28 : STD_LOGIC;
  signal aChannel_n_31 : STD_LOGIC;
  signal aChannel_n_32 : STD_LOGIC;
  signal aChannel_n_7 : STD_LOGIC;
  signal aChannel_n_8 : STD_LOGIC;
  signal aChannel_n_9 : STD_LOGIC;
  signal anEngine_n_24 : STD_LOGIC;
  signal anEngine_n_34 : STD_LOGIC;
  signal anEngine_n_35 : STD_LOGIC;
  signal anEngine_n_36 : STD_LOGIC;
  signal anEngine_n_37 : STD_LOGIC;
  signal anEngine_n_38 : STD_LOGIC;
  signal anEngine_n_39 : STD_LOGIC;
  signal \fifo_channel/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_44_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal station_n_0 : STD_LOGIC;
  signal \switch2channel\\.ready\ : STD_LOGIC;
  signal \switch2channel\\.valid\ : STD_LOGIC;
begin
aChannel: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_34
     port map (
      CO(0) => station_n_0,
      D(7 downto 0) => D(7 downto 0),
      DI(0) => aChannel_n_27,
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      S(1) => aChannel_n_9,
      S(0) => aChannel_n_10,
      \channel_old_latency_reg[0]_0\(0) => \channel_old_latency_reg[0]\(3),
      \channel_old_latency_reg[2]_0\ => aChannel_n_31,
      \channel_old_latency_reg[3]_0\ => aChannel_n_8,
      \channel_old_latency_reg[3]_1\ => aChannel_n_28,
      \channel_old_latency_reg[3]_2\(2) => p_44_out(4),
      \channel_old_latency_reg[3]_2\(1 downto 0) => p_44_out(2 downto 1),
      \channel_old_latency_reg[3]_3\ => anEngine_n_34,
      \channel_old_latency_reg[3]_4\ => anEngine_n_37,
      \channel_old_latency_reg[5]_0\ => aChannel_n_7,
      \channel_old_latency_reg[5]_1\ => aChannel_n_32,
      \channel_old_latency_reg[6]_0\(6 downto 0) => \channel_old_latency_reg[6]\(6 downto 0),
      content_reg_bram_0(8 downto 0) => content_reg_bram_0_1(8 downto 0),
      content_reg_bram_0_0(8 downto 0) => content_reg_bram_0_5(8 downto 0),
      content_reg_bram_0_1 => content_reg_bram_0_7,
      content_reg_bram_0_10 => content_reg_bram_0_16,
      content_reg_bram_0_11 => content_reg_bram_0_17,
      content_reg_bram_0_2 => content_reg_bram_0_8,
      content_reg_bram_0_3 => content_reg_bram_0_9,
      content_reg_bram_0_4 => content_reg_bram_0_10,
      content_reg_bram_0_5 => content_reg_bram_0_11,
      content_reg_bram_0_6 => content_reg_bram_0_12,
      content_reg_bram_0_7 => content_reg_bram_0_13,
      content_reg_bram_0_8 => content_reg_bram_0_14,
      content_reg_bram_0_9 => content_reg_bram_0_15,
      cur_is_even_character_reg_rep(7 downto 0) => cur_is_even_character_reg_rep(7 downto 0),
      cur_is_even_character_reg_rep_0(0) => cur_is_even_character_reg_rep_0(0),
      cur_is_even_character_reg_rep_1 => cur_is_even_character_reg_rep_1,
      cur_is_even_character_reg_rep_2(0) => cur_is_even_character_reg_rep_2(0),
      cur_is_even_character_reg_rep_3 => cur_is_even_character_reg_rep_3,
      cur_is_even_character_reg_rep_4(7 downto 0) => cur_is_even_character_reg_rep_4(7 downto 0),
      \head_reg[2]\ => \head_reg[2]_1\,
      \head_reg[5]\ => \head_reg[5]\,
      \head_reg[6]\(0) => \head_reg[6]\(0),
      \middle_reg[0]\ => \middle_reg[0]\,
      \middle_reg[7]\ => \head_reg[0]_0\,
      \middle_reg[7]_0\ => \middle_reg[7]\,
      \middle_reg[7]_1\(7 downto 0) => \middle_reg[7]_0\(7 downto 0),
      \middle_reg[7]_2\ => \middle_reg[7]_1\,
      min_latency1_carry => anEngine_n_24,
      p_0_in(0) => \fifo_channel/p_0_in\(1),
      p_44_out(3 downto 2) => p_44_out(6 downto 5),
      p_44_out(1) => p_44_out(3),
      p_44_out(0) => p_44_out(0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \old_grant_reg[0]\,
      \tail_reg[1]\ => aChannel_n_1,
      \tail_reg[6]\ => \tail_reg[6]\
    );
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_35
     port map (
      CO(0) => station_n_0,
      D(5 downto 0) => p_49_out(5 downto 0),
      DI(1) => anEngine_n_35,
      DI(0) => anEngine_n_36,
      E(0) => E(0),
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      \FETCH_REC_Pc_reg[6]\ => \middle_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1) => anEngine_n_38,
      S(0) => anEngine_n_39,
      WEBWE(0) => WEBWE(0),
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(5 downto 3) => \channel_old_latency_reg[0]\(6 downto 4),
      \channel_old_latency_reg[0]\(2 downto 0) => \channel_old_latency_reg[0]\(2 downto 0),
      \channel_old_latency_reg[1]\ => aChannel_n_7,
      \channel_old_latency_reg[1]_0\ => aChannel_n_8,
      \channel_old_latency_reg[1]_1\ => aChannel_n_1,
      \channel_old_latency_reg[2]\ => aChannel_n_31,
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_2(7 downto 0),
      content_reg_bram_0_2(0) => content_reg_bram_0_3(0),
      content_reg_bram_0_3(7 downto 0) => content_reg_bram_0_4(7 downto 0),
      content_reg_bram_0_4 => content_reg_bram_0_6,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      \cur_is_even_character_reg_rep__1\(2) => p_44_out(4),
      \cur_is_even_character_reg_rep__1\(1 downto 0) => p_44_out(2 downto 1),
      \cur_is_even_character_reg_rep__1_0\ => anEngine_n_34,
      \cur_is_even_character_reg_rep__1_1\ => anEngine_n_37,
      \cur_state[1]_i_2\ => \cur_state[1]_i_2\,
      \cur_state[1]_i_2_0\ => \cur_state[1]_i_2_0\,
      \head[6]_i_6__3\ => \head[6]_i_6__3\,
      \head[6]_i_6__3_0\ => \head[6]_i_6__3_0\,
      \head[6]_i_6__3_1\ => \head[6]_i_6__3_1\,
      \head[6]_i_6__3_2\ => \head[6]_i_6__3_2\,
      \head[6]_i_6__3_3\ => \head[6]_i_6__3_3\,
      \head[6]_i_6__3_4\ => \head[6]_i_6__3_4\,
      \head[6]_i_6__3_5\ => \head[6]_i_6__3_5\,
      \head[6]_i_6__3_6\ => \head[6]_i_6__3_6\,
      \head_reg[0]\ => anEngine_n_24,
      \head_reg[0]_0\ => \head_reg[0]\,
      \head_reg[0]_1\ => \head_reg[0]_0\,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \head_reg[2]_0\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]_2\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_3\(7 downto 0),
      min_latency1_carry => aChannel_n_28,
      min_latency1_carry_0 => aChannel_n_32,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[5]\ => \old_grant_reg[5]\,
      \old_grant_reg[5]_0\ => \old_grant_reg[5]_0\,
      \old_grant_reg[5]_1\ => \old_grant_reg[5]_1\,
      \old_grant_reg[5]_2\ => \old_grant_reg[5]_2\,
      p_0_in(0) => \fifo_channel/p_0_in\(1),
      p_44_out(3 downto 2) => p_44_out(6 downto 5),
      p_44_out(1) => p_44_out(3),
      p_44_out(0) => p_44_out(0),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg4_reg[0]\(0) => \slv_reg4_reg[0]\(0),
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0)
    );
station: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_36
     port map (
      CO(0) => station_n_0,
      DI(2) => anEngine_n_35,
      DI(1) => anEngine_n_36,
      DI(0) => aChannel_n_27,
      S(3) => aChannel_n_9,
      S(2) => anEngine_n_38,
      S(1) => anEngine_n_39,
      S(0) => aChannel_n_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_4 is
  port (
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[0]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tail_reg[6]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC;
    \head_reg[2]_1\ : out STD_LOGIC;
    cur_is_even_character_reg_rep : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_0 : out STD_LOGIC;
    cur_is_even_character_reg_rep_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cur_is_even_character_reg_rep_2 : out STD_LOGIC;
    \cur_is_even_character_reg_rep__0_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_is_even_character_reg_rep__0_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[0]_0\ : in STD_LOGIC;
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_0\ : in STD_LOGIC;
    \middle_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_2\ : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    \old_grant_reg[6]\ : in STD_LOGIC;
    \old_grant_reg[6]_0\ : in STD_LOGIC;
    \old_grant_reg[6]_1\ : in STD_LOGIC;
    \old_grant_reg[6]_2\ : in STD_LOGIC;
    \old_grant_reg[6]_3\ : in STD_LOGIC;
    content_reg_bram_0_5 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[1]_i_2\ : in STD_LOGIC;
    \cur_state[1]_i_2_0\ : in STD_LOGIC;
    \head[6]_i_6__4\ : in STD_LOGIC;
    \head[6]_i_6__4_0\ : in STD_LOGIC;
    \head[6]_i_6__4_1\ : in STD_LOGIC;
    \head[6]_i_6__4_2\ : in STD_LOGIC;
    \head[6]_i_6__4_3\ : in STD_LOGIC;
    \head[6]_i_6__4_4\ : in STD_LOGIC;
    \head[6]_i_6__4_5\ : in STD_LOGIC;
    \head[6]_i_6__4_6\ : in STD_LOGIC;
    \min_latency1_carry_i_8__4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    content_reg_bram_0_6 : in STD_LOGIC;
    content_reg_bram_0_7 : in STD_LOGIC;
    content_reg_bram_0_8 : in STD_LOGIC;
    content_reg_bram_0_9 : in STD_LOGIC;
    content_reg_bram_0_10 : in STD_LOGIC;
    content_reg_bram_0_11 : in STD_LOGIC;
    content_reg_bram_0_12 : in STD_LOGIC;
    content_reg_bram_0_13 : in STD_LOGIC;
    content_reg_bram_0_14 : in STD_LOGIC;
    content_reg_bram_0_15 : in STD_LOGIC;
    content_reg_bram_0_16 : in STD_LOGIC;
    \middle_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC;
    \channel_old_latency_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_4 : entity is "engine_and_station";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_4 is
  signal aChannel_n_1 : STD_LOGIC;
  signal aChannel_n_10 : STD_LOGIC;
  signal aChannel_n_27 : STD_LOGIC;
  signal aChannel_n_28 : STD_LOGIC;
  signal aChannel_n_31 : STD_LOGIC;
  signal aChannel_n_32 : STD_LOGIC;
  signal aChannel_n_7 : STD_LOGIC;
  signal aChannel_n_8 : STD_LOGIC;
  signal aChannel_n_9 : STD_LOGIC;
  signal anEngine_n_23 : STD_LOGIC;
  signal anEngine_n_34 : STD_LOGIC;
  signal anEngine_n_35 : STD_LOGIC;
  signal anEngine_n_36 : STD_LOGIC;
  signal anEngine_n_37 : STD_LOGIC;
  signal anEngine_n_38 : STD_LOGIC;
  signal anEngine_n_39 : STD_LOGIC;
  signal \fifo_channel/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_30_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal station_n_0 : STD_LOGIC;
  signal \switch2channel\\.ready\ : STD_LOGIC;
  signal \switch2channel\\.valid\ : STD_LOGIC;
begin
aChannel: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_21
     port map (
      CO(0) => station_n_0,
      D(7 downto 0) => D(7 downto 0),
      DI(0) => aChannel_n_27,
      S(1) => aChannel_n_9,
      S(0) => aChannel_n_10,
      \channel_old_latency_reg[0]_0\(0) => \channel_old_latency_reg[0]\(3),
      \channel_old_latency_reg[2]_0\ => aChannel_n_31,
      \channel_old_latency_reg[3]_0\ => aChannel_n_8,
      \channel_old_latency_reg[3]_1\ => aChannel_n_28,
      \channel_old_latency_reg[3]_2\(2) => p_30_out(4),
      \channel_old_latency_reg[3]_2\(1 downto 0) => p_30_out(2 downto 1),
      \channel_old_latency_reg[3]_3\ => anEngine_n_34,
      \channel_old_latency_reg[3]_4\ => anEngine_n_37,
      \channel_old_latency_reg[5]_0\ => aChannel_n_7,
      \channel_old_latency_reg[5]_1\ => aChannel_n_32,
      \channel_old_latency_reg[6]_0\(6 downto 0) => \channel_old_latency_reg[6]\(6 downto 0),
      content_reg_bram_0(8 downto 0) => content_reg_bram_0_1(8 downto 0),
      content_reg_bram_0_0(8 downto 0) => content_reg_bram_0_4(8 downto 0),
      content_reg_bram_0_1 => \head_reg[0]_0\,
      content_reg_bram_0_10 => content_reg_bram_0_14,
      content_reg_bram_0_11 => content_reg_bram_0_15,
      content_reg_bram_0_12 => content_reg_bram_0_16,
      content_reg_bram_0_2 => content_reg_bram_0_6,
      content_reg_bram_0_3 => content_reg_bram_0_7,
      content_reg_bram_0_4 => content_reg_bram_0_8,
      content_reg_bram_0_5 => content_reg_bram_0_9,
      content_reg_bram_0_6 => content_reg_bram_0_10,
      content_reg_bram_0_7 => content_reg_bram_0_11,
      content_reg_bram_0_8 => content_reg_bram_0_12,
      content_reg_bram_0_9 => content_reg_bram_0_13,
      cur_is_even_character_reg_rep(0) => cur_is_even_character_reg_rep(0),
      cur_is_even_character_reg_rep_0 => cur_is_even_character_reg_rep_0,
      cur_is_even_character_reg_rep_1(0) => cur_is_even_character_reg_rep_1(0),
      cur_is_even_character_reg_rep_2 => cur_is_even_character_reg_rep_2,
      \cur_is_even_character_reg_rep__0\(7 downto 0) => \cur_is_even_character_reg_rep__0\(7 downto 0),
      \cur_is_even_character_reg_rep__0_0\(7 downto 0) => \cur_is_even_character_reg_rep__0_0\(7 downto 0),
      \cur_is_even_character_reg_rep__0_1\(7 downto 0) => \cur_is_even_character_reg_rep__0_1\(7 downto 0),
      \head_reg[2]\ => \head_reg[2]_1\,
      \head_reg[5]\ => \head_reg[5]\,
      \head_reg[6]\(0) => \head_reg[6]\(0),
      \middle_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      \middle_reg[7]_0\ => \middle_reg[7]_0\,
      \middle_reg[7]_1\(7 downto 0) => \middle_reg[7]_1\(7 downto 0),
      \middle_reg[7]_2\ => \middle_reg[7]_2\,
      min_latency1_carry => anEngine_n_23,
      p_0_in(0) => \fifo_channel/p_0_in\(1),
      p_30_out(3 downto 2) => p_30_out(6 downto 5),
      p_30_out(1) => p_30_out(3),
      p_30_out(0) => p_30_out(0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \old_grant_reg[0]\,
      \tail_reg[1]\ => aChannel_n_1,
      \tail_reg[6]\ => \tail_reg[6]\
    );
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_22
     port map (
      CO(0) => station_n_0,
      D(5 downto 0) => content_reg_bram_0(5 downto 0),
      DI(1) => anEngine_n_35,
      DI(0) => anEngine_n_36,
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      E(0) => E(0),
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1) => anEngine_n_38,
      S(0) => anEngine_n_39,
      WEBWE(1 downto 0) => WEBWE(1 downto 0),
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(5 downto 3) => \channel_old_latency_reg[0]\(6 downto 4),
      \channel_old_latency_reg[0]\(2 downto 0) => \channel_old_latency_reg[0]\(2 downto 0),
      \channel_old_latency_reg[1]\ => aChannel_n_7,
      \channel_old_latency_reg[1]_0\ => aChannel_n_8,
      \channel_old_latency_reg[1]_1\ => aChannel_n_1,
      \channel_old_latency_reg[2]\ => aChannel_n_31,
      content_reg_bram_0(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      content_reg_bram_0_0(0) => content_reg_bram_0_2(0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_3(7 downto 0),
      content_reg_bram_0_2 => content_reg_bram_0_5,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      \cur_is_even_character_reg_rep__1\(2) => p_30_out(4),
      \cur_is_even_character_reg_rep__1\(1 downto 0) => p_30_out(2 downto 1),
      \cur_is_even_character_reg_rep__1_0\ => anEngine_n_34,
      \cur_is_even_character_reg_rep__1_1\ => anEngine_n_37,
      \cur_state[1]_i_2\ => \cur_state[1]_i_2\,
      \cur_state[1]_i_2_0\ => \cur_state[1]_i_2_0\,
      \head[6]_i_6__4\ => \head[6]_i_6__4\,
      \head[6]_i_6__4_0\ => \head[6]_i_6__4_0\,
      \head[6]_i_6__4_1\ => \head[6]_i_6__4_1\,
      \head[6]_i_6__4_2\ => \head[6]_i_6__4_2\,
      \head[6]_i_6__4_3\ => \head[6]_i_6__4_3\,
      \head[6]_i_6__4_4\ => \head[6]_i_6__4_4\,
      \head[6]_i_6__4_5\ => \head[6]_i_6__4_5\,
      \head[6]_i_6__4_6\ => \head[6]_i_6__4_6\,
      \head_reg[0]\ => anEngine_n_23,
      \head_reg[0]_0\ => \head_reg[0]\,
      \head_reg[0]_1\ => \head_reg[0]_0\,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \head_reg[2]_0\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\(7 downto 0) => \middle_reg[7]_3\(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]_4\(7 downto 0),
      min_latency1_carry => aChannel_n_28,
      min_latency1_carry_0 => aChannel_n_32,
      \min_latency1_carry_i_8__4\ => \min_latency1_carry_i_8__4\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[6]\ => \old_grant_reg[6]\,
      \old_grant_reg[6]_0\ => \old_grant_reg[6]_0\,
      \old_grant_reg[6]_1\ => \old_grant_reg[6]_1\,
      \old_grant_reg[6]_2\ => \old_grant_reg[6]_2\,
      \old_grant_reg[6]_3\ => \old_grant_reg[6]_3\,
      p_0_in(0) => \fifo_channel/p_0_in\(1),
      p_30_out(3 downto 2) => p_30_out(6 downto 5),
      p_30_out(1) => p_30_out(3),
      p_30_out(0) => p_30_out(0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0)
    );
station: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_23
     port map (
      CO(0) => station_n_0,
      DI(2) => anEngine_n_35,
      DI(1) => anEngine_n_36,
      DI(0) => aChannel_n_27,
      S(3) => aChannel_n_9,
      S(2) => anEngine_n_38,
      S(1) => anEngine_n_39,
      S(0) => aChannel_n_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_5 is
  port (
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_cur_reg[1]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    content_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]\ : out STD_LOGIC;
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    input_pc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[0]\ : out STD_LOGIC;
    \channel_old_latency_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    content_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \middle_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \curState_reg[0]_0\ : out STD_LOGIC;
    \tail_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]\ : out STD_LOGIC;
    bb_running : out STD_LOGIC_VECTOR ( 0 to 0 );
    EXE1_Instr_valid_reg : out STD_LOGIC;
    \head_reg[2]_0\ : out STD_LOGIC;
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]\ : out STD_LOGIC;
    \EXE1_Pc_reg[0]_0\ : out STD_LOGIC;
    \EXE1_Pc_reg[2]\ : out STD_LOGIC;
    \EXE1_Pc_reg[3]\ : out STD_LOGIC;
    \EXE1_Instr_reg[4]\ : out STD_LOGIC;
    \EXE1_Pc_reg[5]\ : out STD_LOGIC;
    \EXE1_Instr_reg[6]\ : out STD_LOGIC;
    EXE1_Instr_valid_reg_0 : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC;
    \state_cur_reg[1]_0\ : out STD_LOGIC;
    \state_cur_reg[1]_1\ : out STD_LOGIC;
    bb_accepts : out STD_LOGIC_VECTOR ( 0 to 0 );
    bb_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[2]_1\ : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    content_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    content_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    \head_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \head_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]\ : in STD_LOGIC;
    \state_cur_reg[0]_0\ : in STD_LOGIC;
    in_0_out_01_out : in STD_LOGIC;
    \in_0\\.data\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \old_grant[6]_i_6\ : in STD_LOGIC;
    \old_grant[7]_i_2\ : in STD_LOGIC;
    content_reg_bram_0_6 : in STD_LOGIC;
    bbs_go : in STD_LOGIC;
    \cur_state[1]_i_2\ : in STD_LOGIC;
    \cur_state[1]_i_2_0\ : in STD_LOGIC;
    \head[6]_i_6__5\ : in STD_LOGIC;
    \head[6]_i_6__5_0\ : in STD_LOGIC;
    \head[6]_i_6__5_1\ : in STD_LOGIC;
    \head[6]_i_6__5_2\ : in STD_LOGIC;
    \head[6]_i_6__5_3\ : in STD_LOGIC;
    \head[6]_i_6__5_4\ : in STD_LOGIC;
    \head[6]_i_6__5_5\ : in STD_LOGIC;
    \head[6]_i_6__5_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \middle_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \curState_reg[0]_1\ : in STD_LOGIC;
    \channel_old_latency_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_5 : entity is "engine_and_station";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_5 is
  signal aChannel_n_18 : STD_LOGIC;
  signal aChannel_n_24 : STD_LOGIC;
  signal aChannel_n_25 : STD_LOGIC;
  signal aChannel_n_26 : STD_LOGIC;
  signal aChannel_n_27 : STD_LOGIC;
  signal aChannel_n_45 : STD_LOGIC;
  signal aChannel_n_46 : STD_LOGIC;
  signal aChannel_n_48 : STD_LOGIC;
  signal aChannel_n_49 : STD_LOGIC;
  signal anEngine_n_24 : STD_LOGIC;
  signal anEngine_n_25 : STD_LOGIC;
  signal anEngine_n_35 : STD_LOGIC;
  signal anEngine_n_36 : STD_LOGIC;
  signal anEngine_n_37 : STD_LOGIC;
  signal anEngine_n_38 : STD_LOGIC;
  signal anEngine_n_39 : STD_LOGIC;
  signal anEngine_n_40 : STD_LOGIC;
  signal \fifo_channel/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_16_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal station_n_0 : STD_LOGIC;
  signal \switch2channel\\.ready\ : STD_LOGIC;
  signal \switch2channel\\.valid\ : STD_LOGIC;
begin
aChannel: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel_8
     port map (
      CO(0) => station_n_0,
      DI(0) => aChannel_n_45,
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      S(1) => aChannel_n_26,
      S(0) => aChannel_n_27,
      bb_full(0) => bb_full(0),
      \channel_old_latency_reg[0]_0\(0) => \channel_old_latency_reg[0]\(3),
      \channel_old_latency_reg[2]_0\ => aChannel_n_48,
      \channel_old_latency_reg[3]_0\ => aChannel_n_25,
      \channel_old_latency_reg[3]_1\ => aChannel_n_46,
      \channel_old_latency_reg[3]_2\(2) => p_16_out(4),
      \channel_old_latency_reg[3]_2\(1 downto 0) => p_16_out(2 downto 1),
      \channel_old_latency_reg[3]_3\ => anEngine_n_35,
      \channel_old_latency_reg[3]_4\ => anEngine_n_38,
      \channel_old_latency_reg[5]_0\ => aChannel_n_24,
      \channel_old_latency_reg[5]_1\ => aChannel_n_49,
      \channel_old_latency_reg[6]_0\(6 downto 0) => \channel_old_latency_reg[6]\(6 downto 0),
      content_reg_bram_0(8 downto 0) => content_reg_bram_0_1(8 downto 0),
      content_reg_bram_0_0(8 downto 0) => content_reg_bram_0_5(8 downto 0),
      content_reg_bram_0_1 => \head_reg[0]\,
      \cur_state[1]_i_3\ => anEngine_n_25,
      \head_reg[2]\ => \head_reg[2]_1\,
      \head_reg[6]\(0) => \head_reg[6]\(0),
      \in_0\\.data\(8 downto 0) => \in_0\\.data\(8 downto 0),
      in_0_out_01_out => in_0_out_01_out,
      input_pc(7 downto 0) => input_pc(7 downto 0),
      \middle_reg[0]\ => \middle_reg[0]\,
      \middle_reg[0]_0\(7 downto 0) => \middle_reg[0]_0\(7 downto 0),
      min_latency1_carry => anEngine_n_24,
      p_0_in(0) => \fifo_channel/p_0_in\(1),
      p_16_out(3 downto 2) => p_16_out(6 downto 5),
      p_16_out(1) => p_16_out(3),
      p_16_out(0) => p_16_out(0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[0]\ => \old_grant_reg[0]\,
      \tail_reg[1]\ => aChannel_n_18
    );
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced_9
     port map (
      CO(0) => station_n_0,
      D(5 downto 0) => \state_cur_reg[1]\(5 downto 0),
      DI(1) => anEngine_n_36,
      DI(0) => anEngine_n_37,
      E(0) => E(0),
      \EXE1_Instr_reg[4]\ => \EXE1_Instr_reg[4]\,
      \EXE1_Instr_reg[6]\ => \EXE1_Instr_reg[6]\,
      \EXE1_Instr_reg[8]\ => \EXE1_Instr_reg[8]\,
      \EXE1_Instr_reg[9]\ => \EXE1_Instr_reg[9]\,
      EXE1_Instr_valid_reg => EXE1_Instr_valid_reg,
      EXE1_Instr_valid_reg_0 => EXE1_Instr_valid_reg_0,
      \EXE1_Pc_reg[0]\ => \EXE1_Pc_reg[0]\,
      \EXE1_Pc_reg[0]_0\ => \EXE1_Pc_reg[0]_0\,
      \EXE1_Pc_reg[2]\ => \EXE1_Pc_reg[2]\,
      \EXE1_Pc_reg[3]\ => \EXE1_Pc_reg[3]\,
      \EXE1_Pc_reg[5]\ => \EXE1_Pc_reg[5]\,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      S(1) => anEngine_n_39,
      S(0) => anEngine_n_40,
      WEBWE(0) => WEBWE(0),
      bb_accepts(0) => bb_accepts(0),
      bb_running(0) => bb_running(0),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(5 downto 3) => \channel_old_latency_reg[0]\(6 downto 4),
      \channel_old_latency_reg[0]\(2 downto 0) => \channel_old_latency_reg[0]\(2 downto 0),
      \channel_old_latency_reg[1]\ => aChannel_n_24,
      \channel_old_latency_reg[1]_0\ => aChannel_n_25,
      \channel_old_latency_reg[1]_1\ => aChannel_n_18,
      \channel_old_latency_reg[2]\ => aChannel_n_48,
      content_reg(0) => content_reg(0),
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0(7 downto 0) => content_reg_bram_0_0(7 downto 0),
      content_reg_bram_0_1(7 downto 0) => content_reg_bram_0_2(7 downto 0),
      content_reg_bram_0_2(0) => content_reg_bram_0_3(0),
      content_reg_bram_0_3(7 downto 0) => content_reg_bram_0_4(7 downto 0),
      content_reg_bram_0_4 => content_reg_bram_0_6,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \curState_reg[0]_1\ => \curState_reg[0]_1\,
      \cur_is_even_character_reg_rep__0\(2) => p_16_out(4),
      \cur_is_even_character_reg_rep__0\(1 downto 0) => p_16_out(2 downto 1),
      \cur_is_even_character_reg_rep__0_0\ => anEngine_n_35,
      \cur_is_even_character_reg_rep__0_1\ => anEngine_n_38,
      \cur_state[1]_i_2\ => \cur_state[1]_i_2\,
      \cur_state[1]_i_2_0\ => \cur_state[1]_i_2_0\,
      \head[6]_i_6__5\ => \head[6]_i_6__5\,
      \head[6]_i_6__5_0\ => \head[6]_i_6__5_0\,
      \head[6]_i_6__5_1\ => \head[6]_i_6__5_1\,
      \head[6]_i_6__5_2\ => \head[6]_i_6__5_2\,
      \head[6]_i_6__5_3\ => \head[6]_i_6__5_3\,
      \head[6]_i_6__5_4\ => \head[6]_i_6__5_4\,
      \head[6]_i_6__5_5\ => \head[6]_i_6__5_5\,
      \head[6]_i_6__5_6\ => \head[6]_i_6__5_6\,
      \head_reg[0]\ => anEngine_n_24,
      \head_reg[0]_0\ => anEngine_n_25,
      \head_reg[0]_1\ => \head_reg[0]\,
      \head_reg[2]\ => \head_reg[2]\,
      \head_reg[2]_0\ => \head_reg[2]_0\,
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\(7 downto 0) => D(7 downto 0),
      \middle_reg[7]_0\(7 downto 0) => \middle_reg[7]\(7 downto 0),
      min_latency1_carry => aChannel_n_46,
      min_latency1_carry_0 => aChannel_n_49,
      \old_grant[6]_i_6\ => \old_grant[6]_i_6\,
      \old_grant[7]_i_2\ => \old_grant[7]_i_2\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      p_0_in(0) => \fifo_channel/p_0_in\(1),
      p_16_out(3 downto 2) => p_16_out(6 downto 5),
      p_16_out(1) => p_16_out(3),
      p_16_out(0) => p_16_out(0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \state_cur_reg[0]\,
      \state_cur_reg[0]_0\ => \state_cur_reg[0]_0\,
      \state_cur_reg[1]\ => \state_cur_reg[1]_0\,
      \state_cur_reg[1]_0\ => \state_cur_reg[1]_1\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \tail_reg[5]\(0) => \tail_reg[5]\(0)
    );
station: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch_10
     port map (
      CO(0) => station_n_0,
      DI(2) => anEngine_n_36,
      DI(1) => anEngine_n_37,
      DI(0) => aChannel_n_45,
      S(3) => aChannel_n_26,
      S(2) => anEngine_n_39,
      S(1) => anEngine_n_40,
      S(0) => aChannel_n_27
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_6 is
  port (
    \slv_reg4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \memory_bb\\.addr\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \switch2channel\\.valid\ : out STD_LOGIC;
    \switch2channel\\.ready\ : out STD_LOGIC;
    \cur_state_reg[2]\ : out STD_LOGIC;
    \channel_old_latency_reg[5]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \cpu2switch\\.valid\ : out STD_LOGIC;
    in_0_out_01_out : out STD_LOGIC;
    \switch2cpu\\.ready\ : out STD_LOGIC;
    bbs_go : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_state_reg[2]_0\ : out STD_LOGIC;
    bram_r_valid : out STD_LOGIC;
    \memory_for_cc\\.addr\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \EXE1_Instr_reg[10]\ : out STD_LOGIC;
    \cur_state_reg[2]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_cc_pointer_reg[3]\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_0\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_1\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_2\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_3\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_4\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_5\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_6\ : out STD_LOGIC;
    \EXE1_Instr_reg[12]\ : out STD_LOGIC;
    \in_0\\.data\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \EXE1_Instr_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \memory_bb\\.valid\ : out STD_LOGIC;
    \EXE1_Instr_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EXE1_Instr_reg[9]\ : out STD_LOGIC;
    FETCH_REC_Instr_valid_reg : out STD_LOGIC;
    \channel_i\\.data102_in\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    FETCH_REC_Instr_valid_reg_0 : out STD_LOGIC;
    \curState_reg[0]\ : out STD_LOGIC;
    \head_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    content_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tail_reg[0]\ : in STD_LOGIC;
    \tail_reg[0]_0\ : in STD_LOGIC;
    input_pc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    O : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\ : in STD_LOGIC;
    \cur_state_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    any_bb_running : in STD_LOGIC;
    bb_accepts : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_state_reg[2]_2\ : in STD_LOGIC;
    \cur_state_reg[2]_3\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    all_bb_full : in STD_LOGIC;
    \old_grant_reg[0]_i_15\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \FETCH_REC_Pc_reg[7]\ : in STD_LOGIC;
    \cur_state[2]_i_11\ : in STD_LOGIC;
    \cur_state[1]_i_5\ : in STD_LOGIC;
    \override_pc\\.ready\ : in STD_LOGIC;
    p_101_out : in STD_LOGIC;
    \old_grant[6]_i_6\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0\ : in STD_LOGIC;
    \curState_reg[0]_0\ : in STD_LOGIC;
    \channel_old_latency_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_6 : entity is "engine_and_station";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_6 is
  signal aChannel_n_13 : STD_LOGIC;
  signal aChannel_n_14 : STD_LOGIC;
  signal aChannel_n_15 : STD_LOGIC;
  signal aChannel_n_16 : STD_LOGIC;
  signal aChannel_n_17 : STD_LOGIC;
  signal aChannel_n_6 : STD_LOGIC;
  signal aChannel_n_7 : STD_LOGIC;
  signal aChannel_n_8 : STD_LOGIC;
  signal anEngine_n_12 : STD_LOGIC;
  signal anEngine_n_17 : STD_LOGIC;
  signal anEngine_n_19 : STD_LOGIC;
  signal anEngine_n_20 : STD_LOGIC;
  signal \channel_i\\.latency\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fifo_channel/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal fifo_cur_char_data_count : STD_LOGIC_VECTOR ( 4 to 4 );
  signal station_n_0 : STD_LOGIC;
  signal \switch2channel\\.latency__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^switch2channel\\.ready\ : STD_LOGIC;
  signal \^switch2channel\\.valid\ : STD_LOGIC;
  signal \switch2cpu\\.latency\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \switch2channel\\.ready\ <= \^switch2channel\\.ready\;
  \switch2channel\\.valid\ <= \^switch2channel\\.valid\;
aChannel: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_channel
     port map (
      CO(0) => station_n_0,
      DI(1) => aChannel_n_7,
      DI(0) => aChannel_n_8,
      Q(2 downto 0) => Q(2 downto 0),
      S(2) => aChannel_n_13,
      S(1) => aChannel_n_14,
      S(0) => aChannel_n_15,
      WEA(0) => \^switch2channel\\.ready\,
      \channel_i\\.data102_in\(8 downto 0) => \channel_i\\.data102_in\(8 downto 0),
      \channel_old_latency_reg[0]_0\(0) => \channel_i\\.latency\(0),
      \channel_old_latency_reg[5]_0\(2 downto 1) => \channel_old_latency_reg[5]\(6 downto 5),
      \channel_old_latency_reg[5]_0\(0) => \channel_old_latency_reg[5]\(1),
      \channel_old_latency_reg[5]_1\ => aChannel_n_6,
      \channel_old_latency_reg[6]_0\(0) => \channel_i\\.latency\(1),
      \channel_old_latency_reg[6]_1\ => anEngine_n_12,
      \channel_old_latency_reg[6]_2\ => anEngine_n_17,
      \channel_old_latency_reg[6]_3\(6 downto 0) => \channel_old_latency_reg[6]\(6 downto 0),
      content_reg_bram_0(8 downto 0) => content_reg_bram_0_0(8 downto 0),
      \cur_state_reg[2]\ => \cur_state_reg[2]\,
      fifo_cur_char_data_count(0) => fifo_cur_char_data_count(4),
      \head_reg[2]\ => aChannel_n_16,
      \head_reg[3]\ => aChannel_n_17,
      \override_pc\\.ready\ => \override_pc\\.ready\,
      p_101_out => p_101_out,
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.latency__0\(3 downto 0) => \switch2channel\\.latency__0\(4 downto 1),
      \switch2channel\\.valid\ => \^switch2channel\\.valid\,
      \switch2cpu\\.latency\(1 downto 0) => \switch2cpu\\.latency\(1 downto 0),
      \tail_reg[0]\(0) => \fifo_channel/p_0_in\(1),
      \tail_reg[0]_0\ => \old_grant_reg[0]\
    );
anEngine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_interfaced
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      CO(0) => station_n_0,
      D(5 downto 0) => \memory_bb\\.addr\(5 downto 0),
      DI(0) => anEngine_n_20,
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      \EXE1_Instr_reg[10]\ => \EXE1_Instr_reg[10]\,
      \EXE1_Instr_reg[10]_0\(2 downto 0) => \EXE1_Instr_reg[10]_0\(2 downto 0),
      \EXE1_Instr_reg[12]\ => \EXE1_Instr_reg[12]\,
      \EXE1_Instr_reg[8]\(0) => \EXE1_Instr_reg[8]\(0),
      \EXE1_Instr_reg[9]\ => \cpu2switch\\.valid\,
      \EXE1_Instr_reg[9]_0\(0) => \fifo_channel/p_0_in\(1),
      \EXE1_Instr_reg[9]_1\ => \EXE1_Instr_reg[9]\,
      FETCH_REC_Instr_valid_reg => FETCH_REC_Instr_valid_reg,
      FETCH_REC_Instr_valid_reg_0 => FETCH_REC_Instr_valid_reg_0,
      \FETCH_REC_Pc_reg[7]\ => \FETCH_REC_Pc_reg[7]\,
      O(5 downto 0) => O(5 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      S(0) => anEngine_n_19,
      WEA(0) => \^switch2channel\\.ready\,
      WEBWE(0) => \slv_reg4_reg[0]\(0),
      all_bb_full => all_bb_full,
      any_bb_running => any_bb_running,
      bb_accepts(1 downto 0) => bb_accepts(1 downto 0),
      bram_r_valid => bram_r_valid,
      \channel_old_latency_reg[0]\(3 downto 1) => \channel_old_latency_reg[5]\(4 downto 2),
      \channel_old_latency_reg[0]\(0) => \channel_old_latency_reg[5]\(0),
      \channel_old_latency_reg[0]_0\(0) => \channel_i\\.latency\(1),
      \channel_old_latency_reg[4]\(0) => \channel_i\\.latency\(0),
      \channel_old_latency_reg[4]_0\ => aChannel_n_6,
      content_reg(0) => WEBWE(0),
      content_reg_bram_0(7 downto 0) => content_reg_bram_0(7 downto 0),
      content_reg_bram_0_0 => aChannel_n_17,
      content_reg_bram_0_1 => aChannel_n_16,
      \curState_reg[0]\ => \curState_reg[0]\,
      \curState_reg[0]_0\ => \curState_reg[0]_0\,
      \cur_cc_pointer_reg[2]\ => \cur_cc_pointer_reg[2]\,
      \cur_cc_pointer_reg[2]_0\ => \cur_cc_pointer_reg[2]_0\,
      \cur_cc_pointer_reg[2]_1\ => \cur_cc_pointer_reg[2]_1\,
      \cur_cc_pointer_reg[2]_2\ => \cur_cc_pointer_reg[2]_2\,
      \cur_cc_pointer_reg[2]_3\ => \cur_cc_pointer_reg[2]_3\,
      \cur_cc_pointer_reg[2]_4\ => \cur_cc_pointer_reg[2]_4\,
      \cur_cc_pointer_reg[2]_5\ => \cur_cc_pointer_reg[2]_5\,
      \cur_cc_pointer_reg[2]_6\ => \cur_cc_pointer_reg[2]_6\,
      \cur_cc_pointer_reg[3]\ => \cur_cc_pointer_reg[3]\,
      cur_is_even_character_reg_rep => anEngine_n_12,
      cur_is_even_character_reg_rep_0(0) => fifo_cur_char_data_count(4),
      \cur_state[1]_i_5\ => \cur_state[1]_i_5\,
      \cur_state[2]_i_11\ => \cur_state[2]_i_11\,
      \cur_state_reg[0]\ => bbs_go,
      \cur_state_reg[0]_0\(0) => D(0),
      \cur_state_reg[0]_1\(3 downto 0) => \cur_state_reg[0]\(3 downto 0),
      \cur_state_reg[2]\ => \cur_state_reg[2]_0\,
      \cur_state_reg[2]_0\ => \cur_state_reg[2]_1\,
      \cur_state_reg[2]_1\ => \cur_state_reg[2]_2\,
      \cur_state_reg[2]_2\ => \cur_state_reg[2]_3\,
      \cur_state_reg[2]_3\(0) => CO(0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(2 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\(2 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\(2 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\(0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\(0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(5 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(5 downto 0),
      \head_reg[0]\ => anEngine_n_17,
      \head_reg[1]\ => \switch2cpu\\.ready\,
      \head_reg[2]\ => in_0_out_01_out,
      \head_reg[5]\(0) => \head_reg[5]\(0),
      \in_0\\.data\(8 downto 0) => \in_0\\.data\(8 downto 0),
      input_pc(7 downto 0) => input_pc(7 downto 0),
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \memory_bb\\.valid\ => \memory_bb\\.valid\,
      \memory_for_cc\\.addr\(5 downto 0) => \memory_for_cc\\.addr\(5 downto 0),
      \old_grant[6]_i_6\ => \old_grant[6]_i_6\,
      \old_grant_reg[0]\ => \old_grant_reg[0]\,
      \old_grant_reg[0]_i_15\(63 downto 0) => \old_grant_reg[0]_i_15\(63 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \switch2channel\\.latency__0\(3 downto 0) => \switch2channel\\.latency__0\(4 downto 1),
      \switch2channel\\.valid\ => \^switch2channel\\.valid\,
      \switch2cpu\\.latency\(1 downto 0) => \switch2cpu\\.latency\(1 downto 0),
      \tail_reg[0]\ => \tail_reg[0]\,
      \tail_reg[0]_0\ => \tail_reg[0]_0\
    );
station: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_switch
     port map (
      CO(0) => station_n_0,
      DI(2) => aChannel_n_7,
      DI(1) => anEngine_n_20,
      DI(0) => aChannel_n_8,
      S(3) => aChannel_n_13,
      S(2) => aChannel_n_14,
      S(1) => anEngine_n_19,
      S(0) => aChannel_n_15
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_topology_token_ring is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \cur_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    bram_r_valid : out STD_LOGIC;
    \cur_cc_pointer_reg[2]\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_0\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_1\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_2\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_3\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_4\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_5\ : out STD_LOGIC;
    \cur_cc_pointer_reg[2]_6\ : out STD_LOGIC;
    cur_is_even_character_reg : out STD_LOGIC;
    cur_is_even_character_reg_0 : out STD_LOGIC;
    cur_is_even_character_reg_1 : out STD_LOGIC;
    cur_is_even_character_reg_2 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cur_is_even_character : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[7]\ : in STD_LOGIC;
    \FETCH_REC_Pc_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\ : in STD_LOGIC;
    \cur_state_reg[0]\ : in STD_LOGIC;
    \cur_state_reg[0]_0\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\ : in STD_LOGIC;
    \cur_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_status_register_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]_2\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_15\ : in STD_LOGIC;
    \old_grant_reg[0]_i_15\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \cur_state[2]_i_11_0\ : in STD_LOGIC;
    \cur_state[1]_i_5\ : in STD_LOGIC;
    \cur_state[2]_i_12_0\ : in STD_LOGIC;
    \cur_state[2]_i_12_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_topology_token_ring;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_topology_token_ring is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \aChannel/fifo_channel/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \aChannel/fifo_channel/p_0_in_12\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \aChannel/fifo_channel/p_0_in_22\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \aChannel/fifo_channel/p_0_in_32\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \aChannel/fifo_channel/p_0_in_42\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \aChannel/fifo_channel/p_0_in_47\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \aChannel/fifo_channel/p_0_in_53\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal all_bb_full : STD_LOGIC;
  signal \anEngine/anEngine/buffer/fifo_even/from_memory\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_even/from_memory_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_even/from_memory_26\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_even/from_memory_36\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_even/from_memory_46\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_even/from_memory_52\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_even_data_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_even_data_in_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_even_data_in_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_even_data_in_29\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_even_data_in_39\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_even_data_in_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_even_data_in_valid\ : STD_LOGIC;
  signal \anEngine/anEngine/buffer/fifo_even_data_in_valid_10\ : STD_LOGIC;
  signal \anEngine/anEngine/buffer/fifo_even_data_in_valid_20\ : STD_LOGIC;
  signal \anEngine/anEngine/buffer/fifo_even_data_in_valid_3\ : STD_LOGIC;
  signal \anEngine/anEngine/buffer/fifo_even_data_in_valid_30\ : STD_LOGIC;
  signal \anEngine/anEngine/buffer/fifo_even_data_in_valid_40\ : STD_LOGIC;
  signal \anEngine/anEngine/buffer/fifo_odd/from_memory\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_odd/from_memory_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_odd/from_memory_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_odd/from_memory_35\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_odd/from_memory_45\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_odd/from_memory_51\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_odd_data_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_odd_data_in_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_odd_data_in_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_odd_data_in_28\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_odd_data_in_38\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_odd_data_in_48\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_odd_data_in_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \anEngine/anEngine/buffer/fifo_odd_data_in_valid\ : STD_LOGIC;
  signal \anEngine/anEngine/buffer/fifo_odd_data_in_valid_11\ : STD_LOGIC;
  signal \anEngine/anEngine/buffer/fifo_odd_data_in_valid_21\ : STD_LOGIC;
  signal \anEngine/anEngine/buffer/fifo_odd_data_in_valid_31\ : STD_LOGIC;
  signal \anEngine/anEngine/buffer/fifo_odd_data_in_valid_4\ : STD_LOGIC;
  signal \anEngine/anEngine/buffer/fifo_odd_data_in_valid_41\ : STD_LOGIC;
  signal \anEngine/anEngine/g.aregex_cpu/p_0_in\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal any_bb_accept : STD_LOGIC;
  signal any_bb_running : STD_LOGIC;
  signal arbiter_tree_to_cope_with_memory_contention_n_0 : STD_LOGIC;
  signal arbiter_tree_to_cope_with_memory_contention_n_1 : STD_LOGIC;
  signal arbiter_tree_to_cope_with_memory_contention_n_10 : STD_LOGIC;
  signal arbiter_tree_to_cope_with_memory_contention_n_11 : STD_LOGIC;
  signal arbiter_tree_to_cope_with_memory_contention_n_2 : STD_LOGIC;
  signal arbiter_tree_to_cope_with_memory_contention_n_3 : STD_LOGIC;
  signal arbiter_tree_to_cope_with_memory_contention_n_4 : STD_LOGIC;
  signal arbiter_tree_to_cope_with_memory_contention_n_5 : STD_LOGIC;
  signal arbiter_tree_to_cope_with_memory_contention_n_6 : STD_LOGIC;
  signal arbiter_tree_to_cope_with_memory_contention_n_7 : STD_LOGIC;
  signal arbiter_tree_to_cope_with_memory_contention_n_8 : STD_LOGIC;
  signal arbiter_tree_to_cope_with_memory_contention_n_9 : STD_LOGIC;
  signal bb_accepts : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bb_full : STD_LOGIC_VECTOR ( 6 to 6 );
  signal bb_running : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal bbs_go : STD_LOGIC;
  signal \channel_i\\.data102_in\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal channel_old_latency_next : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal channel_old_latency_next_14 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal channel_old_latency_next_24 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal channel_old_latency_next_34 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal channel_old_latency_next_44 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal channel_old_latency_next_50 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal channel_old_latency_next_54 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal channel_old_latency_next_6 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \cpu2switch\\.valid\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]_0\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]_1\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]_2\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]_3\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]_4\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]_5\ : STD_LOGIC;
  signal \^cur_cc_pointer_reg[2]_6\ : STD_LOGIC;
  signal \cur_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \cur_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \cur_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \cur_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \cur_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \cur_state[1]_i_9_n_0\ : STD_LOGIC;
  signal \cur_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \cur_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_11\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_19\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_20\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_21\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_22\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_23\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_24\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_25\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_26\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_35\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_38\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_39\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_41\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_42\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_43\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_44\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_46\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_48\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_6\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_8\ : STD_LOGIC;
  signal \genblk1[0].engine_and_station_i_n_9\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_0\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_23\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_31\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_32\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_33\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_34\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_35\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_36\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_37\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_38\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_49\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_50\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_52\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_53\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_54\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_55\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_56\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_57\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_58\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_59\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_60\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_61\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_62\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_63\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_64\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_65\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_66\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_68\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_69\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_70\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_71\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_73\ : STD_LOGIC;
  signal \genblk1[1].engine_and_station_i_n_75\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_23\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_24\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_25\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_33\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_34\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_35\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_36\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_37\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_38\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_39\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_40\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_49\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_51\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_53\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_54\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_55\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_56\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_57\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_58\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_59\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_6\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_60\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_61\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_62\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_63\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_64\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_65\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_67\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_68\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_69\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_71\ : STD_LOGIC;
  signal \genblk1[2].engine_and_station_i_n_73\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_23\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_24\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_32\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_33\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_34\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_35\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_36\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_37\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_38\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_39\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_48\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_50\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_52\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_53\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_54\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_55\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_56\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_57\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_58\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_59\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_6\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_60\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_61\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_62\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_63\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_64\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_65\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_67\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_68\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_69\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_71\ : STD_LOGIC;
  signal \genblk1[3].engine_and_station_i_n_73\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_23\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_31\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_32\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_33\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_34\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_35\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_36\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_37\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_38\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_47\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_49\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_50\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_52\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_53\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_54\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_55\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_56\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_57\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_58\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_59\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_6\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_60\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_61\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_62\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_63\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_64\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_66\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_67\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_68\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_69\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_71\ : STD_LOGIC;
  signal \genblk1[4].engine_and_station_i_n_73\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_22\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_23\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_31\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_32\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_33\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_34\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_35\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_36\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_37\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_38\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_47\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_49\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_51\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_52\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_53\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_54\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_55\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_56\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_57\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_58\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_59\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_60\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_61\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_62\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_63\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_64\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_66\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_67\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_68\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_70\ : STD_LOGIC;
  signal \genblk1[5].engine_and_station_i_n_72\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_0\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_23\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_24\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_25\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_26\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_27\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_28\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_29\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_30\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_31\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_40\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_65\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_66\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_68\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_70\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_71\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_72\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_73\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_74\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_75\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_76\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_77\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_78\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_79\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_80\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_81\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_82\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_83\ : STD_LOGIC;
  signal \genblk1[6].engine_and_station_i_n_86\ : STD_LOGIC;
  signal \genblk1[7].engine_and_station_i_n_0\ : STD_LOGIC;
  signal \genblk1[7].engine_and_station_i_n_24\ : STD_LOGIC;
  signal \genblk1[7].engine_and_station_i_n_32\ : STD_LOGIC;
  signal \genblk1[7].engine_and_station_i_n_33\ : STD_LOGIC;
  signal \genblk1[7].engine_and_station_i_n_35\ : STD_LOGIC;
  signal \genblk1[7].engine_and_station_i_n_44\ : STD_LOGIC;
  signal \genblk1[7].engine_and_station_i_n_59\ : STD_LOGIC;
  signal \genblk1[7].engine_and_station_i_n_60\ : STD_LOGIC;
  signal \genblk1[7].engine_and_station_i_n_70\ : STD_LOGIC;
  signal \genblk1[7].engine_and_station_i_n_71\ : STD_LOGIC;
  signal \genblk1[7].engine_and_station_i_n_9\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_n_0\ : STD_LOGIC;
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_n_0\ : STD_LOGIC;
  signal \in_0\\.data\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal in_ready_packed : STD_LOGIC_VECTOR ( 0 to 0 );
  signal input_pc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \memory_bb\\.addr\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \memory_bb\\.valid\ : STD_LOGIC;
  signal \memory_for_cc\\.addr\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal middle_next : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal middle_next_13 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal middle_next_23 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal middle_next_33 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal middle_next_43 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal middle_next_5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \override_pc\\.ready\ : STD_LOGIC;
  signal p_101_out : STD_LOGIC;
  signal p_105_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_21_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_35_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_49_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_63_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_77_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_91_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \station/in_0_out_01_out\ : STD_LOGIC;
  signal \switch2channel\\.data\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \switch2channel\\.data_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \switch2channel\\.data_17\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \switch2channel\\.data_27\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \switch2channel\\.data_37\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \switch2channel\\.data_49\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \switch2channel\\.data_7\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \switch2channel\\.ready\ : STD_LOGIC;
  signal \switch2channel\\.valid\ : STD_LOGIC;
  signal \switch2cpu\\.ready\ : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  \cur_cc_pointer_reg[2]\ <= \^cur_cc_pointer_reg[2]\;
  \cur_cc_pointer_reg[2]_0\ <= \^cur_cc_pointer_reg[2]_0\;
  \cur_cc_pointer_reg[2]_1\ <= \^cur_cc_pointer_reg[2]_1\;
  \cur_cc_pointer_reg[2]_2\ <= \^cur_cc_pointer_reg[2]_2\;
  \cur_cc_pointer_reg[2]_3\ <= \^cur_cc_pointer_reg[2]_3\;
  \cur_cc_pointer_reg[2]_4\ <= \^cur_cc_pointer_reg[2]_4\;
  \cur_cc_pointer_reg[2]_5\ <= \^cur_cc_pointer_reg[2]_5\;
  \cur_cc_pointer_reg[2]_6\ <= \^cur_cc_pointer_reg[2]_6\;
arbiter_tree_to_cope_with_memory_contention: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arbiter_rr_n__parameterized0\
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      D(0) => in_ready_packed(0),
      E(0) => E(0),
      \FSM_sequential_status_register_reg[0]\ => \FSM_sequential_status_register_reg[0]\,
      \FSM_sequential_status_register_reg[0]_0\(0) => \old_grant_reg[0]\(2),
      \FSM_sequential_status_register_reg[0]_1\ => \FSM_sequential_status_register_reg[0]_0\,
      \FSM_sequential_status_register_reg[0]_2\ => \FSM_sequential_status_register_reg[0]_1\,
      \FSM_sequential_status_register_reg[0]_3\ => \FSM_sequential_status_register_reg[0]_2\,
      \FSM_sequential_status_register_reg[0]_4\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\(2 downto 0),
      O(0) => O(0),
      Q(2 downto 0) => Q(2 downto 0),
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg => cur_is_even_character_reg,
      cur_is_even_character_reg_0 => cur_is_even_character_reg_0,
      cur_is_even_character_reg_1 => cur_is_even_character_reg_1,
      cur_is_even_character_reg_2 => cur_is_even_character_reg_2,
      \cur_is_even_character_reg_rep__1\(0) => \cur_state_reg[0]_1\(3),
      \cur_is_even_character_reg_rep__1_0\ => \genblk1[7].engine_and_station_i_n_33\,
      \cur_state_reg[0]\ => \genblk1[0].engine_and_station_i_n_35\,
      \cur_state_reg[0]_0\ => \cur_state_reg[0]\,
      \cur_state_reg[0]_1\ => \genblk1[1].engine_and_station_i_n_49\,
      \cur_state_reg[0]_2\ => \cur_state_reg[0]_0\,
      \cur_state_reg[0]_3\ => \genblk1[7].engine_and_station_i_n_32\,
      \cur_state_reg[1]\(0) => \cur_state_reg[1]\(0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(5 downto 0) => p_91_out(5 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ => \genblk1[7].engine_and_station_i_n_24\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\(5 downto 0) => p_21_out(5 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\(5 downto 0) => p_35_out(5 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\(5 downto 0) => p_105_out(5 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\ => \genblk1[7].engine_and_station_i_n_71\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\(5 downto 0) => p_63_out(5 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\,
      \memory_bb\\.addr\(5 downto 0) => \memory_bb\\.addr\(5 downto 0),
      \memory_bb\\.valid\ => \memory_bb\\.valid\,
      \memory_for_cc\\.addr\(5 downto 0) => \memory_for_cc\\.addr\(5 downto 0),
      \old_grant_reg[0]\ => arbiter_tree_to_cope_with_memory_contention_n_2,
      \old_grant_reg[1]\ => \genblk1[0].engine_and_station_i_n_8\,
      \old_grant_reg[1]_0\ => \genblk1[1].engine_and_station_i_n_23\,
      \old_grant_reg[1]_1\ => \genblk1[6].engine_and_station_i_n_65\,
      \old_grant_reg[1]_2\ => \genblk1[7].engine_and_station_i_n_70\,
      \old_grant_reg[2]\ => \genblk1[1].engine_and_station_i_n_50\,
      \old_grant_reg[2]_0\ => \genblk1[2].engine_and_station_i_n_23\,
      \old_grant_reg[3]\ => \genblk1[2].engine_and_station_i_n_49\,
      \old_grant_reg[3]_0\ => \genblk1[3].engine_and_station_i_n_23\,
      \old_grant_reg[4]\ => arbiter_tree_to_cope_with_memory_contention_n_1,
      \old_grant_reg[4]_0\ => \genblk1[3].engine_and_station_i_n_48\,
      \old_grant_reg[4]_1\ => \genblk1[4].engine_and_station_i_n_23\,
      \old_grant_reg[5]\ => \genblk1[4].engine_and_station_i_n_47\,
      \old_grant_reg[5]_0\ => \genblk1[5].engine_and_station_i_n_22\,
      \old_grant_reg[6]\ => arbiter_tree_to_cope_with_memory_contention_n_4,
      \old_grant_reg[6]_0\ => \genblk1[5].engine_and_station_i_n_47\,
      \old_grant_reg[6]_1\ => \genblk1[6].engine_and_station_i_n_23\,
      \old_grant_reg[7]\ => arbiter_tree_to_cope_with_memory_contention_n_0,
      \old_grant_reg[7]_0\ => arbiter_tree_to_cope_with_memory_contention_n_3,
      \old_grant_reg[7]_1\ => \genblk1[6].engine_and_station_i_n_66\,
      \old_grant_reg[7]_2\ => \^sr\(0),
      p_49_out(5 downto 0) => p_49_out(5 downto 0),
      p_77_out(5 downto 0) => p_77_out(5 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg4_reg[0]\ => arbiter_tree_to_cope_with_memory_contention_n_5,
      \slv_reg4_reg[0]_0\ => arbiter_tree_to_cope_with_memory_contention_n_6,
      \slv_reg4_reg[0]_1\ => arbiter_tree_to_cope_with_memory_contention_n_7,
      \slv_reg4_reg[0]_2\ => arbiter_tree_to_cope_with_memory_contention_n_8,
      \slv_reg4_reg[0]_3\ => arbiter_tree_to_cope_with_memory_contention_n_9,
      \slv_reg4_reg[0]_4\ => arbiter_tree_to_cope_with_memory_contention_n_10,
      \slv_reg4_reg[0]_5\ => arbiter_tree_to_cope_with_memory_contention_n_11,
      \slv_reg4_reg[2]\(0) => \slv_reg4_reg[2]\(0)
    );
\cur_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \cur_state[0]_i_4_n_0\,
      I1 => \cur_state[0]_i_5_n_0\,
      I2 => \cur_state[0]_i_6_n_0\,
      I3 => bb_running(4),
      I4 => \genblk1[5].engine_and_station_i_n_52\,
      I5 => \genblk1[5].engine_and_station_i_n_51\,
      O => any_bb_running
    );
\cur_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF47FFFF"
    )
        port map (
      I0 => \genblk1[2].engine_and_station_i_n_24\,
      I1 => \genblk1[2].engine_and_station_i_n_51\,
      I2 => \genblk1[1].engine_and_station_i_n_71\,
      I3 => \genblk1[2].engine_and_station_i_n_53\,
      I4 => \genblk1[3].engine_and_station_i_n_53\,
      I5 => \genblk1[3].engine_and_station_i_n_52\,
      O => \cur_state[0]_i_4_n_0\
    );
\cur_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF74FFFF"
    )
        port map (
      I0 => \genblk1[0].engine_and_station_i_n_9\,
      I1 => \genblk1[0].engine_and_station_i_n_11\,
      I2 => \genblk1[7].engine_and_station_i_n_9\,
      I3 => \genblk1[0].engine_and_station_i_n_41\,
      I4 => \genblk1[1].engine_and_station_i_n_54\,
      I5 => \genblk1[1].engine_and_station_i_n_68\,
      O => \cur_state[0]_i_5_n_0\
    );
\cur_state[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFDFDD"
    )
        port map (
      I0 => \genblk1[6].engine_and_station_i_n_71\,
      I1 => \genblk1[6].engine_and_station_i_n_70\,
      I2 => \genblk1[6].engine_and_station_i_n_86\,
      I3 => \station/in_0_out_01_out\,
      I4 => \cpu2switch\\.valid\,
      I5 => \genblk1[7].engine_and_station_i_n_60\,
      O => \cur_state[0]_i_6_n_0\
    );
\cur_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cur_state[2]_i_12_n_0\,
      I1 => bb_accepts(6),
      I2 => bb_accepts(7),
      I3 => bb_accepts(4),
      I4 => bb_accepts(5),
      O => any_bb_accept
    );
\cur_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \cur_state[1]_i_6_n_0\,
      I1 => \cur_state[1]_i_7_n_0\,
      I2 => bb_full(6),
      I3 => \switch2cpu\\.ready\,
      I4 => \switch2channel\\.ready\,
      I5 => \cur_state[1]_i_9_n_0\,
      O => all_bb_full
    );
\cur_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \genblk1[2].engine_and_station_i_n_25\,
      I1 => \genblk1[2].engine_and_station_i_n_67\,
      I2 => \genblk1[2].engine_and_station_i_n_68\,
      I3 => \genblk1[3].engine_and_station_i_n_24\,
      I4 => \genblk1[3].engine_and_station_i_n_67\,
      I5 => \genblk1[3].engine_and_station_i_n_68\,
      O => \cur_state[1]_i_6_n_0\
    );
\cur_state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \genblk1[0].engine_and_station_i_n_38\,
      I1 => \genblk1[0].engine_and_station_i_n_42\,
      I2 => \genblk1[0].engine_and_station_i_n_43\,
      I3 => \genblk1[1].engine_and_station_i_n_53\,
      I4 => \genblk1[1].engine_and_station_i_n_69\,
      I5 => \genblk1[1].engine_and_station_i_n_70\,
      O => \cur_state[1]_i_7_n_0\
    );
\cur_state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \genblk1[4].engine_and_station_i_n_50\,
      I1 => \genblk1[4].engine_and_station_i_n_67\,
      I2 => \genblk1[4].engine_and_station_i_n_68\,
      I3 => \genblk1[5].engine_and_station_i_n_23\,
      I4 => \genblk1[5].engine_and_station_i_n_66\,
      I5 => \genblk1[5].engine_and_station_i_n_67\,
      O => \cur_state[1]_i_9_n_0\
    );
\cur_state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFEEE"
    )
        port map (
      I0 => bb_accepts(6),
      I1 => \genblk1[7].engine_and_station_i_n_59\,
      I2 => \anEngine/anEngine/g.aregex_cpu/p_0_in\(1),
      I3 => \anEngine/anEngine/g.aregex_cpu/p_0_in\(2),
      I4 => \anEngine/anEngine/g.aregex_cpu/p_0_in\(0),
      I5 => \genblk1[7].engine_and_station_i_n_44\,
      O => \cur_state[2]_i_11_n_0\
    );
\cur_state[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bb_accepts(1),
      I1 => bb_accepts(0),
      I2 => bb_accepts(3),
      I3 => bb_accepts(2),
      O => \cur_state[2]_i_12_n_0\
    );
\genblk1[0].engine_and_station_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station
     port map (
      D(0) => in_ready_packed(0),
      DINADIN(7 downto 0) => \anEngine/anEngine/buffer/fifo_even_data_in\(7 downto 0),
      DOUTBDOUT(7 downto 0) => \anEngine/anEngine/buffer/fifo_even/from_memory\(7 downto 0),
      E(0) => \anEngine/anEngine/buffer/fifo_odd_data_in_valid\,
      \EXE1_Instr_reg[9]\ => \genblk1[0].engine_and_station_i_n_9\,
      EXE1_Instr_valid_reg => \genblk1[0].engine_and_station_i_n_41\,
      Q(2 downto 0) => Q(2 downto 0),
      WEBWE(0) => \genblk1[0].engine_and_station_i_n_6\,
      bb_accepts(0) => bb_accepts(0),
      bbs_go => bbs_go,
      \channel_i\\.data102_in\(8 downto 0) => \channel_i\\.data102_in\(8 downto 0),
      \channel_old_latency_reg[5]\(6 downto 0) => channel_old_latency_next(6 downto 0),
      \channel_old_latency_reg[6]\(6 downto 0) => channel_old_latency_next_6(6 downto 0),
      content_reg_bram_0(5 downto 0) => p_105_out(5 downto 0),
      content_reg_bram_0_0(8 downto 0) => \switch2channel\\.data\(8 downto 0),
      content_reg_bram_0_1 => \genblk1[1].engine_and_station_i_n_55\,
      content_reg_bram_0_10 => \genblk1[1].engine_and_station_i_n_56\,
      content_reg_bram_0_11 => \genblk1[1].engine_and_station_i_n_64\,
      content_reg_bram_0_2 => \genblk1[1].engine_and_station_i_n_63\,
      content_reg_bram_0_3 => \genblk1[1].engine_and_station_i_n_52\,
      content_reg_bram_0_4 => \genblk1[1].engine_and_station_i_n_62\,
      content_reg_bram_0_5 => \genblk1[1].engine_and_station_i_n_61\,
      content_reg_bram_0_6 => \genblk1[1].engine_and_station_i_n_60\,
      content_reg_bram_0_7 => \genblk1[1].engine_and_station_i_n_59\,
      content_reg_bram_0_8 => \genblk1[1].engine_and_station_i_n_58\,
      content_reg_bram_0_9 => \genblk1[1].engine_and_station_i_n_57\,
      content_reg_bram_0_i_49 => \^cur_cc_pointer_reg[2]\,
      content_reg_bram_0_i_49_0 => \^cur_cc_pointer_reg[2]_0\,
      content_reg_bram_0_i_49_1 => \^cur_cc_pointer_reg[2]_6\,
      content_reg_bram_0_i_49_2 => \^cur_cc_pointer_reg[2]_5\,
      content_reg_bram_0_i_49_3 => \^cur_cc_pointer_reg[2]_4\,
      content_reg_bram_0_i_49_4 => \^cur_cc_pointer_reg[2]_3\,
      content_reg_bram_0_i_49_5 => \^cur_cc_pointer_reg[2]_2\,
      content_reg_bram_0_i_49_6 => \^cur_cc_pointer_reg[2]_1\,
      \curState_reg[0]\ => \genblk1[0].engine_and_station_i_n_8\,
      \curState_reg[0]_0\ => arbiter_tree_to_cope_with_memory_contention_n_5,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg(7) => \genblk1[0].engine_and_station_i_n_19\,
      cur_is_even_character_reg(6) => \genblk1[0].engine_and_station_i_n_20\,
      cur_is_even_character_reg(5) => \genblk1[0].engine_and_station_i_n_21\,
      cur_is_even_character_reg(4) => \genblk1[0].engine_and_station_i_n_22\,
      cur_is_even_character_reg(3) => \genblk1[0].engine_and_station_i_n_23\,
      cur_is_even_character_reg(2) => \genblk1[0].engine_and_station_i_n_24\,
      cur_is_even_character_reg(1) => \genblk1[0].engine_and_station_i_n_25\,
      cur_is_even_character_reg(0) => \genblk1[0].engine_and_station_i_n_26\,
      cur_is_even_character_reg_0(7 downto 0) => middle_next(7 downto 0),
      cur_is_even_character_reg_1(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd_data_in\(7 downto 0),
      \cur_is_even_character_reg_rep__1\ => \genblk1[0].engine_and_station_i_n_46\,
      \cur_is_even_character_reg_rep__1_0\(0) => \anEngine/anEngine/buffer/fifo_even_data_in_valid\,
      \cur_is_even_character_reg_rep__1_1\ => \genblk1[0].engine_and_station_i_n_48\,
      \cur_state[2]_i_12\ => \cur_state[2]_i_12_0\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_1\,
      \cur_state_reg[1]\ => \genblk1[0].engine_and_station_i_n_35\,
      \cur_state_reg[2]\ => \genblk1[0].engine_and_station_i_n_11\,
      \cur_state_reg[2]_0\ => \genblk1[0].engine_and_station_i_n_39\,
      \head_reg[0]\ => \genblk1[0].engine_and_station_i_n_38\,
      \head_reg[0]_0\ => \FETCH_REC_Pc_reg[0]\,
      \head_reg[2]\ => \genblk1[0].engine_and_station_i_n_44\,
      \head_reg[5]\ => \genblk1[0].engine_and_station_i_n_43\,
      \head_reg[6]\(0) => \aChannel/fifo_channel/p_0_in\(0),
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\ => \genblk1[1].engine_and_station_i_n_66\,
      \middle_reg[7]_0\(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd/from_memory\(7 downto 0),
      \middle_reg[7]_1\ => \genblk1[1].engine_and_station_i_n_65\,
      \old_grant_reg[0]\(2 downto 0) => \old_grant_reg[0]\(2 downto 0),
      \old_grant_reg[0]_0\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      \old_grant_reg[0]_1\ => arbiter_tree_to_cope_with_memory_contention_n_0,
      \override_pc\\.ready\ => \override_pc\\.ready\,
      p_101_out => p_101_out,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg4_reg[0]\ => \^sr\(0),
      \tail_reg[0]\ => \genblk1[7].engine_and_station_i_n_9\,
      \tail_reg[6]\ => \genblk1[0].engine_and_station_i_n_42\
    );
\genblk1[1].engine_and_station_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_0
     port map (
      CO(0) => CO(0),
      D(7) => \genblk1[1].engine_and_station_i_n_31\,
      D(6) => \genblk1[1].engine_and_station_i_n_32\,
      D(5) => \genblk1[1].engine_and_station_i_n_33\,
      D(4) => \genblk1[1].engine_and_station_i_n_34\,
      D(3) => \genblk1[1].engine_and_station_i_n_35\,
      D(2) => \genblk1[1].engine_and_station_i_n_36\,
      D(1) => \genblk1[1].engine_and_station_i_n_37\,
      D(0) => \genblk1[1].engine_and_station_i_n_38\,
      DINADIN(7 downto 0) => \anEngine/anEngine/buffer/fifo_even_data_in\(7 downto 0),
      DOUTBDOUT(7 downto 0) => \anEngine/anEngine/buffer/fifo_even/from_memory\(7 downto 0),
      E(0) => \anEngine/anEngine/buffer/fifo_even_data_in_valid\,
      \EXE1_Instr_reg[4]\ => \genblk1[1].engine_and_station_i_n_60\,
      \EXE1_Instr_reg[6]\ => \genblk1[1].engine_and_station_i_n_62\,
      \EXE1_Instr_reg[8]\ => \genblk1[1].engine_and_station_i_n_64\,
      \EXE1_Instr_reg[9]\ => \genblk1[1].engine_and_station_i_n_55\,
      EXE1_Instr_valid_reg => \genblk1[1].engine_and_station_i_n_63\,
      EXE1_Instr_valid_reg_0 => \genblk1[1].engine_and_station_i_n_68\,
      \EXE1_Pc_reg[0]\ => \genblk1[1].engine_and_station_i_n_56\,
      \EXE1_Pc_reg[0]_0\ => \genblk1[1].engine_and_station_i_n_57\,
      \EXE1_Pc_reg[2]\ => \genblk1[1].engine_and_station_i_n_58\,
      \EXE1_Pc_reg[3]\ => \genblk1[1].engine_and_station_i_n_59\,
      \EXE1_Pc_reg[5]\ => \genblk1[1].engine_and_station_i_n_61\,
      Q(2 downto 0) => Q(2 downto 0),
      WEBWE(0) => \genblk1[1].engine_and_station_i_n_0\,
      all_bb_full => all_bb_full,
      any_bb_accept => any_bb_accept,
      any_bb_running => any_bb_running,
      bb_accepts(0) => bb_accepts(1),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(6 downto 0) => channel_old_latency_next_6(6 downto 0),
      \channel_old_latency_reg[6]\(6 downto 0) => channel_old_latency_next_14(6 downto 0),
      content_reg_bram_0(5 downto 0) => p_91_out(5 downto 0),
      content_reg_bram_0_0(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd/from_memory\(7 downto 0),
      content_reg_bram_0_1(8 downto 0) => \switch2channel\\.data_0\(8 downto 0),
      content_reg_bram_0_10 => \genblk1[2].engine_and_station_i_n_61\,
      content_reg_bram_0_11 => \genblk1[2].engine_and_station_i_n_60\,
      content_reg_bram_0_12 => \genblk1[2].engine_and_station_i_n_59\,
      content_reg_bram_0_13 => \genblk1[2].engine_and_station_i_n_58\,
      content_reg_bram_0_14 => \genblk1[2].engine_and_station_i_n_57\,
      content_reg_bram_0_15 => \genblk1[2].engine_and_station_i_n_56\,
      content_reg_bram_0_16 => \genblk1[2].engine_and_station_i_n_55\,
      content_reg_bram_0_17 => \genblk1[2].engine_and_station_i_n_63\,
      content_reg_bram_0_2(0) => \anEngine/anEngine/buffer/fifo_odd_data_in_valid\,
      content_reg_bram_0_3(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd_data_in\(7 downto 0),
      content_reg_bram_0_4(8 downto 0) => \switch2channel\\.data\(8 downto 0),
      content_reg_bram_0_5 => \genblk1[0].engine_and_station_i_n_44\,
      content_reg_bram_0_6 => \FETCH_REC_Pc_reg[7]\,
      content_reg_bram_0_7 => \genblk1[2].engine_and_station_i_n_54\,
      content_reg_bram_0_8 => \genblk1[2].engine_and_station_i_n_62\,
      content_reg_bram_0_9 => \genblk1[2].engine_and_station_i_n_51\,
      \curState_reg[0]\ => \genblk1[1].engine_and_station_i_n_23\,
      \curState_reg[0]_0\ => \genblk1[1].engine_and_station_i_n_50\,
      \curState_reg[0]_1\ => arbiter_tree_to_cope_with_memory_contention_n_2,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg_rep(0) => \anEngine/anEngine/buffer/fifo_odd_data_in_valid_4\,
      cur_is_even_character_reg_rep_0 => \genblk1[1].engine_and_station_i_n_73\,
      cur_is_even_character_reg_rep_1(0) => \anEngine/anEngine/buffer/fifo_even_data_in_valid_3\,
      cur_is_even_character_reg_rep_2 => \genblk1[1].engine_and_station_i_n_75\,
      \cur_is_even_character_reg_rep__1\(7 downto 0) => middle_next_5(7 downto 0),
      \cur_is_even_character_reg_rep__1_0\(7 downto 0) => \anEngine/anEngine/buffer/fifo_even_data_in_2\(7 downto 0),
      \cur_is_even_character_reg_rep__1_1\(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd_data_in_1\(7 downto 0),
      \cur_state[2]_i_12\ => \cur_state[2]_i_12_0\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_1\,
      \cur_state_reg[0]\ => \genblk1[7].engine_and_station_i_n_35\,
      \cur_state_reg[1]\ => \genblk1[1].engine_and_station_i_n_49\,
      \cur_state_reg[2]\(1 downto 0) => D(1 downto 0),
      \head[6]_i_6__0\ => \^cur_cc_pointer_reg[2]\,
      \head[6]_i_6__0_0\ => \^cur_cc_pointer_reg[2]_0\,
      \head[6]_i_6__0_1\ => \^cur_cc_pointer_reg[2]_6\,
      \head[6]_i_6__0_2\ => \^cur_cc_pointer_reg[2]_5\,
      \head[6]_i_6__0_3\ => \^cur_cc_pointer_reg[2]_4\,
      \head[6]_i_6__0_4\ => \^cur_cc_pointer_reg[2]_3\,
      \head[6]_i_6__0_5\ => \^cur_cc_pointer_reg[2]_2\,
      \head[6]_i_6__0_6\ => \^cur_cc_pointer_reg[2]_1\,
      \head_reg[0]\ => \genblk1[1].engine_and_station_i_n_53\,
      \head_reg[0]_0\ => \FETCH_REC_Pc_reg[0]\,
      \head_reg[2]\ => \genblk1[1].engine_and_station_i_n_52\,
      \head_reg[2]_0\ => \genblk1[1].engine_and_station_i_n_54\,
      \head_reg[2]_1\ => \genblk1[1].engine_and_station_i_n_71\,
      \head_reg[5]\ => \genblk1[1].engine_and_station_i_n_70\,
      \head_reg[6]\(0) => \aChannel/fifo_channel/p_0_in_12\(0),
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\(7 downto 0) => \anEngine/anEngine/buffer/fifo_even/from_memory_16\(7 downto 0),
      \middle_reg[7]_0\ => \genblk1[2].engine_and_station_i_n_65\,
      \middle_reg[7]_1\(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd/from_memory_15\(7 downto 0),
      \middle_reg[7]_2\ => \genblk1[2].engine_and_station_i_n_64\,
      \middle_reg[7]_3\(7 downto 0) => middle_next(7 downto 0),
      \middle_reg[7]_4\(7) => \genblk1[0].engine_and_station_i_n_19\,
      \middle_reg[7]_4\(6) => \genblk1[0].engine_and_station_i_n_20\,
      \middle_reg[7]_4\(5) => \genblk1[0].engine_and_station_i_n_21\,
      \middle_reg[7]_4\(4) => \genblk1[0].engine_and_station_i_n_22\,
      \middle_reg[7]_4\(3) => \genblk1[0].engine_and_station_i_n_23\,
      \middle_reg[7]_4\(2) => \genblk1[0].engine_and_station_i_n_24\,
      \middle_reg[7]_4\(1) => \genblk1[0].engine_and_station_i_n_25\,
      \middle_reg[7]_4\(0) => \genblk1[0].engine_and_station_i_n_26\,
      \old_grant_reg[0]\ => \^sr\(0),
      \old_grant_reg[2]\ => \genblk1[0].engine_and_station_i_n_8\,
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \genblk1[0].engine_and_station_i_n_46\,
      \state_cur_reg[0]_0\ => \genblk1[0].engine_and_station_i_n_48\,
      \state_cur_reg[1]\ => \genblk1[1].engine_and_station_i_n_65\,
      \state_cur_reg[1]_0\ => \genblk1[1].engine_and_station_i_n_66\,
      \tail_reg[5]\(0) => \aChannel/fifo_channel/p_0_in\(0),
      \tail_reg[6]\ => \genblk1[1].engine_and_station_i_n_69\
    );
\genblk1[2].engine_and_station_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_1
     port map (
      D(7) => \genblk1[2].engine_and_station_i_n_33\,
      D(6) => \genblk1[2].engine_and_station_i_n_34\,
      D(5) => \genblk1[2].engine_and_station_i_n_35\,
      D(4) => \genblk1[2].engine_and_station_i_n_36\,
      D(3) => \genblk1[2].engine_and_station_i_n_37\,
      D(2) => \genblk1[2].engine_and_station_i_n_38\,
      D(1) => \genblk1[2].engine_and_station_i_n_39\,
      D(0) => \genblk1[2].engine_and_station_i_n_40\,
      DINADIN(7 downto 0) => \anEngine/anEngine/buffer/fifo_even_data_in_9\(7 downto 0),
      DOUTBDOUT(7 downto 0) => \anEngine/anEngine/buffer/fifo_even/from_memory_26\(7 downto 0),
      E(0) => \anEngine/anEngine/buffer/fifo_even_data_in_valid_3\,
      \EXE1_Instr_reg[4]\ => \genblk1[2].engine_and_station_i_n_59\,
      \EXE1_Instr_reg[6]\ => \genblk1[2].engine_and_station_i_n_61\,
      \EXE1_Instr_reg[8]\ => \genblk1[2].engine_and_station_i_n_63\,
      \EXE1_Instr_reg[9]\ => \genblk1[2].engine_and_station_i_n_24\,
      \EXE1_Instr_reg[9]_0\ => \genblk1[2].engine_and_station_i_n_54\,
      EXE1_Instr_valid_reg => \genblk1[2].engine_and_station_i_n_53\,
      EXE1_Instr_valid_reg_0 => \genblk1[2].engine_and_station_i_n_62\,
      \EXE1_Pc_reg[0]\ => \genblk1[2].engine_and_station_i_n_55\,
      \EXE1_Pc_reg[0]_0\ => \genblk1[2].engine_and_station_i_n_56\,
      \EXE1_Pc_reg[2]\ => \genblk1[2].engine_and_station_i_n_57\,
      \EXE1_Pc_reg[3]\ => \genblk1[2].engine_and_station_i_n_58\,
      \EXE1_Pc_reg[5]\ => \genblk1[2].engine_and_station_i_n_60\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      WEBWE(0) => \genblk1[1].engine_and_station_i_n_0\,
      bb_accepts(0) => bb_accepts(2),
      bb_running(0) => bb_running(2),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(6 downto 0) => channel_old_latency_next_14(6 downto 0),
      \channel_old_latency_reg[6]\(6 downto 0) => channel_old_latency_next_24(6 downto 0),
      content_reg_bram_0(7 downto 0) => \anEngine/anEngine/buffer/fifo_even/from_memory_16\(7 downto 0),
      content_reg_bram_0_0(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd/from_memory_15\(7 downto 0),
      content_reg_bram_0_1(8 downto 0) => \switch2channel\\.data_7\(8 downto 0),
      content_reg_bram_0_10 => \genblk1[3].engine_and_station_i_n_61\,
      content_reg_bram_0_11 => \genblk1[3].engine_and_station_i_n_60\,
      content_reg_bram_0_12 => \genblk1[3].engine_and_station_i_n_59\,
      content_reg_bram_0_13 => \genblk1[3].engine_and_station_i_n_58\,
      content_reg_bram_0_14 => \genblk1[3].engine_and_station_i_n_57\,
      content_reg_bram_0_15 => \genblk1[3].engine_and_station_i_n_56\,
      content_reg_bram_0_16 => \genblk1[3].engine_and_station_i_n_55\,
      content_reg_bram_0_17 => \genblk1[3].engine_and_station_i_n_63\,
      content_reg_bram_0_2(7 downto 0) => \anEngine/anEngine/buffer/fifo_even_data_in_2\(7 downto 0),
      content_reg_bram_0_3(0) => \anEngine/anEngine/buffer/fifo_odd_data_in_valid_4\,
      content_reg_bram_0_4(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd_data_in_1\(7 downto 0),
      content_reg_bram_0_5(8 downto 0) => \switch2channel\\.data_0\(8 downto 0),
      content_reg_bram_0_6 => \genblk1[1].engine_and_station_i_n_71\,
      content_reg_bram_0_7 => \genblk1[3].engine_and_station_i_n_54\,
      content_reg_bram_0_8 => \genblk1[3].engine_and_station_i_n_62\,
      content_reg_bram_0_9 => \genblk1[3].engine_and_station_i_n_50\,
      \curState_reg[0]\ => \genblk1[2].engine_and_station_i_n_23\,
      \curState_reg[0]_0\ => \genblk1[2].engine_and_station_i_n_49\,
      \curState_reg[0]_1\ => arbiter_tree_to_cope_with_memory_contention_n_11,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg(0) => \anEngine/anEngine/buffer/fifo_odd_data_in_valid_11\,
      cur_is_even_character_reg_0 => \genblk1[2].engine_and_station_i_n_71\,
      cur_is_even_character_reg_1(0) => \anEngine/anEngine/buffer/fifo_even_data_in_valid_10\,
      cur_is_even_character_reg_2 => \genblk1[2].engine_and_station_i_n_73\,
      cur_is_even_character_reg_rep(7 downto 0) => middle_next_13(7 downto 0),
      cur_is_even_character_reg_rep_0(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd_data_in_8\(7 downto 0),
      \cur_state[2]_i_12\ => \cur_state[2]_i_12_0\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_1\,
      \head[6]_i_6__1\ => \^cur_cc_pointer_reg[2]\,
      \head[6]_i_6__1_0\ => \^cur_cc_pointer_reg[2]_0\,
      \head[6]_i_6__1_1\ => \^cur_cc_pointer_reg[2]_6\,
      \head[6]_i_6__1_2\ => \^cur_cc_pointer_reg[2]_5\,
      \head[6]_i_6__1_3\ => \^cur_cc_pointer_reg[2]_4\,
      \head[6]_i_6__1_4\ => \^cur_cc_pointer_reg[2]_3\,
      \head[6]_i_6__1_5\ => \^cur_cc_pointer_reg[2]_2\,
      \head[6]_i_6__1_6\ => \^cur_cc_pointer_reg[2]_1\,
      \head_reg[0]\ => \genblk1[2].engine_and_station_i_n_25\,
      \head_reg[0]_0\ => \FETCH_REC_Pc_reg[7]\,
      \head_reg[2]\ => \genblk1[2].engine_and_station_i_n_51\,
      \head_reg[2]_0\ => \genblk1[2].engine_and_station_i_n_69\,
      \head_reg[5]\ => \genblk1[2].engine_and_station_i_n_68\,
      \head_reg[6]\(0) => \aChannel/fifo_channel/p_0_in_22\(0),
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\ => \genblk1[3].engine_and_station_i_n_65\,
      \middle_reg[7]_0\(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd/from_memory_25\(7 downto 0),
      \middle_reg[7]_1\ => \genblk1[3].engine_and_station_i_n_64\,
      \middle_reg[7]_2\(7 downto 0) => middle_next_5(7 downto 0),
      \middle_reg[7]_3\(7) => \genblk1[1].engine_and_station_i_n_31\,
      \middle_reg[7]_3\(6) => \genblk1[1].engine_and_station_i_n_32\,
      \middle_reg[7]_3\(5) => \genblk1[1].engine_and_station_i_n_33\,
      \middle_reg[7]_3\(4) => \genblk1[1].engine_and_station_i_n_34\,
      \middle_reg[7]_3\(3) => \genblk1[1].engine_and_station_i_n_35\,
      \middle_reg[7]_3\(2) => \genblk1[1].engine_and_station_i_n_36\,
      \middle_reg[7]_3\(1) => \genblk1[1].engine_and_station_i_n_37\,
      \middle_reg[7]_3\(0) => \genblk1[1].engine_and_station_i_n_38\,
      \old_grant_reg[0]\ => \^sr\(0),
      \old_grant_reg[3]\ => \genblk1[0].engine_and_station_i_n_8\,
      \old_grant_reg[3]_0\ => \genblk1[1].engine_and_station_i_n_23\,
      p_77_out(5 downto 0) => p_77_out(5 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg4_reg[0]\(0) => \genblk1[2].engine_and_station_i_n_6\,
      \state_cur_reg[0]\ => \genblk1[1].engine_and_station_i_n_73\,
      \state_cur_reg[0]_0\ => \genblk1[1].engine_and_station_i_n_75\,
      \state_cur_reg[1]\ => \genblk1[2].engine_and_station_i_n_64\,
      \state_cur_reg[1]_0\ => \genblk1[2].engine_and_station_i_n_65\,
      \tail_reg[5]\(0) => \aChannel/fifo_channel/p_0_in_12\(0),
      \tail_reg[6]\ => \genblk1[2].engine_and_station_i_n_67\
    );
\genblk1[3].engine_and_station_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_2
     port map (
      D(7) => \genblk1[3].engine_and_station_i_n_32\,
      D(6) => \genblk1[3].engine_and_station_i_n_33\,
      D(5) => \genblk1[3].engine_and_station_i_n_34\,
      D(4) => \genblk1[3].engine_and_station_i_n_35\,
      D(3) => \genblk1[3].engine_and_station_i_n_36\,
      D(2) => \genblk1[3].engine_and_station_i_n_37\,
      D(1) => \genblk1[3].engine_and_station_i_n_38\,
      D(0) => \genblk1[3].engine_and_station_i_n_39\,
      DINADIN(7 downto 0) => \anEngine/anEngine/buffer/fifo_even_data_in_9\(7 downto 0),
      DOUTBDOUT(7 downto 0) => \anEngine/anEngine/buffer/fifo_even/from_memory_26\(7 downto 0),
      E(0) => \anEngine/anEngine/buffer/fifo_even_data_in_valid_10\,
      \EXE1_Instr_reg[4]\ => \genblk1[3].engine_and_station_i_n_59\,
      \EXE1_Instr_reg[6]\ => \genblk1[3].engine_and_station_i_n_61\,
      \EXE1_Instr_reg[8]\ => \genblk1[3].engine_and_station_i_n_63\,
      \EXE1_Instr_reg[9]\ => \genblk1[3].engine_and_station_i_n_54\,
      EXE1_Instr_valid_reg => \genblk1[3].engine_and_station_i_n_52\,
      EXE1_Instr_valid_reg_0 => \genblk1[3].engine_and_station_i_n_62\,
      \EXE1_Pc_reg[0]\ => \genblk1[3].engine_and_station_i_n_55\,
      \EXE1_Pc_reg[0]_0\ => \genblk1[3].engine_and_station_i_n_56\,
      \EXE1_Pc_reg[2]\ => \genblk1[3].engine_and_station_i_n_57\,
      \EXE1_Pc_reg[3]\ => \genblk1[3].engine_and_station_i_n_58\,
      \EXE1_Pc_reg[5]\ => \genblk1[3].engine_and_station_i_n_60\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[7]\,
      Q(2 downto 0) => Q(2 downto 0),
      WEBWE(0) => \genblk1[3].engine_and_station_i_n_6\,
      bb_accepts(0) => bb_accepts(3),
      bb_running(0) => bb_running(3),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(6 downto 0) => channel_old_latency_next_24(6 downto 0),
      \channel_old_latency_reg[6]\(6 downto 0) => channel_old_latency_next_34(6 downto 0),
      content_reg(0) => \genblk1[2].engine_and_station_i_n_6\,
      content_reg_bram_0(5 downto 0) => p_63_out(5 downto 0),
      content_reg_bram_0_0(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd/from_memory_25\(7 downto 0),
      content_reg_bram_0_1(8 downto 0) => \switch2channel\\.data_17\(8 downto 0),
      content_reg_bram_0_10 => \genblk1[4].engine_and_station_i_n_59\,
      content_reg_bram_0_11 => \genblk1[4].engine_and_station_i_n_58\,
      content_reg_bram_0_12 => \genblk1[4].engine_and_station_i_n_57\,
      content_reg_bram_0_13 => \genblk1[4].engine_and_station_i_n_56\,
      content_reg_bram_0_14 => \genblk1[4].engine_and_station_i_n_55\,
      content_reg_bram_0_15 => \genblk1[4].engine_and_station_i_n_54\,
      content_reg_bram_0_16 => \genblk1[4].engine_and_station_i_n_62\,
      content_reg_bram_0_2(0) => \anEngine/anEngine/buffer/fifo_odd_data_in_valid_11\,
      content_reg_bram_0_3(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd_data_in_8\(7 downto 0),
      content_reg_bram_0_4(8 downto 0) => \switch2channel\\.data_7\(8 downto 0),
      content_reg_bram_0_5 => \genblk1[2].engine_and_station_i_n_69\,
      content_reg_bram_0_6 => \genblk1[4].engine_and_station_i_n_53\,
      content_reg_bram_0_7 => \genblk1[4].engine_and_station_i_n_61\,
      content_reg_bram_0_8 => \genblk1[4].engine_and_station_i_n_49\,
      content_reg_bram_0_9 => \genblk1[4].engine_and_station_i_n_60\,
      \curState_reg[0]\ => \genblk1[3].engine_and_station_i_n_23\,
      \curState_reg[0]_0\ => \genblk1[3].engine_and_station_i_n_48\,
      \curState_reg[0]_1\ => arbiter_tree_to_cope_with_memory_contention_n_10,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg_rep(0) => \anEngine/anEngine/buffer/fifo_odd_data_in_valid_21\,
      cur_is_even_character_reg_rep_0 => \genblk1[3].engine_and_station_i_n_71\,
      cur_is_even_character_reg_rep_1(0) => \anEngine/anEngine/buffer/fifo_even_data_in_valid_20\,
      cur_is_even_character_reg_rep_2 => \genblk1[3].engine_and_station_i_n_73\,
      \cur_is_even_character_reg_rep__0\(7 downto 0) => middle_next_23(7 downto 0),
      \cur_is_even_character_reg_rep__0_0\(7 downto 0) => \anEngine/anEngine/buffer/fifo_even_data_in_19\(7 downto 0),
      \cur_is_even_character_reg_rep__0_1\(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd_data_in_18\(7 downto 0),
      \cur_state[2]_i_12\ => \cur_state[2]_i_12_0\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_12_1\,
      \head[6]_i_6__2\ => \^cur_cc_pointer_reg[2]\,
      \head[6]_i_6__2_0\ => \^cur_cc_pointer_reg[2]_0\,
      \head[6]_i_6__2_1\ => \^cur_cc_pointer_reg[2]_6\,
      \head[6]_i_6__2_2\ => \^cur_cc_pointer_reg[2]_5\,
      \head[6]_i_6__2_3\ => \^cur_cc_pointer_reg[2]_4\,
      \head[6]_i_6__2_4\ => \^cur_cc_pointer_reg[2]_3\,
      \head[6]_i_6__2_5\ => \^cur_cc_pointer_reg[2]_2\,
      \head[6]_i_6__2_6\ => \^cur_cc_pointer_reg[2]_1\,
      \head_reg[0]\ => \genblk1[3].engine_and_station_i_n_24\,
      \head_reg[2]\ => \genblk1[3].engine_and_station_i_n_50\,
      \head_reg[2]_0\ => \genblk1[3].engine_and_station_i_n_53\,
      \head_reg[2]_1\ => \genblk1[3].engine_and_station_i_n_69\,
      \head_reg[5]\ => \genblk1[3].engine_and_station_i_n_68\,
      \head_reg[6]\(0) => \aChannel/fifo_channel/p_0_in_32\(0),
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      \middle_reg[5]\ => \FETCH_REC_Pc_reg[0]_0\,
      \middle_reg[7]\(7 downto 0) => \anEngine/anEngine/buffer/fifo_even/from_memory_36\(7 downto 0),
      \middle_reg[7]_0\ => \genblk1[4].engine_and_station_i_n_64\,
      \middle_reg[7]_1\(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd/from_memory_35\(7 downto 0),
      \middle_reg[7]_2\ => \genblk1[4].engine_and_station_i_n_63\,
      \middle_reg[7]_3\(7 downto 0) => middle_next_13(7 downto 0),
      \middle_reg[7]_4\(7) => \genblk1[2].engine_and_station_i_n_33\,
      \middle_reg[7]_4\(6) => \genblk1[2].engine_and_station_i_n_34\,
      \middle_reg[7]_4\(5) => \genblk1[2].engine_and_station_i_n_35\,
      \middle_reg[7]_4\(4) => \genblk1[2].engine_and_station_i_n_36\,
      \middle_reg[7]_4\(3) => \genblk1[2].engine_and_station_i_n_37\,
      \middle_reg[7]_4\(2) => \genblk1[2].engine_and_station_i_n_38\,
      \middle_reg[7]_4\(1) => \genblk1[2].engine_and_station_i_n_39\,
      \middle_reg[7]_4\(0) => \genblk1[2].engine_and_station_i_n_40\,
      \old_grant_reg[0]\ => \^sr\(0),
      \old_grant_reg[4]\ => \genblk1[1].engine_and_station_i_n_23\,
      \old_grant_reg[4]_0\ => \genblk1[0].engine_and_station_i_n_8\,
      \old_grant_reg[4]_1\ => \genblk1[2].engine_and_station_i_n_23\,
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \genblk1[2].engine_and_station_i_n_71\,
      \state_cur_reg[0]_0\ => \genblk1[2].engine_and_station_i_n_73\,
      \state_cur_reg[1]\ => \genblk1[3].engine_and_station_i_n_64\,
      \state_cur_reg[1]_0\ => \genblk1[3].engine_and_station_i_n_65\,
      \tail_reg[5]\(0) => \aChannel/fifo_channel/p_0_in_22\(0),
      \tail_reg[6]\ => \genblk1[3].engine_and_station_i_n_67\
    );
\genblk1[4].engine_and_station_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_3
     port map (
      D(7) => \genblk1[4].engine_and_station_i_n_31\,
      D(6) => \genblk1[4].engine_and_station_i_n_32\,
      D(5) => \genblk1[4].engine_and_station_i_n_33\,
      D(4) => \genblk1[4].engine_and_station_i_n_34\,
      D(3) => \genblk1[4].engine_and_station_i_n_35\,
      D(2) => \genblk1[4].engine_and_station_i_n_36\,
      D(1) => \genblk1[4].engine_and_station_i_n_37\,
      D(0) => \genblk1[4].engine_and_station_i_n_38\,
      DINADIN(7 downto 0) => \anEngine/anEngine/buffer/fifo_even_data_in_29\(7 downto 0),
      DOUTBDOUT(7 downto 0) => \anEngine/anEngine/buffer/fifo_even/from_memory_46\(7 downto 0),
      E(0) => \anEngine/anEngine/buffer/fifo_even_data_in_valid_20\,
      \EXE1_Instr_reg[4]\ => \genblk1[4].engine_and_station_i_n_58\,
      \EXE1_Instr_reg[6]\ => \genblk1[4].engine_and_station_i_n_60\,
      \EXE1_Instr_reg[8]\ => \genblk1[4].engine_and_station_i_n_62\,
      \EXE1_Instr_reg[9]\ => \genblk1[4].engine_and_station_i_n_53\,
      EXE1_Instr_valid_reg => \genblk1[4].engine_and_station_i_n_61\,
      EXE1_Instr_valid_reg_0 => \genblk1[4].engine_and_station_i_n_66\,
      \EXE1_Pc_reg[0]\ => \genblk1[4].engine_and_station_i_n_54\,
      \EXE1_Pc_reg[0]_0\ => \genblk1[4].engine_and_station_i_n_55\,
      \EXE1_Pc_reg[2]\ => \genblk1[4].engine_and_station_i_n_56\,
      \EXE1_Pc_reg[3]\ => \genblk1[4].engine_and_station_i_n_57\,
      \EXE1_Pc_reg[5]\ => \genblk1[4].engine_and_station_i_n_59\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      WEBWE(0) => \genblk1[3].engine_and_station_i_n_6\,
      bb_accepts(0) => bb_accepts(4),
      bb_running(0) => bb_running(4),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(6 downto 0) => channel_old_latency_next_34(6 downto 0),
      \channel_old_latency_reg[6]\(6 downto 0) => channel_old_latency_next_44(6 downto 0),
      content_reg_bram_0(7 downto 0) => \anEngine/anEngine/buffer/fifo_even/from_memory_36\(7 downto 0),
      content_reg_bram_0_0(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd/from_memory_35\(7 downto 0),
      content_reg_bram_0_1(8 downto 0) => \switch2channel\\.data_27\(8 downto 0),
      content_reg_bram_0_10 => \genblk1[5].engine_and_station_i_n_60\,
      content_reg_bram_0_11 => \genblk1[5].engine_and_station_i_n_59\,
      content_reg_bram_0_12 => \genblk1[5].engine_and_station_i_n_58\,
      content_reg_bram_0_13 => \genblk1[5].engine_and_station_i_n_57\,
      content_reg_bram_0_14 => \genblk1[5].engine_and_station_i_n_56\,
      content_reg_bram_0_15 => \genblk1[5].engine_and_station_i_n_55\,
      content_reg_bram_0_16 => \genblk1[5].engine_and_station_i_n_54\,
      content_reg_bram_0_17 => \genblk1[5].engine_and_station_i_n_62\,
      content_reg_bram_0_2(7 downto 0) => \anEngine/anEngine/buffer/fifo_even_data_in_19\(7 downto 0),
      content_reg_bram_0_3(0) => \anEngine/anEngine/buffer/fifo_odd_data_in_valid_21\,
      content_reg_bram_0_4(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd_data_in_18\(7 downto 0),
      content_reg_bram_0_5(8 downto 0) => \switch2channel\\.data_17\(8 downto 0),
      content_reg_bram_0_6 => \genblk1[3].engine_and_station_i_n_69\,
      content_reg_bram_0_7 => \genblk1[5].engine_and_station_i_n_53\,
      content_reg_bram_0_8 => \genblk1[5].engine_and_station_i_n_61\,
      content_reg_bram_0_9 => \genblk1[5].engine_and_station_i_n_49\,
      \curState_reg[0]\ => \genblk1[4].engine_and_station_i_n_23\,
      \curState_reg[0]_0\ => \genblk1[4].engine_and_station_i_n_47\,
      \curState_reg[0]_1\ => arbiter_tree_to_cope_with_memory_contention_n_9,
      cur_is_even_character_reg_rep(7 downto 0) => middle_next_33(7 downto 0),
      cur_is_even_character_reg_rep_0(0) => \anEngine/anEngine/buffer/fifo_odd_data_in_valid_31\,
      cur_is_even_character_reg_rep_1 => \genblk1[4].engine_and_station_i_n_71\,
      cur_is_even_character_reg_rep_2(0) => \anEngine/anEngine/buffer/fifo_even_data_in_valid_30\,
      cur_is_even_character_reg_rep_3 => \genblk1[4].engine_and_station_i_n_73\,
      cur_is_even_character_reg_rep_4(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd_data_in_28\(7 downto 0),
      \cur_state[1]_i_2\ => \cur_state[2]_i_12_0\,
      \cur_state[1]_i_2_0\ => \cur_state[2]_i_12_1\,
      \head[6]_i_6__3\ => \^cur_cc_pointer_reg[2]\,
      \head[6]_i_6__3_0\ => \^cur_cc_pointer_reg[2]_0\,
      \head[6]_i_6__3_1\ => \^cur_cc_pointer_reg[2]_6\,
      \head[6]_i_6__3_2\ => \^cur_cc_pointer_reg[2]_5\,
      \head[6]_i_6__3_3\ => \^cur_cc_pointer_reg[2]_4\,
      \head[6]_i_6__3_4\ => \^cur_cc_pointer_reg[2]_3\,
      \head[6]_i_6__3_5\ => \^cur_cc_pointer_reg[2]_2\,
      \head[6]_i_6__3_6\ => \^cur_cc_pointer_reg[2]_1\,
      \head_reg[0]\ => \genblk1[4].engine_and_station_i_n_50\,
      \head_reg[0]_0\ => \FETCH_REC_Pc_reg[7]\,
      \head_reg[2]\ => \genblk1[4].engine_and_station_i_n_49\,
      \head_reg[2]_0\ => \genblk1[4].engine_and_station_i_n_52\,
      \head_reg[2]_1\ => \genblk1[4].engine_and_station_i_n_69\,
      \head_reg[5]\ => \genblk1[4].engine_and_station_i_n_68\,
      \head_reg[6]\(0) => \aChannel/fifo_channel/p_0_in_42\(0),
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[0]\ => \FETCH_REC_Pc_reg[0]_0\,
      \middle_reg[7]\ => \genblk1[5].engine_and_station_i_n_64\,
      \middle_reg[7]_0\(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd/from_memory_45\(7 downto 0),
      \middle_reg[7]_1\ => \genblk1[5].engine_and_station_i_n_63\,
      \middle_reg[7]_2\(7 downto 0) => middle_next_23(7 downto 0),
      \middle_reg[7]_3\(7) => \genblk1[3].engine_and_station_i_n_32\,
      \middle_reg[7]_3\(6) => \genblk1[3].engine_and_station_i_n_33\,
      \middle_reg[7]_3\(5) => \genblk1[3].engine_and_station_i_n_34\,
      \middle_reg[7]_3\(4) => \genblk1[3].engine_and_station_i_n_35\,
      \middle_reg[7]_3\(3) => \genblk1[3].engine_and_station_i_n_36\,
      \middle_reg[7]_3\(2) => \genblk1[3].engine_and_station_i_n_37\,
      \middle_reg[7]_3\(1) => \genblk1[3].engine_and_station_i_n_38\,
      \middle_reg[7]_3\(0) => \genblk1[3].engine_and_station_i_n_39\,
      \old_grant_reg[0]\ => \^sr\(0),
      \old_grant_reg[5]\ => \genblk1[2].engine_and_station_i_n_23\,
      \old_grant_reg[5]_0\ => \genblk1[0].engine_and_station_i_n_8\,
      \old_grant_reg[5]_1\ => \genblk1[1].engine_and_station_i_n_23\,
      \old_grant_reg[5]_2\ => \genblk1[3].engine_and_station_i_n_23\,
      p_49_out(5 downto 0) => p_49_out(5 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg4_reg[0]\(0) => \genblk1[4].engine_and_station_i_n_6\,
      \state_cur_reg[0]\ => \genblk1[3].engine_and_station_i_n_71\,
      \state_cur_reg[0]_0\ => \genblk1[3].engine_and_station_i_n_73\,
      \state_cur_reg[1]\ => \genblk1[4].engine_and_station_i_n_63\,
      \state_cur_reg[1]_0\ => \genblk1[4].engine_and_station_i_n_64\,
      \tail_reg[5]\(0) => \aChannel/fifo_channel/p_0_in_32\(0),
      \tail_reg[6]\ => \genblk1[4].engine_and_station_i_n_67\
    );
\genblk1[5].engine_and_station_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_4
     port map (
      D(7) => \genblk1[5].engine_and_station_i_n_31\,
      D(6) => \genblk1[5].engine_and_station_i_n_32\,
      D(5) => \genblk1[5].engine_and_station_i_n_33\,
      D(4) => \genblk1[5].engine_and_station_i_n_34\,
      D(3) => \genblk1[5].engine_and_station_i_n_35\,
      D(2) => \genblk1[5].engine_and_station_i_n_36\,
      D(1) => \genblk1[5].engine_and_station_i_n_37\,
      D(0) => \genblk1[5].engine_and_station_i_n_38\,
      DINADIN(7 downto 0) => \anEngine/anEngine/buffer/fifo_even_data_in_29\(7 downto 0),
      DOUTBDOUT(7 downto 0) => \anEngine/anEngine/buffer/fifo_even/from_memory_46\(7 downto 0),
      E(0) => \anEngine/anEngine/buffer/fifo_even_data_in_valid_30\,
      \EXE1_Instr_reg[4]\ => \genblk1[5].engine_and_station_i_n_58\,
      \EXE1_Instr_reg[6]\ => \genblk1[5].engine_and_station_i_n_60\,
      \EXE1_Instr_reg[8]\ => \genblk1[5].engine_and_station_i_n_62\,
      \EXE1_Instr_reg[9]\ => \genblk1[5].engine_and_station_i_n_53\,
      EXE1_Instr_valid_reg => \genblk1[5].engine_and_station_i_n_51\,
      EXE1_Instr_valid_reg_0 => \genblk1[5].engine_and_station_i_n_61\,
      \EXE1_Pc_reg[0]\ => \genblk1[5].engine_and_station_i_n_54\,
      \EXE1_Pc_reg[0]_0\ => \genblk1[5].engine_and_station_i_n_55\,
      \EXE1_Pc_reg[2]\ => \genblk1[5].engine_and_station_i_n_56\,
      \EXE1_Pc_reg[3]\ => \genblk1[5].engine_and_station_i_n_57\,
      \EXE1_Pc_reg[5]\ => \genblk1[5].engine_and_station_i_n_59\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]_0\,
      Q(2 downto 0) => Q(2 downto 0),
      WEBWE(1) => \genblk1[6].engine_and_station_i_n_0\,
      WEBWE(0) => \genblk1[4].engine_and_station_i_n_6\,
      bb_accepts(0) => bb_accepts(5),
      bb_running(0) => bb_running(5),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(6 downto 0) => channel_old_latency_next_44(6 downto 0),
      \channel_old_latency_reg[6]\(6 downto 0) => channel_old_latency_next_50(6 downto 0),
      content_reg_bram_0(5 downto 0) => p_35_out(5 downto 0),
      content_reg_bram_0_0(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd/from_memory_45\(7 downto 0),
      content_reg_bram_0_1(8 downto 0) => \switch2channel\\.data_37\(8 downto 0),
      content_reg_bram_0_10 => \genblk1[6].engine_and_station_i_n_78\,
      content_reg_bram_0_11 => \genblk1[6].engine_and_station_i_n_77\,
      content_reg_bram_0_12 => \genblk1[6].engine_and_station_i_n_76\,
      content_reg_bram_0_13 => \genblk1[6].engine_and_station_i_n_75\,
      content_reg_bram_0_14 => \genblk1[6].engine_and_station_i_n_74\,
      content_reg_bram_0_15 => \genblk1[6].engine_and_station_i_n_73\,
      content_reg_bram_0_16 => \genblk1[6].engine_and_station_i_n_81\,
      content_reg_bram_0_2(0) => \anEngine/anEngine/buffer/fifo_odd_data_in_valid_31\,
      content_reg_bram_0_3(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd_data_in_28\(7 downto 0),
      content_reg_bram_0_4(8 downto 0) => \switch2channel\\.data_27\(8 downto 0),
      content_reg_bram_0_5 => \genblk1[4].engine_and_station_i_n_69\,
      content_reg_bram_0_6 => \genblk1[6].engine_and_station_i_n_72\,
      content_reg_bram_0_7 => \genblk1[6].engine_and_station_i_n_80\,
      content_reg_bram_0_8 => \genblk1[6].engine_and_station_i_n_68\,
      content_reg_bram_0_9 => \genblk1[6].engine_and_station_i_n_79\,
      \curState_reg[0]\ => \genblk1[5].engine_and_station_i_n_22\,
      \curState_reg[0]_0\ => \genblk1[5].engine_and_station_i_n_47\,
      \curState_reg[0]_1\ => arbiter_tree_to_cope_with_memory_contention_n_8,
      cur_is_even_character_reg_rep(0) => \anEngine/anEngine/buffer/fifo_odd_data_in_valid_41\,
      cur_is_even_character_reg_rep_0 => \genblk1[5].engine_and_station_i_n_70\,
      cur_is_even_character_reg_rep_1(0) => \anEngine/anEngine/buffer/fifo_even_data_in_valid_40\,
      cur_is_even_character_reg_rep_2 => \genblk1[5].engine_and_station_i_n_72\,
      \cur_is_even_character_reg_rep__0\(7 downto 0) => middle_next_43(7 downto 0),
      \cur_is_even_character_reg_rep__0_0\(7 downto 0) => \anEngine/anEngine/buffer/fifo_even_data_in_39\(7 downto 0),
      \cur_is_even_character_reg_rep__0_1\(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd_data_in_38\(7 downto 0),
      \cur_state[1]_i_2\ => \cur_state[2]_i_12_0\,
      \cur_state[1]_i_2_0\ => \cur_state[2]_i_12_1\,
      \head[6]_i_6__4\ => \^cur_cc_pointer_reg[2]\,
      \head[6]_i_6__4_0\ => \^cur_cc_pointer_reg[2]_0\,
      \head[6]_i_6__4_1\ => \^cur_cc_pointer_reg[2]_6\,
      \head[6]_i_6__4_2\ => \^cur_cc_pointer_reg[2]_5\,
      \head[6]_i_6__4_3\ => \^cur_cc_pointer_reg[2]_4\,
      \head[6]_i_6__4_4\ => \^cur_cc_pointer_reg[2]_3\,
      \head[6]_i_6__4_5\ => \^cur_cc_pointer_reg[2]_2\,
      \head[6]_i_6__4_6\ => \^cur_cc_pointer_reg[2]_1\,
      \head_reg[0]\ => \genblk1[5].engine_and_station_i_n_23\,
      \head_reg[0]_0\ => \FETCH_REC_Pc_reg[7]\,
      \head_reg[2]\ => \genblk1[5].engine_and_station_i_n_49\,
      \head_reg[2]_0\ => \genblk1[5].engine_and_station_i_n_52\,
      \head_reg[2]_1\ => \genblk1[5].engine_and_station_i_n_68\,
      \head_reg[5]\ => \genblk1[5].engine_and_station_i_n_67\,
      \head_reg[6]\(0) => \aChannel/fifo_channel/p_0_in_47\(0),
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[7]\(7 downto 0) => \anEngine/anEngine/buffer/fifo_even/from_memory_52\(7 downto 0),
      \middle_reg[7]_0\ => \genblk1[6].engine_and_station_i_n_83\,
      \middle_reg[7]_1\(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd/from_memory_51\(7 downto 0),
      \middle_reg[7]_2\ => \genblk1[6].engine_and_station_i_n_82\,
      \middle_reg[7]_3\(7 downto 0) => middle_next_33(7 downto 0),
      \middle_reg[7]_4\(7) => \genblk1[4].engine_and_station_i_n_31\,
      \middle_reg[7]_4\(6) => \genblk1[4].engine_and_station_i_n_32\,
      \middle_reg[7]_4\(5) => \genblk1[4].engine_and_station_i_n_33\,
      \middle_reg[7]_4\(4) => \genblk1[4].engine_and_station_i_n_34\,
      \middle_reg[7]_4\(3) => \genblk1[4].engine_and_station_i_n_35\,
      \middle_reg[7]_4\(2) => \genblk1[4].engine_and_station_i_n_36\,
      \middle_reg[7]_4\(1) => \genblk1[4].engine_and_station_i_n_37\,
      \middle_reg[7]_4\(0) => \genblk1[4].engine_and_station_i_n_38\,
      \min_latency1_carry_i_8__4\ => \FETCH_REC_Pc_reg[0]\,
      \old_grant_reg[0]\ => \^sr\(0),
      \old_grant_reg[6]\ => \genblk1[3].engine_and_station_i_n_23\,
      \old_grant_reg[6]_0\ => \genblk1[1].engine_and_station_i_n_23\,
      \old_grant_reg[6]_1\ => \genblk1[0].engine_and_station_i_n_8\,
      \old_grant_reg[6]_2\ => \genblk1[2].engine_and_station_i_n_23\,
      \old_grant_reg[6]_3\ => \genblk1[4].engine_and_station_i_n_23\,
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \genblk1[4].engine_and_station_i_n_71\,
      \state_cur_reg[0]_0\ => \genblk1[4].engine_and_station_i_n_73\,
      \state_cur_reg[1]\ => \genblk1[5].engine_and_station_i_n_63\,
      \state_cur_reg[1]_0\ => \genblk1[5].engine_and_station_i_n_64\,
      \tail_reg[5]\(0) => \aChannel/fifo_channel/p_0_in_42\(0),
      \tail_reg[6]\ => \genblk1[5].engine_and_station_i_n_66\
    );
\genblk1[6].engine_and_station_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_5
     port map (
      D(7 downto 0) => middle_next_43(7 downto 0),
      DINADIN(7) => \genblk1[6].engine_and_station_i_n_24\,
      DINADIN(6) => \genblk1[6].engine_and_station_i_n_25\,
      DINADIN(5) => \genblk1[6].engine_and_station_i_n_26\,
      DINADIN(4) => \genblk1[6].engine_and_station_i_n_27\,
      DINADIN(3) => \genblk1[6].engine_and_station_i_n_28\,
      DINADIN(2) => \genblk1[6].engine_and_station_i_n_29\,
      DINADIN(1) => \genblk1[6].engine_and_station_i_n_30\,
      DINADIN(0) => \genblk1[6].engine_and_station_i_n_31\,
      E(0) => \anEngine/anEngine/buffer/fifo_even_data_in_valid_40\,
      \EXE1_Instr_reg[4]\ => \genblk1[6].engine_and_station_i_n_77\,
      \EXE1_Instr_reg[6]\ => \genblk1[6].engine_and_station_i_n_79\,
      \EXE1_Instr_reg[8]\ => \genblk1[6].engine_and_station_i_n_81\,
      \EXE1_Instr_reg[9]\ => \genblk1[6].engine_and_station_i_n_72\,
      EXE1_Instr_valid_reg => \genblk1[6].engine_and_station_i_n_70\,
      EXE1_Instr_valid_reg_0 => \genblk1[6].engine_and_station_i_n_80\,
      \EXE1_Pc_reg[0]\ => \genblk1[6].engine_and_station_i_n_73\,
      \EXE1_Pc_reg[0]_0\ => \genblk1[6].engine_and_station_i_n_74\,
      \EXE1_Pc_reg[2]\ => \genblk1[6].engine_and_station_i_n_75\,
      \EXE1_Pc_reg[3]\ => \genblk1[6].engine_and_station_i_n_76\,
      \EXE1_Pc_reg[5]\ => \genblk1[6].engine_and_station_i_n_78\,
      FETCH_REC_Instr_valid_reg => \genblk1[6].engine_and_station_i_n_65\,
      \FETCH_REC_Pc_reg[0]\ => \FETCH_REC_Pc_reg[0]_0\,
      Q(2 downto 0) => Q(2 downto 0),
      WEBWE(0) => \genblk1[6].engine_and_station_i_n_0\,
      bb_accepts(0) => bb_accepts(6),
      bb_full(0) => bb_full(6),
      bb_running(0) => bb_running(6),
      bbs_go => bbs_go,
      \channel_old_latency_reg[0]\(6 downto 0) => channel_old_latency_next_50(6 downto 0),
      \channel_old_latency_reg[6]\(6 downto 0) => channel_old_latency_next_54(6 downto 0),
      content_reg(0) => \genblk1[7].engine_and_station_i_n_0\,
      content_reg_bram_0(7 downto 0) => \anEngine/anEngine/buffer/fifo_even/from_memory_52\(7 downto 0),
      content_reg_bram_0_0(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd/from_memory_51\(7 downto 0),
      content_reg_bram_0_1(8 downto 0) => \switch2channel\\.data_49\(8 downto 0),
      content_reg_bram_0_2(7 downto 0) => \anEngine/anEngine/buffer/fifo_even_data_in_39\(7 downto 0),
      content_reg_bram_0_3(0) => \anEngine/anEngine/buffer/fifo_odd_data_in_valid_41\,
      content_reg_bram_0_4(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd_data_in_38\(7 downto 0),
      content_reg_bram_0_5(8 downto 0) => \switch2channel\\.data_37\(8 downto 0),
      content_reg_bram_0_6 => \genblk1[5].engine_and_station_i_n_68\,
      \curState_reg[0]\ => \genblk1[6].engine_and_station_i_n_23\,
      \curState_reg[0]_0\ => \genblk1[6].engine_and_station_i_n_66\,
      \curState_reg[0]_1\ => arbiter_tree_to_cope_with_memory_contention_n_7,
      \cur_state[1]_i_2\ => \cur_state[2]_i_12_0\,
      \cur_state[1]_i_2_0\ => \cur_state[2]_i_12_1\,
      \head[6]_i_6__5\ => \^cur_cc_pointer_reg[2]\,
      \head[6]_i_6__5_0\ => \^cur_cc_pointer_reg[2]_0\,
      \head[6]_i_6__5_1\ => \^cur_cc_pointer_reg[2]_6\,
      \head[6]_i_6__5_2\ => \^cur_cc_pointer_reg[2]_5\,
      \head[6]_i_6__5_3\ => \^cur_cc_pointer_reg[2]_4\,
      \head[6]_i_6__5_4\ => \^cur_cc_pointer_reg[2]_3\,
      \head[6]_i_6__5_5\ => \^cur_cc_pointer_reg[2]_2\,
      \head[6]_i_6__5_6\ => \^cur_cc_pointer_reg[2]_1\,
      \head_reg[0]\ => \FETCH_REC_Pc_reg[7]\,
      \head_reg[2]\ => \genblk1[6].engine_and_station_i_n_68\,
      \head_reg[2]_0\ => \genblk1[6].engine_and_station_i_n_71\,
      \head_reg[2]_1\ => \genblk1[6].engine_and_station_i_n_86\,
      \head_reg[6]\(0) => \aChannel/fifo_channel/p_0_in_53\(0),
      \in_0\\.data\(8 downto 0) => \in_0\\.data\(8 downto 0),
      in_0_out_01_out => \station/in_0_out_01_out\,
      input_pc(7 downto 0) => input_pc(7 downto 0),
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \middle_reg[0]\ => \genblk1[6].engine_and_station_i_n_40\,
      \middle_reg[0]_0\(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd_data_in_48\(7 downto 0),
      \middle_reg[7]\(7) => \genblk1[5].engine_and_station_i_n_31\,
      \middle_reg[7]\(6) => \genblk1[5].engine_and_station_i_n_32\,
      \middle_reg[7]\(5) => \genblk1[5].engine_and_station_i_n_33\,
      \middle_reg[7]\(4) => \genblk1[5].engine_and_station_i_n_34\,
      \middle_reg[7]\(3) => \genblk1[5].engine_and_station_i_n_35\,
      \middle_reg[7]\(2) => \genblk1[5].engine_and_station_i_n_36\,
      \middle_reg[7]\(1) => \genblk1[5].engine_and_station_i_n_37\,
      \middle_reg[7]\(0) => \genblk1[5].engine_and_station_i_n_38\,
      \old_grant[6]_i_6\ => arbiter_tree_to_cope_with_memory_contention_n_1,
      \old_grant[7]_i_2\ => \genblk1[5].engine_and_station_i_n_47\,
      \old_grant_reg[0]\ => \^sr\(0),
      s00_axi_aclk => s00_axi_aclk,
      \state_cur_reg[0]\ => \genblk1[5].engine_and_station_i_n_70\,
      \state_cur_reg[0]_0\ => \genblk1[5].engine_and_station_i_n_72\,
      \state_cur_reg[1]\(5 downto 0) => p_21_out(5 downto 0),
      \state_cur_reg[1]_0\ => \genblk1[6].engine_and_station_i_n_82\,
      \state_cur_reg[1]_1\ => \genblk1[6].engine_and_station_i_n_83\,
      \tail_reg[5]\(0) => \aChannel/fifo_channel/p_0_in_47\(0)
    );
\genblk1[7].engine_and_station_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_engine_and_station_6
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(8 downto 6),
      CO(0) => CO(0),
      D(0) => D(2),
      DINADIN(7) => \genblk1[6].engine_and_station_i_n_24\,
      DINADIN(6) => \genblk1[6].engine_and_station_i_n_25\,
      DINADIN(5) => \genblk1[6].engine_and_station_i_n_26\,
      DINADIN(4) => \genblk1[6].engine_and_station_i_n_27\,
      DINADIN(3) => \genblk1[6].engine_and_station_i_n_28\,
      DINADIN(2) => \genblk1[6].engine_and_station_i_n_29\,
      DINADIN(1) => \genblk1[6].engine_and_station_i_n_30\,
      DINADIN(0) => \genblk1[6].engine_and_station_i_n_31\,
      \EXE1_Instr_reg[10]\ => \genblk1[7].engine_and_station_i_n_32\,
      \EXE1_Instr_reg[10]_0\(2 downto 0) => \anEngine/anEngine/g.aregex_cpu/p_0_in\(2 downto 0),
      \EXE1_Instr_reg[12]\ => \genblk1[7].engine_and_station_i_n_44\,
      \EXE1_Instr_reg[8]\(0) => bb_accepts(7),
      \EXE1_Instr_reg[9]\ => \genblk1[7].engine_and_station_i_n_59\,
      FETCH_REC_Instr_valid_reg => \genblk1[7].engine_and_station_i_n_60\,
      FETCH_REC_Instr_valid_reg_0 => \genblk1[7].engine_and_station_i_n_70\,
      \FETCH_REC_Pc_reg[7]\ => \FETCH_REC_Pc_reg[7]\,
      O(5 downto 0) => O(5 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      WEBWE(0) => \genblk1[0].engine_and_station_i_n_6\,
      all_bb_full => all_bb_full,
      any_bb_running => any_bb_running,
      bb_accepts(1 downto 0) => bb_accepts(5 downto 4),
      bbs_go => bbs_go,
      bram_r_valid => bram_r_valid,
      \channel_i\\.data102_in\(8 downto 0) => \channel_i\\.data102_in\(8 downto 0),
      \channel_old_latency_reg[5]\(6 downto 0) => channel_old_latency_next_54(6 downto 0),
      \channel_old_latency_reg[6]\(6 downto 0) => channel_old_latency_next(6 downto 0),
      content_reg_bram_0(7 downto 0) => \anEngine/anEngine/buffer/fifo_odd_data_in_48\(7 downto 0),
      content_reg_bram_0_0(8 downto 0) => \switch2channel\\.data_49\(8 downto 0),
      \cpu2switch\\.valid\ => \cpu2switch\\.valid\,
      \curState_reg[0]\ => \genblk1[7].engine_and_station_i_n_71\,
      \curState_reg[0]_0\ => arbiter_tree_to_cope_with_memory_contention_n_6,
      \cur_cc_pointer_reg[2]\ => \^cur_cc_pointer_reg[2]\,
      \cur_cc_pointer_reg[2]_0\ => \^cur_cc_pointer_reg[2]_0\,
      \cur_cc_pointer_reg[2]_1\ => \^cur_cc_pointer_reg[2]_1\,
      \cur_cc_pointer_reg[2]_2\ => \^cur_cc_pointer_reg[2]_2\,
      \cur_cc_pointer_reg[2]_3\ => \^cur_cc_pointer_reg[2]_3\,
      \cur_cc_pointer_reg[2]_4\ => \^cur_cc_pointer_reg[2]_4\,
      \cur_cc_pointer_reg[2]_5\ => \^cur_cc_pointer_reg[2]_5\,
      \cur_cc_pointer_reg[2]_6\ => \^cur_cc_pointer_reg[2]_6\,
      \cur_cc_pointer_reg[3]\ => \genblk1[7].engine_and_station_i_n_35\,
      \cur_state[1]_i_5\ => \cur_state[1]_i_5\,
      \cur_state[2]_i_11\ => \cur_state[2]_i_11_0\,
      \cur_state_reg[0]\(3 downto 0) => \cur_state_reg[0]_1\(3 downto 0),
      \cur_state_reg[2]\ => \genblk1[7].engine_and_station_i_n_9\,
      \cur_state_reg[2]_0\ => \genblk1[7].engine_and_station_i_n_24\,
      \cur_state_reg[2]_1\ => \genblk1[7].engine_and_station_i_n_33\,
      \cur_state_reg[2]_2\ => \cur_state[2]_i_11_n_0\,
      \cur_state_reg[2]_3\ => \cur_state[2]_i_12_n_0\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\(2 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\ => \cur_state_reg[0]\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_15\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_n_0\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_n_0\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\(2 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\ => arbiter_tree_to_cope_with_memory_contention_n_3,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\(2 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\(0) => \old_grant_reg[0]\(0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60\ => \genblk1[5].engine_and_station_i_n_47\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0\ => \genblk1[6].engine_and_station_i_n_23\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(5 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(5 downto 0),
      \head_reg[5]\(0) => \aChannel/fifo_channel/p_0_in_53\(0),
      \in_0\\.data\(8 downto 0) => \in_0\\.data\(8 downto 0),
      in_0_out_01_out => \station/in_0_out_01_out\,
      input_pc(7 downto 0) => input_pc(7 downto 0),
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \memory_bb\\.addr\(5 downto 0) => \memory_bb\\.addr\(5 downto 0),
      \memory_bb\\.valid\ => \memory_bb\\.valid\,
      \memory_for_cc\\.addr\(5 downto 0) => \memory_for_cc\\.addr\(5 downto 0),
      \old_grant[6]_i_6\ => arbiter_tree_to_cope_with_memory_contention_n_4,
      \old_grant_reg[0]\ => \^sr\(0),
      \old_grant_reg[0]_i_15\(63 downto 0) => \old_grant_reg[0]_i_15\(63 downto 0),
      \override_pc\\.ready\ => \override_pc\\.ready\,
      p_101_out => p_101_out,
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg4_reg[0]\(0) => \genblk1[7].engine_and_station_i_n_0\,
      \switch2channel\\.ready\ => \switch2channel\\.ready\,
      \switch2channel\\.valid\ => \switch2channel\\.valid\,
      \switch2cpu\\.ready\ => \switch2cpu\\.ready\,
      \tail_reg[0]\ => \genblk1[6].engine_and_station_i_n_86\,
      \tail_reg[0]_0\ => \genblk1[6].engine_and_station_i_n_40\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \genblk1[1].engine_and_station_i_n_68\,
      I1 => \genblk1[1].engine_and_station_i_n_54\,
      I2 => \genblk1[0].engine_and_station_i_n_41\,
      I3 => \genblk1[0].engine_and_station_i_n_39\,
      I4 => bb_running(3),
      I5 => bb_running(2),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_n_0\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => bb_running(5),
      I1 => \genblk1[4].engine_and_station_i_n_66\,
      I2 => \genblk1[4].engine_and_station_i_n_52\,
      I3 => \genblk1[7].engine_and_station_i_n_60\,
      I4 => \switch2channel\\.valid\,
      I5 => bb_running(6),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_coprocessor_top is
  port (
    \slv_reg4_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    bram_r_valid : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \old_grant_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_status_register_reg[0]_0\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\ : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\ : in STD_LOGIC;
    \cur_cc_pointer_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr1_inferred__0/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \memory\\.data\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_coprocessor_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_coprocessor_top is
  signal \FSM_sequential_status_register[2]_i_5_n_0\ : STD_LOGIC;
  signal a_topology_n_1 : STD_LOGIC;
  signal a_topology_n_14 : STD_LOGIC;
  signal a_topology_n_17 : STD_LOGIC;
  signal a_topology_n_18 : STD_LOGIC;
  signal a_topology_n_19 : STD_LOGIC;
  signal a_topology_n_2 : STD_LOGIC;
  signal a_topology_n_20 : STD_LOGIC;
  signal a_topology_n_21 : STD_LOGIC;
  signal a_topology_n_22 : STD_LOGIC;
  signal a_topology_n_23 : STD_LOGIC;
  signal a_topology_n_24 : STD_LOGIC;
  signal a_topology_n_25 : STD_LOGIC;
  signal a_topology_n_26 : STD_LOGIC;
  signal a_topology_n_27 : STD_LOGIC;
  signal a_topology_n_28 : STD_LOGIC;
  signal a_topology_n_3 : STD_LOGIC;
  signal a_topology_n_4 : STD_LOGIC;
  signal \addr1_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \addr1_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \addr1_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \addr1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \addr1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \addr1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \addr1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \addr1_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \addr1_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \addr1_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \addr1_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \addr2_carry__0_n_0\ : STD_LOGIC;
  signal \addr2_carry__0_n_1\ : STD_LOGIC;
  signal \addr2_carry__0_n_2\ : STD_LOGIC;
  signal \addr2_carry__0_n_3\ : STD_LOGIC;
  signal \addr2_carry__0_n_4\ : STD_LOGIC;
  signal \addr2_carry__0_n_5\ : STD_LOGIC;
  signal \addr2_carry__0_n_6\ : STD_LOGIC;
  signal \addr2_carry__0_n_7\ : STD_LOGIC;
  signal \addr2_carry__1_n_0\ : STD_LOGIC;
  signal \addr2_carry__1_n_1\ : STD_LOGIC;
  signal \addr2_carry__1_n_2\ : STD_LOGIC;
  signal \addr2_carry__1_n_3\ : STD_LOGIC;
  signal \addr2_carry__1_n_4\ : STD_LOGIC;
  signal \addr2_carry__1_n_5\ : STD_LOGIC;
  signal \addr2_carry__1_n_6\ : STD_LOGIC;
  signal \addr2_carry__1_n_7\ : STD_LOGIC;
  signal \addr2_carry__2_n_2\ : STD_LOGIC;
  signal \addr2_carry__2_n_3\ : STD_LOGIC;
  signal \addr2_carry__2_n_4\ : STD_LOGIC;
  signal \addr2_carry__2_n_5\ : STD_LOGIC;
  signal \addr2_carry__2_n_6\ : STD_LOGIC;
  signal \addr2_carry__2_n_7\ : STD_LOGIC;
  signal addr2_carry_n_0 : STD_LOGIC;
  signal addr2_carry_n_1 : STD_LOGIC;
  signal addr2_carry_n_2 : STD_LOGIC;
  signal addr2_carry_n_3 : STD_LOGIC;
  signal addr2_carry_n_4 : STD_LOGIC;
  signal addr2_carry_n_5 : STD_LOGIC;
  signal addr2_carry_n_6 : STD_LOGIC;
  signal addr2_carry_n_7 : STD_LOGIC;
  signal \cur_cc_pointer[31]_i_6_n_0\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[0]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[10]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[11]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[12]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[13]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[14]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[15]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[16]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[17]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[18]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[19]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[1]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[20]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[21]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[22]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[23]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[24]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[25]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[26]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[27]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[28]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[29]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[2]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[30]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[31]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[4]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[5]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[6]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[7]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[8]\ : STD_LOGIC;
  signal \cur_cc_pointer_reg_n_0_[9]\ : STD_LOGIC;
  signal \cur_ccs[63]_i_1_n_0\ : STD_LOGIC;
  signal \cur_ccs_reg_n_0_[0]\ : STD_LOGIC;
  signal \cur_ccs_reg_n_0_[1]\ : STD_LOGIC;
  signal \cur_ccs_reg_n_0_[2]\ : STD_LOGIC;
  signal \cur_ccs_reg_n_0_[3]\ : STD_LOGIC;
  signal \cur_ccs_reg_n_0_[4]\ : STD_LOGIC;
  signal \cur_ccs_reg_n_0_[5]\ : STD_LOGIC;
  signal \cur_ccs_reg_n_0_[6]\ : STD_LOGIC;
  signal \cur_ccs_reg_n_0_[7]\ : STD_LOGIC;
  signal cur_is_even_character : STD_LOGIC;
  signal \cur_is_even_character_reg_rep__0_n_0\ : STD_LOGIC;
  signal \cur_is_even_character_reg_rep__1_n_0\ : STD_LOGIC;
  signal cur_is_even_character_reg_rep_n_0 : STD_LOGIC;
  signal cur_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cur_state[1]_i_19_n_0\ : STD_LOGIC;
  signal \cur_state[2]_i_13_n_0\ : STD_LOGIC;
  signal \cur_state[2]_i_14_n_0\ : STD_LOGIC;
  signal \cur_state[2]_i_20_n_0\ : STD_LOGIC;
  signal \cur_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \cur_state[2]_i_7_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_96_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal next_cc_pointer : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \^slv_reg4_reg[0]\ : STD_LOGIC;
  signal tmp_cur_cc_increment : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_addr1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_addr1_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_addr1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_addr2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_addr2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_status_register[1]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \FSM_sequential_status_register[2]_i_2\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \FSM_sequential_status_register[2]_i_5\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \cur_cc_pointer[10]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \cur_cc_pointer[11]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \cur_cc_pointer[12]_i_1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \cur_cc_pointer[13]_i_1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \cur_cc_pointer[14]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \cur_cc_pointer[15]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \cur_cc_pointer[16]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \cur_cc_pointer[17]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \cur_cc_pointer[18]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \cur_cc_pointer[19]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \cur_cc_pointer[1]_i_1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \cur_cc_pointer[20]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \cur_cc_pointer[21]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \cur_cc_pointer[22]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \cur_cc_pointer[23]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \cur_cc_pointer[24]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \cur_cc_pointer[25]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \cur_cc_pointer[26]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \cur_cc_pointer[27]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \cur_cc_pointer[28]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \cur_cc_pointer[29]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \cur_cc_pointer[2]_i_1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \cur_cc_pointer[30]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \cur_cc_pointer[31]_i_2\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \cur_cc_pointer[3]_i_1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \cur_cc_pointer[4]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \cur_cc_pointer[5]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \cur_cc_pointer[6]_i_1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \cur_cc_pointer[7]_i_1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \cur_cc_pointer[8]_i_1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \cur_cc_pointer[9]_i_1\ : label is "soft_lutpair605";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of cur_is_even_character_reg : label is "cur_is_even_character_reg";
  attribute ORIG_CELL_NAME of cur_is_even_character_reg_rep : label is "cur_is_even_character_reg";
  attribute ORIG_CELL_NAME of \cur_is_even_character_reg_rep__0\ : label is "cur_is_even_character_reg";
  attribute ORIG_CELL_NAME of \cur_is_even_character_reg_rep__1\ : label is "cur_is_even_character_reg";
  attribute SOFT_HLUTNM of \cur_state[2]_i_14\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \cur_state[2]_i_20\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \cur_state[2]_i_7\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_96\ : label is "soft_lutpair608";
begin
  \slv_reg4_reg[0]\ <= \^slv_reg4_reg[0]\;
\FSM_sequential_status_register[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000011111111"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => cur_state(0),
      I3 => cur_state(2),
      I4 => cur_state(1),
      I5 => Q(0),
      O => D(0)
    );
\FSM_sequential_status_register[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => cur_state(1),
      I1 => cur_state(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => D(1)
    );
\FSM_sequential_status_register[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
        port map (
      I0 => cur_state(2),
      I1 => cur_state(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => D(2)
    );
\FSM_sequential_status_register[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => cur_state(2),
      O => \FSM_sequential_status_register[2]_i_5_n_0\
    );
a_topology: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_topology_token_ring
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CO(0) => \addr1_inferred__0/i__carry__0_n_5\,
      D(2) => a_topology_n_1,
      D(1) => a_topology_n_2,
      D(0) => a_topology_n_3,
      E(0) => a_topology_n_4,
      \FETCH_REC_Pc_reg[0]\ => \cur_is_even_character_reg_rep__1_n_0\,
      \FETCH_REC_Pc_reg[0]_0\ => \cur_is_even_character_reg_rep__0_n_0\,
      \FETCH_REC_Pc_reg[7]\ => cur_is_even_character_reg_rep_n_0,
      \FSM_sequential_status_register_reg[0]\ => \FSM_sequential_status_register_reg[0]\,
      \FSM_sequential_status_register_reg[0]_0\ => \FSM_sequential_status_register_reg[0]_0\,
      \FSM_sequential_status_register_reg[0]_1\ => \FSM_sequential_status_register[2]_i_5_n_0\,
      \FSM_sequential_status_register_reg[0]_2\ => \cur_cc_pointer[31]_i_6_n_0\,
      O(5 downto 0) => tmp_cur_cc_increment(8 downto 3),
      Q(2 downto 0) => cur_state(2 downto 0),
      SR(0) => \^slv_reg4_reg[0]\,
      bram_r_valid => bram_r_valid,
      \cur_cc_pointer_reg[2]\ => a_topology_n_17,
      \cur_cc_pointer_reg[2]_0\ => a_topology_n_18,
      \cur_cc_pointer_reg[2]_1\ => a_topology_n_19,
      \cur_cc_pointer_reg[2]_2\ => a_topology_n_20,
      \cur_cc_pointer_reg[2]_3\ => a_topology_n_21,
      \cur_cc_pointer_reg[2]_4\ => a_topology_n_22,
      \cur_cc_pointer_reg[2]_5\ => a_topology_n_23,
      \cur_cc_pointer_reg[2]_6\ => a_topology_n_24,
      cur_is_even_character => cur_is_even_character,
      cur_is_even_character_reg => a_topology_n_25,
      cur_is_even_character_reg_0 => a_topology_n_26,
      cur_is_even_character_reg_1 => a_topology_n_27,
      cur_is_even_character_reg_2 => a_topology_n_28,
      \cur_state[1]_i_5\ => \cur_state[1]_i_19_n_0\,
      \cur_state[2]_i_11_0\ => \cur_state[2]_i_20_n_0\,
      \cur_state[2]_i_12_0\ => \cur_state[2]_i_13_n_0\,
      \cur_state[2]_i_12_1\ => \cur_state[2]_i_14_n_0\,
      \cur_state_reg[0]\ => \cur_state[2]_i_4_n_0\,
      \cur_state_reg[0]_0\ => \cur_state[2]_i_7_n_0\,
      \cur_state_reg[0]_1\(3) => p_1_in,
      \cur_state_reg[0]_1\(2) => \cur_cc_pointer_reg_n_0_[2]\,
      \cur_state_reg[0]_1\(1) => \cur_cc_pointer_reg_n_0_[1]\,
      \cur_state_reg[0]_1\(0) => \cur_cc_pointer_reg_n_0_[0]\,
      \cur_state_reg[1]\(0) => a_topology_n_14,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\(2 downto 0) => next_cc_pointer(11 downto 9),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_15\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_96_n_0\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\(2 downto 0) => Q(2 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\ => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\(2 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63\(5 downto 0) => \cur_cc_pointer_reg[31]_0\(8 downto 3),
      \memory\\.data\(63 downto 0) => \memory\\.data\(63 downto 0),
      \old_grant_reg[0]\(2 downto 0) => \old_grant_reg[0]\(2 downto 0),
      \old_grant_reg[0]_i_15\(63 downto 56) => data7(7 downto 0),
      \old_grant_reg[0]_i_15\(55 downto 48) => data6(7 downto 0),
      \old_grant_reg[0]_i_15\(47 downto 40) => data5(7 downto 0),
      \old_grant_reg[0]_i_15\(39 downto 32) => data4(7 downto 0),
      \old_grant_reg[0]_i_15\(31 downto 24) => data3(7 downto 0),
      \old_grant_reg[0]_i_15\(23 downto 16) => data2(7 downto 0),
      \old_grant_reg[0]_i_15\(15 downto 8) => data1(7 downto 0),
      \old_grant_reg[0]_i_15\(7) => \cur_ccs_reg_n_0_[7]\,
      \old_grant_reg[0]_i_15\(6) => \cur_ccs_reg_n_0_[6]\,
      \old_grant_reg[0]_i_15\(5) => \cur_ccs_reg_n_0_[5]\,
      \old_grant_reg[0]_i_15\(4) => \cur_ccs_reg_n_0_[4]\,
      \old_grant_reg[0]_i_15\(3) => \cur_ccs_reg_n_0_[3]\,
      \old_grant_reg[0]_i_15\(2) => \cur_ccs_reg_n_0_[2]\,
      \old_grant_reg[0]_i_15\(1) => \cur_ccs_reg_n_0_[1]\,
      \old_grant_reg[0]_i_15\(0) => \cur_ccs_reg_n_0_[0]\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg4_reg[2]\(0) => E(0)
    );
\addr1_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \addr1_inferred__0/i__carry_n_0\,
      CO(6) => \addr1_inferred__0/i__carry_n_1\,
      CO(5) => \addr1_inferred__0/i__carry_n_2\,
      CO(4) => \addr1_inferred__0/i__carry_n_3\,
      CO(3) => \addr1_inferred__0/i__carry_n_4\,
      CO(2) => \addr1_inferred__0/i__carry_n_5\,
      CO(1) => \addr1_inferred__0/i__carry_n_6\,
      CO(0) => \addr1_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_addr1_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => \i__carry_i_1_n_0\,
      S(6) => \i__carry_i_2_n_0\,
      S(5) => \i__carry_i_3_n_0\,
      S(4) => \i__carry_i_4_n_0\,
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\addr1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr1_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_addr1_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \addr1_inferred__0/i__carry__0_n_5\,
      CO(1) => \addr1_inferred__0/i__carry__0_n_6\,
      CO(0) => \addr1_inferred__0/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_addr1_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \i__carry__0_i_1_n_0\,
      S(1) => \i__carry__0_i_2_n_0\,
      S(0) => \i__carry__0_i_3_n_0\
    );
addr2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \cur_cc_pointer_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => addr2_carry_n_0,
      CO(6) => addr2_carry_n_1,
      CO(5) => addr2_carry_n_2,
      CO(4) => addr2_carry_n_3,
      CO(3) => addr2_carry_n_4,
      CO(2) => addr2_carry_n_5,
      CO(1) => addr2_carry_n_6,
      CO(0) => addr2_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => tmp_cur_cc_increment(8 downto 1),
      S(7) => \cur_cc_pointer_reg_n_0_[8]\,
      S(6) => \cur_cc_pointer_reg_n_0_[7]\,
      S(5) => \cur_cc_pointer_reg_n_0_[6]\,
      S(4) => \cur_cc_pointer_reg_n_0_[5]\,
      S(3) => \cur_cc_pointer_reg_n_0_[4]\,
      S(2) => p_1_in,
      S(1) => \cur_cc_pointer_reg_n_0_[2]\,
      S(0) => \cur_cc_pointer_reg_n_0_[1]\
    );
\addr2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => addr2_carry_n_0,
      CI_TOP => '0',
      CO(7) => \addr2_carry__0_n_0\,
      CO(6) => \addr2_carry__0_n_1\,
      CO(5) => \addr2_carry__0_n_2\,
      CO(4) => \addr2_carry__0_n_3\,
      CO(3) => \addr2_carry__0_n_4\,
      CO(2) => \addr2_carry__0_n_5\,
      CO(1) => \addr2_carry__0_n_6\,
      CO(0) => \addr2_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => tmp_cur_cc_increment(16 downto 9),
      S(7) => \cur_cc_pointer_reg_n_0_[16]\,
      S(6) => \cur_cc_pointer_reg_n_0_[15]\,
      S(5) => \cur_cc_pointer_reg_n_0_[14]\,
      S(4) => \cur_cc_pointer_reg_n_0_[13]\,
      S(3) => \cur_cc_pointer_reg_n_0_[12]\,
      S(2) => \cur_cc_pointer_reg_n_0_[11]\,
      S(1) => \cur_cc_pointer_reg_n_0_[10]\,
      S(0) => \cur_cc_pointer_reg_n_0_[9]\
    );
\addr2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr2_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addr2_carry__1_n_0\,
      CO(6) => \addr2_carry__1_n_1\,
      CO(5) => \addr2_carry__1_n_2\,
      CO(4) => \addr2_carry__1_n_3\,
      CO(3) => \addr2_carry__1_n_4\,
      CO(2) => \addr2_carry__1_n_5\,
      CO(1) => \addr2_carry__1_n_6\,
      CO(0) => \addr2_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => tmp_cur_cc_increment(24 downto 17),
      S(7) => \cur_cc_pointer_reg_n_0_[24]\,
      S(6) => \cur_cc_pointer_reg_n_0_[23]\,
      S(5) => \cur_cc_pointer_reg_n_0_[22]\,
      S(4) => \cur_cc_pointer_reg_n_0_[21]\,
      S(3) => \cur_cc_pointer_reg_n_0_[20]\,
      S(2) => \cur_cc_pointer_reg_n_0_[19]\,
      S(1) => \cur_cc_pointer_reg_n_0_[18]\,
      S(0) => \cur_cc_pointer_reg_n_0_[17]\
    );
\addr2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr2_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_addr2_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \addr2_carry__2_n_2\,
      CO(4) => \addr2_carry__2_n_3\,
      CO(3) => \addr2_carry__2_n_4\,
      CO(2) => \addr2_carry__2_n_5\,
      CO(1) => \addr2_carry__2_n_6\,
      CO(0) => \addr2_carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_addr2_carry__2_O_UNCONNECTED\(7),
      O(6 downto 0) => tmp_cur_cc_increment(31 downto 25),
      S(7) => '0',
      S(6) => \cur_cc_pointer_reg_n_0_[31]\,
      S(5) => \cur_cc_pointer_reg_n_0_[30]\,
      S(4) => \cur_cc_pointer_reg_n_0_[29]\,
      S(3) => \cur_cc_pointer_reg_n_0_[28]\,
      S(2) => \cur_cc_pointer_reg_n_0_[27]\,
      S(1) => \cur_cc_pointer_reg_n_0_[26]\,
      S(0) => \cur_cc_pointer_reg_n_0_[25]\
    );
\cur_cc_pointer[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \cur_cc_pointer_reg[31]_0\(0),
      I1 => \cur_cc_pointer_reg_n_0_[0]\,
      I2 => cur_state(2),
      O => next_cc_pointer(0)
    );
\cur_cc_pointer[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(10),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(10),
      O => next_cc_pointer(10)
    );
\cur_cc_pointer[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(11),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(11),
      O => next_cc_pointer(11)
    );
\cur_cc_pointer[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(12),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(12),
      O => next_cc_pointer(12)
    );
\cur_cc_pointer[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(13),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(13),
      O => next_cc_pointer(13)
    );
\cur_cc_pointer[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(14),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(14),
      O => next_cc_pointer(14)
    );
\cur_cc_pointer[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(15),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(15),
      O => next_cc_pointer(15)
    );
\cur_cc_pointer[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(16),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(16),
      O => next_cc_pointer(16)
    );
\cur_cc_pointer[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(17),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(17),
      O => next_cc_pointer(17)
    );
\cur_cc_pointer[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(18),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(18),
      O => next_cc_pointer(18)
    );
\cur_cc_pointer[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(19),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(19),
      O => next_cc_pointer(19)
    );
\cur_cc_pointer[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(1),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(1),
      O => next_cc_pointer(1)
    );
\cur_cc_pointer[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(20),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(20),
      O => next_cc_pointer(20)
    );
\cur_cc_pointer[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(21),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(21),
      O => next_cc_pointer(21)
    );
\cur_cc_pointer[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(22),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(22),
      O => next_cc_pointer(22)
    );
\cur_cc_pointer[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(23),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(23),
      O => next_cc_pointer(23)
    );
\cur_cc_pointer[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(24),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(24),
      O => next_cc_pointer(24)
    );
\cur_cc_pointer[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(25),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(25),
      O => next_cc_pointer(25)
    );
\cur_cc_pointer[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(26),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(26),
      O => next_cc_pointer(26)
    );
\cur_cc_pointer[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(27),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(27),
      O => next_cc_pointer(27)
    );
\cur_cc_pointer[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(28),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(28),
      O => next_cc_pointer(28)
    );
\cur_cc_pointer[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(29),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(29),
      O => next_cc_pointer(29)
    );
\cur_cc_pointer[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(2),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(2),
      O => next_cc_pointer(2)
    );
\cur_cc_pointer[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(30),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(30),
      O => next_cc_pointer(30)
    );
\cur_cc_pointer[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(31),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(31),
      O => next_cc_pointer(31)
    );
\cur_cc_pointer[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\,
      I1 => \old_grant_reg[0]\(0),
      I2 => \old_grant_reg[0]\(2),
      I3 => \old_grant_reg[0]\(1),
      O => \cur_cc_pointer[31]_i_6_n_0\
    );
\cur_cc_pointer[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(3),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(3),
      O => next_cc_pointer(3)
    );
\cur_cc_pointer[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(4),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(4),
      O => next_cc_pointer(4)
    );
\cur_cc_pointer[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(5),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(5),
      O => next_cc_pointer(5)
    );
\cur_cc_pointer[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(6),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(6),
      O => next_cc_pointer(6)
    );
\cur_cc_pointer[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(7),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(7),
      O => next_cc_pointer(7)
    );
\cur_cc_pointer[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(8),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(8),
      O => next_cc_pointer(8)
    );
\cur_cc_pointer[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_cur_cc_increment(9),
      I1 => cur_state(2),
      I2 => \cur_cc_pointer_reg[31]_0\(9),
      O => next_cc_pointer(9)
    );
\cur_cc_pointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(0),
      Q => \cur_cc_pointer_reg_n_0_[0]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(10),
      Q => \cur_cc_pointer_reg_n_0_[10]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(11),
      Q => \cur_cc_pointer_reg_n_0_[11]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(12),
      Q => \cur_cc_pointer_reg_n_0_[12]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(13),
      Q => \cur_cc_pointer_reg_n_0_[13]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(14),
      Q => \cur_cc_pointer_reg_n_0_[14]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(15),
      Q => \cur_cc_pointer_reg_n_0_[15]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(16),
      Q => \cur_cc_pointer_reg_n_0_[16]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(17),
      Q => \cur_cc_pointer_reg_n_0_[17]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(18),
      Q => \cur_cc_pointer_reg_n_0_[18]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(19),
      Q => \cur_cc_pointer_reg_n_0_[19]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(1),
      Q => \cur_cc_pointer_reg_n_0_[1]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(20),
      Q => \cur_cc_pointer_reg_n_0_[20]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(21),
      Q => \cur_cc_pointer_reg_n_0_[21]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(22),
      Q => \cur_cc_pointer_reg_n_0_[22]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(23),
      Q => \cur_cc_pointer_reg_n_0_[23]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(24),
      Q => \cur_cc_pointer_reg_n_0_[24]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(25),
      Q => \cur_cc_pointer_reg_n_0_[25]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(26),
      Q => \cur_cc_pointer_reg_n_0_[26]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(27),
      Q => \cur_cc_pointer_reg_n_0_[27]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(28),
      Q => \cur_cc_pointer_reg_n_0_[28]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(29),
      Q => \cur_cc_pointer_reg_n_0_[29]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(2),
      Q => \cur_cc_pointer_reg_n_0_[2]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(30),
      Q => \cur_cc_pointer_reg_n_0_[30]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(31),
      Q => \cur_cc_pointer_reg_n_0_[31]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(3),
      Q => p_1_in,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(4),
      Q => \cur_cc_pointer_reg_n_0_[4]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(5),
      Q => \cur_cc_pointer_reg_n_0_[5]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(6),
      Q => \cur_cc_pointer_reg_n_0_[6]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(7),
      Q => \cur_cc_pointer_reg_n_0_[7]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(8),
      Q => \cur_cc_pointer_reg_n_0_[8]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_cc_pointer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_14,
      D => next_cc_pointer(9),
      Q => \cur_cc_pointer_reg_n_0_[9]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => cur_state(2),
      I1 => cur_state(0),
      I2 => cur_state(1),
      O => \cur_ccs[63]_i_1_n_0\
    );
\cur_ccs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(0),
      Q => \cur_ccs_reg_n_0_[0]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(10),
      Q => data1(2),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(11),
      Q => data1(3),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(12),
      Q => data1(4),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(13),
      Q => data1(5),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(14),
      Q => data1(6),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(15),
      Q => data1(7),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(16),
      Q => data2(0),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(17),
      Q => data2(1),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(18),
      Q => data2(2),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(19),
      Q => data2(3),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(1),
      Q => \cur_ccs_reg_n_0_[1]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(20),
      Q => data2(4),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(21),
      Q => data2(5),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(22),
      Q => data2(6),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(23),
      Q => data2(7),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(24),
      Q => data3(0),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(25),
      Q => data3(1),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(26),
      Q => data3(2),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(27),
      Q => data3(3),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(28),
      Q => data3(4),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(29),
      Q => data3(5),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(2),
      Q => \cur_ccs_reg_n_0_[2]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(30),
      Q => data3(6),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(31),
      Q => data3(7),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(32),
      Q => data4(0),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(33),
      Q => data4(1),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(34),
      Q => data4(2),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(35),
      Q => data4(3),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(36),
      Q => data4(4),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(37),
      Q => data4(5),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(38),
      Q => data4(6),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(39),
      Q => data4(7),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(3),
      Q => \cur_ccs_reg_n_0_[3]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(40),
      Q => data5(0),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(41),
      Q => data5(1),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(42),
      Q => data5(2),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(43),
      Q => data5(3),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(44),
      Q => data5(4),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(45),
      Q => data5(5),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(46),
      Q => data5(6),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(47),
      Q => data5(7),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(48),
      Q => data6(0),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(49),
      Q => data6(1),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(4),
      Q => \cur_ccs_reg_n_0_[4]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(50),
      Q => data6(2),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(51),
      Q => data6(3),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(52),
      Q => data6(4),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(53),
      Q => data6(5),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(54),
      Q => data6(6),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(55),
      Q => data6(7),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(56),
      Q => data7(0),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(57),
      Q => data7(1),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(58),
      Q => data7(2),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(59),
      Q => data7(3),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(5),
      Q => \cur_ccs_reg_n_0_[5]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(60),
      Q => data7(4),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(61),
      Q => data7(5),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(62),
      Q => data7(6),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(63),
      Q => data7(7),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(6),
      Q => \cur_ccs_reg_n_0_[6]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(7),
      Q => \cur_ccs_reg_n_0_[7]\,
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(8),
      Q => data1(0),
      R => \^slv_reg4_reg[0]\
    );
\cur_ccs_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \cur_ccs[63]_i_1_n_0\,
      D => \memory\\.data\(9),
      Q => data1(1),
      R => \^slv_reg4_reg[0]\
    );
cur_is_even_character_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => a_topology_n_25,
      Q => cur_is_even_character,
      S => \^slv_reg4_reg[0]\
    );
cur_is_even_character_reg_rep: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => a_topology_n_26,
      Q => cur_is_even_character_reg_rep_n_0,
      S => \^slv_reg4_reg[0]\
    );
\cur_is_even_character_reg_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => a_topology_n_27,
      Q => \cur_is_even_character_reg_rep__0_n_0\,
      S => \^slv_reg4_reg[0]\
    );
\cur_is_even_character_reg_rep__1\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => a_topology_n_28,
      Q => \cur_is_even_character_reg_rep__1_n_0\,
      S => \^slv_reg4_reg[0]\
    );
\cur_state[1]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a_topology_n_22,
      I1 => a_topology_n_21,
      O => \cur_state[1]_i_19_n_0\
    );
\cur_state[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => a_topology_n_18,
      I1 => a_topology_n_24,
      I2 => a_topology_n_17,
      I3 => a_topology_n_20,
      O => \cur_state[2]_i_13_n_0\
    );
\cur_state[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => a_topology_n_22,
      I1 => a_topology_n_21,
      I2 => a_topology_n_19,
      I3 => a_topology_n_23,
      O => \cur_state[2]_i_14_n_0\
    );
\cur_state[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => a_topology_n_19,
      I1 => a_topology_n_20,
      I2 => a_topology_n_21,
      I3 => a_topology_n_22,
      O => \cur_state[2]_i_20_n_0\
    );
\cur_state[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cur_state(1),
      I1 => cur_state(0),
      O => \cur_state[2]_i_4_n_0\
    );
\cur_state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_state(1),
      I1 => cur_state(2),
      O => \cur_state[2]_i_7_n_0\
    );
\cur_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_4,
      D => a_topology_n_3,
      Q => cur_state(0),
      R => \^slv_reg4_reg[0]\
    );
\cur_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_4,
      D => a_topology_n_2,
      Q => cur_state(1),
      R => \^slv_reg4_reg[0]\
    );
\cur_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_topology_n_4,
      D => a_topology_n_1,
      Q => cur_state(2),
      R => \^slv_reg4_reg[0]\
    );
\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => tmp_cur_cc_increment(3),
      O => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_96_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \addr1_inferred__0/i__carry__0_0\(31),
      I1 => \cur_cc_pointer_reg_n_0_[31]\,
      I2 => \addr1_inferred__0/i__carry__0_0\(30),
      I3 => \cur_cc_pointer_reg_n_0_[30]\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \cur_cc_pointer_reg_n_0_[27]\,
      I1 => \addr1_inferred__0/i__carry__0_0\(27),
      I2 => \cur_cc_pointer_reg_n_0_[28]\,
      I3 => \addr1_inferred__0/i__carry__0_0\(28),
      I4 => \addr1_inferred__0/i__carry__0_0\(29),
      I5 => \cur_cc_pointer_reg_n_0_[29]\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \cur_cc_pointer_reg_n_0_[24]\,
      I1 => \addr1_inferred__0/i__carry__0_0\(24),
      I2 => \cur_cc_pointer_reg_n_0_[25]\,
      I3 => \addr1_inferred__0/i__carry__0_0\(25),
      I4 => \addr1_inferred__0/i__carry__0_0\(26),
      I5 => \cur_cc_pointer_reg_n_0_[26]\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \cur_cc_pointer_reg_n_0_[23]\,
      I1 => \addr1_inferred__0/i__carry__0_0\(23),
      I2 => \cur_cc_pointer_reg_n_0_[21]\,
      I3 => \addr1_inferred__0/i__carry__0_0\(21),
      I4 => \addr1_inferred__0/i__carry__0_0\(22),
      I5 => \cur_cc_pointer_reg_n_0_[22]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \cur_cc_pointer_reg_n_0_[18]\,
      I1 => \addr1_inferred__0/i__carry__0_0\(18),
      I2 => \cur_cc_pointer_reg_n_0_[19]\,
      I3 => \addr1_inferred__0/i__carry__0_0\(19),
      I4 => \addr1_inferred__0/i__carry__0_0\(20),
      I5 => \cur_cc_pointer_reg_n_0_[20]\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \cur_cc_pointer_reg_n_0_[15]\,
      I1 => \addr1_inferred__0/i__carry__0_0\(15),
      I2 => \cur_cc_pointer_reg_n_0_[16]\,
      I3 => \addr1_inferred__0/i__carry__0_0\(16),
      I4 => \addr1_inferred__0/i__carry__0_0\(17),
      I5 => \cur_cc_pointer_reg_n_0_[17]\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \cur_cc_pointer_reg_n_0_[13]\,
      I1 => \addr1_inferred__0/i__carry__0_0\(13),
      I2 => \cur_cc_pointer_reg_n_0_[12]\,
      I3 => \addr1_inferred__0/i__carry__0_0\(12),
      I4 => \addr1_inferred__0/i__carry__0_0\(14),
      I5 => \cur_cc_pointer_reg_n_0_[14]\,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \cur_cc_pointer_reg_n_0_[10]\,
      I1 => \addr1_inferred__0/i__carry__0_0\(10),
      I2 => \cur_cc_pointer_reg_n_0_[9]\,
      I3 => \addr1_inferred__0/i__carry__0_0\(9),
      I4 => \addr1_inferred__0/i__carry__0_0\(11),
      I5 => \cur_cc_pointer_reg_n_0_[11]\,
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \cur_cc_pointer_reg_n_0_[8]\,
      I1 => \addr1_inferred__0/i__carry__0_0\(8),
      I2 => \cur_cc_pointer_reg_n_0_[6]\,
      I3 => \addr1_inferred__0/i__carry__0_0\(6),
      I4 => \addr1_inferred__0/i__carry__0_0\(7),
      I5 => \cur_cc_pointer_reg_n_0_[7]\,
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \cur_cc_pointer_reg_n_0_[5]\,
      I1 => \addr1_inferred__0/i__carry__0_0\(5),
      I2 => p_1_in,
      I3 => \addr1_inferred__0/i__carry__0_0\(3),
      I4 => \addr1_inferred__0/i__carry__0_0\(4),
      I5 => \cur_cc_pointer_reg_n_0_[4]\,
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \cur_cc_pointer_reg_n_0_[1]\,
      I1 => \addr1_inferred__0/i__carry__0_0\(1),
      I2 => \cur_cc_pointer_reg_n_0_[0]\,
      I3 => \addr1_inferred__0/i__carry__0_0\(0),
      I4 => \addr1_inferred__0/i__carry__0_0\(2),
      I5 => \cur_cc_pointer_reg_n_0_[2]\,
      O => \i__carry_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_top is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \cur_cc_pointer_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addr1_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_rdata_reg[0]\ : in STD_LOGIC;
    \axi_rdata_reg[1]\ : in STD_LOGIC;
    \axi_rdata_reg[2]\ : in STD_LOGIC;
    \axi_rdata_reg[3]\ : in STD_LOGIC;
    \axi_rdata_reg[4]\ : in STD_LOGIC;
    \axi_rdata_reg[5]\ : in STD_LOGIC;
    \axi_rdata_reg[6]\ : in STD_LOGIC;
    \axi_rdata_reg[7]\ : in STD_LOGIC;
    \axi_rdata_reg[7]_0\ : in STD_LOGIC;
    \axi_rdata_reg[7]_1\ : in STD_LOGIC;
    \axi_rdata_reg[8]\ : in STD_LOGIC;
    \axi_rdata_reg[8]_0\ : in STD_LOGIC;
    \axi_rdata_reg[9]\ : in STD_LOGIC;
    \axi_rdata_reg[10]\ : in STD_LOGIC;
    \axi_rdata_reg[11]\ : in STD_LOGIC;
    \axi_rdata_reg[12]\ : in STD_LOGIC;
    \axi_rdata_reg[13]\ : in STD_LOGIC;
    \axi_rdata_reg[13]_0\ : in STD_LOGIC;
    \axi_rdata_reg[14]\ : in STD_LOGIC;
    \axi_rdata_reg[14]_0\ : in STD_LOGIC;
    \axi_rdata_reg[15]\ : in STD_LOGIC;
    \axi_rdata_reg[15]_0\ : in STD_LOGIC;
    \axi_rdata_reg[16]\ : in STD_LOGIC;
    \axi_rdata_reg[17]\ : in STD_LOGIC;
    \axi_rdata_reg[17]_0\ : in STD_LOGIC;
    \axi_rdata_reg[18]\ : in STD_LOGIC;
    \axi_rdata_reg[18]_0\ : in STD_LOGIC;
    \axi_rdata_reg[19]\ : in STD_LOGIC;
    \axi_rdata_reg[19]_0\ : in STD_LOGIC;
    \axi_rdata_reg[20]\ : in STD_LOGIC;
    \axi_rdata_reg[20]_0\ : in STD_LOGIC;
    \axi_rdata_reg[21]\ : in STD_LOGIC;
    \axi_rdata_reg[21]_0\ : in STD_LOGIC;
    \axi_rdata_reg[22]\ : in STD_LOGIC;
    \axi_rdata_reg[23]\ : in STD_LOGIC;
    \axi_rdata_reg[24]\ : in STD_LOGIC;
    \axi_rdata_reg[25]\ : in STD_LOGIC;
    \axi_rdata_reg[26]\ : in STD_LOGIC;
    \axi_rdata_reg[27]\ : in STD_LOGIC;
    \axi_rdata_reg[28]\ : in STD_LOGIC;
    \axi_rdata_reg[29]\ : in STD_LOGIC;
    \axi_rdata_reg[30]\ : in STD_LOGIC;
    \axi_rdata_reg[31]_0\ : in STD_LOGIC;
    \axi_rdata_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_top is
  signal \FSM_sequential_status_register[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_status_register[2]_i_4_n_0\ : STD_LOGIC;
  signal a_regex_coprocessor_n_0 : STD_LOGIC;
  signal a_regex_coprocessor_n_13 : STD_LOGIC;
  signal a_regex_coprocessor_n_3 : STD_LOGIC;
  signal abram_n_100 : STD_LOGIC;
  signal abram_n_101 : STD_LOGIC;
  signal abram_n_102 : STD_LOGIC;
  signal abram_n_103 : STD_LOGIC;
  signal abram_n_104 : STD_LOGIC;
  signal abram_n_105 : STD_LOGIC;
  signal abram_n_106 : STD_LOGIC;
  signal abram_n_107 : STD_LOGIC;
  signal abram_n_108 : STD_LOGIC;
  signal abram_n_64 : STD_LOGIC;
  signal abram_n_65 : STD_LOGIC;
  signal abram_n_66 : STD_LOGIC;
  signal abram_n_67 : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal bram_r : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal bram_r_addr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal bram_r_valid : STD_LOGIC;
  signal elapsed_cc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \elapsed_cc[0]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[10]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[11]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[12]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[13]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[14]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[15]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[16]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[17]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[18]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[19]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[1]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[20]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[21]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[22]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[23]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[24]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[25]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[26]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[27]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[28]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[29]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[2]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[30]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[31]_i_10_n_0\ : STD_LOGIC;
  signal \elapsed_cc[31]_i_2_n_0\ : STD_LOGIC;
  signal \elapsed_cc[31]_i_3_n_0\ : STD_LOGIC;
  signal \elapsed_cc[31]_i_4_n_0\ : STD_LOGIC;
  signal \elapsed_cc[31]_i_5_n_0\ : STD_LOGIC;
  signal \elapsed_cc[31]_i_6_n_0\ : STD_LOGIC;
  signal \elapsed_cc[31]_i_7_n_0\ : STD_LOGIC;
  signal \elapsed_cc[31]_i_8_n_0\ : STD_LOGIC;
  signal \elapsed_cc[31]_i_9_n_0\ : STD_LOGIC;
  signal \elapsed_cc[3]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[4]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[5]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[6]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[7]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[8]_i_1_n_0\ : STD_LOGIC;
  signal \elapsed_cc[9]_i_1_n_0\ : STD_LOGIC;
  signal elapsed_cc_next : STD_LOGIC;
  signal \elapsed_cc_next0_carry__0_n_0\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__0_n_1\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__0_n_2\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__0_n_3\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__0_n_4\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__0_n_5\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__0_n_6\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__0_n_7\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__1_n_0\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__1_n_1\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__1_n_2\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__1_n_3\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__1_n_4\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__1_n_5\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__1_n_6\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__1_n_7\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__2_n_2\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__2_n_3\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__2_n_4\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__2_n_5\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__2_n_6\ : STD_LOGIC;
  signal \elapsed_cc_next0_carry__2_n_7\ : STD_LOGIC;
  signal elapsed_cc_next0_carry_n_0 : STD_LOGIC;
  signal elapsed_cc_next0_carry_n_1 : STD_LOGIC;
  signal elapsed_cc_next0_carry_n_2 : STD_LOGIC;
  signal elapsed_cc_next0_carry_n_3 : STD_LOGIC;
  signal elapsed_cc_next0_carry_n_4 : STD_LOGIC;
  signal elapsed_cc_next0_carry_n_5 : STD_LOGIC;
  signal elapsed_cc_next0_carry_n_6 : STD_LOGIC;
  signal elapsed_cc_next0_carry_n_7 : STD_LOGIC;
  signal in6 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \status_register__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal status_register_next : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_elapsed_cc_next0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_elapsed_cc_next0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_status_register[2]_i_3\ : label is "soft_lutpair615";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_status_register_reg[0]\ : label is "STATUS_IDLE:000,STATUS_RUNNING:001,STATUS_ERROR:010,STATUS_REJECTED:100,STATUS_ACCEPTED:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_status_register_reg[1]\ : label is "STATUS_IDLE:000,STATUS_RUNNING:001,STATUS_ERROR:010,STATUS_REJECTED:100,STATUS_ACCEPTED:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_status_register_reg[2]\ : label is "STATUS_IDLE:000,STATUS_RUNNING:001,STATUS_ERROR:010,STATUS_REJECTED:100,STATUS_ACCEPTED:011";
  attribute SOFT_HLUTNM of \elapsed_cc[0]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \elapsed_cc[10]_i_1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \elapsed_cc[11]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \elapsed_cc[12]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \elapsed_cc[13]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \elapsed_cc[14]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \elapsed_cc[15]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \elapsed_cc[16]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \elapsed_cc[17]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \elapsed_cc[18]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \elapsed_cc[19]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \elapsed_cc[1]_i_1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \elapsed_cc[20]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \elapsed_cc[21]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \elapsed_cc[22]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \elapsed_cc[23]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \elapsed_cc[24]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \elapsed_cc[25]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \elapsed_cc[26]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \elapsed_cc[27]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \elapsed_cc[28]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \elapsed_cc[29]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \elapsed_cc[2]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \elapsed_cc[30]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \elapsed_cc[3]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \elapsed_cc[4]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \elapsed_cc[5]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \elapsed_cc[6]_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \elapsed_cc[7]_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \elapsed_cc[8]_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \elapsed_cc[9]_i_1\ : label is "soft_lutpair620";
begin
\FSM_sequential_status_register[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2208"
    )
        port map (
      I0 => abram_n_64,
      I1 => \status_register__0\(2),
      I2 => \status_register__0\(0),
      I3 => \status_register__0\(1),
      O => \FSM_sequential_status_register[2]_i_3_n_0\
    );
\FSM_sequential_status_register[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \axi_rdata_reg[31]\(0),
      I1 => \axi_rdata_reg[31]\(1),
      O => \FSM_sequential_status_register[2]_i_4_n_0\
    );
\FSM_sequential_status_register_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_regex_coprocessor_n_13,
      D => a_regex_coprocessor_n_3,
      Q => \status_register__0\(0),
      R => a_regex_coprocessor_n_0
    );
\FSM_sequential_status_register_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_regex_coprocessor_n_13,
      D => status_register_next(1),
      Q => \status_register__0\(1),
      R => a_regex_coprocessor_n_0
    );
\FSM_sequential_status_register_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => a_regex_coprocessor_n_13,
      D => status_register_next(2),
      Q => \status_register__0\(2),
      R => a_regex_coprocessor_n_0
    );
a_regex_coprocessor: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regex_coprocessor_top
     port map (
      ADDRARDADDR(8 downto 0) => bram_r_addr(8 downto 0),
      D(2 downto 1) => status_register_next(2 downto 1),
      D(0) => a_regex_coprocessor_n_3,
      E(0) => a_regex_coprocessor_n_13,
      \FSM_sequential_status_register_reg[0]\ => \FSM_sequential_status_register[2]_i_3_n_0\,
      \FSM_sequential_status_register_reg[0]_0\ => \FSM_sequential_status_register[2]_i_4_n_0\,
      Q(2 downto 0) => \status_register__0\(2 downto 0),
      \addr1_inferred__0/i__carry__0_0\(31 downto 0) => \addr1_inferred__0/i__carry__0\(31 downto 0),
      bram_r_valid => bram_r_valid,
      \cur_cc_pointer_reg[31]_0\(31 downto 0) => \cur_cc_pointer_reg[31]\(31 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\ => abram_n_64,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\ => abram_n_65,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1\ => abram_n_106,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10\ => abram_n_108,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11\ => abram_n_66,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12\ => abram_n_67,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2\ => abram_n_105,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3\ => abram_n_104,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4\ => abram_n_103,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5\ => abram_n_102,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6\ => abram_n_100,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7\ => abram_n_101,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8\(2 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\(9 downto 7),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9\ => abram_n_107,
      \memory\\.data\(63 downto 0) => bram_r(63 downto 0),
      \old_grant_reg[0]\(2 downto 0) => \axi_rdata_reg[31]\(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \slv_reg4_reg[0]\ => a_regex_coprocessor_n_0
    );
abram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram
     port map (
      ADDRARDADDR(8 downto 0) => bram_r_addr(8 downto 0),
      D(31 downto 0) => D(31 downto 0),
      \FSM_sequential_status_register_reg[0]\ => abram_n_66,
      \FSM_sequential_status_register_reg[0]_0\ => abram_n_101,
      \FSM_sequential_status_register_reg[1]\ => abram_n_108,
      Q(2 downto 0) => \status_register__0\(2 downto 0),
      SR(0) => a_regex_coprocessor_n_0,
      \axi_rdata[31]_i_3\(31 downto 0) => elapsed_cc(31 downto 0),
      \axi_rdata_reg[0]\(2 downto 0) => Q(2 downto 0),
      \axi_rdata_reg[0]_0\ => \axi_rdata_reg[0]\,
      \axi_rdata_reg[0]_1\ => \axi_rdata[0]_i_4_n_0\,
      \axi_rdata_reg[0]_2\ => \axi_rdata_reg[0]_0\,
      \axi_rdata_reg[10]\ => \axi_rdata_reg[10]\,
      \axi_rdata_reg[11]\ => \axi_rdata_reg[11]\,
      \axi_rdata_reg[12]\ => \axi_rdata_reg[12]\,
      \axi_rdata_reg[13]\ => \axi_rdata_reg[13]\,
      \axi_rdata_reg[13]_0\ => \axi_rdata_reg[13]_0\,
      \axi_rdata_reg[14]\ => \axi_rdata_reg[14]\,
      \axi_rdata_reg[14]_0\ => \axi_rdata_reg[14]_0\,
      \axi_rdata_reg[15]\ => \axi_rdata_reg[15]\,
      \axi_rdata_reg[15]_0\ => \axi_rdata_reg[15]_0\,
      \axi_rdata_reg[16]\ => \axi_rdata_reg[16]\,
      \axi_rdata_reg[17]\ => \axi_rdata_reg[17]\,
      \axi_rdata_reg[17]_0\ => \axi_rdata_reg[17]_0\,
      \axi_rdata_reg[18]\ => \axi_rdata_reg[18]\,
      \axi_rdata_reg[18]_0\ => \axi_rdata_reg[18]_0\,
      \axi_rdata_reg[19]\ => \axi_rdata_reg[19]\,
      \axi_rdata_reg[19]_0\ => \axi_rdata_reg[19]_0\,
      \axi_rdata_reg[1]\ => \axi_rdata_reg[1]\,
      \axi_rdata_reg[1]_0\ => \axi_rdata[1]_i_4_n_0\,
      \axi_rdata_reg[20]\ => \axi_rdata_reg[20]\,
      \axi_rdata_reg[20]_0\ => \axi_rdata_reg[20]_0\,
      \axi_rdata_reg[21]\ => \axi_rdata_reg[21]\,
      \axi_rdata_reg[21]_0\ => \axi_rdata_reg[21]_0\,
      \axi_rdata_reg[22]\ => \axi_rdata_reg[22]\,
      \axi_rdata_reg[23]\ => \axi_rdata_reg[23]\,
      \axi_rdata_reg[24]\ => \axi_rdata_reg[24]\,
      \axi_rdata_reg[25]\ => \axi_rdata_reg[25]\,
      \axi_rdata_reg[26]\ => \axi_rdata_reg[26]\,
      \axi_rdata_reg[27]\ => \axi_rdata_reg[27]\,
      \axi_rdata_reg[28]\ => \axi_rdata_reg[28]\,
      \axi_rdata_reg[29]\ => \axi_rdata_reg[29]\,
      \axi_rdata_reg[2]\ => \axi_rdata[2]_i_3_n_0\,
      \axi_rdata_reg[2]_0\ => \axi_rdata_reg[2]\,
      \axi_rdata_reg[2]_1\ => \axi_rdata[2]_i_5_n_0\,
      \axi_rdata_reg[30]\ => \axi_rdata_reg[30]\,
      \axi_rdata_reg[31]\(31 downto 0) => \axi_rdata_reg[31]\(31 downto 0),
      \axi_rdata_reg[31]_0\ => \axi_rdata_reg[31]_0\,
      \axi_rdata_reg[3]\ => \axi_rdata_reg[3]\,
      \axi_rdata_reg[4]\ => \axi_rdata_reg[4]\,
      \axi_rdata_reg[5]\ => \axi_rdata_reg[5]\,
      \axi_rdata_reg[6]\ => \axi_rdata_reg[6]\,
      \axi_rdata_reg[7]\ => \axi_rdata_reg[7]\,
      \axi_rdata_reg[7]_0\ => \axi_rdata_reg[7]_0\,
      \axi_rdata_reg[7]_1\ => \axi_rdata_reg[7]_1\,
      \axi_rdata_reg[8]\ => \axi_rdata_reg[8]\,
      \axi_rdata_reg[8]_0\ => \axi_rdata_reg[8]_0\,
      \axi_rdata_reg[9]\ => \axi_rdata_reg[9]\,
      bram_r_valid => bram_r_valid,
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\(9 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\(9 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(31 downto 0) => \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(31 downto 0),
      \memory\\.data\(63 downto 0) => bram_r(63 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg1_reg[1]\ => abram_n_100,
      \slv_reg1_reg[2]\ => abram_n_102,
      \slv_reg1_reg[3]\ => abram_n_103,
      \slv_reg1_reg[4]\ => abram_n_104,
      \slv_reg1_reg[5]\ => abram_n_105,
      \slv_reg1_reg[6]\ => abram_n_106,
      \slv_reg4_reg[0]\ => abram_n_65,
      \slv_reg4_reg[23]\ => abram_n_64,
      \slv_reg4_reg[2]\ => abram_n_67,
      \slv_reg4_reg[2]_0\ => abram_n_107
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2E22"
    )
        port map (
      I0 => \axi_rdata_reg[31]\(0),
      I1 => Q(0),
      I2 => \status_register__0\(1),
      I3 => \status_register__0\(2),
      I4 => \status_register__0\(0),
      I5 => Q(1),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022E22E22"
    )
        port map (
      I0 => \axi_rdata_reg[31]\(1),
      I1 => Q(0),
      I2 => \status_register__0\(0),
      I3 => \status_register__0\(2),
      I4 => \status_register__0\(1),
      I5 => Q(1),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFDDD"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \status_register__0\(1),
      I3 => \status_register__0\(2),
      I4 => \status_register__0\(0),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404045404"
    )
        port map (
      I0 => Q(1),
      I1 => \axi_rdata_reg[31]\(2),
      I2 => Q(0),
      I3 => \status_register__0\(1),
      I4 => \status_register__0\(2),
      I5 => \status_register__0\(0),
      O => \axi_rdata[2]_i_5_n_0\
    );
\elapsed_cc[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => elapsed_cc(0),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[0]_i_1_n_0\
    );
\elapsed_cc[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(10),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[10]_i_1_n_0\
    );
\elapsed_cc[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(11),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[11]_i_1_n_0\
    );
\elapsed_cc[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(12),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[12]_i_1_n_0\
    );
\elapsed_cc[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(13),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[13]_i_1_n_0\
    );
\elapsed_cc[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(14),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[14]_i_1_n_0\
    );
\elapsed_cc[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(15),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[15]_i_1_n_0\
    );
\elapsed_cc[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(16),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[16]_i_1_n_0\
    );
\elapsed_cc[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(17),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[17]_i_1_n_0\
    );
\elapsed_cc[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(18),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[18]_i_1_n_0\
    );
\elapsed_cc[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(19),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[19]_i_1_n_0\
    );
\elapsed_cc[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(1),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[1]_i_1_n_0\
    );
\elapsed_cc[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(20),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[20]_i_1_n_0\
    );
\elapsed_cc[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(21),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[21]_i_1_n_0\
    );
\elapsed_cc[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(22),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[22]_i_1_n_0\
    );
\elapsed_cc[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(23),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[23]_i_1_n_0\
    );
\elapsed_cc[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(24),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[24]_i_1_n_0\
    );
\elapsed_cc[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(25),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[25]_i_1_n_0\
    );
\elapsed_cc[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(26),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[26]_i_1_n_0\
    );
\elapsed_cc[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(27),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[27]_i_1_n_0\
    );
\elapsed_cc[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(28),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[28]_i_1_n_0\
    );
\elapsed_cc[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(29),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[29]_i_1_n_0\
    );
\elapsed_cc[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(2),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[2]_i_1_n_0\
    );
\elapsed_cc[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(30),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[30]_i_1_n_0\
    );
\elapsed_cc[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => abram_n_65,
      I1 => \elapsed_cc[31]_i_3_n_0\,
      O => elapsed_cc_next
    );
\elapsed_cc[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => elapsed_cc(13),
      I1 => elapsed_cc(29),
      I2 => elapsed_cc(3),
      I3 => elapsed_cc(22),
      O => \elapsed_cc[31]_i_10_n_0\
    );
\elapsed_cc[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(31),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[31]_i_2_n_0\
    );
\elapsed_cc[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \elapsed_cc[31]_i_4_n_0\,
      I1 => elapsed_cc(4),
      I2 => elapsed_cc(2),
      I3 => elapsed_cc(0),
      I4 => \elapsed_cc[31]_i_5_n_0\,
      I5 => \elapsed_cc[31]_i_6_n_0\,
      O => \elapsed_cc[31]_i_3_n_0\
    );
\elapsed_cc[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => elapsed_cc(24),
      I1 => elapsed_cc(12),
      I2 => elapsed_cc(25),
      I3 => elapsed_cc(7),
      I4 => \elapsed_cc[31]_i_7_n_0\,
      O => \elapsed_cc[31]_i_4_n_0\
    );
\elapsed_cc[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \elapsed_cc[31]_i_8_n_0\,
      I1 => elapsed_cc(17),
      I2 => elapsed_cc(18),
      I3 => elapsed_cc(26),
      I4 => elapsed_cc(31),
      I5 => \elapsed_cc[31]_i_9_n_0\,
      O => \elapsed_cc[31]_i_5_n_0\
    );
\elapsed_cc[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => elapsed_cc(8),
      I1 => elapsed_cc(16),
      I2 => elapsed_cc(23),
      I3 => elapsed_cc(11),
      I4 => elapsed_cc(19),
      I5 => elapsed_cc(5),
      O => \elapsed_cc[31]_i_6_n_0\
    );
\elapsed_cc[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => elapsed_cc(20),
      I1 => elapsed_cc(28),
      I2 => elapsed_cc(27),
      I3 => \status_register__0\(0),
      O => \elapsed_cc[31]_i_7_n_0\
    );
\elapsed_cc[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => elapsed_cc(1),
      I1 => elapsed_cc(10),
      I2 => elapsed_cc(9),
      I3 => elapsed_cc(30),
      O => \elapsed_cc[31]_i_8_n_0\
    );
\elapsed_cc[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => elapsed_cc(15),
      I1 => elapsed_cc(6),
      I2 => elapsed_cc(21),
      I3 => elapsed_cc(14),
      I4 => \elapsed_cc[31]_i_10_n_0\,
      O => \elapsed_cc[31]_i_9_n_0\
    );
\elapsed_cc[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(3),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[3]_i_1_n_0\
    );
\elapsed_cc[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(4),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[4]_i_1_n_0\
    );
\elapsed_cc[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(5),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[5]_i_1_n_0\
    );
\elapsed_cc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(6),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[6]_i_1_n_0\
    );
\elapsed_cc[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(7),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[7]_i_1_n_0\
    );
\elapsed_cc[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(8),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[8]_i_1_n_0\
    );
\elapsed_cc[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => in6(9),
      I1 => \status_register__0\(0),
      I2 => \status_register__0\(2),
      O => \elapsed_cc[9]_i_1_n_0\
    );
elapsed_cc_next0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => elapsed_cc(0),
      CI_TOP => '0',
      CO(7) => elapsed_cc_next0_carry_n_0,
      CO(6) => elapsed_cc_next0_carry_n_1,
      CO(5) => elapsed_cc_next0_carry_n_2,
      CO(4) => elapsed_cc_next0_carry_n_3,
      CO(3) => elapsed_cc_next0_carry_n_4,
      CO(2) => elapsed_cc_next0_carry_n_5,
      CO(1) => elapsed_cc_next0_carry_n_6,
      CO(0) => elapsed_cc_next0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => in6(8 downto 1),
      S(7 downto 0) => elapsed_cc(8 downto 1)
    );
\elapsed_cc_next0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => elapsed_cc_next0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \elapsed_cc_next0_carry__0_n_0\,
      CO(6) => \elapsed_cc_next0_carry__0_n_1\,
      CO(5) => \elapsed_cc_next0_carry__0_n_2\,
      CO(4) => \elapsed_cc_next0_carry__0_n_3\,
      CO(3) => \elapsed_cc_next0_carry__0_n_4\,
      CO(2) => \elapsed_cc_next0_carry__0_n_5\,
      CO(1) => \elapsed_cc_next0_carry__0_n_6\,
      CO(0) => \elapsed_cc_next0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => in6(16 downto 9),
      S(7 downto 0) => elapsed_cc(16 downto 9)
    );
\elapsed_cc_next0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \elapsed_cc_next0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \elapsed_cc_next0_carry__1_n_0\,
      CO(6) => \elapsed_cc_next0_carry__1_n_1\,
      CO(5) => \elapsed_cc_next0_carry__1_n_2\,
      CO(4) => \elapsed_cc_next0_carry__1_n_3\,
      CO(3) => \elapsed_cc_next0_carry__1_n_4\,
      CO(2) => \elapsed_cc_next0_carry__1_n_5\,
      CO(1) => \elapsed_cc_next0_carry__1_n_6\,
      CO(0) => \elapsed_cc_next0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => in6(24 downto 17),
      S(7 downto 0) => elapsed_cc(24 downto 17)
    );
\elapsed_cc_next0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \elapsed_cc_next0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_elapsed_cc_next0_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \elapsed_cc_next0_carry__2_n_2\,
      CO(4) => \elapsed_cc_next0_carry__2_n_3\,
      CO(3) => \elapsed_cc_next0_carry__2_n_4\,
      CO(2) => \elapsed_cc_next0_carry__2_n_5\,
      CO(1) => \elapsed_cc_next0_carry__2_n_6\,
      CO(0) => \elapsed_cc_next0_carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_elapsed_cc_next0_carry__2_O_UNCONNECTED\(7),
      O(6 downto 0) => in6(31 downto 25),
      S(7) => '0',
      S(6 downto 0) => elapsed_cc(31 downto 25)
    );
\elapsed_cc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[0]_i_1_n_0\,
      Q => elapsed_cc(0),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[10]_i_1_n_0\,
      Q => elapsed_cc(10),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[11]_i_1_n_0\,
      Q => elapsed_cc(11),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[12]_i_1_n_0\,
      Q => elapsed_cc(12),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[13]_i_1_n_0\,
      Q => elapsed_cc(13),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[14]_i_1_n_0\,
      Q => elapsed_cc(14),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[15]_i_1_n_0\,
      Q => elapsed_cc(15),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[16]_i_1_n_0\,
      Q => elapsed_cc(16),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[17]_i_1_n_0\,
      Q => elapsed_cc(17),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[18]_i_1_n_0\,
      Q => elapsed_cc(18),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[19]_i_1_n_0\,
      Q => elapsed_cc(19),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[1]_i_1_n_0\,
      Q => elapsed_cc(1),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[20]_i_1_n_0\,
      Q => elapsed_cc(20),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[21]_i_1_n_0\,
      Q => elapsed_cc(21),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[22]_i_1_n_0\,
      Q => elapsed_cc(22),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[23]_i_1_n_0\,
      Q => elapsed_cc(23),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[24]_i_1_n_0\,
      Q => elapsed_cc(24),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[25]_i_1_n_0\,
      Q => elapsed_cc(25),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[26]_i_1_n_0\,
      Q => elapsed_cc(26),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[27]_i_1_n_0\,
      Q => elapsed_cc(27),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[28]_i_1_n_0\,
      Q => elapsed_cc(28),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[29]_i_1_n_0\,
      Q => elapsed_cc(29),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[2]_i_1_n_0\,
      Q => elapsed_cc(2),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[30]_i_1_n_0\,
      Q => elapsed_cc(30),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[31]_i_2_n_0\,
      Q => elapsed_cc(31),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[3]_i_1_n_0\,
      Q => elapsed_cc(3),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[4]_i_1_n_0\,
      Q => elapsed_cc(4),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[5]_i_1_n_0\,
      Q => elapsed_cc(5),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[6]_i_1_n_0\,
      Q => elapsed_cc(6),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[7]_i_1_n_0\,
      Q => elapsed_cc(7),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[8]_i_1_n_0\,
      Q => elapsed_cc(8),
      R => a_regex_coprocessor_n_0
    );
\elapsed_cc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => elapsed_cc_next,
      D => \elapsed_cc[9]_i_1_n_0\,
      Q => elapsed_cc(9),
      R => a_regex_coprocessor_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_re2_copro_v1_S00_AXI is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_re2_copro_v1_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_re2_copro_v1_S00_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reset : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_rdata[21]_i_2\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \axi_rdata[21]_i_6\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \slv_reg0[31]_i_2\ : label is "soft_lutpair632";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
UIP: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_top
     port map (
      D(31 downto 0) => reg_data_out(31 downto 0),
      Q(2 downto 0) => sel0(2 downto 0),
      \addr1_inferred__0/i__carry__0\(31 downto 0) => slv_reg3(31 downto 0),
      \axi_rdata_reg[0]\ => \axi_rdata[0]_i_2_n_0\,
      \axi_rdata_reg[0]_0\ => \axi_rdata[21]_i_11_n_0\,
      \axi_rdata_reg[10]\ => \axi_rdata[10]_i_2_n_0\,
      \axi_rdata_reg[11]\ => \axi_rdata[11]_i_2_n_0\,
      \axi_rdata_reg[12]\ => \axi_rdata[12]_i_2_n_0\,
      \axi_rdata_reg[13]\ => \axi_rdata[13]_i_2_n_0\,
      \axi_rdata_reg[13]_0\ => \axi_rdata[13]_i_4_n_0\,
      \axi_rdata_reg[14]\ => \axi_rdata[14]_i_2_n_0\,
      \axi_rdata_reg[14]_0\ => \axi_rdata[14]_i_4_n_0\,
      \axi_rdata_reg[15]\ => \axi_rdata[15]_i_2_n_0\,
      \axi_rdata_reg[15]_0\ => \axi_rdata[15]_i_4_n_0\,
      \axi_rdata_reg[16]\ => \axi_rdata[16]_i_2_n_0\,
      \axi_rdata_reg[17]\ => \axi_rdata[17]_i_2_n_0\,
      \axi_rdata_reg[17]_0\ => \axi_rdata[17]_i_4_n_0\,
      \axi_rdata_reg[18]\ => \axi_rdata[18]_i_2_n_0\,
      \axi_rdata_reg[18]_0\ => \axi_rdata[18]_i_4_n_0\,
      \axi_rdata_reg[19]\ => \axi_rdata[19]_i_2_n_0\,
      \axi_rdata_reg[19]_0\ => \axi_rdata[19]_i_4_n_0\,
      \axi_rdata_reg[1]\ => \axi_rdata[1]_i_2_n_0\,
      \axi_rdata_reg[20]\ => \axi_rdata[20]_i_2_n_0\,
      \axi_rdata_reg[20]_0\ => \axi_rdata[20]_i_4_n_0\,
      \axi_rdata_reg[21]\ => \axi_rdata[21]_i_2_n_0\,
      \axi_rdata_reg[21]_0\ => \axi_rdata[21]_i_7_n_0\,
      \axi_rdata_reg[22]\ => \axi_rdata[22]_i_2_n_0\,
      \axi_rdata_reg[23]\ => \axi_rdata[23]_i_2_n_0\,
      \axi_rdata_reg[24]\ => \axi_rdata[24]_i_2_n_0\,
      \axi_rdata_reg[25]\ => \axi_rdata[25]_i_2_n_0\,
      \axi_rdata_reg[26]\ => \axi_rdata[26]_i_2_n_0\,
      \axi_rdata_reg[27]\ => \axi_rdata[27]_i_2_n_0\,
      \axi_rdata_reg[28]\ => \axi_rdata[28]_i_2_n_0\,
      \axi_rdata_reg[29]\ => \axi_rdata[29]_i_2_n_0\,
      \axi_rdata_reg[2]\ => \axi_rdata[2]_i_2_n_0\,
      \axi_rdata_reg[30]\ => \axi_rdata[30]_i_2_n_0\,
      \axi_rdata_reg[31]\(31 downto 0) => slv_reg4(31 downto 0),
      \axi_rdata_reg[31]_0\ => \axi_rdata[31]_i_2_n_0\,
      \axi_rdata_reg[3]\ => \axi_rdata[3]_i_2_n_0\,
      \axi_rdata_reg[4]\ => \axi_rdata[4]_i_2_n_0\,
      \axi_rdata_reg[5]\ => \axi_rdata[5]_i_2_n_0\,
      \axi_rdata_reg[6]\ => \axi_rdata[6]_i_2_n_0\,
      \axi_rdata_reg[7]\ => \axi_rdata[7]_i_2_n_0\,
      \axi_rdata_reg[7]_0\ => \axi_rdata[21]_i_6_n_0\,
      \axi_rdata_reg[7]_1\ => \axi_rdata[7]_i_4_n_0\,
      \axi_rdata_reg[8]\ => \axi_rdata[8]_i_2_n_0\,
      \axi_rdata_reg[8]_0\ => \axi_rdata[8]_i_4_n_0\,
      \axi_rdata_reg[9]\ => \axi_rdata[9]_i_2_n_0\,
      \cur_cc_pointer_reg[31]\(31 downto 0) => slv_reg2(31 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1\(9 downto 0) => slv_reg1(9 downto 0),
      \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0\(31 downto 0) => slv_reg0(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s_axi_awready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => reset
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => sel0(0),
      R => reset
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => sel0(1),
      R => reset
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(2),
      Q => sel0(2),
      R => reset
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => reset
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in(0),
      R => reset
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in(1),
      R => reset
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => p_0_in(2),
      R => reset
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => reset
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^s_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => reset
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => reset
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg2(0),
      I2 => sel0(1),
      I3 => slv_reg1(0),
      I4 => sel0(0),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(10),
      I1 => slv_reg2(10),
      I2 => sel0(1),
      I3 => slv_reg1(10),
      I4 => sel0(0),
      I5 => slv_reg0(10),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(11),
      I1 => slv_reg2(11),
      I2 => sel0(1),
      I3 => slv_reg1(11),
      I4 => sel0(0),
      I5 => slv_reg0(11),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => slv_reg2(12),
      I2 => sel0(1),
      I3 => slv_reg1(12),
      I4 => sel0(0),
      I5 => slv_reg0(12),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => slv_reg3(13),
      I2 => sel0(0),
      I3 => slv_reg2(13),
      I4 => sel0(1),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => slv_reg1(13),
      I1 => slv_reg0(13),
      I2 => slv_reg4(13),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => slv_reg3(14),
      I2 => sel0(0),
      I3 => slv_reg2(14),
      I4 => sel0(1),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => slv_reg1(14),
      I1 => slv_reg0(14),
      I2 => slv_reg4(14),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => slv_reg3(15),
      I2 => sel0(0),
      I3 => slv_reg2(15),
      I4 => sel0(1),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => slv_reg1(15),
      I1 => slv_reg0(15),
      I2 => slv_reg4(15),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => slv_reg2(16),
      I2 => sel0(1),
      I3 => slv_reg1(16),
      I4 => sel0(0),
      I5 => slv_reg0(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => slv_reg3(17),
      I2 => sel0(0),
      I3 => slv_reg2(17),
      I4 => sel0(1),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => slv_reg1(17),
      I1 => slv_reg0(17),
      I2 => slv_reg4(17),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => slv_reg3(18),
      I2 => sel0(0),
      I3 => slv_reg2(18),
      I4 => sel0(1),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => slv_reg1(18),
      I1 => slv_reg0(18),
      I2 => slv_reg4(18),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => slv_reg3(19),
      I2 => sel0(0),
      I3 => slv_reg2(19),
      I4 => sel0(1),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => slv_reg1(19),
      I1 => slv_reg0(19),
      I2 => slv_reg4(19),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => slv_reg2(1),
      I2 => sel0(1),
      I3 => slv_reg1(1),
      I4 => sel0(0),
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => slv_reg3(20),
      I2 => sel0(0),
      I3 => slv_reg2(20),
      I4 => sel0(1),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => slv_reg1(20),
      I1 => slv_reg0(20),
      I2 => slv_reg4(20),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[21]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => slv_reg4(2),
      I1 => slv_reg4(1),
      I2 => slv_reg4(0),
      O => \axi_rdata[21]_i_11_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => slv_reg3(21),
      I2 => sel0(0),
      I3 => slv_reg2(21),
      I4 => sel0(1),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      O => \axi_rdata[21]_i_6_n_0\
    );
\axi_rdata[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => slv_reg1(21),
      I1 => slv_reg0(21),
      I2 => slv_reg4(21),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[21]_i_7_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => slv_reg2(22),
      I2 => sel0(1),
      I3 => slv_reg1(22),
      I4 => sel0(0),
      I5 => slv_reg0(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => slv_reg2(23),
      I2 => sel0(1),
      I3 => slv_reg1(23),
      I4 => sel0(0),
      I5 => slv_reg0(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => slv_reg2(24),
      I2 => sel0(1),
      I3 => slv_reg1(24),
      I4 => sel0(0),
      I5 => slv_reg0(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => slv_reg2(25),
      I2 => sel0(1),
      I3 => slv_reg1(25),
      I4 => sel0(0),
      I5 => slv_reg0(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => slv_reg2(26),
      I2 => sel0(1),
      I3 => slv_reg1(26),
      I4 => sel0(0),
      I5 => slv_reg0(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => slv_reg2(27),
      I2 => sel0(1),
      I3 => slv_reg1(27),
      I4 => sel0(0),
      I5 => slv_reg0(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => slv_reg2(28),
      I2 => sel0(1),
      I3 => slv_reg1(28),
      I4 => sel0(0),
      I5 => slv_reg0(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => slv_reg2(29),
      I2 => sel0(1),
      I3 => slv_reg1(29),
      I4 => sel0(0),
      I5 => slv_reg0(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => slv_reg2(2),
      I2 => sel0(1),
      I3 => slv_reg1(2),
      I4 => sel0(0),
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => slv_reg2(30),
      I2 => sel0(1),
      I3 => slv_reg1(30),
      I4 => sel0(0),
      I5 => slv_reg0(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => slv_reg2(31),
      I2 => sel0(1),
      I3 => slv_reg1(31),
      I4 => sel0(0),
      I5 => slv_reg0(31),
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => slv_reg2(3),
      I2 => sel0(1),
      I3 => slv_reg1(3),
      I4 => sel0(0),
      I5 => slv_reg0(3),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => slv_reg2(4),
      I2 => sel0(1),
      I3 => slv_reg1(4),
      I4 => sel0(0),
      I5 => slv_reg0(4),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => slv_reg2(5),
      I2 => sel0(1),
      I3 => slv_reg1(5),
      I4 => sel0(0),
      I5 => slv_reg0(5),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => slv_reg2(6),
      I2 => sel0(1),
      I3 => slv_reg1(6),
      I4 => sel0(0),
      I5 => slv_reg0(6),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => slv_reg3(7),
      I2 => sel0(0),
      I3 => slv_reg2(7),
      I4 => sel0(1),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => slv_reg1(7),
      I1 => slv_reg0(7),
      I2 => slv_reg4(7),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4540FFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => slv_reg3(8),
      I2 => sel0(0),
      I3 => slv_reg2(8),
      I4 => sel0(1),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => slv_reg1(8),
      I1 => slv_reg0(8),
      I2 => slv_reg4(8),
      I3 => sel0(2),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => slv_reg2(9),
      I2 => sel0(1),
      I3 => slv_reg1(9),
      I4 => sel0(0),
      I5 => slv_reg0(9),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => reset
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => reset
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => reset
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => reset
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => reset
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => reset
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => reset
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => reset
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => reset
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => reset
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => reset
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => reset
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => reset
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => reset
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => reset
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => reset
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => reset
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => reset
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => reset
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => reset
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => reset
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => reset
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => reset
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => reset
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => reset
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => reset
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => reset
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => reset
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => reset
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => reset
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => reset
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => reset
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => reset
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => reset
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => \^s_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => reset
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg0(10),
      R => reset
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg0(11),
      R => reset
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg0(12),
      R => reset
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg0(13),
      R => reset
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg0(14),
      R => reset
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg0(15),
      R => reset
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg0(16),
      R => reset
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg0(17),
      R => reset
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg0(18),
      R => reset
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg0(19),
      R => reset
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => reset
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg0(20),
      R => reset
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg0(21),
      R => reset
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg0(22),
      R => reset
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg0(23),
      R => reset
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg0(24),
      R => reset
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg0(25),
      R => reset
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg0(26),
      R => reset
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg0(27),
      R => reset
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg0(28),
      R => reset
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg0(29),
      R => reset
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => reset
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg0(30),
      R => reset
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg0(31),
      R => reset
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => reset
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => reset
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg0(5),
      R => reset
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg0(6),
      R => reset
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg0(7),
      R => reset
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg0(8),
      R => reset
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg0(9),
      R => reset
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => reset
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => reset
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => reset
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => reset
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => reset
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => reset
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => reset
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => reset
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => reset
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => reset
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => reset
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => reset
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => reset
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => reset
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => reset
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => reset
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => reset
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => reset
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => reset
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => reset
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => reset
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => reset
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => reset
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => reset
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => reset
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => reset
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => reset
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => reset
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => reset
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => reset
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => reset
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => reset
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      I4 => p_0_in(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(1),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      I4 => p_0_in(1),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      I4 => p_0_in(1),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => reset
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => reset
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => reset
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => reset
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => reset
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => reset
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => reset
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => reset
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => reset
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => reset
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => reset
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => reset
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => reset
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => reset
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => reset
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => reset
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => reset
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => reset
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => reset
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => reset
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => reset
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => reset
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => reset
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => reset
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => reset
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => reset
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => reset
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => reset
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => reset
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => reset
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => reset
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => reset
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(1),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(2),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(0),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => reset
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => reset
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => reset
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => reset
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => reset
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => reset
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => reset
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => reset
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => reset
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => reset
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => reset
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => reset
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => reset
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => reset
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => reset
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => reset
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => reset
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => reset
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => reset
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => reset
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => reset
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => reset
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => reset
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => reset
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => reset
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => reset
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => reset
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => reset
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => reset
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => reset
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => reset
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => reset
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(1),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(2),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(3),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s00_axi_wstrb(0),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg4(0),
      R => reset
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg4(10),
      R => reset
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg4(11),
      R => reset
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg4(12),
      R => reset
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg4(13),
      R => reset
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg4(14),
      R => reset
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg4(15),
      R => reset
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg4(16),
      R => reset
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg4(17),
      R => reset
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg4(18),
      R => reset
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg4(19),
      R => reset
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg4(1),
      R => reset
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg4(20),
      R => reset
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg4(21),
      R => reset
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg4(22),
      R => reset
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg4(23),
      R => reset
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg4(24),
      R => reset
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg4(25),
      R => reset
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg4(26),
      R => reset
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg4(27),
      R => reset
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg4(28),
      R => reset
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg4(29),
      R => reset
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg4(2),
      R => reset
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg4(30),
      R => reset
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg4(31),
      R => reset
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg4(3),
      R => reset
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg4(4),
      R => reset
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg4(5),
      R => reset
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg4(6),
      R => reset
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg4(7),
      R => reset
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg4(8),
      R => reset
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg4(9),
      R => reset
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_re2_copro_v1 is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_re2_copro_v1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_re2_copro_v1 is
begin
re2_copro_v1_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_re2_copro_v1_S00_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(2 downto 0) => s00_axi_araddr(2 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(2 downto 0) => s00_axi_awaddr(2 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "re2_copro_re2_copro_0_1,re2_copro_v1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "re2_copro_v1,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN re2_copro_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 7, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN re2_copro_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_re2_copro_v1
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(2 downto 0) => s00_axi_araddr(4 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(2 downto 0) => s00_axi_awaddr(4 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
