\hypertarget{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc}{}\section{Wire\+Cell\+:\+:Sig\+Proc\+:\+:Omnibus\+Sig\+Proc Class Reference}
\label{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc}\index{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc@{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc}}


{\ttfamily \#include $<$Omnibus\+Sig\+Proc.\+h$>$}



Inheritance diagram for Wire\+Cell\+:\+:Sig\+Proc\+:\+:Omnibus\+Sig\+Proc\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Wire\+Cell\+:\+:Sig\+Proc\+:\+:Omnibus\+Sig\+Proc\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_a1e1e84074c812a083b5b0433e708f377}{Omnibus\+Sig\+Proc} (const std\+::string \&anode\+\_\+tn=\char`\"{}Anode\+Plane\char`\"{}, const std\+::string \&per\+\_\+chan\+\_\+resp\+\_\+tn=\char`\"{}Per\+Channel\+Response\char`\"{}, const std\+::string \&field\+\_\+response=\char`\"{}Field\+Response\char`\"{}, double fine\+\_\+time\+\_\+offset=0.\+0 $\ast$units\+::microsecond, double coarse\+\_\+time\+\_\+offset=-\/8.\+0 $\ast$units\+::microsecond, double gain=14.\+0 $\ast$units\+::mV/units\+::fC, double shaping\+\_\+time=2.\+2 $\ast$units\+::microsecond, double inter\+\_\+gain=1.\+2, double A\+D\+C\+\_\+mV=4096/(2000.$\ast$units\+::mV), float th\+\_\+factor\+\_\+ind=3, float th\+\_\+factor\+\_\+col=5, int pad=5, float asy=0.\+1, int rebin=6, double l\+\_\+factor=3.\+5, double l\+\_\+max\+\_\+th=10000, double l\+\_\+factor1=0.\+7, int l\+\_\+short\+\_\+length=3, int l\+\_\+jump\+\_\+one\+\_\+bin=0, double r\+\_\+th\+\_\+factor=3.\+0, double r\+\_\+fake\+\_\+signal\+\_\+low\+\_\+th=500, double r\+\_\+fake\+\_\+signal\+\_\+high\+\_\+th=1000, double r\+\_\+fake\+\_\+signal\+\_\+low\+\_\+th\+\_\+ind\+\_\+factor=1.\+0, double r\+\_\+fake\+\_\+signal\+\_\+high\+\_\+th\+\_\+ind\+\_\+factor=1.\+0, int r\+\_\+pad=5, int r\+\_\+break\+\_\+roi\+\_\+loop=2, double r\+\_\+th\+\_\+peak=3.\+0, double r\+\_\+sep\+\_\+peak=6.\+0, double r\+\_\+low\+\_\+peak\+\_\+sep\+\_\+threshold\+\_\+pre=1200, int r\+\_\+max\+\_\+npeaks=200, double r\+\_\+sigma=2.\+0, double r\+\_\+th\+\_\+percent=0.\+1, int charge\+\_\+ch\+\_\+offset=10000, const std\+::string \&wiener\+\_\+tag=\char`\"{}wiener\char`\"{}, const std\+::string \&wiener\+\_\+threshold\+\_\+tag=\char`\"{}threshold\char`\"{}, const std\+::string \&gauss\+\_\+tag=\char`\"{}gauss\char`\"{}, bool use\+\_\+roi\+\_\+debug\+\_\+mode=false, const std\+::string \&tight\+\_\+lf\+\_\+tag=\char`\"{}tight\+\_\+lf\char`\"{}, const std\+::string \&loose\+\_\+lf\+\_\+tag=\char`\"{}loose\+\_\+lf\char`\"{}, const std\+::string \&cleanup\+\_\+roi\+\_\+tag=\char`\"{}cleanup\+\_\+roi\char`\"{}, const std\+::string \&break\+\_\+roi\+\_\+loop1\+\_\+tag=\char`\"{}break\+\_\+roi\+\_\+1st\char`\"{}, const std\+::string \&break\+\_\+roi\+\_\+loop2\+\_\+tag=\char`\"{}break\+\_\+roi\+\_\+2nd\char`\"{}, const std\+::string \&shrink\+\_\+roi\+\_\+tag=\char`\"{}shrink\+\_\+roi\char`\"{}, const std\+::string \&extend\+\_\+roi\+\_\+tag=\char`\"{}extend\+\_\+roi\char`\"{})
\item 
virtual \hyperlink{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_a3599668929a77e892fbc9385c4c62dd7}{$\sim$\+Omnibus\+Sig\+Proc} ()
\item 
virtual bool \hyperlink{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_a1bda3aebba83392f79b35d4714cc8b43}{operator()} (const \hyperlink{class_wire_cell_1_1_i_function_node_a55c0946156df9b712b8ad1a0b59b2db6}{input\+\_\+pointer} \&in, \hyperlink{class_wire_cell_1_1_i_function_node_afc02f1ec60d31aacddf64963f9ca650b}{output\+\_\+pointer} \&out)
\item 
virtual void \hyperlink{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_ae275bf0ab16567d97df2cfcef76e1bdc}{configure} (const \hyperlink{namespace_wire_cell_a9f705541fc1d46c608b3d32c182333ee}{Wire\+Cell\+::\+Configuration} \&config)
\begin{DoxyCompactList}\small\item\em Accept a configuration. \end{DoxyCompactList}\item 
virtual \hyperlink{namespace_wire_cell_a9f705541fc1d46c608b3d32c182333ee}{Wire\+Cell\+::\+Configuration} \hyperlink{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_a2184e1c75923be1dfd36fc848cc00785}{default\+\_\+configuration} () const
\begin{DoxyCompactList}\small\item\em Optional, override to return a hard-\/coded default configuration. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}


Definition at line 17 of file Omnibus\+Sig\+Proc.\+h.



\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_a1e1e84074c812a083b5b0433e708f377}\label{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_a1e1e84074c812a083b5b0433e708f377}} 
\index{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc@{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc}!Omnibus\+Sig\+Proc@{Omnibus\+Sig\+Proc}}
\index{Omnibus\+Sig\+Proc@{Omnibus\+Sig\+Proc}!Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc@{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc}}
\subsubsection{\texorpdfstring{Omnibus\+Sig\+Proc()}{OmnibusSigProc()}}
{\footnotesize\ttfamily Omnibus\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc (\begin{DoxyParamCaption}\item[{const std\+::string \&}]{anode\+\_\+tn = {\ttfamily \char`\"{}AnodePlane\char`\"{}},  }\item[{const std\+::string \&}]{per\+\_\+chan\+\_\+resp\+\_\+tn = {\ttfamily \char`\"{}PerChannelResponse\char`\"{}},  }\item[{const std\+::string \&}]{field\+\_\+response = {\ttfamily \char`\"{}FieldResponse\char`\"{}},  }\item[{double}]{fine\+\_\+time\+\_\+offset = {\ttfamily 0.0~$\ast$~units\+:\+:microsecond},  }\item[{double}]{coarse\+\_\+time\+\_\+offset = {\ttfamily -\/8.0~$\ast$~units\+:\+:microsecond},  }\item[{double}]{gain = {\ttfamily 14.0~$\ast$~units\+:\+:mV/units\+:\+:fC},  }\item[{double}]{shaping\+\_\+time = {\ttfamily 2.2~$\ast$~units\+:\+:microsecond},  }\item[{double}]{inter\+\_\+gain = {\ttfamily 1.2},  }\item[{double}]{A\+D\+C\+\_\+mV = {\ttfamily 4096/(2000.$\ast$units\+:\+:mV)},  }\item[{float}]{th\+\_\+factor\+\_\+ind = {\ttfamily 3},  }\item[{float}]{th\+\_\+factor\+\_\+col = {\ttfamily 5},  }\item[{int}]{pad = {\ttfamily 5},  }\item[{float}]{asy = {\ttfamily 0.1},  }\item[{int}]{rebin = {\ttfamily 6},  }\item[{double}]{l\+\_\+factor = {\ttfamily 3.5},  }\item[{double}]{l\+\_\+max\+\_\+th = {\ttfamily 10000},  }\item[{double}]{l\+\_\+factor1 = {\ttfamily 0.7},  }\item[{int}]{l\+\_\+short\+\_\+length = {\ttfamily 3},  }\item[{int}]{l\+\_\+jump\+\_\+one\+\_\+bin = {\ttfamily 0},  }\item[{double}]{r\+\_\+th\+\_\+factor = {\ttfamily 3.0},  }\item[{double}]{r\+\_\+fake\+\_\+signal\+\_\+low\+\_\+th = {\ttfamily 500},  }\item[{double}]{r\+\_\+fake\+\_\+signal\+\_\+high\+\_\+th = {\ttfamily 1000},  }\item[{double}]{r\+\_\+fake\+\_\+signal\+\_\+low\+\_\+th\+\_\+ind\+\_\+factor = {\ttfamily 1.0},  }\item[{double}]{r\+\_\+fake\+\_\+signal\+\_\+high\+\_\+th\+\_\+ind\+\_\+factor = {\ttfamily 1.0},  }\item[{int}]{r\+\_\+pad = {\ttfamily 5},  }\item[{int}]{r\+\_\+break\+\_\+roi\+\_\+loop = {\ttfamily 2},  }\item[{double}]{r\+\_\+th\+\_\+peak = {\ttfamily 3.0},  }\item[{double}]{r\+\_\+sep\+\_\+peak = {\ttfamily 6.0},  }\item[{double}]{r\+\_\+low\+\_\+peak\+\_\+sep\+\_\+threshold\+\_\+pre = {\ttfamily 1200},  }\item[{int}]{r\+\_\+max\+\_\+npeaks = {\ttfamily 200},  }\item[{double}]{r\+\_\+sigma = {\ttfamily 2.0},  }\item[{double}]{r\+\_\+th\+\_\+percent = {\ttfamily 0.1},  }\item[{int}]{charge\+\_\+ch\+\_\+offset = {\ttfamily 10000},  }\item[{const std\+::string \&}]{wiener\+\_\+tag = {\ttfamily \char`\"{}wiener\char`\"{}},  }\item[{const std\+::string \&}]{wiener\+\_\+threshold\+\_\+tag = {\ttfamily \char`\"{}threshold\char`\"{}},  }\item[{const std\+::string \&}]{gauss\+\_\+tag = {\ttfamily \char`\"{}gauss\char`\"{}},  }\item[{bool}]{use\+\_\+roi\+\_\+debug\+\_\+mode = {\ttfamily false},  }\item[{const std\+::string \&}]{tight\+\_\+lf\+\_\+tag = {\ttfamily \char`\"{}tight\+\_\+lf\char`\"{}},  }\item[{const std\+::string \&}]{loose\+\_\+lf\+\_\+tag = {\ttfamily \char`\"{}loose\+\_\+lf\char`\"{}},  }\item[{const std\+::string \&}]{cleanup\+\_\+roi\+\_\+tag = {\ttfamily \char`\"{}cleanup\+\_\+roi\char`\"{}},  }\item[{const std\+::string \&}]{break\+\_\+roi\+\_\+loop1\+\_\+tag = {\ttfamily \char`\"{}break\+\_\+roi\+\_\+1st\char`\"{}},  }\item[{const std\+::string \&}]{break\+\_\+roi\+\_\+loop2\+\_\+tag = {\ttfamily \char`\"{}break\+\_\+roi\+\_\+2nd\char`\"{}},  }\item[{const std\+::string \&}]{shrink\+\_\+roi\+\_\+tag = {\ttfamily \char`\"{}shrink\+\_\+roi\char`\"{}},  }\item[{const std\+::string \&}]{extend\+\_\+roi\+\_\+tag = {\ttfamily \char`\"{}extend\+\_\+roi\char`\"{}} }\end{DoxyParamCaption})}



Definition at line 28 of file Omnibus\+Sig\+Proc.\+cxx.

\mbox{\Hypertarget{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_a3599668929a77e892fbc9385c4c62dd7}\label{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_a3599668929a77e892fbc9385c4c62dd7}} 
\index{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc@{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc}!````~Omnibus\+Sig\+Proc@{$\sim$\+Omnibus\+Sig\+Proc}}
\index{````~Omnibus\+Sig\+Proc@{$\sim$\+Omnibus\+Sig\+Proc}!Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc@{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc}}
\subsubsection{\texorpdfstring{$\sim$\+Omnibus\+Sig\+Proc()}{~OmnibusSigProc()}}
{\footnotesize\ttfamily Omnibus\+Sig\+Proc\+::$\sim$\+Omnibus\+Sig\+Proc (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Definition at line 130 of file Omnibus\+Sig\+Proc.\+cxx.



\subsection{Member Function Documentation}
\mbox{\Hypertarget{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_ae275bf0ab16567d97df2cfcef76e1bdc}\label{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_ae275bf0ab16567d97df2cfcef76e1bdc}} 
\index{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc@{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc}!configure@{configure}}
\index{configure@{configure}!Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc@{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc}}
\subsubsection{\texorpdfstring{configure()}{configure()}}
{\footnotesize\ttfamily void Omnibus\+Sig\+Proc\+::configure (\begin{DoxyParamCaption}\item[{const \hyperlink{namespace_wire_cell_a9f705541fc1d46c608b3d32c182333ee}{Wire\+Cell\+::\+Configuration} \&}]{config }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Accept a configuration. 



Implements \hyperlink{class_wire_cell_1_1_i_configurable_a57ff687923a724093df3de59c6ff237d}{Wire\+Cell\+::\+I\+Configurable}.



Definition at line 142 of file Omnibus\+Sig\+Proc.\+cxx.

\mbox{\Hypertarget{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_a2184e1c75923be1dfd36fc848cc00785}\label{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_a2184e1c75923be1dfd36fc848cc00785}} 
\index{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc@{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc}!default\+\_\+configuration@{default\+\_\+configuration}}
\index{default\+\_\+configuration@{default\+\_\+configuration}!Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc@{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc}}
\subsubsection{\texorpdfstring{default\+\_\+configuration()}{default\_configuration()}}
{\footnotesize\ttfamily \hyperlink{namespace_wire_cell_a9f705541fc1d46c608b3d32c182333ee}{Wire\+Cell\+::\+Configuration} Omnibus\+Sig\+Proc\+::default\+\_\+configuration (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [virtual]}}



Optional, override to return a hard-\/coded default configuration. 



Reimplemented from \hyperlink{class_wire_cell_1_1_i_configurable_a54841b2da3d1ea02189478bff96f7998}{Wire\+Cell\+::\+I\+Configurable}.



Definition at line 260 of file Omnibus\+Sig\+Proc.\+cxx.

\mbox{\Hypertarget{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_a1bda3aebba83392f79b35d4714cc8b43}\label{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc_a1bda3aebba83392f79b35d4714cc8b43}} 
\index{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc@{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc}!operator()@{operator()}}
\index{operator()@{operator()}!Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc@{Wire\+Cell\+::\+Sig\+Proc\+::\+Omnibus\+Sig\+Proc}}
\subsubsection{\texorpdfstring{operator()()}{operator()()}}
{\footnotesize\ttfamily bool Omnibus\+Sig\+Proc\+::operator() (\begin{DoxyParamCaption}\item[{const \hyperlink{class_wire_cell_1_1_i_function_node_a55c0946156df9b712b8ad1a0b59b2db6}{input\+\_\+pointer} \&}]{in,  }\item[{\hyperlink{class_wire_cell_1_1_i_function_node_afc02f1ec60d31aacddf64963f9ca650b}{output\+\_\+pointer} \&}]{out }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Definition at line 1166 of file Omnibus\+Sig\+Proc.\+cxx.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
sigproc/inc/\+Wire\+Cell\+Sig\+Proc/\hyperlink{_omnibus_sig_proc_8h}{Omnibus\+Sig\+Proc.\+h}\item 
sigproc/src/\hyperlink{_omnibus_sig_proc_8cxx}{Omnibus\+Sig\+Proc.\+cxx}\end{DoxyCompactItemize}
