timestamp 1589549119
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use via_dev$3 via_dev$3_0 1 0 106 0 1 1890
use via_dev$2 via_dev$2_11 1 0 1214 0 1 1637
use via_dev$1 via_dev$1_12 1 0 1028 0 1 1500
use nfet nfet_0 1 0 1108 0 1 756
use via_dev via_dev_0 1 0 1053 0 1 620
use gf180mcu_fd_sc_mcu9t5v0__inv_1 gf180mcu_fd_sc_mcu9t5v0__inv_1_0 -1 0 818 0 -1 1664
use via_dev via_dev_2 1 0 674 0 1 1207
use via_dev via_dev_3 1 0 419 0 1 990
use gf180mcu_fd_sc_mcu9t5v0__endcap gf180mcu_fd_sc_mcu9t5v0__endcap_0 -1 0 318 0 -1 1664
use via_dev$1 via_dev$1_9 1 0 2043 0 1 1500
use via_dev$2 via_dev$2_9 1 0 1854 0 1 1637
use via_dev$1 via_dev$1_10 1 0 1694 0 1 1500
use via_dev$2 via_dev$2_10 1 0 1534 0 1 1637
use via_dev$1 via_dev$1_11 1 0 1374 0 1 1500
use via_dev via_dev_1 1 0 2480 0 1 620
use via_dev$1 via_dev$1_8 1 0 2798 0 1 1501
use via_dev$2 via_dev$2_8 1 0 2606 0 1 1637
use via_dev$1 via_dev$1_7 1 0 3118 0 1 1501
use via_dev$1 via_dev$1_5 1 0 3758 0 1 1501
use via_dev$1 via_dev$1_6 1 0 3438 0 1 1501
use via_dev$1 via_dev$1_4 1 0 4078 0 1 1501
use via_dev$1 via_dev$1_2 1 0 4718 0 1 1501
use via_dev$1 via_dev$1_3 1 0 4398 0 1 1501
use via_dev$1 via_dev$1_0 1 0 5388 0 1 1501
use via_dev$1 via_dev$1_1 1 0 5038 0 1 1501
use via_dev$2 via_dev$2_6 1 0 3278 0 1 1637
use via_dev$2 via_dev$2_7 1 0 2958 0 1 1637
use via_dev$2 via_dev$2_5 1 0 3598 0 1 1637
use via_dev$2 via_dev$2_3 1 0 4238 0 1 1637
use via_dev$2 via_dev$2_4 1 0 3918 0 1 1637
use via_dev$2 via_dev$2_1 1 0 4878 0 1 1637
use via_dev$2 via_dev$2_2 1 0 4558 0 1 1637
use via_dev$2 via_dev$2_0 1 0 5198 0 1 1637
use pfet pfet_0 1 0 2692 0 1 757
port "T2" 5 2888 1739 2888 1739 m4
port "T1" 3 209 1117 209 1117 m3
port "gated_control" 4 353 1265 353 1265 m2
port "VDD" 2 621 487 621 487 m1
port "VSS" 1 519 1858 519 1858 m1
node "m4_3036_1637#" 3 603.346 3036 1637 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179280 4642 0 0
node "T2" 4 1177.67 2888 1739 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 478356 8984 0 0
node "T1" 8 2320.82 209 1117 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1171596 20404 0 0 0 0
node "m2_419_794#" 3 678.531 419 794 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 209530 5102 0 0 0 0 0 0
node "gated_control" 3 712.568 353 1265 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 205549 5436 0 0 0 0 0 0
node "m1_2560_620#" 3 664.183 2560 620 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218088 5748 0 0 0 0 0 0 0 0
node "m1_1133_621#" 1 226.357 1133 621 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69441 1916 0 0 0 0 0 0 0 0
node "VDD" 4 2612.65 621 487 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 923188 13678 0 0 0 0 0 0 0 0
node "m1_5200_1501#" 0 59.8355 5200 1501 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10412 426 0 0 0 0 0 0 0 0
node "m1_4880_1501#" 0 44.1618 4880 1501 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10564 430 0 0 0 0 0 0 0 0
node "m1_4560_1501#" 0 43.6855 4560 1501 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10488 428 0 0 0 0 0 0 0 0
node "m1_4240_1501#" 0 43.9233 4240 1501 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10564 430 0 0 0 0 0 0 0 0
node "m1_3920_1501#" 0 43.9916 3920 1501 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10564 430 0 0 0 0 0 0 0 0
node "m1_3600_1501#" 0 43.6855 3600 1501 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10488 428 0 0 0 0 0 0 0 0
node "m1_3280_1501#" 0 43.7395 3280 1501 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10488 428 0 0 0 0 0 0 0 0
node "m1_2960_1501#" 0 44.519 2960 1501 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10412 426 0 0 0 0 0 0 0 0
node "m1_2608_1487#" 0 53.6775 2608 1487 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11552 456 0 0 0 0 0 0 0 0
node "m1_1856_1500#" 0 44.2177 1856 1500 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10564 430 0 0 0 0 0 0 0 0
node "m1_1536_1500#" 0 44.6002 1536 1500 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10792 436 0 0 0 0 0 0 0 0
node "m1_1216_1500#" 0 63.5195 1216 1500 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12084 470 0 0 0 0 0 0 0 0
node "VSS" 5 2957.84 519 1858 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 869976 13684 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "VSS" "m4_3036_1637#" 45.7325
cap "m1_2960_1501#" "VSS" 26.5423
cap "T1" "m1_2608_1487#" 3.37586
cap "m1_1856_1500#" "T1" 2.48508
cap "m1_3920_1501#" "m4_3036_1637#" 1.74138
cap "m2_419_794#" "T1" 128.811
cap "m1_4880_1501#" "m1_5200_1501#" 23.7186
cap "m4_3036_1637#" "T1" 102.57
cap "m1_2960_1501#" "T1" 2.45538
cap "m1_3280_1501#" "m1_2560_620#" 3.88261
cap "VDD" "gated_control" 162.017
cap "m1_2560_620#" "m1_2608_1487#" 3.95239
cap "m2_419_794#" "m1_1216_1500#" 0.847284
cap "T2" "VDD" 47.9839
cap "m2_419_794#" "m1_2560_620#" 23.4726
cap "m1_3600_1501#" "VSS" 26.7731
cap "m1_3600_1501#" "m1_3920_1501#" 23.8917
cap "VSS" "gated_control" 89.8435
cap "m1_2560_620#" "m4_3036_1637#" 11.8735
cap "m1_4240_1501#" "m1_4880_1501#" 0.0731264
cap "gated_control" "m1_1536_1500#" 0.138705
cap "m1_4880_1501#" "m1_4560_1501#" 23.8917
cap "m1_2960_1501#" "m1_2560_620#" 3.88261
cap "m1_1856_1500#" "m1_1133_621#" 3.89736
cap "m1_4240_1501#" "T2" 0.336371
cap "m2_419_794#" "m1_1133_621#" 70.5629
cap "VSS" "m1_4880_1501#" 27.008
cap "m1_3600_1501#" "T1" 2.46894
cap "VSS" "T2" 86.2429
cap "T1" "gated_control" 174.372
cap "T2" "m1_1536_1500#" 2.2698
cap "m1_3920_1501#" "T2" 0.492553
cap "m1_4880_1501#" "T1" 2.50197
cap "T2" "T1" 245.512
cap "m1_3280_1501#" "m1_2608_1487#" 0.0691331
cap "m1_3600_1501#" "m1_2560_620#" 3.88261
cap "m1_1216_1500#" "gated_control" 0.328182
cap "VSS" "m1_5200_1501#" 26.5423
cap "m1_2560_620#" "gated_control" 0.00129312
cap "m1_3280_1501#" "m4_3036_1637#" 1.6754
cap "m1_3280_1501#" "m1_2960_1501#" 23.7186
cap "m1_2560_620#" "m1_4880_1501#" 3.88261
cap "m2_419_794#" "m1_1856_1500#" 0.784397
cap "T2" "m1_1216_1500#" 2.96928
cap "T2" "m1_2560_620#" 19.0564
cap "gated_control" "m1_1133_621#" 27.3436
cap "T1" "m1_5200_1501#" 2.46538
cap "m4_3036_1637#" "m1_2608_1487#" 0.00934801
cap "m1_2960_1501#" "m1_2608_1487#" 20.8652
cap "T2" "m1_1133_621#" 7.04128
cap "VSS" "VDD" 92.0073
cap "m1_2960_1501#" "m4_3036_1637#" 0.0215868
cap "m1_4240_1501#" "m1_4560_1501#" 23.8917
cap "VSS" "m1_4240_1501#" 27.008
cap "VSS" "m1_4560_1501#" 26.7731
cap "VDD" "T1" 109.201
cap "m1_3920_1501#" "m1_4240_1501#" 24.0648
cap "VSS" "m1_1536_1500#" 27.7058
cap "m1_2560_620#" "m1_5200_1501#" 3.88261
cap "m1_3600_1501#" "m1_3280_1501#" 23.8917
cap "m1_3920_1501#" "VSS" 27.008
cap "m1_4240_1501#" "T1" 2.48628
cap "T1" "m1_4560_1501#" 2.49153
cap "VSS" "T1" 146.809
cap "T1" "m1_1536_1500#" 2.51471
cap "m1_3920_1501#" "T1" 2.4816
cap "m1_3280_1501#" "T2" 1.03277
cap "m2_419_794#" "gated_control" 355.44
cap "m1_3600_1501#" "m4_3036_1637#" 1.6754
cap "T2" "m1_2608_1487#" 4.09038
cap "m1_2560_620#" "VDD" 2592.73
cap "T2" "m1_1856_1500#" 2.29023
cap "T2" "m2_419_794#" 26.4352
cap "m1_4880_1501#" "m4_3036_1637#" 1.73918
cap "T2" "m4_3036_1637#" 31.2679
cap "m1_4240_1501#" "m1_2560_620#" 3.88261
cap "m1_2560_620#" "m1_4560_1501#" 3.88261
cap "m1_2960_1501#" "T2" 2.15535
cap "VSS" "m1_1216_1500#" 37.5476
cap "VDD" "m1_1133_621#" 795.749
cap "m1_1216_1500#" "m1_1536_1500#" 24.5842
cap "VSS" "m1_2560_620#" 81.024
cap "m1_3920_1501#" "m1_2560_620#" 3.88261
cap "m1_1216_1500#" "T1" 2.68743
cap "VSS" "m1_1133_621#" 25.0221
cap "m1_2560_620#" "T1" 61.4858
cap "m1_1133_621#" "m1_1536_1500#" 3.89736
cap "T1" "m1_1133_621#" 19.0211
cap "m4_3036_1637#" "m1_5200_1501#" 1.61971
cap "m1_3600_1501#" "T2" 0.711095
cap "T2" "gated_control" 1.02882
cap "m2_419_794#" "VDD" 80.0519
cap "m1_3280_1501#" "VSS" 26.7731
cap "VDD" "m4_3036_1637#" 13.3281
cap "m1_1216_1500#" "m1_1133_621#" 3.89736
cap "VSS" "m1_2608_1487#" 43.7737
cap "m1_2560_620#" "m1_1133_621#" 5.79819
cap "VSS" "m1_1856_1500#" 49.8517
cap "m1_1856_1500#" "m1_1536_1500#" 24.0648
cap "m1_4240_1501#" "m4_3036_1637#" 1.73214
cap "VSS" "m2_419_794#" 11.5396
cap "m1_3280_1501#" "T1" 2.46782
cap "m4_3036_1637#" "m1_4560_1501#" 1.6754
cap "m2_419_794#" "m1_1536_1500#" 0.794031
cap "pfet_0/w_n230_n138#" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" 0.000404348
cap "pfet_0/a_254_0#" "pfet_0/a_94_0#" 134.941
cap "nfet_0/vss" "pfet_0/a_94_0#" 81.8311
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 187.035
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "pfet_0/a_94_0#" 111.714
cap "nfet_0/vss" "pfet_0/a_254_0#" 55.4845
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" 366.7
cap "nfet_0/vss" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 40.1142
cap "pfet_0/a_254_0#" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 41.6546
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" "pfet_0/a_94_0#" 158.224
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "pfet_0/a_94_0#" 106.6
cap "nfet_0/vss" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" 143.212
cap "pfet_0/a_254_0#" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" 51.9188
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 119.381
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "pfet_0/a_254_0#" 1.05159
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "nfet_0/vss" -29.7643
cap "pfet_0/w_n230_n138#" "nfet_0/vss" 27.9421
cap "pfet_0/a_1534_0#" "pfet_0/w_n230_n138#" 47.7211
cap "pfet_0/w_n230_n138#" "pfet_0/a_1374_0#" 30.0583
cap "pfet_0/a_1534_0#" "nfet_0/vss" 222.313
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" 8.30124
cap "nfet_0/vss" "pfet_0/a_1374_0#" 134.058
cap "pfet_0/a_1534_0#" "pfet_0/a_1374_0#" 396.816
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" 39.4328
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" "pfet_0/w_n230_n138#" 2.38413
cap "pfet_0/a_1534_0#" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" 104.527
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" "nfet_0/vss" 2.75185
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" 71.4978
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" "pfet_0/a_1374_0#" 116.386
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "pfet_0/w_n230_n138#" 2.6552
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "pfet_0/w_n230_n138#" 48.0191
cap "pfet_0/a_1534_0#" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" -0.013897
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "nfet_0/vss" 14.8669
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "pfet_0/a_1374_0#" 15.853
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "pfet_0/a_1374_0#" 131.69
cap "pfet_0/a_1534_0#" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 136.734
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" "nfet_0/vss" 40.7518
cap "pfet_0/a_2588_n136#" "nfet_0/vss" 1.04428
cap "pfet_0/a_2654_0#" "pfet_0/a_2494_0#" 694.331
cap "pfet_0/a_2494_0#" "pfet_0/w_n230_n138#" 129.64
cap "pfet_0/a_2654_0#" "pfet_0/w_n230_n138#" 26.4118
cap "pfet_0/a_2494_0#" "nfet_0/vss" 158.17
cap "pfet_0/a_2494_0#" "pfet_0/a_2588_n136#" 219.328
cap "pfet_0/a_2654_0#" "nfet_0/vss" 57.7907
cap "pfet_0/a_2654_0#" "pfet_0/a_2588_n136#" 304.722
cap "pfet_0/a_2588_n136#" "pfet_0/w_n230_n138#" 39.3662
cap "pfet_0/w_n230_n138#" "VSS" 2.7075
cap "pfet_0/a_2588_n136#" "pfet_0/w_n230_n138#" 33.7182
cap "VSS" "pfet_0/a_2654_0#" 46.7122
cap "pfet_0/a_2588_n136#" "pfet_0/a_2654_0#" 215.602
cap "pfet_0/w_n230_n138#" "pfet_0/a_2654_0#" 94.5118
cap "pfet_0/a_2494_0#" "pfet_0/a_2588_n136#" 186.177
cap "pfet_0/a_2494_0#" "VSS" 156.828
cap "pfet_0/a_2588_n136#" "VSS" 2.54763
cap "pfet_0/a_2494_0#" "pfet_0/w_n230_n138#" 128.414
cap "pfet_0/a_2494_0#" "pfet_0/a_2654_0#" 558.97
cap "pfet_0/w_n230_n138#" "VSS" 0.348989
cap "pfet_0/w_n230_n138#" "pfet_0/a_2654_0#" 26.7778
cap "pfet_0/a_94_0#" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" 3.6762
cap "nfet_0/vss" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" -1.19506
cap "pfet_0/a_94_0#" "nfet_0/vss" 12.2651
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "nfet_0/vss" -8.69714
cap "pfet_0/a_254_0#" "nfet_0/vss" 29.6435
cap "nfet_0/vss" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" 7.79595
cap "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" "nfet_0/vss" 22.0449
cap "nfet_0/vss" "pfet_0/w_n230_n138#" 23.0711
cap "nfet_0/vss" "pfet_0/a_1374_0#" 28.0381
cap "nfet_0/vss" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" -2.72808
cap "nfet_0/vss" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN" 7.00624
cap "nfet_0/vss" "pfet_0/a_1534_0#" 99.1732
cap "pfet_0/a_2588_n136#" "nfet_0/vss" 45.8889
cap "pfet_0/a_2654_0#" "nfet_0/vss" 45.6963
cap "pfet_0/a_2494_0#" "nfet_0/vss" 128.957
cap "pfet_0/w_n230_n138#" "nfet_0/vss" 36.2552
cap "pfet_0/a_2654_0#" "VSS" 40.2206
cap "VSS" "pfet_0/a_2588_n136#" 40.3722
cap "VSS" "pfet_0/a_2494_0#" 129.455
cap "VSS" "pfet_0/w_n230_n138#" 48.1961
cap "pfet_0/w_n230_n138#" "VSS" 20.5873
cap "pfet_0/a_2654_0#" "VSS" -0.0380684
merge "pfet_0/a_2654_0#" "pfet_0/a_2334_0#" -3263.29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1976 0 0 -80 -2082 0 0 0 0
merge "pfet_0/a_2334_0#" "pfet_0/a_2014_0#"
merge "pfet_0/a_2014_0#" "via_dev$1_1/m1_0_0#"
merge "via_dev$1_1/m1_0_0#" "via_dev$1_0/m1_0_0#"
merge "via_dev$1_0/m1_0_0#" "via_dev$1_2/m1_0_0#"
merge "via_dev$1_2/m1_0_0#" "pfet_0/a_1694_0#"
merge "pfet_0/a_1694_0#" "pfet_0/a_1374_0#"
merge "pfet_0/a_1374_0#" "pfet_0/a_1054_0#"
merge "pfet_0/a_1054_0#" "pfet_0/a_734_0#"
merge "pfet_0/a_734_0#" "pfet_0/a_414_0#"
merge "pfet_0/a_414_0#" "via_dev$1_3/m1_0_0#"
merge "via_dev$1_3/m1_0_0#" "via_dev$1_4/m1_0_0#"
merge "via_dev$1_4/m1_0_0#" "via_dev$1_6/m1_0_0#"
merge "via_dev$1_6/m1_0_0#" "via_dev$1_5/m1_0_0#"
merge "via_dev$1_5/m1_0_0#" "via_dev$1_7/m1_0_0#"
merge "via_dev$1_7/m1_0_0#" "pfet_0/a_94_0#"
merge "pfet_0/a_94_0#" "via_dev$1_8/m1_0_0#"
merge "via_dev$1_8/m1_0_0#" "via_dev$1_11/m1_0_0#"
merge "via_dev$1_11/m1_0_0#" "nfet_0/a_254_0#"
merge "nfet_0/a_254_0#" "via_dev$1_10/m1_0_0#"
merge "via_dev$1_10/m1_0_0#" "nfet_0/a_574_0#"
merge "nfet_0/a_574_0#" "via_dev$1_9/m1_0_0#"
merge "via_dev$1_9/m1_0_0#" "nfet_0/a_894_0#"
merge "nfet_0/a_894_0#" "nfet_0/a_n84_0#"
merge "nfet_0/a_n84_0#" "via_dev$1_12/m1_0_0#"
merge "via_dev$1_12/m1_0_0#" "T1"
merge "via_dev$2_0/VSUBS" "via_dev$2_2/VSUBS" -1872.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -296252 -6634 0 0 0 0 0 0 0 0
merge "via_dev$2_2/VSUBS" "via_dev$2_1/VSUBS"
merge "via_dev$2_1/VSUBS" "via_dev$1_1/VSUBS"
merge "via_dev$1_1/VSUBS" "via_dev$1_0/VSUBS"
merge "via_dev$1_0/VSUBS" "via_dev$1_2/VSUBS"
merge "via_dev$1_2/VSUBS" "via_dev$2_4/VSUBS"
merge "via_dev$2_4/VSUBS" "via_dev$2_3/VSUBS"
merge "via_dev$2_3/VSUBS" "via_dev$2_5/VSUBS"
merge "via_dev$2_5/VSUBS" "via_dev$2_6/VSUBS"
merge "via_dev$2_6/VSUBS" "via_dev$1_3/VSUBS"
merge "via_dev$1_3/VSUBS" "via_dev$1_4/VSUBS"
merge "via_dev$1_4/VSUBS" "via_dev$1_6/VSUBS"
merge "via_dev$1_6/VSUBS" "via_dev$1_5/VSUBS"
merge "via_dev$1_5/VSUBS" "via_dev$1_7/VSUBS"
merge "via_dev$1_7/VSUBS" "pfet_0/VSUBS"
merge "pfet_0/VSUBS" "via_dev$2_7/VSUBS"
merge "via_dev$2_7/VSUBS" "via_dev$2_8/VSUBS"
merge "via_dev$2_8/VSUBS" "via_dev$1_8/VSUBS"
merge "via_dev$1_8/VSUBS" "via_dev_1/VSUBS"
merge "via_dev_1/VSUBS" "via_dev$1_11/VSUBS"
merge "via_dev$1_11/VSUBS" "via_dev$2_10/VSUBS"
merge "via_dev$2_10/VSUBS" "via_dev$1_10/VSUBS"
merge "via_dev$1_10/VSUBS" "via_dev$2_9/VSUBS"
merge "via_dev$2_9/VSUBS" "via_dev$1_9/VSUBS"
merge "via_dev$1_9/VSUBS" "gf180mcu_fd_sc_mcu9t5v0__endcap_0/VSS"
merge "gf180mcu_fd_sc_mcu9t5v0__endcap_0/VSS" "via_dev_3/VSUBS"
merge "via_dev_3/VSUBS" "via_dev_2/VSUBS"
merge "via_dev_2/VSUBS" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VPW"
merge "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VPW" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VSS"
merge "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VSS" "via_dev_0/VSUBS"
merge "via_dev_0/VSUBS" "nfet_0/vss"
merge "nfet_0/vss" "VSS"
merge "VSS" "via_dev$1_12/VSUBS"
merge "via_dev$1_12/VSUBS" "via_dev$2_11/VSUBS"
merge "via_dev$2_11/VSUBS" "via_dev$3_0/VSUBS"
merge "via_dev$3_0/VSUBS" "VSUBS"
merge "pfet_0/a_2588_n136#" "pfet_0/a_2428_n136#" -1566.37 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -98192 -5484 -9600 -560 0 0 0 0 0 0
merge "pfet_0/a_2428_n136#" "pfet_0/a_2268_n136#"
merge "pfet_0/a_2268_n136#" "pfet_0/a_2108_n136#"
merge "pfet_0/a_2108_n136#" "pfet_0/a_1948_n136#"
merge "pfet_0/a_1948_n136#" "pfet_0/a_1788_n136#"
merge "pfet_0/a_1788_n136#" "pfet_0/a_1628_n136#"
merge "pfet_0/a_1628_n136#" "pfet_0/a_1468_n136#"
merge "pfet_0/a_1468_n136#" "pfet_0/a_1308_n136#"
merge "pfet_0/a_1308_n136#" "pfet_0/a_1148_n136#"
merge "pfet_0/a_1148_n136#" "pfet_0/a_988_n136#"
merge "pfet_0/a_988_n136#" "pfet_0/a_828_n136#"
merge "pfet_0/a_828_n136#" "pfet_0/a_668_n136#"
merge "pfet_0/a_668_n136#" "pfet_0/a_508_n136#"
merge "pfet_0/a_508_n136#" "pfet_0/a_348_n136#"
merge "pfet_0/a_348_n136#" "pfet_0/a_188_n136#"
merge "pfet_0/a_188_n136#" "pfet_0/a_28_n136#"
merge "pfet_0/a_28_n136#" "via_dev_1/m1_0_0#"
merge "via_dev_1/m1_0_0#" "m1_2560_620#"
merge "m1_2560_620#" "via_dev_3/m1_0_0#"
merge "via_dev_3/m1_0_0#" "m2_419_794#"
merge "m2_419_794#" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/ZN"
merge "pfet_0/a_2494_0#" "pfet_0/a_2174_0#" -3356.65 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4712 -3772 0 0 0 0 -70480 -3842 0 0
merge "pfet_0/a_2174_0#" "pfet_0/a_1854_0#"
merge "pfet_0/a_1854_0#" "via_dev$2_0/m1_0_0#"
merge "via_dev$2_0/m1_0_0#" "m1_5200_1501#"
merge "m1_5200_1501#" "via_dev$2_2/m1_0_0#"
merge "via_dev$2_2/m1_0_0#" "m1_4560_1501#"
merge "m1_4560_1501#" "via_dev$2_1/m1_0_0#"
merge "via_dev$2_1/m1_0_0#" "m1_4880_1501#"
merge "m1_4880_1501#" "pfet_0/a_1534_0#"
merge "pfet_0/a_1534_0#" "pfet_0/a_1214_0#"
merge "pfet_0/a_1214_0#" "pfet_0/a_894_0#"
merge "pfet_0/a_894_0#" "pfet_0/a_574_0#"
merge "pfet_0/a_574_0#" "via_dev$2_4/m1_0_0#"
merge "via_dev$2_4/m1_0_0#" "m1_3920_1501#"
merge "m1_3920_1501#" "via_dev$2_3/m1_0_0#"
merge "via_dev$2_3/m1_0_0#" "m1_4240_1501#"
merge "m1_4240_1501#" "via_dev$2_5/m1_0_0#"
merge "via_dev$2_5/m1_0_0#" "m1_3600_1501#"
merge "m1_3600_1501#" "pfet_0/a_254_0#"
merge "pfet_0/a_254_0#" "via_dev$2_6/m1_0_0#"
merge "via_dev$2_6/m1_0_0#" "m4_3036_1637#"
merge "m4_3036_1637#" "m1_3280_1501#"
merge "m1_3280_1501#" "pfet_0/a_n92_0#"
merge "pfet_0/a_n92_0#" "via_dev$2_7/m1_0_0#"
merge "via_dev$2_7/m1_0_0#" "m1_2960_1501#"
merge "m1_2960_1501#" "via_dev$2_8/m1_0_0#"
merge "via_dev$2_8/m1_0_0#" "m1_2608_1487#"
merge "m1_2608_1487#" "via_dev$2_10/m1_0_0#"
merge "via_dev$2_10/m1_0_0#" "nfet_0/a_414_0#"
merge "nfet_0/a_414_0#" "m1_1536_1500#"
merge "m1_1536_1500#" "via_dev$2_9/m1_0_0#"
merge "via_dev$2_9/m1_0_0#" "nfet_0/a_734_0#"
merge "nfet_0/a_734_0#" "m1_1856_1500#"
merge "m1_1856_1500#" "nfet_0/a_94_0#"
merge "nfet_0/a_94_0#" "via_dev$2_11/m1_0_0#"
merge "via_dev$2_11/m1_0_0#" "T2"
merge "T2" "m1_1216_1500#"
merge "via_dev_2/m1_0_0#" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" -870.606 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -34816 -2146 -11756 -770 0 0 0 0 0 0
merge "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I" "via_dev_0/m1_0_0#"
merge "via_dev_0/m1_0_0#" "via_dev$3_0/m2_0_0#"
merge "via_dev$3_0/m2_0_0#" "gated_control"
merge "gated_control" "nfet_0/a_830_n132#"
merge "nfet_0/a_830_n132#" "nfet_0/a_670_n132#"
merge "nfet_0/a_670_n132#" "nfet_0/a_510_n132#"
merge "nfet_0/a_510_n132#" "nfet_0/a_350_n132#"
merge "nfet_0/a_350_n132#" "nfet_0/a_190_n132#"
merge "nfet_0/a_190_n132#" "nfet_0/a_30_n132#"
merge "nfet_0/a_30_n132#" "m1_1133_621#"
merge "pfet_0/w_n230_n138#" "gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD" -1879.67 -397420 -2522 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19216 -2248 0 0 0 0 0 0 0 0
merge "gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VNW"
merge "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VNW" "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD"
merge "gf180mcu_fd_sc_mcu9t5v0__inv_1_0/VDD" "VDD"
