0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/carlo/Downloads/lab_4/project_4_1/project_4_1.sim/sim_1/synth/timing/memory_cir_wrapper_tb_time_synth.v,1581908573,verilog,,,,RAM32X1S_HD3;RAM32X1S_UNIQ_BASE_;glbl;mem;mem_cir_wrapper;memdist_mem_gen_v8_0_11;memdist_mem_gen_v8_0_11_synth;memspram,,,,,,,,
C:/Users/carlo/Downloads/lab_4/project_4_1/project_4_1.srcs/sim_1/imports/lab_4/memory_cir_wrapper_tb.sv,1581908539,systemVerilog,,,,memory_cir_wrapper_tb,,,,,,,,
