LeonardoSpectrum Level 3 - 2012b.6 (Release Production Release, compiled Aug  8 2012 at 15:10:47)
Copyright 1990-2010 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2010 Compuware Corporation

--
-- Welcome to LeonardoSpectrum Level 3
-- Run By Student@USER21-PC
-- Run Started On Tue Jun 07 16:15:09 Malay Peninsula Standard Time 2016
--
Info, Working Directory is now 'C:/altera/91/quartus/Louise2016y2sem1/PWM'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading file 'C:/altera/91/quartus/Louise2016y2sem1/PWM/PWM.v'...
-- Loading module 'PWM'
-- Compiling root module 'PWM'
"C:/altera/91/quartus/Louise2016y2sem1/PWM/PWM.v",line 10: Warning, out is not assigned under reset; need loops to preserve its value.
-- Boundary optimization.
-- Start pre-optimization for design .work.PWM.INTERFACE
"C:/altera/91/quartus/Louise2016y2sem1/PWM/PWM.v", line 21:Info, Inferred counter instance 'counter' of type 'counter_up_sclear_aclear_clock_18'
-- Start pre-optimization for design .work.PWM.INTERFACE



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	in_10Mhz             : N/A


                        Critical Path Report


Critical path #1, (path slack = 23.0):

NAME                                  GATE              ARRIVAL              LOAD
---------------------------------------------------------------------------------
reg_out(0)/out                        DFFERS      0.00  0.00 up             0.50
out(0)/                                           0.00  0.00 up             0.00
data arrival time                                       0.00

data required time                                      23.00
---------------------------------------------------------------------------------
data required time                                      23.00
data arrival time                                       0.00
                                                     ----------
slack                                                  23.00
---------------------------------------------------------------------------------


Info: optimize: library 'gdk_typ' has not yet been loaded, it will now be loaded
Reading library file `C:\MGC\LeoSpec\LS2012b_6\\lib\gdk_typ.syn`...
Library version = 1.0 GDK Release : July 18, 2012
Delays assume: Process=typical Temp= 27.0 C  Voltage=1.80 V  
Info: setting encoding to auto
NO wire table is found
-- Optimizing netlist .work.PWM.INTERFACE
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Cap DRC violation can not be fixed on net .work.PWM.INTERFACE.nx486
 constraint: 0.200 actual: 0.500 (net cap 0.000) driving cell: buf02
Transition time DRC violation can not be fixed on net .work.PWM.INTERFACE.nx486
 constraint: 1.000 actual: 1.840 driving cell: buf02
-- Start timing optimization for design .work.PWM.INTERFACE
No critical paths to optimize at this level
NO wire table is found



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	in_10Mhz             : 53.6 MHz


                        Critical Path Report


Critical path #1, (path slack =  1.1):

NAME                               GATE              ARRIVAL              LOAD
------------------------------------------------------------------------------
clock information not specified
delay thru clock network                             0.00 (ideal)


reg_out(0)/Q                       dff         0.00  0.25 up             0.01
ix485/Y                            buf02       0.98  1.22 up             0.50
out(0)/                                        0.00  1.22 up             0.00
data arrival time                                    1.22

data required time                                   2.30
------------------------------------------------------------------------------
data required time                                   2.30
data arrival time                                    1.22
                                                  ----------
slack                                               1.08
------------------------------------------------------------------------------



*******************************************************

Cell: PWM    View: INTERFACE    Library: work

*******************************************************


 Cell     Library  References     Total Area

and04     gdk_typ     5 x      2      9 gates
aoi21     gdk_typ    15 x      1     19 gates
buf02     gdk_typ     2 x      1      2 gates
dff       gdk_typ     1 x      4      4 gates
dffr      gdk_typ    18 x      5     95 gates
inv01     gdk_typ     9 x      1      7 gates
nand02    gdk_typ    15 x      1     15 gates
nand03    gdk_typ     8 x      1     10 gates
nand04    gdk_typ     6 x      1      9 gates
nor02     gdk_typ     5 x      1      5 gates
nor03     gdk_typ     3 x      1      4 gates
oai21     gdk_typ    11 x      1     14 gates
xnor2     gdk_typ     3 x      2      6 gates

 Number of ports :                       3
 Number of nets :                      121
 Number of instances :                 101
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                     197
 Number of accumulated instances :     101
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format Verilog PWM_Netlist.v
-- Writing file PWM_Netlist.v
