// Seed: 262277853
module module_0 (
    input supply1 id_0
);
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input  wor  id_0,
    output tri  id_1,
    output tri1 id_2,
    output tri  id_3,
    input  wand id_4
);
  supply1 id_6;
  wire id_7;
  assign id_6 = 1;
  assign id_1 = 1 - id_4;
  module_0(
      id_0
  );
endmodule
module module_2 (
    output supply0 id_0,
    input  supply0 id_1,
    output uwire   id_2,
    input  supply1 id_3
);
  wire id_5;
  module_0(
      id_3
  );
endmodule
module module_3 (
    output supply0 id_0,
    output tri1 id_1,
    output logic id_2,
    input tri0 id_3,
    input wire id_4,
    input logic id_5
);
  assign id_1 = id_3;
  always @(posedge id_5) begin
    id_2 <= id_5;
    $display((1 & 1'b0 ==? id_5) & 1);
  end
  module_0(
      id_3
  );
endmodule
