<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_dvi2rgb_1_0_synth_1" LaunchDir="U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_dvi2rgb_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rgb2dvi_0_0_synth_1" LaunchDir="U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_rgb2dvi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_clock_converter_0_0_synth_1" LaunchDir="U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_axi_clock_converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_hls_gamma_correction_0_0_synth_1" LaunchDir="U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_hls_gamma_correction_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_dvi2rgb_1_0_synth_1"/>
		<Parent Id="design_1_rgb2dvi_0_0_synth_1"/>
		<Parent Id="design_1_axi_clock_converter_0_0_synth_1"/>
		<Parent Id="design_1_hls_gamma_correction_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="U:/Xilinx/Projects/2018_dgamma/vivado_proj/Zybo-Z7-20-HDMI.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_dvi2rgb_1_0_synth_1"/>
		<Parent Id="design_1_rgb2dvi_0_0_synth_1"/>
		<Parent Id="design_1_axi_clock_converter_0_0_synth_1"/>
		<Parent Id="design_1_hls_gamma_correction_0_0_synth_1"/>
	</Run>
</Runs>

