<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: mem/qos/mem_sink.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2de8987802321a9d5e743b7f5a980a44.html">mem</a></li><li class="navelem"><a class="el" href="dir_a28e8fe357b44968ee5db90a1f35b885.html">qos</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mem_sink.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mem__sink_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Author: Matteo Andreozzi</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;debug/Drain.hh&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;debug/QOS.hh&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mem__sink_8hh.html">mem_sink.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceQoS.html">QoS</a> {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a1e7847185f2a147231490181ec0dbc2a">   47</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl.html#a1e7847185f2a147231490181ec0dbc2a">MemSinkCtrl::MemSinkCtrl</a>(<span class="keyword">const</span> QoSMemSinkCtrlParams* <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  : <a class="code" href="classQoS_1_1MemCtrl.html">MemCtrl</a>(p), requestLatency(p-&gt;request_latency),</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    responseLatency(p-&gt;response_latency),</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    memoryPacketSize(p-&gt;memory_packet_size),</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    readBufferSize(p-&gt;read_buffer_size),</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    writeBufferSize(p-&gt;write_buffer_size), port(<a class="code" href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>() + <span class="stringliteral">&quot;.port&quot;</span>, *this),</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    retryRdReq(false), retryWrReq(false), nextRequest(0), nextReqEvent(this)</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;{</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="comment">// Resize read and write queue to allocate space</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">// for configured QoS priorities</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <a class="code" href="classQoS_1_1MemSinkCtrl.html#a7766a39a0be70fac42882c2af8a3e46e">readQueue</a>.resize(<a class="code" href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">numPriorities</a>());</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <a class="code" href="classQoS_1_1MemSinkCtrl.html#a3450207ab74530c82e067188074f9938">writeQueue</a>.resize(<a class="code" href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">numPriorities</a>());</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#ae23d1dccd8f199915bd0cd17537714d3">   61</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl.html#ae23d1dccd8f199915bd0cd17537714d3">MemSinkCtrl::~MemSinkCtrl</a>()</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{}</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a54ba7a8cf90c92874775b4d1a99639f5">   65</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl.html#a54ba7a8cf90c92874775b4d1a99639f5">MemSinkCtrl::init</a>()</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#a6d16480ead385b42e850ff8aa42ed885">MemCtrl::init</a>();</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="comment">// Allow unconnected memories as this is used in several ruby</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="comment">// systems at the moment</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemSinkCtrl.html#a9c1893d947e69ef395b7b7f70bd5d787">port</a>.<a class="code" href="classPort.html#a7a6e9cd272a3a45c147cae34067f5e77">isConnected</a>()) {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <a class="code" href="classQoS_1_1MemSinkCtrl.html#a9c1893d947e69ef395b7b7f70bd5d787">port</a>.<a class="code" href="classSlavePort.html#ad4a55d475df59b897ad8fa183dd4c1d6">sendRangeChange</a>();</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    }</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#aa9d8b5f6124fe9355140f60e77fe8f8b">   77</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl.html#aa9d8b5f6124fe9355140f60e77fe8f8b">MemSinkCtrl::readQueueFull</a>(<span class="keyword">const</span> uint64_t packets)<span class="keyword"> const</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a> + packets &gt; <a class="code" href="classQoS_1_1MemSinkCtrl.html#a5d2f746024a2dce7b5eb631475985009">readBufferSize</a>);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#aa55727cea3f8694bdb327d8f4650bf6d">   83</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl.html#aa55727cea3f8694bdb327d8f4650bf6d">MemSinkCtrl::writeQueueFull</a>(<span class="keyword">const</span> uint64_t packets)<span class="keyword"> const</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a> + packets &gt; <a class="code" href="classQoS_1_1MemSinkCtrl.html#addb64d0b21f82ddc6cc8ca48179c9d7b">writeBufferSize</a>);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;}</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a2e61fe565ea79e7670990899488a6149">   89</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl.html#a2e61fe565ea79e7670990899488a6149">MemSinkCtrl::recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;{</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(pkt-&gt;<a class="code" href="classPacket.html#a14141460ec6de11c61eb6dc2ab5eda8f">cacheResponding</a>(),</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;             <span class="stringliteral">&quot;%s Should not see packets where cache is responding\n&quot;</span>,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;             __func__);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="classAbstractMemory.html#a4f8bf048c846bef573325f47a0603b09">access</a>(pkt);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classQoS_1_1MemSinkCtrl.html#a3082c1c0a896e4e873a7b5a4caa3f534">responseLatency</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;}</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#abc145c57c00a88ca77c30c665e1dad9a">  100</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl.html#abc145c57c00a88ca77c30c665e1dad9a">MemSinkCtrl::recvFunctional</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;{</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#abf1a177ee6ddce59da49869cfeecc7bc">pushLabel</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>());</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="classAbstractMemory.html#acb2ca48dbe8f541907b3827feeb292d5">functionalAccess</a>(pkt);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#ad28d4bd566aee12a370dc9180e064bea">popLabel</a>();</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;}</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<a class="code" href="classPort.html">Port</a> &amp;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a8945dfc2e93f4121fc8e71b7ffc804ea">  110</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl.html#a8945dfc2e93f4121fc8e71b7ffc804ea">MemSinkCtrl::getPort</a>(<span class="keyword">const</span> std::string &amp;interface, <a class="code" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx)</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;{</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">if</span> (interface != <span class="stringliteral">&quot;port&quot;</span>) {</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classSimObject.html#a3148723eeca4ec74227e39a86833c808">MemCtrl::getPort</a>(interface, idx);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classQoS_1_1MemSinkCtrl.html#a9c1893d947e69ef395b7b7f70bd5d787">port</a>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    }</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;}</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a628a42dc6e6689e7d4585558eb967699">  120</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl.html#a628a42dc6e6689e7d4585558eb967699">MemSinkCtrl::recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;{</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="comment">// Request accepted</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordtype">bool</span> req_accepted = <span class="keyword">true</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(!(pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>() || pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>()),</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;             <span class="stringliteral">&quot;%s. Should only see &quot;</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;             <span class="stringliteral">&quot;read and writes at memory controller\n&quot;</span>,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;             __func__);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(pkt-&gt;<a class="code" href="classPacket.html#a14141460ec6de11c61eb6dc2ab5eda8f">cacheResponding</a>(),</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;             <span class="stringliteral">&quot;%s. Should not see packets where cache is responding\n&quot;</span>,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;             __func__);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            <span class="stringliteral">&quot;%s: MASTER %s request %s addr %lld size %d\n&quot;</span>,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            __func__,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            <a class="code" href="classAbstractMemory.html#a97a59786e615b235a26a229840108775">_system</a>-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId()),</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#a1f0f371dc0969b06e80c0fd4fa558b1a">cmdString</a>(), pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(), pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>());</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    uint64_t required_entries = <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>(), <a class="code" href="classQoS_1_1MemSinkCtrl.html#ac32065ad5aae870a6fdb7727827266b4">memoryPacketSize</a>);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    assert(required_entries);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="comment">// Schedule packet</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    uint8_t pkt_priority = <a class="code" href="classQoS_1_1MemCtrl.html#a65fbf00a52386c6c204a0046dd36e0be">qosSchedule</a>({&amp;<a class="code" href="classQoS_1_1MemSinkCtrl.html#a7766a39a0be70fac42882c2af8a3e46e">readQueue</a>, &amp;<a class="code" href="classQoS_1_1MemSinkCtrl.html#a3450207ab74530c82e067188074f9938">writeQueue</a>},</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                       <a class="code" href="classQoS_1_1MemSinkCtrl.html#ac32065ad5aae870a6fdb7727827266b4">memoryPacketSize</a>, pkt);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>()) {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemSinkCtrl.html#aa9d8b5f6124fe9355140f60e77fe8f8b">readQueueFull</a>(required_entries)) {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                    <span class="stringliteral">&quot;%s Read queue full, not accepting\n&quot;</span>, __func__);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            <span class="comment">// Remember that we have to retry this port</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            <a class="code" href="classQoS_1_1MemSinkCtrl.html#a3b9ac9ba2bcd81d467af433a97413c24">retryRdReq</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            <a class="code" href="classQoS_1_1MemSinkCtrl.html#a7e877a1f990b6648af8add15ddd4385b">numReadRetries</a>++;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            req_accepted = <span class="keyword">false</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;            <span class="comment">// Enqueue the incoming packet into corresponding</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            <span class="comment">// QoS priority queue</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            <a class="code" href="classQoS_1_1MemSinkCtrl.html#a7766a39a0be70fac42882c2af8a3e46e">readQueue</a>.at(pkt_priority).push_back(pkt);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            <a class="code" href="classQoS_1_1MemCtrl.html#a82c7430a8a9c0e4ef472a50090fcc958">queuePolicy</a>-&gt;enqueuePacket(pkt);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemSinkCtrl.html#aa55727cea3f8694bdb327d8f4650bf6d">writeQueueFull</a>(required_entries)) {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                    <span class="stringliteral">&quot;%s Write queue full, not accepting\n&quot;</span>, __func__);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            <span class="comment">// Remember that we have to retry this port</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;            <a class="code" href="classQoS_1_1MemSinkCtrl.html#aa0b8546c7be4d1ce8a31ae9dbc4de699">retryWrReq</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            <a class="code" href="classQoS_1_1MemSinkCtrl.html#a0957bb4efb7f3738e9da4da113b185c6">numWriteRetries</a>++;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            req_accepted = <span class="keyword">false</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            <span class="comment">// Enqueue the incoming packet into corresponding QoS</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            <span class="comment">// priority queue</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            writeQueue.at(pkt_priority).push_back(pkt);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            <a class="code" href="classQoS_1_1MemCtrl.html#a82c7430a8a9c0e4ef472a50090fcc958">queuePolicy</a>-&gt;enqueuePacket(pkt);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        }</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    }</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">if</span> (req_accepted) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="comment">// The packet is accepted - log it</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <a class="code" href="classQoS_1_1MemCtrl.html#a17e2d5a19da072575f94b1d8ff25b355">logRequest</a>(pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>()? <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211">READ</a> : <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68">WRITE</a>,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                   pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId(),</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                   pkt-&gt;<a class="code" href="classPacket.html#a873cf94ccd31edf1acc095f1b9015554">qosValue</a>(),</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                   pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(),</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                   required_entries);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    }</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="comment">// Check if we have to process next request event</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classQoS_1_1MemSinkCtrl.html#a2d0dee83355fda930563ed2b0a788000">nextReqEvent</a>.scheduled()) {</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                <span class="stringliteral">&quot;%s scheduling next request at &quot;</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                <span class="stringliteral">&quot;time %d (next is %d)\n&quot;</span>, __func__,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                std::max(<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(), <a class="code" href="classQoS_1_1MemSinkCtrl.html#a7fdab1311ce28ae70cd61c40757a7a90">nextRequest</a>), <a class="code" href="classQoS_1_1MemSinkCtrl.html#a7fdab1311ce28ae70cd61c40757a7a90">nextRequest</a>);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(<a class="code" href="classQoS_1_1MemSinkCtrl.html#a2d0dee83355fda930563ed2b0a788000">nextReqEvent</a>, std::max(<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>(), <a class="code" href="classQoS_1_1MemSinkCtrl.html#a7fdab1311ce28ae70cd61c40757a7a90">nextRequest</a>));</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    }</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">return</span> req_accepted;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;}</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#acccf5e7d448b5053d8942a111622e11e">  199</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl.html#acccf5e7d448b5053d8942a111622e11e">MemSinkCtrl::processNextReqEvent</a>()</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;{</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> pkt = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="comment">// Evaluate bus direction</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#a4d98a04816c6c935099282ffaec2f743">busStateNext</a> = <a class="code" href="classQoS_1_1MemCtrl.html#ad5d83b6a8fe17603c38b65071d8ba8ce">selectNextBusState</a>();</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="comment">// Record turnaround stats and update current state direction</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#a1d30b2cc9fe4551b8fd871737089962b">recordTurnaroundStats</a>();</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="comment">// Set current bus state</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#aaba4bc34161007da5745f91856576d1a">setCurrentBusState</a>();</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">// Access current direction buffer</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;PacketQueue&gt;</a>* queue_ptr = (<a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a> == <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211">READ</a> ? &amp;<a class="code" href="classQoS_1_1MemSinkCtrl.html#a7766a39a0be70fac42882c2af8a3e46e">readQueue</a> :</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                                              &amp;<a class="code" href="classQoS_1_1MemSinkCtrl.html#a3450207ab74530c82e067188074f9938">writeQueue</a>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            <span class="stringliteral">&quot;%s DUMPING %s queues status\n&quot;</span>, __func__,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            (<a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a> == <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68">WRITE</a> ? <span class="stringliteral">&quot;WRITE&quot;</span> : <span class="stringliteral">&quot;READ&quot;</span>));</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(QOS)) {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="keywordflow">for</span> (uint8_t <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">numPriorities</a>(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            std::string plist = <span class="stringliteral">&quot;&quot;</span>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span>&amp; <a class="code" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a> : (<a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a> == <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68">WRITE</a> ? <a class="code" href="classQoS_1_1MemSinkCtrl.html#a3450207ab74530c82e067188074f9938">writeQueue</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]: <a class="code" href="classQoS_1_1MemSinkCtrl.html#a7766a39a0be70fac42882c2af8a3e46e">readQueue</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>])) {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                plist += (<a class="code" href="namespacesc__dt.html#acfe1beffdda4afa09e04790b737f4aab">std::to_string</a>(<a class="code" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a>-&gt;req-&gt;masterId())) + <span class="stringliteral">&quot; &quot;</span>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            }</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                    <span class="stringliteral">&quot;%s priority Queue [%i] contains %i elements, &quot;</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                    <span class="stringliteral">&quot;packets are: [%s]\n&quot;</span>, __func__, i,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                    <a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a> == <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68">WRITE</a> ? <a class="code" href="classQoS_1_1MemCtrl.html#ac9472b86a27640ceff08a649f5f01177">writeQueueSizes</a>[i] :</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                        <a class="code" href="classQoS_1_1MemCtrl.html#a26f3471c86162464d1ce4c350dfbf184">readQueueSizes</a>[i],</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                    plist);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        }</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    }</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    uint8_t curr_prio = <a class="code" href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">numPriorities</a>();</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> queue = (*queue_ptr).rbegin();</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;         queue != (*queue_ptr).rend(); ++queue) {</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        curr_prio--;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                <span class="stringliteral">&quot;%s checking %s queue [%d] priority [%d packets]\n&quot;</span>,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                __func__, (<a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a> == <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211">READ</a>? <span class="stringliteral">&quot;READ&quot;</span> : <span class="stringliteral">&quot;WRITE&quot;</span>),</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                curr_prio, queue-&gt;size());</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="keywordflow">if</span> (!queue-&gt;empty()) {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            <span class="comment">// Call the queue policy to select packet from priority queue</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;            <span class="keyword">auto</span> p_it = <a class="code" href="classQoS_1_1MemCtrl.html#a82c7430a8a9c0e4ef472a50090fcc958">queuePolicy</a>-&gt;selectPacket(&amp;(*queue));</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;            pkt = *p_it;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;            queue-&gt;erase(p_it);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                    <span class="stringliteral">&quot;%s scheduling packet address %d for master %s from &quot;</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                    <span class="stringliteral">&quot;priority queue %d\n&quot;</span>, __func__, pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(),</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                    <a class="code" href="classAbstractMemory.html#a97a59786e615b235a26a229840108775">_system</a>-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId()),</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                    curr_prio);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    }</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    assert(pkt);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="comment">// Setup next request service time - do it here as retry request</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">// hands over control to the port</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="classQoS_1_1MemSinkCtrl.html#a7fdab1311ce28ae70cd61c40757a7a90">nextRequest</a> = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + <a class="code" href="classQoS_1_1MemSinkCtrl.html#ae77fd30a64585e741ecb8332d751b4f1">requestLatency</a>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    uint64_t removed_entries = <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>(), <a class="code" href="classQoS_1_1MemSinkCtrl.html#ac32065ad5aae870a6fdb7727827266b4">memoryPacketSize</a>);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;            <span class="stringliteral">&quot;%s scheduled packet address %d for master %s size is %d, &quot;</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;            <span class="stringliteral">&quot;corresponds to %d memory packets\n&quot;</span>, __func__, pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(),</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            <a class="code" href="classAbstractMemory.html#a97a59786e615b235a26a229840108775">_system</a>-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId()),</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">getSize</a>(), removed_entries);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="comment">// Schedule response</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(!pkt-&gt;<a class="code" href="classPacket.html#abb255770a0a1278960af6ffa1e0ceb64">needsResponse</a>(),</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        <span class="stringliteral">&quot;%s response not required\n&quot;</span>, __func__);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="comment">// Do the actual memory access which also turns the packet</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="comment">// into a response</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <a class="code" href="classAbstractMemory.html#a4f8bf048c846bef573325f47a0603b09">access</a>(pkt);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">// Log the response</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#ab865eb0d9c96246f810b04628e912044">logResponse</a>(pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>()? <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211">READ</a> : <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68">WRITE</a>,</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId(),</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                pkt-&gt;<a class="code" href="classPacket.html#a873cf94ccd31edf1acc095f1b9015554">qosValue</a>(),</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(),</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                removed_entries, <a class="code" href="classQoS_1_1MemSinkCtrl.html#a3082c1c0a896e4e873a7b5a4caa3f534">responseLatency</a>);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="comment">// Schedule the response</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <a class="code" href="classQoS_1_1MemSinkCtrl.html#a9c1893d947e69ef395b7b7f70bd5d787">port</a>.<a class="code" href="classQueuedSlavePort.html#a99f59dcf30fb949b9c2ff72928e23a97">schedTimingResp</a>(pkt, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + <a class="code" href="classQoS_1_1MemSinkCtrl.html#a3082c1c0a896e4e873a7b5a4caa3f534">responseLatency</a>);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;            <span class="stringliteral">&quot;%s response scheduled at time %d\n&quot;</span>,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;            __func__, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + <a class="code" href="classQoS_1_1MemSinkCtrl.html#a3082c1c0a896e4e873a7b5a4caa3f534">responseLatency</a>);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="comment">// Finally - handle retry requests - this handles control</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="comment">// to the port, so do it last</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a> == <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211">READ</a> &amp;&amp; <a class="code" href="classQoS_1_1MemSinkCtrl.html#a3b9ac9ba2bcd81d467af433a97413c24">retryRdReq</a>) {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <a class="code" href="classQoS_1_1MemSinkCtrl.html#a3b9ac9ba2bcd81d467af433a97413c24">retryRdReq</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <a class="code" href="classQoS_1_1MemSinkCtrl.html#a9c1893d947e69ef395b7b7f70bd5d787">port</a>.<a class="code" href="classSlavePort.html#a67844082a8044c21d26a4bc4669ccdc2">sendRetryReq</a>();</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a> == <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68">WRITE</a> &amp;&amp; <a class="code" href="classQoS_1_1MemSinkCtrl.html#aa0b8546c7be4d1ce8a31ae9dbc4de699">retryWrReq</a>) {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        <a class="code" href="classQoS_1_1MemSinkCtrl.html#aa0b8546c7be4d1ce8a31ae9dbc4de699">retryWrReq</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        <a class="code" href="classQoS_1_1MemSinkCtrl.html#a9c1893d947e69ef395b7b7f70bd5d787">port</a>.<a class="code" href="classSlavePort.html#a67844082a8044c21d26a4bc4669ccdc2">sendRetryReq</a>();</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    }</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// Check if we have to schedule another request event</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a> || <a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a>) &amp;&amp;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        !<a class="code" href="classQoS_1_1MemSinkCtrl.html#a2d0dee83355fda930563ed2b0a788000">nextReqEvent</a>.scheduled()) {</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(<a class="code" href="classQoS_1_1MemSinkCtrl.html#a2d0dee83355fda930563ed2b0a788000">nextReqEvent</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + <a class="code" href="classQoS_1_1MemSinkCtrl.html#ae77fd30a64585e741ecb8332d751b4f1">requestLatency</a>);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                <span class="stringliteral">&quot;%s scheduling next request event at tick %d\n&quot;</span>,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                __func__, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + <a class="code" href="classQoS_1_1MemSinkCtrl.html#ae77fd30a64585e741ecb8332d751b4f1">requestLatency</a>);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;}</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#a368a70991f36ffbef365fe654ceac86e">  319</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl.html#a368a70991f36ffbef365fe654ceac86e">MemSinkCtrl::drain</a>()</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;{</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a> || <a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a>) {</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                <span class="stringliteral">&quot;%s queues have requests, waiting to drain\n&quot;</span>,</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                __func__);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1">DrainState::Drained</a>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    }</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;}</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl.html#aa94f8dab9e91cbec6531bca49610a62a">  332</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl.html#aa94f8dab9e91cbec6531bca49610a62a">MemSinkCtrl::regStats</a>()</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;{</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <a class="code" href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">MemCtrl::regStats</a>();</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="comment">// Initialize all the stats</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keyword">using namespace </span><a class="code" href="namespaceStats.html">Stats</a>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <a class="code" href="classQoS_1_1MemSinkCtrl.html#a7e877a1f990b6648af8add15ddd4385b">numReadRetries</a>.<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.numReadRetries&quot;</span>)</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of read retries&quot;</span>);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <a class="code" href="classQoS_1_1MemSinkCtrl.html#a0957bb4efb7f3738e9da4da113b185c6">numWriteRetries</a>.<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.numWriteRetries&quot;</span>)</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of write retries&quot;</span>);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;}</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#ae04d46017571b857f8d38f0f4f557110">  345</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#ae04d46017571b857f8d38f0f4f557110">MemSinkCtrl::MemoryPort::MemoryPort</a>(<span class="keyword">const</span> std::string&amp; <a class="code" href="namespaceArmISA.html#acfba495c8a299a0b25c8db39ebf39d45">n</a>,</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                                    <a class="code" href="classQoS_1_1MemSinkCtrl.html">MemSinkCtrl</a>&amp; <a class="code" href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">m</a>)</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  : <a class="code" href="classQueuedSlavePort.html">QueuedSlavePort</a>(n, &amp;m, queue, true), <a class="code" href="structmemory.html">memory</a>(m), queue(<a class="code" href="structmemory.html">memory</a>, *this, true)</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;{}</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<a class="code" href="classstd_1_1list.html">AddrRangeList</a></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a74e126ab60fc64a882020fad0f1cd0ea">  351</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a74e126ab60fc64a882020fad0f1cd0ea">MemSinkCtrl::MemoryPort::getAddrRanges</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <a class="code" href="classstd_1_1list.html">AddrRangeList</a> ranges;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    ranges.push_back(<a class="code" href="structmemory.html">memory</a>.getAddrRange());</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordflow">return</span> ranges;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;}</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a74ee4d7721daadce8e94c1564fc0b46e">  359</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a74ee4d7721daadce8e94c1564fc0b46e">MemSinkCtrl::MemoryPort::recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;{</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structmemory.html">memory</a>.recvAtomic(pkt);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;}</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#ac622f458b3cd53478da0a8d18786dd9d">  365</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#ac622f458b3cd53478da0a8d18786dd9d">MemSinkCtrl::MemoryPort::recvFunctional</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;{</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#abf1a177ee6ddce59da49869cfeecc7bc">pushLabel</a>(<a class="code" href="structmemory.html">memory</a>.name());</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a4437d0191bd12624dd09b2144c7db6e5">queue</a>.<a class="code" href="classPacketQueue.html#a2049a69f86e2f03ad7ec562a3d117c1f">trySatisfyFunctional</a>(pkt)) {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        <span class="comment">// Default implementation of SimpleTimingPort::recvFunctional()</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        <span class="comment">// calls recvAtomic() and throws away the latency; we can save a</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        <span class="comment">// little here by just not calculating the latency.</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        <a class="code" href="structmemory.html">memory</a>.recvFunctional(pkt);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    }</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#ad28d4bd566aee12a370dc9180e064bea">popLabel</a>();</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;}</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#aa8bf40b4c7c1215342aafcac9225dc92">  380</a></span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#aa8bf40b4c7c1215342aafcac9225dc92">MemSinkCtrl::MemoryPort::recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;{</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structmemory.html">memory</a>.recvTimingReq(pkt);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;}</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;} <span class="comment">// namespace QoS</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<a class="code" href="classQoS_1_1MemSinkCtrl.html">QoS::MemSinkCtrl</a>*</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;QoSMemSinkCtrlParams::create()</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;{</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classQoS_1_1MemSinkCtrl.html">QoS::MemSinkCtrl</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;}</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a5d2f746024a2dce7b5eb631475985009"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a5d2f746024a2dce7b5eb631475985009">QoS::MemSinkCtrl::readBufferSize</a></div><div class="ttdeci">const uint64_t readBufferSize</div><div class="ttdoc">Read request packets queue buffer size in #packets. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00158">mem_sink.hh:158</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ab865eb0d9c96246f810b04628e912044"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ab865eb0d9c96246f810b04628e912044">QoS::MemCtrl::logResponse</a></div><div class="ttdeci">void logResponse(BusState dir, MasterID m_id, uint8_t qos, Addr addr, uint64_t entries, double delay)</div><div class="ttdoc">Called upon receiving a response, updates statistics and updates queues status. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00145">mem_ctrl.cc:145</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a3450207ab74530c82e067188074f9938"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a3450207ab74530c82e067188074f9938">QoS::MemSinkCtrl::writeQueue</a></div><div class="ttdeci">std::vector&lt; PacketQueue &gt; writeQueue</div><div class="ttdoc">QoS-aware (per priority) incoming read requests packets queue. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00189">mem_sink.hh:189</a></div></div>
<div class="ttc" id="classAbstractMemory_html_acb2ca48dbe8f541907b3827feeb292d5"><div class="ttname"><a href="classAbstractMemory.html#acb2ca48dbe8f541907b3827feeb292d5">AbstractMemory::functionalAccess</a></div><div class="ttdeci">void functionalAccess(PacketPtr pkt)</div><div class="ttdoc">Perform an untimed memory read or write without changing anything but the memory itself. </div><div class="ttdef"><b>Definition:</b> <a href="abstract__mem_8cc_source.html#l00450">abstract_mem.cc:450</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a9c1893d947e69ef395b7b7f70bd5d787"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a9c1893d947e69ef395b7b7f70bd5d787">QoS::MemSinkCtrl::port</a></div><div class="ttdeci">MemoryPort port</div><div class="ttdoc">Memory slave port. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00164">mem_sink.hh:164</a></div></div>
<div class="ttc" id="classSimObject_html_a3148723eeca4ec74227e39a86833c808"><div class="ttname"><a href="classSimObject.html#a3148723eeca4ec74227e39a86833c808">SimObject::getPort</a></div><div class="ttdeci">virtual Port &amp; getPort(const std::string &amp;if_name, PortID idx=InvalidPortID)</div><div class="ttdoc">Get a port with a given name and index. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8cc_source.html#l00126">sim_object.cc:126</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_1_1MemoryPort_html_ac622f458b3cd53478da0a8d18786dd9d"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#ac622f458b3cd53478da0a8d18786dd9d">QoS::MemSinkCtrl::MemoryPort::recvFunctional</a></div><div class="ttdeci">void recvFunctional(PacketPtr pkt)</div><div class="ttdoc">Receive a Packet in Functional mode. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00365">mem_sink.cc:365</a></div></div>
<div class="ttc" id="classSlavePort_html_ad4a55d475df59b897ad8fa183dd4c1d6"><div class="ttname"><a href="classSlavePort.html#ad4a55d475df59b897ad8fa183dd4c1d6">SlavePort::sendRangeChange</a></div><div class="ttdeci">void sendRangeChange() const</div><div class="ttdoc">Called by the owner to send a range change. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00286">port.hh:286</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a4d98a04816c6c935099282ffaec2f743"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a4d98a04816c6c935099282ffaec2f743">QoS::MemCtrl::busStateNext</a></div><div class="ttdeci">BusState busStateNext</div><div class="ttdoc">bus state for next request event triggered </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00124">mem_ctrl.hh:124</a></div></div>
<div class="ttc" id="trace_8cc_html_a166fa10b86d8faa127fb7c78191e3e60"><div class="ttname"><a href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a></div><div class="ttdeci">const std::string &amp; name()</div><div class="ttdef"><b>Definition:</b> <a href="trace_8cc_source.html#l00049">trace.cc:49</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classSystem_html_a84a42474c3b78c160f186ada54fb4769"><div class="ttname"><a href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">System::getMasterName</a></div><div class="ttdeci">std::string getMasterName(MasterID master_id)</div><div class="ttdoc">Get the name of an object for a given request id. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8cc_source.html#l00629">system.cc:629</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a></div><div class="ttdeci">DrainState</div><div class="ttdoc">Object drain/handover states. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00071">drain.hh:71</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab3b9e641a2a1f7851dbd51bd3af42069"><div class="ttname"><a href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">ArmISA::m</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; m</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00368">miscregs_types.hh:368</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211">QoS::MemCtrl::READ</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00065">mem_ctrl.hh:65</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a82c7430a8a9c0e4ef472a50090fcc958"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a82c7430a8a9c0e4ef472a50090fcc958">QoS::MemCtrl::queuePolicy</a></div><div class="ttdeci">const std::unique_ptr&lt; QueuePolicy &gt; queuePolicy</div><div class="ttdoc">QoS Queue Policy: selects packet among same-priority queue. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00075">mem_ctrl.hh:75</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a></div><div class="ttdoc">Running normally. </div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ab6b4e1699e5d2c2bfa1a810448715ac4"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">QoS::MemCtrl::totalReadQueueSize</a></div><div class="ttdeci">uint64_t totalReadQueueSize</div><div class="ttdoc">Total read request packets queue length in #packets. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00112">mem_ctrl.hh:112</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a54ba7a8cf90c92874775b4d1a99639f5"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a54ba7a8cf90c92874775b4d1a99639f5">QoS::MemSinkCtrl::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">Initializes this object. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00065">mem_sink.cc:65</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_abc145c57c00a88ca77c30c665e1dad9a"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#abc145c57c00a88ca77c30c665e1dad9a">QoS::MemSinkCtrl::recvFunctional</a></div><div class="ttdeci">void recvFunctional(PacketPtr pkt)</div><div class="ttdoc">Receive a Packet in Functional mode. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00100">mem_sink.cc:100</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_acccf5e7d448b5053d8942a111622e11e"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#acccf5e7d448b5053d8942a111622e11e">QoS::MemSinkCtrl::processNextReqEvent</a></div><div class="ttdeci">void processNextReqEvent()</div><div class="ttdoc">Processes the next Request event according to configured request latency. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00199">mem_sink.cc:199</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a2d0dee83355fda930563ed2b0a788000"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a2d0dee83355fda930563ed2b0a788000">QoS::MemSinkCtrl::nextReqEvent</a></div><div class="ttdeci">EventWrapper&lt; MemSinkCtrl, &amp;MemSinkCtrl::processNextReqEvent &gt; nextReqEvent</div><div class="ttdoc">Event wrapper to schedule next request handler function. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00200">mem_sink.hh:200</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68">QoS::MemCtrl::WRITE</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00065">mem_ctrl.hh:65</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_ae77fd30a64585e741ecb8332d751b4f1"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#ae77fd30a64585e741ecb8332d751b4f1">QoS::MemSinkCtrl::requestLatency</a></div><div class="ttdeci">const Tick requestLatency</div><div class="ttdoc">Memory between requests latency (ticks) </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00149">mem_sink.hh:149</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_1_1MemoryPort_html_a74e126ab60fc64a882020fad0f1cd0ea"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a74e126ab60fc64a882020fad0f1cd0ea">QoS::MemSinkCtrl::MemoryPort::getAddrRanges</a></div><div class="ttdeci">AddrRangeList getAddrRanges() const</div><div class="ttdoc">Gets the configured address ranges for this port. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00351">mem_sink.cc:351</a></div></div>
<div class="ttc" id="classPacket_html_a14141460ec6de11c61eb6dc2ab5eda8f"><div class="ttname"><a href="classPacket.html#a14141460ec6de11c61eb6dc2ab5eda8f">Packet::cacheResponding</a></div><div class="ttdeci">bool cacheResponding() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00591">packet.hh:591</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a8945dfc2e93f4121fc8e71b7ffc804ea"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a8945dfc2e93f4121fc8e71b7ffc804ea">QoS::MemSinkCtrl::getPort</a></div><div class="ttdeci">Port &amp; getPort(const std::string &amp;if_name, PortID=InvalidPortID) override</div><div class="ttdoc">Getter method to access this memory&amp;#39;s slave port. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00110">mem_sink.cc:110</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a7766a39a0be70fac42882c2af8a3e46e"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a7766a39a0be70fac42882c2af8a3e46e">QoS::MemSinkCtrl::readQueue</a></div><div class="ttdeci">std::vector&lt; PacketQueue &gt; readQueue</div><div class="ttdoc">QoS-aware (per priority) incoming read requests packets queue. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00184">mem_sink.hh:184</a></div></div>
<div class="ttc" id="classStats_1_1Group_html_ae51571a9ce454b2b4cb6d1e2d91e03ce"><div class="ttname"><a href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">Stats::Group::regStats</a></div><div class="ttdeci">virtual void regStats()</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="group_8cc_source.html#l00066">group.cc:66</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a3b9ac9ba2bcd81d467af433a97413c24"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a3b9ac9ba2bcd81d467af433a97413c24">QoS::MemSinkCtrl::retryRdReq</a></div><div class="ttdeci">bool retryRdReq</div><div class="ttdoc">Read request pending. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00167">mem_sink.hh:167</a></div></div>
<div class="ttc" id="classPort_html_a7a6e9cd272a3a45c147cae34067f5e77"><div class="ttname"><a href="classPort.html#a7a6e9cd272a3a45c147cae34067f5e77">Port::isConnected</a></div><div class="ttdeci">bool isConnected() const</div><div class="ttdoc">Is this port currently connected to a peer? </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00128">port.hh:128</a></div></div>
<div class="ttc" id="mem__sink_8hh_html"><div class="ttname"><a href="mem__sink_8hh.html">mem_sink.hh</a></div></div>
<div class="ttc" id="classQueuedSlavePort_html"><div class="ttname"><a href="classQueuedSlavePort.html">QueuedSlavePort</a></div><div class="ttdoc">A queued port is a port that has an infinite queue for outgoing packets and thus decouples the module...</div><div class="ttdef"><b>Definition:</b> <a href="qport_8hh_source.html#l00060">qport.hh:60</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_add4bc2200dac8ca5fd67f5408fcdff33"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">QoS::MemCtrl::numPriorities</a></div><div class="ttdeci">uint8_t numPriorities() const</div><div class="ttdoc">Gets the total number of priority levels in the QoS memory controller. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00350">mem_ctrl.hh:350</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_1_1MemoryPort_html_ae04d46017571b857f8d38f0f4f557110"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#ae04d46017571b857f8d38f0f4f557110">QoS::MemSinkCtrl::MemoryPort::MemoryPort</a></div><div class="ttdeci">MemoryPort(const std::string &amp;, MemSinkCtrl &amp;)</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00345">mem_sink.cc:345</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a65fbf00a52386c6c204a0046dd36e0be"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a65fbf00a52386c6c204a0046dd36e0be">QoS::MemCtrl::qosSchedule</a></div><div class="ttdeci">uint8_t qosSchedule(std::initializer_list&lt; Queues *&gt; queues_ptr, uint64_t queue_entry_size, const PacketPtr pkt)</div><div class="ttdoc">Assign priority to a packet by executing the configured QoS policy. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00475">mem_ctrl.hh:475</a></div></div>
<div class="ttc" id="classPacket_html_abf1a177ee6ddce59da49869cfeecc7bc"><div class="ttname"><a href="classPacket.html#abf1a177ee6ddce59da49869cfeecc7bc">Packet::pushLabel</a></div><div class="ttdeci">void pushLabel(const std::string &amp;lbl)</div><div class="ttdoc">Push label for PrintReq (safe to call unconditionally). </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01326">packet.hh:1326</a></div></div>
<div class="ttc" id="classPacket_html_aec89f98657b94e77f4f7a3087dfe690c"><div class="ttname"><a href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">Packet::isWrite</a></div><div class="ttdeci">bool isWrite() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00529">packet.hh:529</a></div></div>
<div class="ttc" id="classPacket_html_a1c89f5514a473f96561758b00c4a5e00"><div class="ttname"><a href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">Packet::isRead</a></div><div class="ttdeci">bool isRead() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00528">packet.hh:528</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_aa0b8546c7be4d1ce8a31ae9dbc4de699"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#aa0b8546c7be4d1ce8a31ae9dbc4de699">QoS::MemSinkCtrl::retryWrReq</a></div><div class="ttdeci">bool retryWrReq</div><div class="ttdoc">Write request pending. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00170">mem_sink.hh:170</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acfba495c8a299a0b25c8db39ebf39d45"><div class="ttname"><a href="namespaceArmISA.html#acfba495c8a299a0b25c8db39ebf39d45">ArmISA::n</a></div><div class="ttdeci">Bitfield&lt; 31 &gt; n</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00429">miscregs_types.hh:429</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_1_1MemoryPort_html_a4437d0191bd12624dd09b2144c7db6e5"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a4437d0191bd12624dd09b2144c7db6e5">QoS::MemSinkCtrl::MemoryPort::queue</a></div><div class="ttdeci">RespPacketQueue queue</div><div class="ttdoc">Outgoing packet responses queue. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00074">mem_sink.hh:74</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a7e877a1f990b6648af8add15ddd4385b"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a7e877a1f990b6648af8add15ddd4385b">QoS::MemSinkCtrl::numReadRetries</a></div><div class="ttdeci">Stats::Scalar numReadRetries</div><div class="ttdoc">Count the number of read retries. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00176">mem_sink.hh:176</a></div></div>
<div class="ttc" id="classPacket_html_ae348c208f0ffb3cf22f1f65a19c13c4f"><div class="ttname"><a href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">Packet::req</a></div><div class="ttdeci">RequestPtr req</div><div class="ttdoc">A pointer to the original request. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00327">packet.hh:327</a></div></div>
<div class="ttc" id="classPacket_html_aaf1f26587ac7e1e5790b04931e35f64d"><div class="ttname"><a href="classPacket.html#aaf1f26587ac7e1e5790b04931e35f64d">Packet::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00736">packet.hh:736</a></div></div>
<div class="ttc" id="statistics_8hh_html_a7acdccbf0d35ce0c159c0cdd36371b22"><div class="ttname"><a href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a></div><div class="ttdeci">Tick curTick()</div><div class="ttdoc">The current simulated tick. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8hh_source.html#l00047">core.hh:47</a></div></div>
<div class="ttc" id="classPacket_html_abb255770a0a1278960af6ffa1e0ceb64"><div class="ttname"><a href="classPacket.html#abb255770a0a1278960af6ffa1e0ceb64">Packet::needsResponse</a></div><div class="ttdeci">bool needsResponse() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00542">packet.hh:542</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_af76c9f7776aade1bf9d7dfa8a0c6b341"><div class="ttname"><a href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a></div><div class="ttdeci">#define DTRACE(x)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00213">trace.hh:213</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a0957bb4efb7f3738e9da4da113b185c6"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a0957bb4efb7f3738e9da4da113b185c6">QoS::MemSinkCtrl::numWriteRetries</a></div><div class="ttdeci">Stats::Scalar numWriteRetries</div><div class="ttdoc">Count the number of write retries. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00179">mem_sink.hh:179</a></div></div>
<div class="ttc" id="classQueuedSlavePort_html_a99f59dcf30fb949b9c2ff72928e23a97"><div class="ttname"><a href="classQueuedSlavePort.html#a99f59dcf30fb949b9c2ff72928e23a97">QueuedSlavePort::schedTimingResp</a></div><div class="ttdeci">void schedTimingResp(PacketPtr pkt, Tick when)</div><div class="ttdoc">Schedule the sending of a timing response. </div><div class="ttdef"><b>Definition:</b> <a href="qport_8hh_source.html#l00092">qport.hh:92</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a26f3471c86162464d1ce4c350dfbf184"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a26f3471c86162464d1ce4c350dfbf184">QoS::MemCtrl::readQueueSizes</a></div><div class="ttdeci">std::vector&lt; uint64_t &gt; readQueueSizes</div><div class="ttdoc">Read request packets queue length in #packets, per QoS priority. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00106">mem_ctrl.hh:106</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classPacket_html_a873cf94ccd31edf1acc095f1b9015554"><div class="ttname"><a href="classPacket.html#a873cf94ccd31edf1acc095f1b9015554">Packet::qosValue</a></div><div class="ttdeci">uint8_t qosValue() const</div><div class="ttdoc">QoS Value getter Returns 0 if QoS value was never set (constructor default). </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00701">packet.hh:701</a></div></div>
<div class="ttc" id="classPacket_html_ad28d4bd566aee12a370dc9180e064bea"><div class="ttname"><a href="classPacket.html#ad28d4bd566aee12a370dc9180e064bea">Packet::popLabel</a></div><div class="ttdeci">void popLabel()</div><div class="ttdoc">Pop label for PrintReq (safe to call unconditionally). </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01336">packet.hh:1336</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_ac32065ad5aae870a6fdb7727827266b4"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#ac32065ad5aae870a6fdb7727827266b4">QoS::MemSinkCtrl::memoryPacketSize</a></div><div class="ttdeci">const uint64_t memoryPacketSize</div><div class="ttdoc">Memory packet size in bytes. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00155">mem_sink.hh:155</a></div></div>
<div class="ttc" id="classAbstractMemory_html_a4f8bf048c846bef573325f47a0603b09"><div class="ttname"><a href="classAbstractMemory.html#a4f8bf048c846bef573325f47a0603b09">AbstractMemory::access</a></div><div class="ttdeci">void access(PacketPtr pkt)</div><div class="ttdoc">Perform an untimed memory access and update all the state (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="abstract__mem_8cc_source.html#l00348">abstract_mem.cc:348</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a3082c1c0a896e4e873a7b5a4caa3f534"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a3082c1c0a896e4e873a7b5a4caa3f534">QoS::MemSinkCtrl::responseLatency</a></div><div class="ttdeci">const Tick responseLatency</div><div class="ttdoc">Memory response latency (ticks) </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00152">mem_sink.hh:152</a></div></div>
<div class="ttc" id="classPacket_html_a5d8b9bb469e6879c03c73effe3640634"><div class="ttname"><a href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">Packet::getAddr</a></div><div class="ttdeci">Addr getAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00726">packet.hh:726</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a4def275ba4104b3c5213f2e40e3933cf"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">QoS::MemCtrl::busState</a></div><div class="ttdeci">BusState busState</div><div class="ttdoc">Bus state used to control the read/write switching and drive the scheduling of the next request...</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00121">mem_ctrl.hh:121</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a1d30b2cc9fe4551b8fd871737089962b"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a1d30b2cc9fe4551b8fd871737089962b">QoS::MemCtrl::recordTurnaroundStats</a></div><div class="ttdeci">void recordTurnaroundStats()</div><div class="ttdoc">Record statistics on turnarounds based on busStateNext and busState values. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00355">mem_ctrl.cc:355</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list&lt; AddrRange &gt;</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a7fdab1311ce28ae70cd61c40757a7a90"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a7fdab1311ce28ae70cd61c40757a7a90">QoS::MemSinkCtrl::nextRequest</a></div><div class="ttdeci">Tick nextRequest</div><div class="ttdoc">Next request service time. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00173">mem_sink.hh:173</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a1e7847185f2a147231490181ec0dbc2a"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a1e7847185f2a147231490181ec0dbc2a">QoS::MemSinkCtrl::MemSinkCtrl</a></div><div class="ttdeci">MemSinkCtrl(const QoSMemSinkCtrlParams *)</div><div class="ttdoc">QoS Memory Sink Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00047">mem_sink.cc:47</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_1_1MemoryPort_html_aa8bf40b4c7c1215342aafcac9225dc92"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#aa8bf40b4c7c1215342aafcac9225dc92">QoS::MemSinkCtrl::MemoryPort::recvTimingReq</a></div><div class="ttdeci">bool recvTimingReq(PacketPtr pkt)</div><div class="ttdoc">Receive a Packet in Timing mode. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00380">mem_sink.cc:380</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a0fdbf585b3969e851df72ea8bfff4b7e"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">QoS::MemCtrl::totalWriteQueueSize</a></div><div class="ttdeci">uint64_t totalWriteQueueSize</div><div class="ttdoc">Total write request packets queue length in #packets. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00115">mem_ctrl.hh:115</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1">DrainState::Drained</a></div><div class="ttdoc">Draining buffers pending serialization/handover. </div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_aaba4bc34161007da5745f91856576d1a"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#aaba4bc34161007da5745f91856576d1a">QoS::MemCtrl::setCurrentBusState</a></div><div class="ttdeci">void setCurrentBusState()</div><div class="ttdoc">Set current bus direction (READ or WRITE) from next selected one. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00218">mem_ctrl.hh:218</a></div></div>
<div class="ttc" id="classSimObject_html_ac6bf42a0c7d51f21477fc064f75178c1"><div class="ttname"><a href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject::name</a></div><div class="ttdeci">virtual const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00120">sim_object.hh:120</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_aa55727cea3f8694bdb327d8f4650bf6d"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#aa55727cea3f8694bdb327d8f4650bf6d">QoS::MemSinkCtrl::writeQueueFull</a></div><div class="ttdeci">bool writeQueueFull(const uint64_t packets) const</div><div class="ttdoc">Check if the write queue has room for more entries. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00083">mem_sink.cc:83</a></div></div>
<div class="ttc" id="namespaceQoS_html"><div class="ttname"><a href="namespaceQoS.html">QoS</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00044">mem_ctrl.cc:44</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a368a70991f36ffbef365fe654ceac86e"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a368a70991f36ffbef365fe654ceac86e">QoS::MemSinkCtrl::drain</a></div><div class="ttdeci">DrainState drain() override</div><div class="ttdoc">Checks and return the Drain state of this SimObject. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00319">mem_sink.cc:319</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a300e2be8a75f735b68e3d6c321c28cd2"><div class="ttname"><a href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">ArmISA::e</a></div><div class="ttdeci">Bitfield&lt; 9 &gt; e</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00064">miscregs_types.hh:64</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a628a42dc6e6689e7d4585558eb967699"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a628a42dc6e6689e7d4585558eb967699">QoS::MemSinkCtrl::recvTimingReq</a></div><div class="ttdeci">bool recvTimingReq(PacketPtr pkt)</div><div class="ttdoc">Receive a Packet in Timing mode. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00120">mem_sink.cc:120</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a8f6effeadf113613c8e96c732bef7228"><div class="ttname"><a href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">Stats::DataWrap::name</a></div><div class="ttdeci">Derived &amp; name(const std::string &amp;name)</div><div class="ttdoc">Set the name and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00279">statistics.hh:279</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html">QoS::MemSinkCtrl</a></div><div class="ttdoc">QoS Memory Sink. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00057">mem_sink.hh:57</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_ae23d1dccd8f199915bd0cd17537714d3"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#ae23d1dccd8f199915bd0cd17537714d3">QoS::MemSinkCtrl::~MemSinkCtrl</a></div><div class="ttdeci">virtual ~MemSinkCtrl()</div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00061">mem_sink.cc:61</a></div></div>
<div class="ttc" id="classSlavePort_html_a67844082a8044c21d26a4bc4669ccdc2"><div class="ttname"><a href="classSlavePort.html#a67844082a8044c21d26a4bc4669ccdc2">SlavePort::sendRetryReq</a></div><div class="ttdeci">void sendRetryReq()</div><div class="ttdoc">Send a retry to the master port that previously attempted a sendTimingReq to this slave port and fail...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00380">port.hh:380</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a17e2d5a19da072575f94b1d8ff25b355"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a17e2d5a19da072575f94b1d8ff25b355">QoS::MemCtrl::logRequest</a></div><div class="ttdeci">void logRequest(BusState dir, MasterID m_id, uint8_t qos, Addr addr, uint64_t entries)</div><div class="ttdoc">Called upon receiving a request or updates statistics and updates queues status. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00088">mem_ctrl.cc:88</a></div></div>
<div class="ttc" id="sim_2system_8hh_html"><div class="ttname"><a href="sim_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_a2e61fe565ea79e7670990899488a6149"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#a2e61fe565ea79e7670990899488a6149">QoS::MemSinkCtrl::recvAtomic</a></div><div class="ttdeci">Tick recvAtomic(PacketPtr pkt)</div><div class="ttdoc">Receive a Packet in Atomic mode. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00089">mem_sink.cc:89</a></div></div>
<div class="ttc" id="classAbstractMemory_html_a97a59786e615b235a26a229840108775"><div class="ttname"><a href="classAbstractMemory.html#a97a59786e615b235a26a229840108775">AbstractMemory::_system</a></div><div class="ttdeci">System * _system</div><div class="ttdoc">Pointer to the System object. </div><div class="ttdef"><b>Definition:</b> <a href="abstract__mem_8hh_source.html#l00168">abstract_mem.hh:168</a></div></div>
<div class="ttc" id="intmath_8hh_html_a0c6fd920faa51be7c8bfad727b78b890"><div class="ttname"><a href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a></div><div class="ttdeci">T divCeil(const T &amp;a, const U &amp;b)</div><div class="ttdef"><b>Definition:</b> <a href="intmath_8hh_source.html#l00153">intmath.hh:153</a></div></div>
<div class="ttc" id="namespaceStats_html"><div class="ttname"><a href="namespaceStats.html">Stats</a></div><div class="ttdef"><b>Definition:</b> <a href="statistics_8cc_source.html#l00062">statistics.cc:62</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_aa9d8b5f6124fe9355140f60e77fe8f8b"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#aa9d8b5f6124fe9355140f60e77fe8f8b">QoS::MemSinkCtrl::readQueueFull</a></div><div class="ttdeci">bool readQueueFull(const uint64_t packets) const</div><div class="ttdoc">Check if the read queue has room for more entries. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00077">mem_sink.cc:77</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_aa94f8dab9e91cbec6531bca49610a62a"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#aa94f8dab9e91cbec6531bca49610a62a">QoS::MemSinkCtrl::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Registers statistics. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00332">mem_sink.cc:332</a></div></div>
<div class="ttc" id="structmemory_html"><div class="ttname"><a href="structmemory.html">memory</a></div><div class="ttdef"><b>Definition:</b> <a href="mem_8h_source.html#l00038">mem.h:38</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a6d16480ead385b42e850ff8aa42ed885"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a6d16480ead385b42e850ff8aa42ed885">QoS::MemCtrl::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">Initializes this object. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00082">mem_ctrl.cc:82</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a21c87112d21fd2a0caa14aaa343d8bc1"><div class="ttname"><a href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">Stats::DataWrap::desc</a></div><div class="ttdeci">Derived &amp; desc(const std::string &amp;_desc)</div><div class="ttdoc">Set the description and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00312">statistics.hh:312</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acef4d7d41cb21fdc252e20c04cd7bb8e"><div class="ttname"><a href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a></div><div class="ttdeci">int16_t PortID</div><div class="ttdoc">Port index/ID type, and a symbolic name for an invalid port id. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00237">types.hh:237</a></div></div>
<div class="ttc" id="classPacketQueue_html_a2049a69f86e2f03ad7ec562a3d117c1f"><div class="ttname"><a href="classPacketQueue.html#a2049a69f86e2f03ad7ec562a3d117c1f">PacketQueue::trySatisfyFunctional</a></div><div class="ttdeci">bool trySatisfyFunctional(PacketPtr pkt)</div><div class="ttdoc">Check the list of buffered packets against the supplied functional request. </div><div class="ttdef"><b>Definition:</b> <a href="packet__queue_8cc_source.html#l00087">packet_queue.cc:87</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ac9472b86a27640ceff08a649f5f01177"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ac9472b86a27640ceff08a649f5f01177">QoS::MemCtrl::writeQueueSizes</a></div><div class="ttdeci">std::vector&lt; uint64_t &gt; writeQueueSizes</div><div class="ttdoc">Write request packets queue length in #packets, per QoS priority. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00109">mem_ctrl.hh:109</a></div></div>
<div class="ttc" id="classPacket_html_a1f0f371dc0969b06e80c0fd4fa558b1a"><div class="ttname"><a href="classPacket.html#a1f0f371dc0969b06e80c0fd4fa558b1a">Packet::cmdString</a></div><div class="ttdeci">const std::string &amp; cmdString() const</div><div class="ttdoc">Return the string name of the cmd field (for debugging and tracing). </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00523">packet.hh:523</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="logging_8hh_html_af5c59b879d6a32dc657018ab3d30198f"><div class="ttname"><a href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a></div><div class="ttdeci">#define panic_if(cond,...)</div><div class="ttdoc">Conditional panic macro that checks the supplied condition and only panics if the condition is true a...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00185">logging.hh:185</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_1_1MemoryPort_html_a74ee4d7721daadce8e94c1564fc0b46e"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl_1_1MemoryPort.html#a74ee4d7721daadce8e94c1564fc0b46e">QoS::MemSinkCtrl::MemoryPort::recvAtomic</a></div><div class="ttdeci">Tick recvAtomic(PacketPtr pkt)</div><div class="ttdoc">Receive a Packet in Atomic mode. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8cc_source.html#l00359">mem_sink.cc:359</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html"><div class="ttname"><a href="classQoS_1_1MemCtrl.html">QoS::MemCtrl</a></div><div class="ttdoc">The QoS::MemCtrl is a base class for Memory objects which support QoS - it provides access to a set o...</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00061">mem_ctrl.hh:61</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ad7d8f69ebce236cefcc81d34c406b7f2"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">QoS::MemCtrl::schedule</a></div><div class="ttdeci">uint8_t schedule(MasterID m_id, uint64_t data)</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00214">mem_ctrl.cc:214</a></div></div>
<div class="ttc" id="namespacesc__dt_html_acfe1beffdda4afa09e04790b737f4aab"><div class="ttname"><a href="namespacesc__dt.html#acfe1beffdda4afa09e04790b737f4aab">sc_dt::to_string</a></div><div class="ttdeci">const std::string to_string(sc_enc enc)</div><div class="ttdef"><b>Definition:</b> <a href="sc__fxdefs_8cc_source.html#l00060">sc_fxdefs.cc:60</a></div></div>
<div class="ttc" id="classQoS_1_1MemSinkCtrl_html_addb64d0b21f82ddc6cc8ca48179c9d7b"><div class="ttname"><a href="classQoS_1_1MemSinkCtrl.html#addb64d0b21f82ddc6cc8ca48179c9d7b">QoS::MemSinkCtrl::writeBufferSize</a></div><div class="ttdeci">const uint64_t writeBufferSize</div><div class="ttdoc">Write request packets queue buffer size in #packets. </div><div class="ttdef"><b>Definition:</b> <a href="mem__sink_8hh_source.html#l00161">mem_sink.hh:161</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ad5d83b6a8fe17603c38b65071d8ba8ce"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ad5d83b6a8fe17603c38b65071d8ba8ce">QoS::MemCtrl::selectNextBusState</a></div><div class="ttdeci">BusState selectNextBusState()</div><div class="ttdoc">Returns next bus direction (READ or WRITE) based on configured policy. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00243">mem_ctrl.cc:243</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:09 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
