`timescale 1ns/1ns
module test_Part2FSM;

	reg w;
	reg reset;
	reg clock;
	reg testout;
	wire [3:0]state;
	wire z;
	integer i = 0;
	integer k = 0;
	
	Part2FSM DUT(w, reset, clock, state, z);
	
	always begin
		clock = 1;
		testout = z;
		#20;
		clock = 0;
		#20;
	end
	
	always begin
		reset = 0;
		for (i = 1; i < 10; i = i + 1) begin
			k = 0;
			while(k < i) begin
				w = 1;
				#40;
				k = k + 1;
				//$display(z);
			end
			//$display(k);
			while(k < 11) begin
				w = 0;
				#40;
				k = k + 1;
				//$display(z);
			end
		end
		$stop;
	end
endmodule