

================================================================
== Vitis HLS Report for 'MLP_PE_600_300_58'
================================================================
* Date:           Mon Apr 12 19:27:26 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      602|      602|  6.020 us|  6.020 us|  602|  602|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_1  |      600|      600|         2|          1|          1|   600|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      133|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      133|    -|
|Register             |        -|     -|       59|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       59|      286|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_31ns_54_1_1_U312  |mul_32s_31ns_54_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   0|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln86_fu_193_p2                |         +|   0|  0|  17|          10|           1|
    |ret_V_fu_232_p2                   |         +|   0|  0|  61|          54|          54|
    |and_ln92_fu_256_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln86_fu_199_p2               |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |mlp_out_local_d0                  |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 133|          82|          73|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  20|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |  14|          3|    1|          3|
    |d_out_blk_n                      |   9|          2|    1|          2|
    |d_out_out_blk_n                  |   9|          2|    1|          2|
    |do_relu_blk_n                    |   9|          2|    1|          2|
    |do_relu_out_blk_n                |   9|          2|    1|          2|
    |i_reg_167                        |   9|          2|   10|         20|
    |lhs_reg_178                      |   9|          2|   32|         64|
    |mlp_2_bias_V_load_loc_blk_n      |   9|          2|    1|          2|
    |mlp_2_bias_V_load_loc_out_blk_n  |   9|          2|    1|          2|
    |mlp_weight_fifo_0_V_V_blk_n      |   9|          2|    1|          2|
    |mlp_weight_fifo_1_V_V_blk_n      |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 133|         29|   53|        109|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |do_relu_16_reg_275          |   1|   0|    1|          0|
    |i_reg_167                   |  10|   0|   10|          0|
    |icmp_ln86_reg_290           |   1|   0|    1|          0|
    |lhs_reg_178                 |  32|   0|   32|          0|
    |mlp_out_local_addr_reg_280  |   9|   0|    9|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  59|   0|   59|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|         MLP_PE<600, 300>58|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|         MLP_PE<600, 300>58|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|         MLP_PE<600, 300>58|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|         MLP_PE<600, 300>58|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|         MLP_PE<600, 300>58|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|         MLP_PE<600, 300>58|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|         MLP_PE<600, 300>58|  return value|
|mlp_weight_fifo_0_V_V_dout        |   in|   32|     ap_fifo|      mlp_weight_fifo_0_V_V|       pointer|
|mlp_weight_fifo_0_V_V_empty_n     |   in|    1|     ap_fifo|      mlp_weight_fifo_0_V_V|       pointer|
|mlp_weight_fifo_0_V_V_read        |  out|    1|     ap_fifo|      mlp_weight_fifo_0_V_V|       pointer|
|mlp_weight_fifo_1_V_V_din         |  out|   32|     ap_fifo|      mlp_weight_fifo_1_V_V|       pointer|
|mlp_weight_fifo_1_V_V_full_n      |   in|    1|     ap_fifo|      mlp_weight_fifo_1_V_V|       pointer|
|mlp_weight_fifo_1_V_V_write       |  out|    1|     ap_fifo|      mlp_weight_fifo_1_V_V|       pointer|
|mlp_2_bias_V_load_loc_dout        |   in|   32|     ap_fifo|      mlp_2_bias_V_load_loc|       pointer|
|mlp_2_bias_V_load_loc_empty_n     |   in|    1|     ap_fifo|      mlp_2_bias_V_load_loc|       pointer|
|mlp_2_bias_V_load_loc_read        |  out|    1|     ap_fifo|      mlp_2_bias_V_load_loc|       pointer|
|mlp_in_local_address0             |  out|   10|   ap_memory|               mlp_in_local|         array|
|mlp_in_local_ce0                  |  out|    1|   ap_memory|               mlp_in_local|         array|
|mlp_in_local_q0                   |   in|   31|   ap_memory|               mlp_in_local|         array|
|mlp_out_local_address0            |  out|    9|   ap_memory|              mlp_out_local|         array|
|mlp_out_local_ce0                 |  out|    1|   ap_memory|              mlp_out_local|         array|
|mlp_out_local_we0                 |  out|    1|   ap_memory|              mlp_out_local|         array|
|mlp_out_local_d0                  |  out|   32|   ap_memory|              mlp_out_local|         array|
|d_out_dout                        |   in|    9|     ap_fifo|                      d_out|       pointer|
|d_out_empty_n                     |   in|    1|     ap_fifo|                      d_out|       pointer|
|d_out_read                        |  out|    1|     ap_fifo|                      d_out|       pointer|
|do_relu_dout                      |   in|    1|     ap_fifo|                    do_relu|       pointer|
|do_relu_empty_n                   |   in|    1|     ap_fifo|                    do_relu|       pointer|
|do_relu_read                      |  out|    1|     ap_fifo|                    do_relu|       pointer|
|mlp_2_bias_V_load_loc_out_din     |  out|   32|     ap_fifo|  mlp_2_bias_V_load_loc_out|       pointer|
|mlp_2_bias_V_load_loc_out_full_n  |   in|    1|     ap_fifo|  mlp_2_bias_V_load_loc_out|       pointer|
|mlp_2_bias_V_load_loc_out_write   |  out|    1|     ap_fifo|  mlp_2_bias_V_load_loc_out|       pointer|
|d_out_out_din                     |  out|    9|     ap_fifo|                  d_out_out|       pointer|
|d_out_out_full_n                  |   in|    1|     ap_fifo|                  d_out_out|       pointer|
|d_out_out_write                   |  out|    1|     ap_fifo|                  d_out_out|       pointer|
|do_relu_out_din                   |  out|    1|     ap_fifo|                do_relu_out|       pointer|
|do_relu_out_full_n                |   in|    1|     ap_fifo|                do_relu_out|       pointer|
|do_relu_out_write                 |  out|    1|     ap_fifo|                do_relu_out|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_0_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_1_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.39ns)   --->   "%mlp_2_bias_V_load_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mlp_2_bias_V_load_loc"   --->   Operation 10 'read' 'mlp_2_bias_V_load_loc_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.34ns)   --->   "%d_out_16 = read i9 @_ssdm_op_Read.ap_fifo.i9P0A, i9 %d_out" [GIN_compute.cpp:83->GIN_compute.cpp:113]   --->   Operation 11 'read' 'd_out_16' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.35ns)   --->   "%do_relu_16 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %do_relu" [GIN_compute.cpp:83->GIN_compute.cpp:113]   --->   Operation 12 'read' 'do_relu_16' <Predicate = true> <Delay = 1.35> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_2_bias_V_load_loc_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mlp_2_bias_V_load_loc_out, i32 %mlp_2_bias_V_load_loc_read"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %d_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.34ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_fifo.i9P0A, i9 %d_out_out, i9 %d_out_16" [GIN_compute.cpp:83->GIN_compute.cpp:113]   --->   Operation 16 'write' 'write_ln83' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %do_relu_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.42ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %do_relu_out, i1 %do_relu_16" [GIN_compute.cpp:83->GIN_compute.cpp:113]   --->   Operation 18 'write' 'write_ln83' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_1_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mlp_weight_fifo_0_V_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i9 %d_out_16" [GIN_compute.cpp:85->GIN_compute.cpp:113]   --->   Operation 21 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mlp_out_local_addr = getelementptr i32 %mlp_out_local, i64 0, i64 %zext_ln85" [GIN_compute.cpp:85->GIN_compute.cpp:113]   --->   Operation 22 'getelementptr' 'mlp_out_local_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln86 = br void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 23 'br' 'br_ln86' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i10 0, void %entry, i10 %add_ln86, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split.i.i" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lhs = phi i32 %mlp_2_bias_V_load_loc_read, void %entry, i32 %trunc_ln, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split.i.i"   --->   Operation 25 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.72ns)   --->   "%add_ln86 = add i10 %i, i10 1" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 26 'add' 'add_ln86' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.60ns)   --->   "%icmp_ln86 = icmp_eq  i10 %i, i10 600" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 27 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split.i.i, void %.exit" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 29 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i10 %i" [GIN_compute.cpp:86->GIN_compute.cpp:113]   --->   Operation 30 'zext' 'zext_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%mlp_in_local_addr = getelementptr i31 %mlp_in_local, i64 0, i64 %zext_ln86"   --->   Operation 31 'getelementptr' 'mlp_in_local_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.20ns)   --->   "%mlp_in_local_load = load i10 %mlp_in_local_addr"   --->   Operation 32 'load' 'mlp_in_local_load' <Predicate = (!icmp_ln86)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 600> <RAM>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_32" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.39ns)   --->   "%w_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mlp_weight_fifo_0_V_V" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'w_V' <Predicate = (!icmp_ln86)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i32 %w_V"   --->   Operation 36 'sext' 'sext_ln1115' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.20ns)   --->   "%mlp_in_local_load = load i10 %mlp_in_local_addr"   --->   Operation 37 'load' 'mlp_in_local_load' <Predicate = (!icmp_ln86)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 600> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i31 %mlp_in_local_load"   --->   Operation 38 'zext' 'zext_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.17ns)   --->   "%r_V_17 = mul i54 %sext_ln1115, i54 %zext_ln1118"   --->   Operation 39 'mul' 'r_V_17' <Predicate = (!icmp_ln86)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_17 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %lhs, i22 0"   --->   Operation 40 'bitconcatenate' 'lhs_17' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.01ns)   --->   "%ret_V = add i54 %r_V_17, i54 %lhs_17"   --->   Operation 41 'add' 'ret_V' <Predicate = (!icmp_ln86)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V, i32 22, i32 53"   --->   Operation 42 'partselect' 'trunc_ln' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.39ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mlp_weight_fifo_1_V_V, i32 %w_V" [/tools/reconfig/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'write' 'write_ln174' <Predicate = (!icmp_ln86)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.42>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln92)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lhs, i32 31"   --->   Operation 45 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln92)   --->   "%and_ln92 = and i1 %do_relu_16, i1 %tmp" [GIN_compute.cpp:92->GIN_compute.cpp:113]   --->   Operation 46 'and' 'and_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln92 = select i1 %and_ln92, i32 0, i32 %lhs" [GIN_compute.cpp:92->GIN_compute.cpp:113]   --->   Operation 47 'select' 'select_ln92' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.19ns)   --->   "%store_ln92 = store i32 %select_ln92, i9 %mlp_out_local_addr" [GIN_compute.cpp:92->GIN_compute.cpp:113]   --->   Operation 48 'store' 'store_ln92' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mlp_weight_fifo_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mlp_weight_fifo_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mlp_2_bias_V_load_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mlp_in_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mlp_out_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ d_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ do_relu]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mlp_2_bias_V_load_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ d_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ do_relu_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface    ) [ 00000]
specinterface_ln0          (specinterface    ) [ 00000]
specinterface_ln0          (specinterface    ) [ 00000]
specinterface_ln0          (specinterface    ) [ 00000]
specinterface_ln0          (specinterface    ) [ 00000]
mlp_2_bias_V_load_loc_read (read             ) [ 01110]
d_out_16                   (read             ) [ 00000]
do_relu_16                 (read             ) [ 00111]
specinterface_ln0          (specinterface    ) [ 00000]
write_ln0                  (write            ) [ 00000]
specinterface_ln0          (specinterface    ) [ 00000]
write_ln83                 (write            ) [ 00000]
specinterface_ln0          (specinterface    ) [ 00000]
write_ln83                 (write            ) [ 00000]
specinterface_ln0          (specinterface    ) [ 00000]
specinterface_ln0          (specinterface    ) [ 00000]
zext_ln85                  (zext             ) [ 00000]
mlp_out_local_addr         (getelementptr    ) [ 00111]
br_ln86                    (br               ) [ 01110]
i                          (phi              ) [ 00100]
lhs                        (phi              ) [ 00111]
add_ln86                   (add              ) [ 01110]
icmp_ln86                  (icmp             ) [ 00110]
empty                      (speclooptripcount) [ 00000]
br_ln86                    (br               ) [ 00000]
zext_ln86                  (zext             ) [ 00000]
mlp_in_local_addr          (getelementptr    ) [ 00110]
specpipeline_ln0           (specpipeline     ) [ 00000]
specloopname_ln0           (specloopname     ) [ 00000]
w_V                        (read             ) [ 00000]
sext_ln1115                (sext             ) [ 00000]
mlp_in_local_load          (load             ) [ 00000]
zext_ln1118                (zext             ) [ 00000]
r_V_17                     (mul              ) [ 00000]
lhs_17                     (bitconcatenate   ) [ 00000]
ret_V                      (add              ) [ 00000]
trunc_ln                   (partselect       ) [ 01110]
write_ln174                (write            ) [ 00000]
br_ln0                     (br               ) [ 01110]
tmp                        (bitselect        ) [ 00000]
and_ln92                   (and              ) [ 00000]
select_ln92                (select           ) [ 00000]
store_ln92                 (store            ) [ 00000]
ret_ln0                    (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mlp_weight_fifo_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_weight_fifo_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mlp_weight_fifo_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_weight_fifo_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mlp_2_bias_V_load_loc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_2_bias_V_load_loc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mlp_in_local">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_in_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mlp_out_local">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_out_local"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="do_relu">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="do_relu"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mlp_2_bias_V_load_loc_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_2_bias_V_load_loc_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_out_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="do_relu_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="do_relu_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i32.i22"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="mlp_2_bias_V_load_loc_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mlp_2_bias_V_load_loc_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="d_out_16_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="9" slack="0"/>
<pin id="95" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_out_16/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="do_relu_16_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="do_relu_16/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln0_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln83_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="9" slack="0"/>
<pin id="115" dir="0" index="2" bw="9" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln83_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="w_V_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_V/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln174_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mlp_out_local_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="9" slack="0"/>
<pin id="146" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mlp_out_local_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="mlp_in_local_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mlp_in_local_addr/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="31" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mlp_in_local_load/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln92_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="2"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/4 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="1"/>
<pin id="169" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="10" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="lhs_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="lhs_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="32" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln85_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln86_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln86_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="10" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln86_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sext_ln1115_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln1118_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="31" slack="0"/>
<pin id="216" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="r_V_17_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="31" slack="0"/>
<pin id="221" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="lhs_17_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="54" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_17/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="ret_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="54" slack="0"/>
<pin id="234" dir="0" index="1" bw="54" slack="0"/>
<pin id="235" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="54" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="0" index="3" bw="7" slack="0"/>
<pin id="243" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="and_ln92_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="2"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln92_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="32" slack="1"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/4 "/>
</bind>
</comp>

<comp id="270" class="1005" name="mlp_2_bias_V_load_loc_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mlp_2_bias_V_load_loc_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="do_relu_16_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="2"/>
<pin id="277" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="do_relu_16 "/>
</bind>
</comp>

<comp id="280" class="1005" name="mlp_out_local_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="2"/>
<pin id="282" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="mlp_out_local_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="add_ln86_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="290" class="1005" name="icmp_ln86_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="294" class="1005" name="mlp_in_local_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="1"/>
<pin id="296" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mlp_in_local_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="trunc_ln_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="86" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="92" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="98" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="80" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="128" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="187"><net_src comp="181" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="191"><net_src comp="92" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="197"><net_src comp="171" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="171" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="171" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="213"><net_src comp="128" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="156" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="210" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="70" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="178" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="72" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="218" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="224" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="74" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="232" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="76" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="78" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="253"><net_src comp="82" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="178" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="84" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="178" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="269"><net_src comp="261" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="273"><net_src comp="86" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="278"><net_src comp="98" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="283"><net_src comp="142" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="288"><net_src comp="193" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="293"><net_src comp="199" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="149" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="302"><net_src comp="238" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="181" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mlp_weight_fifo_1_V_V | {3 }
	Port: mlp_in_local | {}
	Port: mlp_out_local | {4 }
	Port: mlp_2_bias_V_load_loc_out | {1 }
	Port: d_out_out | {1 }
	Port: do_relu_out | {1 }
 - Input state : 
	Port: MLP_PE<600, 300>58 : mlp_weight_fifo_0_V_V | {3 }
	Port: MLP_PE<600, 300>58 : mlp_2_bias_V_load_loc | {1 }
	Port: MLP_PE<600, 300>58 : mlp_in_local | {2 3 }
	Port: MLP_PE<600, 300>58 : mlp_out_local | {}
	Port: MLP_PE<600, 300>58 : d_out | {1 }
	Port: MLP_PE<600, 300>58 : do_relu | {1 }
  - Chain level:
	State 1
		mlp_out_local_addr : 1
	State 2
		add_ln86 : 1
		icmp_ln86 : 1
		br_ln86 : 2
		zext_ln86 : 1
		mlp_in_local_addr : 2
		mlp_in_local_load : 3
	State 3
		zext_ln1118 : 1
		r_V_17 : 2
		ret_V : 3
		trunc_ln : 4
	State 4
		and_ln92 : 1
		select_ln92 : 1
		store_ln92 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|    add   |            add_ln86_fu_193            |    0    |    0    |    17   |
|          |              ret_V_fu_232             |    0    |    0    |    61   |
|----------|---------------------------------------|---------|---------|---------|
|  select  |           select_ln92_fu_261          |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|
|    mul   |             r_V_17_fu_218             |    0    |    0    |    20   |
|----------|---------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln86_fu_199           |    0    |    0    |    11   |
|----------|---------------------------------------|---------|---------|---------|
|    and   |            and_ln92_fu_256            |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          | mlp_2_bias_V_load_loc_read_read_fu_86 |    0    |    0    |    0    |
|   read   |          d_out_16_read_fu_92          |    0    |    0    |    0    |
|          |         do_relu_16_read_fu_98         |    0    |    0    |    0    |
|          |            w_V_read_fu_128            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |         write_ln0_write_fu_104        |    0    |    0    |    0    |
|   write  |        write_ln83_write_fu_112        |    0    |    0    |    0    |
|          |        write_ln83_write_fu_120        |    0    |    0    |    0    |
|          |        write_ln174_write_fu_134       |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            zext_ln85_fu_188           |    0    |    0    |    0    |
|   zext   |            zext_ln86_fu_205           |    0    |    0    |    0    |
|          |           zext_ln1118_fu_214          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   sext   |           sext_ln1115_fu_210          |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|bitconcatenate|             lhs_17_fu_224             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|partselect|            trunc_ln_fu_238            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
| bitselect|               tmp_fu_248              |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    0    |    0    |   143   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         add_ln86_reg_285         |   10   |
|        do_relu_16_reg_275        |    1   |
|             i_reg_167            |   10   |
|         icmp_ln86_reg_290        |    1   |
|            lhs_reg_178           |   32   |
|mlp_2_bias_V_load_loc_read_reg_270|   32   |
|     mlp_in_local_addr_reg_294    |   10   |
|    mlp_out_local_addr_reg_280    |    9   |
|         trunc_ln_reg_299         |   32   |
+----------------------------------+--------+
|               Total              |   137  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_156 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   143  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   137  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   137  |   152  |
+-----------+--------+--------+--------+--------+
