Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 22 12:46:58 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.718        0.000                      0                 1907        0.031        0.000                      0                 1907        3.750        0.000                       0                   811  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.718        0.000                      0                 1907        0.031        0.000                      0                 1907        3.750        0.000                       0                   811  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.991ns (33.120%)  route 6.040ns (66.880%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.564     5.085    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=59, routed)          1.306     6.910    U_Core/U_ControlUnit/state[0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.034 r  U_Core/U_ControlUnit/i__carry_i_14/O
                         net (fo=101, routed)         0.804     7.837    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.961 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.961    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_104[1]
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.511 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.511    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.625 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.625    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.739    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.853    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.967    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.280 r  U_Core/U_DataPath/U_ALU/result0_carry__4/O[3]
                         net (fo=1, routed)           1.023    10.304    U_Core/U_DataPath/U_ALU/result0_carry__4_n_4
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.332    10.636 r  U_Core/U_DataPath/U_ALU/q[23]_i_10/O
                         net (fo=1, routed)           0.864    11.499    U_Core/U_ControlUnit/q_reg[23]_3
    SLICE_X47Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.825 r  U_Core/U_ControlUnit/q[23]_i_4/O
                         net (fo=1, routed)           0.654    12.480    U_Core/U_ControlUnit/q[23]_i_4_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I3_O)        0.124    12.604 r  U_Core/U_ControlUnit/q[23]_i_1__0/O
                         net (fo=2, routed)           0.621    13.225    U_Core/U_ControlUnit/q_reg[31][21]
    SLICE_X57Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.349 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.767    14.116    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIC1
    SLICE_X60Y42         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.517    14.858    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X60Y42         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y42         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.834    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -14.116    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 1.324ns (14.890%)  route 7.568ns (85.110%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.633     5.154    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=104, routed)         1.606     7.217    U_Core/U_DataPath/U_PC/Q[7]
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.341 f  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.617     7.957    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.081 f  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=5, routed)           0.885     8.966    U_Core/U_ControlUnit/instrCode[2]
    SLICE_X52Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.090 f  U_Core/U_ControlUnit/q[30]_i_13/O
                         net (fo=9, routed)           0.639     9.729    U_Core/U_ControlUnit/aluControl[1]
    SLICE_X52Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.853 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=31, routed)          1.304    11.157    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.281 r  U_Core/U_ControlUnit/q[15]_i_4/O
                         net (fo=1, routed)           0.577    11.858    U_Core/U_ControlUnit/q[15]_i_4_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    11.982 r  U_Core/U_ControlUnit/q[15]_i_1__0/O
                         net (fo=2, routed)           1.307    13.289    U_Core/U_ControlUnit/q_reg[31][13]
    SLICE_X59Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.413 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.633    14.046    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/DIB1
    SLICE_X60Y40         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.516    14.857    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y40         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y40         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.868    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -14.046    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 1.324ns (14.909%)  route 7.557ns (85.091%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.633     5.154    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=104, routed)         1.606     7.217    U_Core/U_DataPath/U_PC/Q[7]
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.341 f  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.617     7.957    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.081 f  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=5, routed)           0.885     8.966    U_Core/U_ControlUnit/instrCode[2]
    SLICE_X52Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.090 f  U_Core/U_ControlUnit/q[30]_i_13/O
                         net (fo=9, routed)           0.639     9.729    U_Core/U_ControlUnit/aluControl[1]
    SLICE_X52Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.853 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=31, routed)          1.304    11.157    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.281 r  U_Core/U_ControlUnit/q[15]_i_4/O
                         net (fo=1, routed)           0.577    11.858    U_Core/U_ControlUnit/q[15]_i_4_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.124    11.982 r  U_Core/U_ControlUnit/q[15]_i_1__0/O
                         net (fo=2, routed)           1.307    13.289    U_Core/U_ControlUnit/q_reg[31][13]
    SLICE_X59Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.413 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.622    14.035    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIB1
    SLICE_X60Y41         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.517    14.858    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y41         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X60Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.869    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 1.324ns (14.980%)  route 7.515ns (85.020%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.633     5.154    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=104, routed)         1.606     7.217    U_Core/U_DataPath/U_PC/Q[7]
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.617     7.957    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.081 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=5, routed)           0.885     8.966    U_Core/U_ControlUnit/instrCode[2]
    SLICE_X52Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.090 r  U_Core/U_ControlUnit/q[30]_i_13/O
                         net (fo=9, routed)           0.811     9.901    U_Core/U_ControlUnit/aluControl[1]
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.025 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=31, routed)          1.266    11.292    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_1
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.416 r  U_Core/U_ControlUnit/q[4]_i_5/O
                         net (fo=1, routed)           0.861    12.276    U_Core/U_ControlUnit/q[4]_i_5_n_0
    SLICE_X47Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.400 r  U_Core/U_ControlUnit/q[4]_i_1__0/O
                         net (fo=2, routed)           0.996    13.396    U_Core/U_ControlUnit/q_reg[31][2]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.520 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.473    13.993    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIC0
    SLICE_X60Y36         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.513    14.854    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y36         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.918    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -13.993    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 2.991ns (34.149%)  route 5.768ns (65.851%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.564     5.085    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=59, routed)          1.306     6.910    U_Core/U_ControlUnit/state[0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.034 r  U_Core/U_ControlUnit/i__carry_i_14/O
                         net (fo=101, routed)         0.804     7.837    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[1]
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.961 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.961    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_104[1]
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.511 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.511    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.625 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.625    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.739    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.853    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.967 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.967    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.280 r  U_Core/U_DataPath/U_ALU/result0_carry__4/O[3]
                         net (fo=1, routed)           1.023    10.304    U_Core/U_DataPath/U_ALU/result0_carry__4_n_4
    SLICE_X47Y43         LUT2 (Prop_lut2_I0_O)        0.332    10.636 r  U_Core/U_DataPath/U_ALU/q[23]_i_10/O
                         net (fo=1, routed)           0.864    11.499    U_Core/U_ControlUnit/q_reg[23]_3
    SLICE_X47Y43         LUT6 (Prop_lut6_I3_O)        0.326    11.825 r  U_Core/U_ControlUnit/q[23]_i_4/O
                         net (fo=1, routed)           0.654    12.480    U_Core/U_ControlUnit/q[23]_i_4_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I3_O)        0.124    12.604 r  U_Core/U_ControlUnit/q[23]_i_1__0/O
                         net (fo=2, routed)           0.621    13.225    U_Core/U_ControlUnit/q_reg[31][21]
    SLICE_X57Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.349 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.495    13.844    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X56Y42         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.452    14.793    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y42         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X56Y42         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.782    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 1.492ns (16.925%)  route 7.323ns (83.075%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.564     5.085    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=59, routed)          1.323     6.926    U_Core/U_ControlUnit/state[0]
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.050 r  U_Core/U_ControlUnit/i__carry_i_12/O
                         net (fo=112, routed)         1.851     8.901    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[2]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.124     9.025 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[26]_i_12/O
                         net (fo=2, routed)           0.818     9.843    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[30]_10
    SLICE_X45Y43         LUT3 (Prop_lut3_I0_O)        0.152     9.995 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[24]_i_6/O
                         net (fo=2, routed)           1.186    11.181    U_Core/U_ControlUnit/q_reg[24]_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.326    11.507 r  U_Core/U_ControlUnit/q[24]_i_2/O
                         net (fo=1, routed)           0.463    11.971    U_Core/U_ControlUnit/q[24]_i_2_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.095 r  U_Core/U_ControlUnit/q[24]_i_1__0/O
                         net (fo=2, routed)           0.853    12.948    U_Core/U_ControlUnit/q_reg[31][22]
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.124    13.072 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.829    13.901    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA0
    SLICE_X56Y43         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.453    14.794    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y43         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X56Y43         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.871    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 1.324ns (15.279%)  route 7.342ns (84.721%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.633     5.154    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=104, routed)         1.606     7.217    U_Core/U_DataPath/U_PC/Q[7]
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.617     7.957    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.081 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=5, routed)           0.885     8.966    U_Core/U_ControlUnit/instrCode[2]
    SLICE_X52Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.090 r  U_Core/U_ControlUnit/q[30]_i_13/O
                         net (fo=9, routed)           0.811     9.901    U_Core/U_ControlUnit/aluControl[1]
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.025 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=31, routed)          1.002    11.027    U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[23]_3
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.151 r  U_Core/U_DataPath/U_DecReg_ImmExtend/q[22]_i_5/O
                         net (fo=1, routed)           0.828    11.979    U_Core/U_ControlUnit/q_reg[22]_1
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.103 r  U_Core/U_ControlUnit/q[22]_i_1__0/O
                         net (fo=2, routed)           0.858    12.960    U_Core/U_ControlUnit/q_reg[31][20]
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.084 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.736    13.820    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC0
    SLICE_X56Y42         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.452    14.793    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y42         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y42         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.843    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 1.554ns (17.808%)  route 7.172ns (82.192%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.633     5.154    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=104, routed)         1.606     7.217    U_Core/U_DataPath/U_PC/Q[7]
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.617     7.957    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.081 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=5, routed)           0.885     8.966    U_Core/U_ControlUnit/instrCode[2]
    SLICE_X52Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.090 r  U_Core/U_ControlUnit/q[30]_i_13/O
                         net (fo=9, routed)           0.811     9.901    U_Core/U_ControlUnit/aluControl[1]
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.025 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=31, routed)          0.915    10.941    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_1
    SLICE_X49Y35         LUT4 (Prop_lut4_I0_O)        0.152    11.093 r  U_Core/U_ControlUnit/q[2]_i_6/O
                         net (fo=1, routed)           0.528    11.620    U_Core/U_ControlUnit/q[2]_i_6_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I5_O)        0.326    11.946 r  U_Core/U_ControlUnit/q[2]_i_1__0/O
                         net (fo=2, routed)           1.272    13.218    U_Core/U_ControlUnit/q_reg[31][0]
    SLICE_X62Y36         LUT6 (Prop_lut6_I4_O)        0.124    13.342 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.538    13.880    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIB0
    SLICE_X60Y36         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.513    14.854    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y36         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.908    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 1.324ns (15.165%)  route 7.407ns (84.835%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.633     5.154    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=104, routed)         1.606     7.217    U_Core/U_DataPath/U_PC/Q[7]
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.617     7.957    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.081 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=5, routed)           0.885     8.966    U_Core/U_ControlUnit/instrCode[2]
    SLICE_X52Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.090 r  U_Core/U_ControlUnit/q[30]_i_13/O
                         net (fo=9, routed)           0.811     9.901    U_Core/U_ControlUnit/aluControl[1]
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.025 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=31, routed)          0.992    11.017    U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[23]_3
    SLICE_X47Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.141 r  U_Core/U_DataPath/U_DecReg_ImmExtend/q[12]_i_5__0/O
                         net (fo=1, routed)           0.712    11.854    U_Core/U_ControlUnit/q_reg[12]_0
    SLICE_X44Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.978 r  U_Core/U_ControlUnit/q[12]_i_1__0/O
                         net (fo=2, routed)           1.244    13.222    U_Core/U_ControlUnit/q_reg[31][10]
    SLICE_X59Y41         LUT6 (Prop_lut6_I4_O)        0.124    13.346 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.539    13.885    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/DIA0
    SLICE_X60Y40         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.516    14.857    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X60Y40         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y40         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.935    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -13.885    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 1.324ns (15.304%)  route 7.327ns (84.696%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.633     5.154    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=104, routed)         1.606     7.217    U_Core/U_DataPath/U_PC/Q[7]
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  U_Core/U_DataPath/U_PC/q[14]_i_3/O
                         net (fo=1, routed)           0.617     7.957    U_Core/U_DataPath/U_PC/q[14]_i_3_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.081 r  U_Core/U_DataPath/U_PC/q[14]_i_2/O
                         net (fo=5, routed)           0.959     9.040    U_Core/U_DataPath/U_PC/q_reg[9]_6
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.164 r  U_Core/U_DataPath/U_PC/q[30]_i_12/O
                         net (fo=4, routed)           0.624     9.787    U_Core/U_ControlUnit/q_reg[30]_4
    SLICE_X52Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.911 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_62/O
                         net (fo=34, routed)          1.097    11.009    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[27]_5
    SLICE_X47Y41         LUT5 (Prop_lut5_I3_O)        0.124    11.133 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[18]_i_2/O
                         net (fo=1, routed)           0.811    11.944    U_Core/U_ControlUnit/q_reg[18]
    SLICE_X47Y42         LUT5 (Prop_lut5_I0_O)        0.124    12.068 r  U_Core/U_ControlUnit/q[18]_i_1__0/O
                         net (fo=2, routed)           1.036    13.104    U_Core/U_ControlUnit/q_reg[31][16]
    SLICE_X59Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.228 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.578    13.806    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIA0
    SLICE_X56Y42         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         1.452    14.793    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y42         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y42         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.857    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -13.806    
  -------------------------------------------------------------------
                         slack                                  1.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.466%)  route 0.214ns (50.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.594     1.477    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[4]/Q
                         net (fo=1, routed)           0.214     1.855    U_APB_Master/q_reg[31]_0[4]
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.900 r  U_APB_Master/q[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.900    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[4]
    SLICE_X60Y49         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.865     1.992    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X60Y49         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[4]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y49         FDCE (Hold_fdce_C_D)         0.121     1.869    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.783%)  route 0.187ns (47.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.594     1.477    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[7]/Q
                         net (fo=1, routed)           0.187     1.828    U_APB_Master/q_reg[31]_0[7]
    SLICE_X63Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.873 r  U_APB_Master/q[7]_i_1__2/O
                         net (fo=1, routed)           0.000     1.873    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[7]
    SLICE_X63Y49         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.867     1.994    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[7]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X63Y49         FDCE (Hold_fdce_C_D)         0.092     1.842    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_FND/APB_SlaveIntf_FND/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/APB_SlaveIntf_FND/PRDATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.834%)  route 0.259ns (58.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.594     1.477    U_FND/APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X62Y51         FDCE                                         r  U_FND/APB_SlaveIntf_FND/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_FND/APB_SlaveIntf_FND/slv_reg0_reg[9]/Q
                         net (fo=1, routed)           0.259     1.877    U_FND/APB_SlaveIntf_FND/slv_reg0[9]
    SLICE_X63Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.922 r  U_FND/APB_SlaveIntf_FND/PRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     1.922    U_FND/APB_SlaveIntf_FND/PRDATA[9]_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  U_FND/APB_SlaveIntf_FND/PRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.867     1.994    U_FND/APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  U_FND/APB_SlaveIntf_FND/PRDATA_reg[9]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.092     1.842    U_FND/APB_SlaveIntf_FND/PRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.524%)  route 0.321ns (69.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.592     1.475    U_APB_Master/clk_IBUF_BUFG
    SLICE_X61Y39         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_APB_Master/temp_wdata_reg_reg[20]/Q
                         net (fo=9, routed)           0.321     1.937    U_RAM/mem_reg_0[20]
    RAMB36_X2Y8          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.879     2.007    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.296     1.825    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.610%)  route 0.320ns (69.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.594     1.477    U_APB_Master/clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_APB_Master/temp_wdata_reg_reg[18]/Q
                         net (fo=9, routed)           0.320     1.938    U_RAM/mem_reg_0[18]
    RAMB36_X2Y8          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.879     2.007    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     1.825    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.946%)  route 0.330ns (70.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.592     1.475    U_APB_Master/clk_IBUF_BUFG
    SLICE_X61Y38         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_APB_Master/temp_wdata_reg_reg[2]/Q
                         net (fo=8, routed)           0.330     1.946    U_RAM/mem_reg_0[2]
    RAMB36_X2Y8          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.879     2.007    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.825    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_FND/APB_SlaveIntf_FND/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/APB_SlaveIntf_FND/PRDATA_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.226ns (46.105%)  route 0.264ns (53.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.593     1.476    U_FND/APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  U_FND/APB_SlaveIntf_FND/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.128     1.604 r  U_FND/APB_SlaveIntf_FND/slv_reg0_reg[31]/Q
                         net (fo=1, routed)           0.264     1.868    U_FND/APB_SlaveIntf_FND/slv_reg0[31]
    SLICE_X56Y48         LUT5 (Prop_lut5_I2_O)        0.098     1.966 r  U_FND/APB_SlaveIntf_FND/PRDATA[31]_i_2/O
                         net (fo=1, routed)           0.000     1.966    U_FND/APB_SlaveIntf_FND/PRDATA[31]_i_2_n_0
    SLICE_X56Y48         FDRE                                         r  U_FND/APB_SlaveIntf_FND/PRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.838     1.965    U_FND/APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  U_FND/APB_SlaveIntf_FND/PRDATA_reg[31]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X56Y48         FDRE (Hold_fdre_C_D)         0.121     1.842    U_FND/APB_SlaveIntf_FND/PRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.272%)  route 0.325ns (69.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.594     1.477    U_APB_Master/clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_APB_Master/temp_wdata_reg_reg[11]/Q
                         net (fo=9, routed)           0.325     1.943    U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[31]_0[11]
    SLICE_X59Y52         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.863     1.990    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X59Y52         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[11]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y52         FDCE (Hold_fdce_C_D)         0.070     1.816    U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.472%)  route 0.337ns (70.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.592     1.475    U_APB_Master/clk_IBUF_BUFG
    SLICE_X61Y39         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_APB_Master/temp_wdata_reg_reg[22]/Q
                         net (fo=9, routed)           0.337     1.954    U_RAM/mem_reg_0[22]
    RAMB36_X2Y8          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.879     2.007    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.296     1.825    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.402%)  route 0.339ns (70.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.594     1.477    U_APB_Master/clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_APB_Master/temp_wdata_reg_reg[13]/Q
                         net (fo=9, routed)           0.339     1.957    U_RAM/mem_reg_0[13]
    RAMB36_X2Y8          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=810, routed)         0.879     2.007    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.825    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y34   U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X61Y35   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y35   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[30]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y35   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[31]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y34   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y35   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y35   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y35   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y37   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y37   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y37   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y37   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y36   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y40   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y40   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y40   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y40   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y37   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y37   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK



