Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,87
design__inferred_latch__count,0
design__instance__count,566
design__instance__area,7812.81
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00014853468746878207
power__switching__total,0.0000377188807760831
power__leakage__total,0.000001359957877866691
power__total,0.00018761353567242622
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25096617161450524
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25096600508104683
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12567996998845035
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.939836013393286
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.125680
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.942829
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2523610281065179
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2523608338174831
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6528457959017004
timing__setup__ws__corner:nom_slow_1p08V_125C,9.794323851399309
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.652846
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.804159
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25150698902067115
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25150682248721273
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3167798890642918
timing__setup__ws__corner:nom_typ_1p20V_25C,10.515627777292364
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.316780
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.534866
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25096617161450524
clock__skew__worst_setup,0.25096600508104683
timing__hold__ws,0.12567996998845035
timing__setup__ws,9.794323851399309
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.125680
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.804159
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,566
design__instance__area__stdcell,7812.81
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.269952
design__instance__utilization__stdcell,0.269952
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,18.144
design__instance__count__class:inverter,112
design__instance__area__class:inverter,609.638
design__instance__count__class:sequential_cell,72
design__instance__area__class:sequential_cell,3396.56
design__instance__count__class:multi_input_combinational_cell,304
design__instance__area__class:multi_input_combinational_cell,3039.12
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,73
design__instance__area__class:timing_repair_buffer,722.131
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,12228.1
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,7
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,657
route__net__special,2
route__drc_errors__iter:0,298
route__wirelength__iter:0,13644
route__drc_errors__iter:1,156
route__wirelength__iter:1,13559
route__drc_errors__iter:2,130
route__wirelength__iter:2,13569
route__drc_errors__iter:3,45
route__wirelength__iter:3,13550
route__drc_errors__iter:4,10
route__wirelength__iter:4,13528
route__drc_errors__iter:5,0
route__wirelength__iter:5,13526
route__drc_errors,0
route__wirelength,13526
route__vias,3581
route__vias__singlecut,3581
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,190.575
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,66
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,66
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,66
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,66
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000821601
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000753301
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000204578
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000753301
design_powergrid__voltage__worst,0.00000753301
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000821601
design_powergrid__drop__worst__net:VPWR,0.00000821601
design_powergrid__voltage__worst__net:VGND,0.00000753301
design_powergrid__drop__worst__net:VGND,0.00000753301
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000225999999999999996125820377057547005961168906651437282562255859375
ir__drop__worst,0.00000821999999999999922568882926299238533829338848590850830078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
