;redcode
;assert 1
	SPL 0, <314
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	SLT 795, 0
	SLT 795, 0
	ADD #10, 0
	SUB 59, @10
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB #0, 875
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	CMP #-30, 9
	JMP -201, @-20
	JMP -201, @-20
	SUB -7, -20
	CMP #79, <200
	ADD #10, 0
	SPL -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMP @0, 10
	SUB @121, 106
	ADD #60, 40
	ADD #60, 40
	SUB @121, 106
	SUB @597, 100
	SUB @597, 100
	SUB @597, 100
	MOV 12, -10
	SUB @597, 100
	MOV 12, -10
	JMN 300, 90
	SUB @127, @106
	ADD 270, 60
	JMN 300, 90
	CMP -207, <-126
	ADD 210, 60
	ADD 210, 60
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
