INCLUDE(CMakeForceCompiler)

# CROSS COMPILER SETTING
SET(CMAKE_SYSTEM_NAME Generic)
CMAKE_MINIMUM_REQUIRED (VERSION 2.6)

# THE VERSION NUMBER
SET (Tutorial_VERSION_MAJOR 1)
SET (Tutorial_VERSION_MINOR 0)

# ENABLE ASM
ENABLE_LANGUAGE(ASM)

SET(CMAKE_STATIC_LIBRARY_PREFIX)
SET(CMAKE_STATIC_LIBRARY_SUFFIX)

SET(CMAKE_EXECUTABLE_LIBRARY_PREFIX)
SET(CMAKE_EXECUTABLE_LIBRARY_SUFFIX)

 
# CURRENT DIRECTORY
SET(ProjDirPath ${CMAKE_CURRENT_SOURCE_DIR})


SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -DDEBUG")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -D__STARTUP_CLEAR_BSS")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -D__STARTUP_INITIALIZE_NONCACHEDATA")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -g")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -mcpu=cortex-m7")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -Wall")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -mfloat-abi=hard")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -mfpu=fpv5-d16")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -mthumb")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -fno-common")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -ffunction-sections")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -fdata-sections")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -ffreestanding")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -fno-builtin")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -mapcs")

SET(CMAKE_ASM_FLAGS_DEBUG "${CMAKE_ASM_FLAGS_DEBUG} -std=gnu99")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -DNDEBUG")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -D__STARTUP_CLEAR_BSS")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -D__STARTUP_INITIALIZE_NONCACHEDATA")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -mcpu=cortex-m7")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -Wall")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -mfloat-abi=hard")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -mfpu=fpv5-d16")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -mthumb")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -fno-common")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -ffunction-sections")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -fdata-sections")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -ffreestanding")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -fno-builtin")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -mapcs")

SET(CMAKE_ASM_FLAGS_RELEASE "${CMAKE_ASM_FLAGS_RELEASE} -std=gnu99")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -D__STARTUP_CLEAR_BSS")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -DDEBUG")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -D__STARTUP_INITIALIZE_NONCACHEDATA")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -g")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -mcpu=cortex-m7")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -Wall")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -mfloat-abi=hard")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -mfpu=fpv5-d16")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -mthumb")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -fno-common")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -ffunction-sections")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -fdata-sections")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -ffreestanding")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -fno-builtin")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -mapcs")

SET(CMAKE_ASM_FLAGS_SDRAM_DEBUG "${CMAKE_ASM_FLAGS_SDRAM_DEBUG} -std=gnu99")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -D__STARTUP_CLEAR_BSS")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -DNDEBUG")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -D__STARTUP_INITIALIZE_NONCACHEDATA")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -mcpu=cortex-m7")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -Wall")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -mfloat-abi=hard")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -mfpu=fpv5-d16")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -mthumb")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -fno-common")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -ffunction-sections")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -fdata-sections")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -ffreestanding")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -fno-builtin")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -mapcs")

SET(CMAKE_ASM_FLAGS_SDRAM_RELEASE "${CMAKE_ASM_FLAGS_SDRAM_RELEASE} -std=gnu99")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -D__STARTUP_CLEAR_BSS")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -DDEBUG")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -D__STARTUP_INITIALIZE_NONCACHEDATA")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -g")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -mcpu=cortex-m7")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -Wall")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -mfloat-abi=hard")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -mfpu=fpv5-d16")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -mthumb")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -fno-common")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -ffunction-sections")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -fdata-sections")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -ffreestanding")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -fno-builtin")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -mapcs")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_DEBUG} -std=gnu99")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -D__STARTUP_CLEAR_BSS")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -DNDEBUG")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -D__STARTUP_INITIALIZE_NONCACHEDATA")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -mcpu=cortex-m7")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -Wall")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -mfloat-abi=hard")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -mfpu=fpv5-d16")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -mthumb")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -fno-common")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -ffunction-sections")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -fdata-sections")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -ffreestanding")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -fno-builtin")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -mapcs")

SET(CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_ASM_FLAGS_FLEXSPI_NOR_RELEASE} -std=gnu99")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -DDEBUG")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -DCPU_MIMXRT1052DVL6B")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -DSERIAL_PORT_TYPE_UART=1")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -g")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -O0")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -mcpu=cortex-m7")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -Wall")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -mfloat-abi=hard")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -mfpu=fpv5-d16")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -mthumb")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -MMD")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -MP")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -fno-common")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -ffunction-sections")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -fdata-sections")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -ffreestanding")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -fno-builtin")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -mapcs")

SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -std=gnu99")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -DNDEBUG")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -DCPU_MIMXRT1052DVL6B")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -DSERIAL_PORT_TYPE_UART=1")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -Os")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -mcpu=cortex-m7")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -Wall")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -mfloat-abi=hard")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -mfpu=fpv5-d16")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -mthumb")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -MMD")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -MP")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -fno-common")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -ffunction-sections")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -fdata-sections")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -ffreestanding")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -fno-builtin")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -mapcs")

SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -std=gnu99")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -DSKIP_SYSCLK_INIT")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -DDEBUG")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -DCPU_MIMXRT1052DVL6B")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -DSERIAL_PORT_TYPE_UART=1")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -g")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -O0")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -mcpu=cortex-m7")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -Wall")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -mfloat-abi=hard")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -mfpu=fpv5-d16")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -mthumb")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -MMD")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -MP")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -fno-common")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -ffunction-sections")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -fdata-sections")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -ffreestanding")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -fno-builtin")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -mapcs")

SET(CMAKE_C_FLAGS_SDRAM_DEBUG "${CMAKE_C_FLAGS_SDRAM_DEBUG} -std=gnu99")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -DSKIP_SYSCLK_INIT")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -DNDEBUG")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -DCPU_MIMXRT1052DVL6B")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -DSERIAL_PORT_TYPE_UART=1")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -Os")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -mcpu=cortex-m7")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -Wall")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -mfloat-abi=hard")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -mfpu=fpv5-d16")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -mthumb")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -MMD")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -MP")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -fno-common")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -ffunction-sections")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -fdata-sections")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -ffreestanding")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -fno-builtin")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -mapcs")

SET(CMAKE_C_FLAGS_SDRAM_RELEASE "${CMAKE_C_FLAGS_SDRAM_RELEASE} -std=gnu99")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -DXIP_EXTERNAL_FLASH=1")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -DXIP_BOOT_HEADER_ENABLE=1")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -DDEBUG")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -DCPU_MIMXRT1052DVL6B")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -DSERIAL_PORT_TYPE_UART=1")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -g")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -O0")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -mcpu=cortex-m7")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -Wall")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -mfloat-abi=hard")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -mfpu=fpv5-d16")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -mthumb")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -MMD")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -MP")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -fno-common")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -ffunction-sections")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -fdata-sections")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -ffreestanding")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -fno-builtin")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -mapcs")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_C_FLAGS_FLEXSPI_NOR_DEBUG} -std=gnu99")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -DXIP_EXTERNAL_FLASH=1")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -DXIP_BOOT_HEADER_ENABLE=1")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -DNDEBUG")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -DCPU_MIMXRT1052DVL6B")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -DSERIAL_PORT_TYPE_UART=1")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -Os")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -mcpu=cortex-m7")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -Wall")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -mfloat-abi=hard")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -mfpu=fpv5-d16")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -mthumb")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -MMD")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -MP")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -fno-common")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -ffunction-sections")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -fdata-sections")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -ffreestanding")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -fno-builtin")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -mapcs")

SET(CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_C_FLAGS_FLEXSPI_NOR_RELEASE} -std=gnu99")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -DDEBUG")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -DSERIAL_PORT_TYPE_UART=1")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -g")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -O0")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -mcpu=cortex-m7")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -Wall")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -mfloat-abi=hard")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -mfpu=fpv5-d16")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -mthumb")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -MMD")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -MP")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -fno-common")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -ffunction-sections")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -fdata-sections")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -ffreestanding")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -fno-builtin")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -mapcs")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -fno-rtti")

SET(CMAKE_CXX_FLAGS_DEBUG "${CMAKE_CXX_FLAGS_DEBUG} -fno-exceptions")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -DNDEBUG")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -DSERIAL_PORT_TYPE_UART=1")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -Os")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -mcpu=cortex-m7")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -Wall")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -mfloat-abi=hard")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -mfpu=fpv5-d16")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -mthumb")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -MMD")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -MP")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -fno-common")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -ffunction-sections")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -fdata-sections")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -ffreestanding")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -fno-builtin")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -mapcs")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -fno-rtti")

SET(CMAKE_CXX_FLAGS_RELEASE "${CMAKE_CXX_FLAGS_RELEASE} -fno-exceptions")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -DDEBUG")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -DSERIAL_PORT_TYPE_UART=1")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -g")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -O0")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -mcpu=cortex-m7")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -Wall")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -mfloat-abi=hard")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -mfpu=fpv5-d16")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -mthumb")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -MMD")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -MP")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -fno-common")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -ffunction-sections")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -fdata-sections")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -ffreestanding")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -fno-builtin")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -mapcs")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -fno-rtti")

SET(CMAKE_CXX_FLAGS_SDRAM_DEBUG "${CMAKE_CXX_FLAGS_SDRAM_DEBUG} -fno-exceptions")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -DNDEBUG")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -DSERIAL_PORT_TYPE_UART=1")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -Os")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -mcpu=cortex-m7")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -Wall")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -mfloat-abi=hard")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -mfpu=fpv5-d16")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -mthumb")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -MMD")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -MP")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -fno-common")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -ffunction-sections")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -fdata-sections")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -ffreestanding")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -fno-builtin")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -mapcs")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -fno-rtti")

SET(CMAKE_CXX_FLAGS_SDRAM_RELEASE "${CMAKE_CXX_FLAGS_SDRAM_RELEASE} -fno-exceptions")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -DDEBUG")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -DSERIAL_PORT_TYPE_UART=1")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -g")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -O0")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -mcpu=cortex-m7")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -Wall")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -mfloat-abi=hard")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -mfpu=fpv5-d16")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -mthumb")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -MMD")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -MP")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -fno-common")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -ffunction-sections")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -fdata-sections")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -ffreestanding")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -fno-builtin")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -mapcs")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -fno-rtti")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_DEBUG} -fno-exceptions")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -DNDEBUG")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -DSERIAL_PORT_TYPE_UART=1")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -Os")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -mcpu=cortex-m7")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -Wall")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -mfloat-abi=hard")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -mfpu=fpv5-d16")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -mthumb")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -MMD")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -MP")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -fno-common")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -ffunction-sections")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -fdata-sections")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -ffreestanding")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -fno-builtin")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -mapcs")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -fno-rtti")

SET(CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_CXX_FLAGS_FLEXSPI_NOR_RELEASE} -fno-exceptions")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -g")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -mcpu=cortex-m7")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -Wall")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -mfloat-abi=hard")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -mfpu=fpv5-d16")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} --specs=nano.specs")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} --specs=nosys.specs")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -fno-common")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -ffunction-sections")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -fdata-sections")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -ffreestanding")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -fno-builtin")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -mthumb")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -mapcs")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} --gc-sections")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -static")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -z")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} muldefs")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -Map=output.map")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -mcpu=cortex-m7")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -Wall")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -mfloat-abi=hard")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -mfpu=fpv5-d16")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} --specs=nano.specs")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} --specs=nosys.specs")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -fno-common")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -ffunction-sections")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -fdata-sections")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -ffreestanding")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -fno-builtin")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -mthumb")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -mapcs")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} --gc-sections")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -static")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -z")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} muldefs")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -Map=output.map")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -g")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -mcpu=cortex-m7")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -Wall")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -mfloat-abi=hard")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -mfpu=fpv5-d16")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} --specs=nano.specs")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} --specs=nosys.specs")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -fno-common")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -ffunction-sections")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -fdata-sections")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -ffreestanding")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -fno-builtin")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -mthumb")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -mapcs")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} --gc-sections")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -static")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -z")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} muldefs")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -Map=output.map")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -mcpu=cortex-m7")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -Wall")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -mfloat-abi=hard")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -mfpu=fpv5-d16")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} --specs=nano.specs")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} --specs=nosys.specs")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -fno-common")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -ffunction-sections")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -fdata-sections")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -ffreestanding")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -fno-builtin")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -mthumb")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -mapcs")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} --gc-sections")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -static")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -z")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} muldefs")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -Map=output.map")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -g")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -mcpu=cortex-m7")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -Wall")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -mfloat-abi=hard")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -mfpu=fpv5-d16")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} --specs=nano.specs")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} --specs=nosys.specs")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -fno-common")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -ffunction-sections")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -fdata-sections")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -ffreestanding")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -fno-builtin")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -mthumb")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -mapcs")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} --gc-sections")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -static")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -z")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} muldefs")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -Map=output.map")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -mcpu=cortex-m7")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -Wall")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -mfloat-abi=hard")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -mfpu=fpv5-d16")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} --specs=nano.specs")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} --specs=nosys.specs")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -fno-common")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -ffunction-sections")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -fdata-sections")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -ffreestanding")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -fno-builtin")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -mthumb")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -mapcs")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} --gc-sections")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -static")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -z")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} muldefs")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -Map=output.map")

include_directories(${ProjDirPath}/../../../../../../middleware/motor_control/boards/evkbimxrt1050/mc_pmsm/pmsm_snsless)

include_directories(${ProjDirPath}/../../../..)

include_directories(${ProjDirPath}/../../../../../../CMSIS/Include)

include_directories(${ProjDirPath}/../../../../../../devices)

include_directories(${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_drivers)

include_directories(${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_state_machine)

include_directories(${ProjDirPath}/../../../../../../platform/drivers/adc_etc)

include_directories(${ProjDirPath}/../../../../../../middleware/motor_control/fmstr_cfg_lpuart)

include_directories(${ProjDirPath}/../../../../../../middleware/motor_control/boards/evkbimxrt1050/mc_pmsm/pmsm_enc)

include_directories(${ProjDirPath}/..)

include_directories(${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers)

include_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB)

include_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include)

include_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB)

include_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include)

include_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB)

include_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include)

include_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB)

include_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/Include)

include_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB)

include_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include)

include_directories(${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float)

include_directories(${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_algorithms)

include_directories(${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/state_machine)

include_directories(${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification)

include_directories(${ProjDirPath}/../../../../../../devices/MIMXRT1052)

include_directories(${ProjDirPath}/../../../../../../devices/MIMXRT1052/utilities/str)

include_directories(${ProjDirPath}/../../../../../../devices/MIMXRT1052/utilities/debug_console)

include_directories(${ProjDirPath}/../../../../../../components/uart)

include_directories(${ProjDirPath}/../../../../../../components/serial_manager)

include_directories(${ProjDirPath}/../../../../../../components/lists)

include_directories(${ProjDirPath}/../../../../../../devices/MIMXRT1052/xip)

include_directories(${ProjDirPath}/../../../../xip)

include_directories(${ProjDirPath}/../../../../../../middleware/freemaster/src/common)

include_directories(${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/serial)

include_directories(${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/can)

include_directories(${ProjDirPath}/../../../../../../middleware/freemaster/src/platforms/gen32le)

include_directories(${ProjDirPath}/../../../../../../devices/MIMXRT1052/utilities)

add_executable(mc_pmsm.elf 
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_drivers/mcdrv_adc_imxrt.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_drivers/mcdrv_adc_imxrt.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_drivers/mcdrv_pwm3ph_pwma.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_drivers/mcdrv_pwm3ph_pwma.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_drivers/mcdrv_enc_qd.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_drivers/mcdrv_enc_qd.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_state_machine/m1_sm_snsless_enc.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_state_machine/m1_sm_snsless_enc.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_state_machine/sm_common_enc.h"
"${ProjDirPath}/../freemaster_cfg.h"
"${ProjDirPath}/../main.c"
"${ProjDirPath}/../main.h"
"${ProjDirPath}/../m1_pmsm_appconfig.h"
"${ProjDirPath}/../mcdrv_evkbimxrt1050.c"
"${ProjDirPath}/../mcdrv_evkbimxrt1050.h"
"${ProjDirPath}/../mcdrv.h"
"${ProjDirPath}/../pin_mux.c"
"${ProjDirPath}/../pin_mux.h"
"${ProjDirPath}/../char_pwrstg.h"
"${ProjDirPath}/../board.c"
"${ProjDirPath}/../board.h"
"${ProjDirPath}/../clock_config.c"
"${ProjDirPath}/../clock_config.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_dmamux.c"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_dmamux.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_xbara.c"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_xbara.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_clock.c"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_clock.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_adc_etc.c"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_adc_etc.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/AMCLIB_ACIMCtrlMTPA_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/AMCLIB_ACIMRotFluxObsrv_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/AMCLIB_ACIMSpeedMRAS_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/AMCLIB_AngleTrackObsrv_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/AMCLIB_AngleTrackObsrv_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/AMCLIB_CtrlFluxWkng_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/AMCLIB_CtrlFluxWkng_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/AMCLIB_PMSMBemfObsrvAB_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/AMCLIB_PMSMBemfObsrvAB_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/AMCLIB_PMSMBemfObsrvDQ_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/AMCLIB_PMSMBemfObsrvDQ_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/AMCLIB_TrackObsrv_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/AMCLIB_TrackObsrv_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/amclib.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/amclib_fp.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/Include/amclib_types.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/GDFLIB_FilterExp_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/GDFLIB_FilterExp_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/GDFLIB_FilterIIR1_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/GDFLIB_FilterIIR1_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/GDFLIB_FilterIIR1_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/GDFLIB_FilterIIR2_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/GDFLIB_FilterIIR2_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/GDFLIB_FilterIIR3_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/GDFLIB_FilterIIR3_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/GDFLIB_FilterIIR4_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/GDFLIB_FilterIIR4_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/GDFLIB_FilterMA_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/GDFLIB_FilterMA_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/gdflib.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/gdflib_fp.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/Include/gdflib_types.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Acos_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Acos_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Asin_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Asin_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_AtanYX_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_AtanYX_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Atan_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Atan_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_CtrlBetaIPDp_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_CtrlBetaIPDp_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_CtrlBetaIPp_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_CtrlBetaIPp_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_CtrlPIDp_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_CtrlPIDp_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_CtrlPIp_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_CtrlPIp_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_DFlexRamp_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_DFlexRamp_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_DRamp_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_DRamp_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_DRamp_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_FlexRamp_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_FlexRamp_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_FlexSRamp_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_FlexSRamp_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Hyst_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Hyst_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Integrator_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Integrator_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Limit_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Limit_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Limit_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_LowerLimit_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_LowerLimit_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_LowerLimit_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_LutPer_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_LutPer_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_LutPer_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Lut_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Lut_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Lut_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Ramp_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Ramp_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Ramp_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_SinCos_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_SinCos_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Sqrt_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Sqrt_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Sqrt_FLT_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Tan_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_Tan_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_UpperLimit_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_UpperLimit_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_UpperLimit_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_VectorLimit_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/GFLIB_VectorLimit_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/gflib.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/gflib_fp.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/Include/gflib_types.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/Include/GMCLIB_Clark_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/Include/GMCLIB_Clark_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/Include/GMCLIB_Decoupling_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/Include/GMCLIB_Decoupling_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/Include/GMCLIB_ElimDcBusRip_A32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/Include/GMCLIB_ElimDcBusRip_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/Include/GMCLIB_ElimDcBusRip_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/Include/GMCLIB_Park_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/Include/GMCLIB_Park_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/Include/GMCLIB_Svm_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/Include/gmclib.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/Include/gmclib_fp.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/Include/gmclib_types.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Abs_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Abs_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Abs_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Abs_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Abs_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Abs_FLT_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Add4_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Add4_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Add4_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Add_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Add_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Add_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Add_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Add_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Add_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_BiShift_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_BiShift_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Clb_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Clb_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_ConvSc_FLT_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Conv_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Conv_FLT_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Div1Q_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Div1Q_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Div1Q_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Div_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Div_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Div_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Div_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Log2_U16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mac4Rnd_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mac4Rnd_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mac4Rnd_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mac4_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mac4_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mac4_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MacRnd_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MacRnd_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MacRnd_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MacRnd_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mac_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mac_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mac_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mac_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mac_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MnacRnd_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MnacRnd_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MnacRnd_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MnacRnd_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mnac_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mnac_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mnac_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mnac_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mnac_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Msu4Rnd_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Msu4Rnd_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Msu4Rnd_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Msu4Rnd_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Msu4_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Msu4_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Msu4_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MsuRnd_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MsuRnd_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MsuRnd_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MsuRnd_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Msu_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Msu_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Msu_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Msu_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MulRnd_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MulRnd_A32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MulRnd_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MulRnd_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MulRnd_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_MulRnd_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mul_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mul_A32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mul_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mul_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mul_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mul_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Mul_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Neg_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Neg_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Neg_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Neg_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Neg_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Rcp1Q_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Rcp_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Rnd_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Rnd_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Sat_A32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Shift_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Shift_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Shift_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Shift_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Sign_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Sign_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Sign_FLT_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Sub4_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Sub4_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Sub4_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Sub_A32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Sub_F16.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Sub_F16_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Sub_F32.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Sub_F32_Asmi.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Sub_F64.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/MLIB_Sub_FLT.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/RTCESL_cfg.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/asm_mac.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/mlib.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/mlib_fp.h"
"${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/Include/mlib_types.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/fm_tsa_pmsm.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/fm_tsa_pmsm.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_algorithms/pmsm_control.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_algorithms/pmsm_control.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/hall_calib.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/hall_calib.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/ke_measure.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/ke_measure.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/ls_measure.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/ls_measure.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/mech_measure.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/mech_measure.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/mid_auxiliary.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/mid_auxiliary.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/mid_def.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/mid_sm_ctrl.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/mid_sm_ctrl.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/mid_sm_states.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/mid_sm_states.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/pp_measure.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/pp_measure.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/pwrstg_characteristic.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/pwrstg_characteristic.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/rs_measure.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/mc_identification/rs_measure.h"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/state_machine/state_machine.c"
"${ProjDirPath}/../../../../../../middleware/motor_control/pmsm/pmsm_float/state_machine/state_machine.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_common.c"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_common.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/MIMXRT1052.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/MIMXRT1052_features.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/fsl_device_registers.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/utilities/debug_console/fsl_debug_console.c"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/utilities/debug_console/fsl_debug_console.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/utilities/debug_console/fsl_debug_console_conf.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/utilities/str/fsl_str.c"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/utilities/str/fsl_str.h"
"${ProjDirPath}/../../../../../../components/uart/lpuart_adapter.c"
"${ProjDirPath}/../../../../../../components/uart/uart.h"
"${ProjDirPath}/../../../../../../components/serial_manager/serial_manager.c"
"${ProjDirPath}/../../../../../../components/serial_manager/serial_manager.h"
"${ProjDirPath}/../../../../../../components/serial_manager/serial_port_internal.h"
"${ProjDirPath}/../../../../../../components/lists/generic_list.c"
"${ProjDirPath}/../../../../../../components/lists/generic_list.h"
"${ProjDirPath}/../../../../../../components/serial_manager/serial_port_uart.c"
"${ProjDirPath}/../../../../../../components/serial_manager/serial_port_uart.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_lpuart.c"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_lpuart.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/gcc/startup_MIMXRT1052.S"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/system_MIMXRT1052.c"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/system_MIMXRT1052.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_iomuxc.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/utilities/fsl_assert.c"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_gpio.c"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/drivers/fsl_gpio.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/xip/fsl_flexspi_nor_boot.c"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/xip/fsl_flexspi_nor_boot.h"
"${ProjDirPath}/../../../../xip/evkbimxrt1050_flexspi_nor_config.c"
"${ProjDirPath}/../../../../xip/evkbimxrt1050_flexspi_nor_config.h"
"${ProjDirPath}/../../../../xip/evkbimxrt1050_sdram_ini_dcd.c"
"${ProjDirPath}/../../../../xip/evkbimxrt1050_sdram_ini_dcd.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_appcmd.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_can.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_can.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_defcfg.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_pdbdm.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_pipes.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_private.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_protocol.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_protocol.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_rec.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_rec.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_scope.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_serial.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_serial.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_sha.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_tsa.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_tsa.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_ures.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_ures.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_utils.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/common/freemaster_utils.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/can/freemaster_flexcan.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/can/freemaster_flexcan.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/can/freemaster_mcan.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/can/freemaster_mcan.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/can/freemaster_mscan.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/can/freemaster_mscan.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/serial/freemaster_serial_lpsci.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/serial/freemaster_serial_lpsci.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/serial/freemaster_serial_lpuart.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/serial/freemaster_serial_lpuart.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/serial/freemaster_serial_miniusart.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/serial/freemaster_serial_miniusart.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/serial/freemaster_serial_uart.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/serial/freemaster_serial_uart.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/serial/freemaster_serial_usart.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/serial/freemaster_serial_usart.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/serial/freemaster_serial_usb.c"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/drivers/mcuxsdk/serial/freemaster_serial_usb.h"
"${ProjDirPath}/../../../../../../middleware/freemaster/src/platforms/gen32le/freemaster_gen32le.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/core_cm7.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/cmsis_armcc.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/cmsis_armclang.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/cmsis_armclang_ltm.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/cmsis_compiler.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/cmsis_gcc.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/cmsis_iccarm.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/cmsis_version.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/core_armv81mml.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/core_armv8mbl.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/core_armv8mml.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/mpu_armv7.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/mpu_armv8.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/arm_common_tables.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/arm_const_structs.h"
"${ProjDirPath}/../../../../../../CMSIS/Include/arm_math.h"
"${ProjDirPath}/../../../../../../devices/MIMXRT1052/utilities/fsl_sbrk.c"
)


set(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -T${ProjDirPath}/MIMXRT1052xxxxx_ram.ld -static")

set(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE} -T${ProjDirPath}/MIMXRT1052xxxxx_ram.ld -static")

set(CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG "${CMAKE_EXE_LINKER_FLAGS_SDRAM_DEBUG} -T${ProjDirPath}/MIMXRT1052xxxxx_sdram.ld -static")

set(CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE "${CMAKE_EXE_LINKER_FLAGS_SDRAM_RELEASE} -T${ProjDirPath}/MIMXRT1052xxxxx_sdram.ld -static")

set(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_DEBUG} -T${ProjDirPath}/MIMXRT1052xxxxx_flexspi_nor.ld -static")

set(CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE "${CMAKE_EXE_LINKER_FLAGS_FLEXSPI_NOR_RELEASE} -T${ProjDirPath}/MIMXRT1052xxxxx_flexspi_nor.ld -static")

TARGET_LINK_LIBRARIES(mc_pmsm.elf -Wl,--start-group)
target_link_libraries(mc_pmsm.elf debug m)

target_link_libraries(mc_pmsm.elf debug c)

target_link_libraries(mc_pmsm.elf debug gcc)

target_link_libraries(mc_pmsm.elf debug nosys)

target_link_libraries(mc_pmsm.elf optimized m)

target_link_libraries(mc_pmsm.elf optimized c)

target_link_libraries(mc_pmsm.elf optimized gcc)

target_link_libraries(mc_pmsm.elf optimized nosys)

target_link_libraries(mc_pmsm.elf optimized m)

target_link_libraries(mc_pmsm.elf optimized c)

target_link_libraries(mc_pmsm.elf optimized gcc)

target_link_libraries(mc_pmsm.elf optimized nosys)

target_link_libraries(mc_pmsm.elf optimized m)

target_link_libraries(mc_pmsm.elf optimized c)

target_link_libraries(mc_pmsm.elf optimized gcc)

target_link_libraries(mc_pmsm.elf optimized nosys)

target_link_libraries(mc_pmsm.elf optimized m)

target_link_libraries(mc_pmsm.elf optimized c)

target_link_libraries(mc_pmsm.elf optimized gcc)

target_link_libraries(mc_pmsm.elf optimized nosys)

target_link_libraries(mc_pmsm.elf optimized m)

target_link_libraries(mc_pmsm.elf optimized c)

target_link_libraries(mc_pmsm.elf optimized gcc)

target_link_libraries(mc_pmsm.elf optimized nosys)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB)

target_link_libraries(mc_pmsm.elf debug ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/libAMCLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB)

target_link_libraries(mc_pmsm.elf debug ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/libGDFLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB)

target_link_libraries(mc_pmsm.elf debug ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/libGFLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB)

target_link_libraries(mc_pmsm.elf debug ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/libGMCLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB)

target_link_libraries(mc_pmsm.elf debug ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/libMLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/libAMCLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/libGDFLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/libGFLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/libGMCLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/libMLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/libAMCLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/libGDFLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/libGFLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/libGMCLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/libMLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/libAMCLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/libGDFLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/libGFLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/libGMCLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/libMLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/libAMCLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/libGDFLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/libGFLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/libGMCLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/libMLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/AMCLIB/libAMCLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GDFLIB/libGDFLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GFLIB/libGFLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/GMCLIB/libGMCLIB.a)

link_directories(${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB)

target_link_libraries(mc_pmsm.elf optimized ${ProjDirPath}/../../../../../../middleware/rtcesl/CM7F_RTCESL_4.5_MCUX/MLIB/libMLIB.a)

TARGET_LINK_LIBRARIES(mc_pmsm.elf -Wl,--end-group)


