
leather_gauge_sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d398  080000b8  080000b8  000010b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c4  0800d450  0800d450  0000e450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800da14  0800da14  0000f094  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800da14  0800da14  0000f094  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800da14  0800da14  0000f094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800da14  0800da14  0000ea14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800da18  0800da18  0000ea18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  0800da1c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          00000f54  20000098  0800dab0  0000f098  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000fec  0800dab0  0000ffec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000f094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a326  00000000  00000000  0000f0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042b6  00000000  00000000  000293e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001708  00000000  00000000  0002d698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011e5  00000000  00000000  0002eda0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000185cf  00000000  00000000  0002ff85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cbb7  00000000  00000000  00048554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097399  00000000  00000000  0006510b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fc4a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057d8  00000000  00000000  000fc4e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00101cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000098 	.word	0x20000098
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800d424 	.word	0x0800d424

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	2000009c 	.word	0x2000009c
 80000fc:	0800d424 	.word	0x0800d424

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__udivsi3>:
 8000110:	2200      	movs	r2, #0
 8000112:	0843      	lsrs	r3, r0, #1
 8000114:	428b      	cmp	r3, r1
 8000116:	d374      	bcc.n	8000202 <__udivsi3+0xf2>
 8000118:	0903      	lsrs	r3, r0, #4
 800011a:	428b      	cmp	r3, r1
 800011c:	d35f      	bcc.n	80001de <__udivsi3+0xce>
 800011e:	0a03      	lsrs	r3, r0, #8
 8000120:	428b      	cmp	r3, r1
 8000122:	d344      	bcc.n	80001ae <__udivsi3+0x9e>
 8000124:	0b03      	lsrs	r3, r0, #12
 8000126:	428b      	cmp	r3, r1
 8000128:	d328      	bcc.n	800017c <__udivsi3+0x6c>
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d30d      	bcc.n	800014c <__udivsi3+0x3c>
 8000130:	22ff      	movs	r2, #255	@ 0xff
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	ba12      	rev	r2, r2
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d302      	bcc.n	8000142 <__udivsi3+0x32>
 800013c:	1212      	asrs	r2, r2, #8
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	d065      	beq.n	800020e <__udivsi3+0xfe>
 8000142:	0b03      	lsrs	r3, r0, #12
 8000144:	428b      	cmp	r3, r1
 8000146:	d319      	bcc.n	800017c <__udivsi3+0x6c>
 8000148:	e000      	b.n	800014c <__udivsi3+0x3c>
 800014a:	0a09      	lsrs	r1, r1, #8
 800014c:	0bc3      	lsrs	r3, r0, #15
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x46>
 8000152:	03cb      	lsls	r3, r1, #15
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b83      	lsrs	r3, r0, #14
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x52>
 800015e:	038b      	lsls	r3, r1, #14
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b43      	lsrs	r3, r0, #13
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x5e>
 800016a:	034b      	lsls	r3, r1, #13
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b03      	lsrs	r3, r0, #12
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x6a>
 8000176:	030b      	lsls	r3, r1, #12
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0ac3      	lsrs	r3, r0, #11
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x76>
 8000182:	02cb      	lsls	r3, r1, #11
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a83      	lsrs	r3, r0, #10
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x82>
 800018e:	028b      	lsls	r3, r1, #10
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a43      	lsrs	r3, r0, #9
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x8e>
 800019a:	024b      	lsls	r3, r1, #9
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a03      	lsrs	r3, r0, #8
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x9a>
 80001a6:	020b      	lsls	r3, r1, #8
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	d2cd      	bcs.n	800014a <__udivsi3+0x3a>
 80001ae:	09c3      	lsrs	r3, r0, #7
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xa8>
 80001b4:	01cb      	lsls	r3, r1, #7
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0983      	lsrs	r3, r0, #6
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xb4>
 80001c0:	018b      	lsls	r3, r1, #6
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0943      	lsrs	r3, r0, #5
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xc0>
 80001cc:	014b      	lsls	r3, r1, #5
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0903      	lsrs	r3, r0, #4
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xcc>
 80001d8:	010b      	lsls	r3, r1, #4
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	08c3      	lsrs	r3, r0, #3
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xd8>
 80001e4:	00cb      	lsls	r3, r1, #3
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0883      	lsrs	r3, r0, #2
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xe4>
 80001f0:	008b      	lsls	r3, r1, #2
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0843      	lsrs	r3, r0, #1
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xf0>
 80001fc:	004b      	lsls	r3, r1, #1
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	1a41      	subs	r1, r0, r1
 8000204:	d200      	bcs.n	8000208 <__udivsi3+0xf8>
 8000206:	4601      	mov	r1, r0
 8000208:	4152      	adcs	r2, r2
 800020a:	4610      	mov	r0, r2
 800020c:	4770      	bx	lr
 800020e:	e7ff      	b.n	8000210 <__udivsi3+0x100>
 8000210:	b501      	push	{r0, lr}
 8000212:	2000      	movs	r0, #0
 8000214:	f000 f8f0 	bl	80003f8 <__aeabi_idiv0>
 8000218:	bd02      	pop	{r1, pc}
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <__aeabi_uidivmod>:
 800021c:	2900      	cmp	r1, #0
 800021e:	d0f7      	beq.n	8000210 <__udivsi3+0x100>
 8000220:	e776      	b.n	8000110 <__udivsi3>
 8000222:	4770      	bx	lr

08000224 <__divsi3>:
 8000224:	4603      	mov	r3, r0
 8000226:	430b      	orrs	r3, r1
 8000228:	d47f      	bmi.n	800032a <__divsi3+0x106>
 800022a:	2200      	movs	r2, #0
 800022c:	0843      	lsrs	r3, r0, #1
 800022e:	428b      	cmp	r3, r1
 8000230:	d374      	bcc.n	800031c <__divsi3+0xf8>
 8000232:	0903      	lsrs	r3, r0, #4
 8000234:	428b      	cmp	r3, r1
 8000236:	d35f      	bcc.n	80002f8 <__divsi3+0xd4>
 8000238:	0a03      	lsrs	r3, r0, #8
 800023a:	428b      	cmp	r3, r1
 800023c:	d344      	bcc.n	80002c8 <__divsi3+0xa4>
 800023e:	0b03      	lsrs	r3, r0, #12
 8000240:	428b      	cmp	r3, r1
 8000242:	d328      	bcc.n	8000296 <__divsi3+0x72>
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d30d      	bcc.n	8000266 <__divsi3+0x42>
 800024a:	22ff      	movs	r2, #255	@ 0xff
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	ba12      	rev	r2, r2
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d302      	bcc.n	800025c <__divsi3+0x38>
 8000256:	1212      	asrs	r2, r2, #8
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	d065      	beq.n	8000328 <__divsi3+0x104>
 800025c:	0b03      	lsrs	r3, r0, #12
 800025e:	428b      	cmp	r3, r1
 8000260:	d319      	bcc.n	8000296 <__divsi3+0x72>
 8000262:	e000      	b.n	8000266 <__divsi3+0x42>
 8000264:	0a09      	lsrs	r1, r1, #8
 8000266:	0bc3      	lsrs	r3, r0, #15
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x4c>
 800026c:	03cb      	lsls	r3, r1, #15
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b83      	lsrs	r3, r0, #14
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x58>
 8000278:	038b      	lsls	r3, r1, #14
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b43      	lsrs	r3, r0, #13
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x64>
 8000284:	034b      	lsls	r3, r1, #13
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b03      	lsrs	r3, r0, #12
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x70>
 8000290:	030b      	lsls	r3, r1, #12
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0ac3      	lsrs	r3, r0, #11
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x7c>
 800029c:	02cb      	lsls	r3, r1, #11
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a83      	lsrs	r3, r0, #10
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x88>
 80002a8:	028b      	lsls	r3, r1, #10
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a43      	lsrs	r3, r0, #9
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x94>
 80002b4:	024b      	lsls	r3, r1, #9
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a03      	lsrs	r3, r0, #8
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0xa0>
 80002c0:	020b      	lsls	r3, r1, #8
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	d2cd      	bcs.n	8000264 <__divsi3+0x40>
 80002c8:	09c3      	lsrs	r3, r0, #7
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xae>
 80002ce:	01cb      	lsls	r3, r1, #7
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0983      	lsrs	r3, r0, #6
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xba>
 80002da:	018b      	lsls	r3, r1, #6
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0943      	lsrs	r3, r0, #5
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xc6>
 80002e6:	014b      	lsls	r3, r1, #5
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0903      	lsrs	r3, r0, #4
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xd2>
 80002f2:	010b      	lsls	r3, r1, #4
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	08c3      	lsrs	r3, r0, #3
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xde>
 80002fe:	00cb      	lsls	r3, r1, #3
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0883      	lsrs	r3, r0, #2
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xea>
 800030a:	008b      	lsls	r3, r1, #2
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0843      	lsrs	r3, r0, #1
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xf6>
 8000316:	004b      	lsls	r3, r1, #1
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	1a41      	subs	r1, r0, r1
 800031e:	d200      	bcs.n	8000322 <__divsi3+0xfe>
 8000320:	4601      	mov	r1, r0
 8000322:	4152      	adcs	r2, r2
 8000324:	4610      	mov	r0, r2
 8000326:	4770      	bx	lr
 8000328:	e05d      	b.n	80003e6 <__divsi3+0x1c2>
 800032a:	0fca      	lsrs	r2, r1, #31
 800032c:	d000      	beq.n	8000330 <__divsi3+0x10c>
 800032e:	4249      	negs	r1, r1
 8000330:	1003      	asrs	r3, r0, #32
 8000332:	d300      	bcc.n	8000336 <__divsi3+0x112>
 8000334:	4240      	negs	r0, r0
 8000336:	4053      	eors	r3, r2
 8000338:	2200      	movs	r2, #0
 800033a:	469c      	mov	ip, r3
 800033c:	0903      	lsrs	r3, r0, #4
 800033e:	428b      	cmp	r3, r1
 8000340:	d32d      	bcc.n	800039e <__divsi3+0x17a>
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d312      	bcc.n	800036e <__divsi3+0x14a>
 8000348:	22fc      	movs	r2, #252	@ 0xfc
 800034a:	0189      	lsls	r1, r1, #6
 800034c:	ba12      	rev	r2, r2
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d30c      	bcc.n	800036e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d308      	bcc.n	800036e <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d304      	bcc.n	800036e <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	d03a      	beq.n	80003de <__divsi3+0x1ba>
 8000368:	1192      	asrs	r2, r2, #6
 800036a:	e000      	b.n	800036e <__divsi3+0x14a>
 800036c:	0989      	lsrs	r1, r1, #6
 800036e:	09c3      	lsrs	r3, r0, #7
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x154>
 8000374:	01cb      	lsls	r3, r1, #7
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0983      	lsrs	r3, r0, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x160>
 8000380:	018b      	lsls	r3, r1, #6
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0943      	lsrs	r3, r0, #5
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x16c>
 800038c:	014b      	lsls	r3, r1, #5
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0903      	lsrs	r3, r0, #4
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x178>
 8000398:	010b      	lsls	r3, r1, #4
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	08c3      	lsrs	r3, r0, #3
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x184>
 80003a4:	00cb      	lsls	r3, r1, #3
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0883      	lsrs	r3, r0, #2
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x190>
 80003b0:	008b      	lsls	r3, r1, #2
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	d2d9      	bcs.n	800036c <__divsi3+0x148>
 80003b8:	0843      	lsrs	r3, r0, #1
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d301      	bcc.n	80003c2 <__divsi3+0x19e>
 80003be:	004b      	lsls	r3, r1, #1
 80003c0:	1ac0      	subs	r0, r0, r3
 80003c2:	4152      	adcs	r2, r2
 80003c4:	1a41      	subs	r1, r0, r1
 80003c6:	d200      	bcs.n	80003ca <__divsi3+0x1a6>
 80003c8:	4601      	mov	r1, r0
 80003ca:	4663      	mov	r3, ip
 80003cc:	4152      	adcs	r2, r2
 80003ce:	105b      	asrs	r3, r3, #1
 80003d0:	4610      	mov	r0, r2
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x1b4>
 80003d4:	4240      	negs	r0, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d500      	bpl.n	80003dc <__divsi3+0x1b8>
 80003da:	4249      	negs	r1, r1
 80003dc:	4770      	bx	lr
 80003de:	4663      	mov	r3, ip
 80003e0:	105b      	asrs	r3, r3, #1
 80003e2:	d300      	bcc.n	80003e6 <__divsi3+0x1c2>
 80003e4:	4240      	negs	r0, r0
 80003e6:	b501      	push	{r0, lr}
 80003e8:	2000      	movs	r0, #0
 80003ea:	f000 f805 	bl	80003f8 <__aeabi_idiv0>
 80003ee:	bd02      	pop	{r1, pc}

080003f0 <__aeabi_idivmod>:
 80003f0:	2900      	cmp	r1, #0
 80003f2:	d0f8      	beq.n	80003e6 <__divsi3+0x1c2>
 80003f4:	e716      	b.n	8000224 <__divsi3>
 80003f6:	4770      	bx	lr

080003f8 <__aeabi_idiv0>:
 80003f8:	4770      	bx	lr
 80003fa:	46c0      	nop			@ (mov r8, r8)

080003fc <__aeabi_cfrcmple>:
 80003fc:	4684      	mov	ip, r0
 80003fe:	0008      	movs	r0, r1
 8000400:	4661      	mov	r1, ip
 8000402:	e7ff      	b.n	8000404 <__aeabi_cfcmpeq>

08000404 <__aeabi_cfcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f000 fbc3 	bl	8000b90 <__lesf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cfcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_fcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 fb4b 	bl	8000ab0 <__eqsf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_fcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f000 fbb5 	bl	8000b90 <__lesf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_fcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__aeabi_fcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f000 fbab 	bl	8000b90 <__lesf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_fcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			@ (mov r8, r8)

08000448 <__aeabi_fcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 fb59 	bl	8000b00 <__gesf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_fcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			@ (mov r8, r8)

0800045c <__aeabi_fcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 fb4f 	bl	8000b00 <__gesf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_fcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			@ (mov r8, r8)

08000470 <__aeabi_f2uiz>:
 8000470:	219e      	movs	r1, #158	@ 0x9e
 8000472:	b510      	push	{r4, lr}
 8000474:	05c9      	lsls	r1, r1, #23
 8000476:	1c04      	adds	r4, r0, #0
 8000478:	f7ff fff0 	bl	800045c <__aeabi_fcmpge>
 800047c:	2800      	cmp	r0, #0
 800047e:	d103      	bne.n	8000488 <__aeabi_f2uiz+0x18>
 8000480:	1c20      	adds	r0, r4, #0
 8000482:	f000 ff8b 	bl	800139c <__aeabi_f2iz>
 8000486:	bd10      	pop	{r4, pc}
 8000488:	219e      	movs	r1, #158	@ 0x9e
 800048a:	1c20      	adds	r0, r4, #0
 800048c:	05c9      	lsls	r1, r1, #23
 800048e:	f000 fd21 	bl	8000ed4 <__aeabi_fsub>
 8000492:	f000 ff83 	bl	800139c <__aeabi_f2iz>
 8000496:	2380      	movs	r3, #128	@ 0x80
 8000498:	061b      	lsls	r3, r3, #24
 800049a:	469c      	mov	ip, r3
 800049c:	4460      	add	r0, ip
 800049e:	e7f2      	b.n	8000486 <__aeabi_f2uiz+0x16>

080004a0 <__aeabi_fadd>:
 80004a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004a2:	024b      	lsls	r3, r1, #9
 80004a4:	0a5a      	lsrs	r2, r3, #9
 80004a6:	4694      	mov	ip, r2
 80004a8:	004a      	lsls	r2, r1, #1
 80004aa:	0fc9      	lsrs	r1, r1, #31
 80004ac:	46ce      	mov	lr, r9
 80004ae:	4647      	mov	r7, r8
 80004b0:	4689      	mov	r9, r1
 80004b2:	0045      	lsls	r5, r0, #1
 80004b4:	0246      	lsls	r6, r0, #9
 80004b6:	0e2d      	lsrs	r5, r5, #24
 80004b8:	0e12      	lsrs	r2, r2, #24
 80004ba:	b580      	push	{r7, lr}
 80004bc:	0999      	lsrs	r1, r3, #6
 80004be:	0a77      	lsrs	r7, r6, #9
 80004c0:	0fc4      	lsrs	r4, r0, #31
 80004c2:	09b6      	lsrs	r6, r6, #6
 80004c4:	1aab      	subs	r3, r5, r2
 80004c6:	454c      	cmp	r4, r9
 80004c8:	d020      	beq.n	800050c <__aeabi_fadd+0x6c>
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	dd0c      	ble.n	80004e8 <__aeabi_fadd+0x48>
 80004ce:	2a00      	cmp	r2, #0
 80004d0:	d134      	bne.n	800053c <__aeabi_fadd+0x9c>
 80004d2:	2900      	cmp	r1, #0
 80004d4:	d02a      	beq.n	800052c <__aeabi_fadd+0x8c>
 80004d6:	1e5a      	subs	r2, r3, #1
 80004d8:	2b01      	cmp	r3, #1
 80004da:	d100      	bne.n	80004de <__aeabi_fadd+0x3e>
 80004dc:	e08f      	b.n	80005fe <__aeabi_fadd+0x15e>
 80004de:	2bff      	cmp	r3, #255	@ 0xff
 80004e0:	d100      	bne.n	80004e4 <__aeabi_fadd+0x44>
 80004e2:	e0cd      	b.n	8000680 <__aeabi_fadd+0x1e0>
 80004e4:	0013      	movs	r3, r2
 80004e6:	e02f      	b.n	8000548 <__aeabi_fadd+0xa8>
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d060      	beq.n	80005ae <__aeabi_fadd+0x10e>
 80004ec:	1b53      	subs	r3, r2, r5
 80004ee:	2d00      	cmp	r5, #0
 80004f0:	d000      	beq.n	80004f4 <__aeabi_fadd+0x54>
 80004f2:	e0ee      	b.n	80006d2 <__aeabi_fadd+0x232>
 80004f4:	2e00      	cmp	r6, #0
 80004f6:	d100      	bne.n	80004fa <__aeabi_fadd+0x5a>
 80004f8:	e13e      	b.n	8000778 <__aeabi_fadd+0x2d8>
 80004fa:	1e5c      	subs	r4, r3, #1
 80004fc:	2b01      	cmp	r3, #1
 80004fe:	d100      	bne.n	8000502 <__aeabi_fadd+0x62>
 8000500:	e16b      	b.n	80007da <__aeabi_fadd+0x33a>
 8000502:	2bff      	cmp	r3, #255	@ 0xff
 8000504:	d100      	bne.n	8000508 <__aeabi_fadd+0x68>
 8000506:	e0b9      	b.n	800067c <__aeabi_fadd+0x1dc>
 8000508:	0023      	movs	r3, r4
 800050a:	e0e7      	b.n	80006dc <__aeabi_fadd+0x23c>
 800050c:	2b00      	cmp	r3, #0
 800050e:	dc00      	bgt.n	8000512 <__aeabi_fadd+0x72>
 8000510:	e0a4      	b.n	800065c <__aeabi_fadd+0x1bc>
 8000512:	2a00      	cmp	r2, #0
 8000514:	d069      	beq.n	80005ea <__aeabi_fadd+0x14a>
 8000516:	2dff      	cmp	r5, #255	@ 0xff
 8000518:	d100      	bne.n	800051c <__aeabi_fadd+0x7c>
 800051a:	e0b1      	b.n	8000680 <__aeabi_fadd+0x1e0>
 800051c:	2280      	movs	r2, #128	@ 0x80
 800051e:	04d2      	lsls	r2, r2, #19
 8000520:	4311      	orrs	r1, r2
 8000522:	2b1b      	cmp	r3, #27
 8000524:	dc00      	bgt.n	8000528 <__aeabi_fadd+0x88>
 8000526:	e0e9      	b.n	80006fc <__aeabi_fadd+0x25c>
 8000528:	002b      	movs	r3, r5
 800052a:	3605      	adds	r6, #5
 800052c:	08f7      	lsrs	r7, r6, #3
 800052e:	2bff      	cmp	r3, #255	@ 0xff
 8000530:	d100      	bne.n	8000534 <__aeabi_fadd+0x94>
 8000532:	e0a5      	b.n	8000680 <__aeabi_fadd+0x1e0>
 8000534:	027a      	lsls	r2, r7, #9
 8000536:	0a52      	lsrs	r2, r2, #9
 8000538:	b2d8      	uxtb	r0, r3
 800053a:	e030      	b.n	800059e <__aeabi_fadd+0xfe>
 800053c:	2dff      	cmp	r5, #255	@ 0xff
 800053e:	d100      	bne.n	8000542 <__aeabi_fadd+0xa2>
 8000540:	e09e      	b.n	8000680 <__aeabi_fadd+0x1e0>
 8000542:	2280      	movs	r2, #128	@ 0x80
 8000544:	04d2      	lsls	r2, r2, #19
 8000546:	4311      	orrs	r1, r2
 8000548:	2001      	movs	r0, #1
 800054a:	2b1b      	cmp	r3, #27
 800054c:	dc08      	bgt.n	8000560 <__aeabi_fadd+0xc0>
 800054e:	0008      	movs	r0, r1
 8000550:	2220      	movs	r2, #32
 8000552:	40d8      	lsrs	r0, r3
 8000554:	1ad3      	subs	r3, r2, r3
 8000556:	4099      	lsls	r1, r3
 8000558:	000b      	movs	r3, r1
 800055a:	1e5a      	subs	r2, r3, #1
 800055c:	4193      	sbcs	r3, r2
 800055e:	4318      	orrs	r0, r3
 8000560:	1a36      	subs	r6, r6, r0
 8000562:	0173      	lsls	r3, r6, #5
 8000564:	d400      	bmi.n	8000568 <__aeabi_fadd+0xc8>
 8000566:	e071      	b.n	800064c <__aeabi_fadd+0x1ac>
 8000568:	01b6      	lsls	r6, r6, #6
 800056a:	09b7      	lsrs	r7, r6, #6
 800056c:	0038      	movs	r0, r7
 800056e:	f001 fe93 	bl	8002298 <__clzsi2>
 8000572:	003b      	movs	r3, r7
 8000574:	3805      	subs	r0, #5
 8000576:	4083      	lsls	r3, r0
 8000578:	4285      	cmp	r5, r0
 800057a:	dd4d      	ble.n	8000618 <__aeabi_fadd+0x178>
 800057c:	4eb4      	ldr	r6, [pc, #720]	@ (8000850 <__aeabi_fadd+0x3b0>)
 800057e:	1a2d      	subs	r5, r5, r0
 8000580:	401e      	ands	r6, r3
 8000582:	075a      	lsls	r2, r3, #29
 8000584:	d068      	beq.n	8000658 <__aeabi_fadd+0x1b8>
 8000586:	220f      	movs	r2, #15
 8000588:	4013      	ands	r3, r2
 800058a:	2b04      	cmp	r3, #4
 800058c:	d064      	beq.n	8000658 <__aeabi_fadd+0x1b8>
 800058e:	3604      	adds	r6, #4
 8000590:	0173      	lsls	r3, r6, #5
 8000592:	d561      	bpl.n	8000658 <__aeabi_fadd+0x1b8>
 8000594:	1c68      	adds	r0, r5, #1
 8000596:	2dfe      	cmp	r5, #254	@ 0xfe
 8000598:	d154      	bne.n	8000644 <__aeabi_fadd+0x1a4>
 800059a:	20ff      	movs	r0, #255	@ 0xff
 800059c:	2200      	movs	r2, #0
 800059e:	05c0      	lsls	r0, r0, #23
 80005a0:	4310      	orrs	r0, r2
 80005a2:	07e4      	lsls	r4, r4, #31
 80005a4:	4320      	orrs	r0, r4
 80005a6:	bcc0      	pop	{r6, r7}
 80005a8:	46b9      	mov	r9, r7
 80005aa:	46b0      	mov	r8, r6
 80005ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005ae:	22fe      	movs	r2, #254	@ 0xfe
 80005b0:	4690      	mov	r8, r2
 80005b2:	1c68      	adds	r0, r5, #1
 80005b4:	0002      	movs	r2, r0
 80005b6:	4640      	mov	r0, r8
 80005b8:	4210      	tst	r0, r2
 80005ba:	d16b      	bne.n	8000694 <__aeabi_fadd+0x1f4>
 80005bc:	2d00      	cmp	r5, #0
 80005be:	d000      	beq.n	80005c2 <__aeabi_fadd+0x122>
 80005c0:	e0dd      	b.n	800077e <__aeabi_fadd+0x2de>
 80005c2:	2e00      	cmp	r6, #0
 80005c4:	d100      	bne.n	80005c8 <__aeabi_fadd+0x128>
 80005c6:	e102      	b.n	80007ce <__aeabi_fadd+0x32e>
 80005c8:	2900      	cmp	r1, #0
 80005ca:	d0b3      	beq.n	8000534 <__aeabi_fadd+0x94>
 80005cc:	2280      	movs	r2, #128	@ 0x80
 80005ce:	1a77      	subs	r7, r6, r1
 80005d0:	04d2      	lsls	r2, r2, #19
 80005d2:	4217      	tst	r7, r2
 80005d4:	d100      	bne.n	80005d8 <__aeabi_fadd+0x138>
 80005d6:	e136      	b.n	8000846 <__aeabi_fadd+0x3a6>
 80005d8:	464c      	mov	r4, r9
 80005da:	1b8e      	subs	r6, r1, r6
 80005dc:	d061      	beq.n	80006a2 <__aeabi_fadd+0x202>
 80005de:	2001      	movs	r0, #1
 80005e0:	4216      	tst	r6, r2
 80005e2:	d130      	bne.n	8000646 <__aeabi_fadd+0x1a6>
 80005e4:	2300      	movs	r3, #0
 80005e6:	08f7      	lsrs	r7, r6, #3
 80005e8:	e7a4      	b.n	8000534 <__aeabi_fadd+0x94>
 80005ea:	2900      	cmp	r1, #0
 80005ec:	d09e      	beq.n	800052c <__aeabi_fadd+0x8c>
 80005ee:	1e5a      	subs	r2, r3, #1
 80005f0:	2b01      	cmp	r3, #1
 80005f2:	d100      	bne.n	80005f6 <__aeabi_fadd+0x156>
 80005f4:	e0ca      	b.n	800078c <__aeabi_fadd+0x2ec>
 80005f6:	2bff      	cmp	r3, #255	@ 0xff
 80005f8:	d042      	beq.n	8000680 <__aeabi_fadd+0x1e0>
 80005fa:	0013      	movs	r3, r2
 80005fc:	e791      	b.n	8000522 <__aeabi_fadd+0x82>
 80005fe:	1a71      	subs	r1, r6, r1
 8000600:	014b      	lsls	r3, r1, #5
 8000602:	d400      	bmi.n	8000606 <__aeabi_fadd+0x166>
 8000604:	e0d1      	b.n	80007aa <__aeabi_fadd+0x30a>
 8000606:	018f      	lsls	r7, r1, #6
 8000608:	09bf      	lsrs	r7, r7, #6
 800060a:	0038      	movs	r0, r7
 800060c:	f001 fe44 	bl	8002298 <__clzsi2>
 8000610:	003b      	movs	r3, r7
 8000612:	3805      	subs	r0, #5
 8000614:	4083      	lsls	r3, r0
 8000616:	2501      	movs	r5, #1
 8000618:	2220      	movs	r2, #32
 800061a:	1b40      	subs	r0, r0, r5
 800061c:	3001      	adds	r0, #1
 800061e:	1a12      	subs	r2, r2, r0
 8000620:	001e      	movs	r6, r3
 8000622:	4093      	lsls	r3, r2
 8000624:	40c6      	lsrs	r6, r0
 8000626:	1e5a      	subs	r2, r3, #1
 8000628:	4193      	sbcs	r3, r2
 800062a:	431e      	orrs	r6, r3
 800062c:	d039      	beq.n	80006a2 <__aeabi_fadd+0x202>
 800062e:	0773      	lsls	r3, r6, #29
 8000630:	d100      	bne.n	8000634 <__aeabi_fadd+0x194>
 8000632:	e11b      	b.n	800086c <__aeabi_fadd+0x3cc>
 8000634:	230f      	movs	r3, #15
 8000636:	2500      	movs	r5, #0
 8000638:	4033      	ands	r3, r6
 800063a:	2b04      	cmp	r3, #4
 800063c:	d1a7      	bne.n	800058e <__aeabi_fadd+0xee>
 800063e:	2001      	movs	r0, #1
 8000640:	0172      	lsls	r2, r6, #5
 8000642:	d57c      	bpl.n	800073e <__aeabi_fadd+0x29e>
 8000644:	b2c0      	uxtb	r0, r0
 8000646:	01b2      	lsls	r2, r6, #6
 8000648:	0a52      	lsrs	r2, r2, #9
 800064a:	e7a8      	b.n	800059e <__aeabi_fadd+0xfe>
 800064c:	0773      	lsls	r3, r6, #29
 800064e:	d003      	beq.n	8000658 <__aeabi_fadd+0x1b8>
 8000650:	230f      	movs	r3, #15
 8000652:	4033      	ands	r3, r6
 8000654:	2b04      	cmp	r3, #4
 8000656:	d19a      	bne.n	800058e <__aeabi_fadd+0xee>
 8000658:	002b      	movs	r3, r5
 800065a:	e767      	b.n	800052c <__aeabi_fadd+0x8c>
 800065c:	2b00      	cmp	r3, #0
 800065e:	d023      	beq.n	80006a8 <__aeabi_fadd+0x208>
 8000660:	1b53      	subs	r3, r2, r5
 8000662:	2d00      	cmp	r5, #0
 8000664:	d17b      	bne.n	800075e <__aeabi_fadd+0x2be>
 8000666:	2e00      	cmp	r6, #0
 8000668:	d100      	bne.n	800066c <__aeabi_fadd+0x1cc>
 800066a:	e086      	b.n	800077a <__aeabi_fadd+0x2da>
 800066c:	1e5d      	subs	r5, r3, #1
 800066e:	2b01      	cmp	r3, #1
 8000670:	d100      	bne.n	8000674 <__aeabi_fadd+0x1d4>
 8000672:	e08b      	b.n	800078c <__aeabi_fadd+0x2ec>
 8000674:	2bff      	cmp	r3, #255	@ 0xff
 8000676:	d002      	beq.n	800067e <__aeabi_fadd+0x1de>
 8000678:	002b      	movs	r3, r5
 800067a:	e075      	b.n	8000768 <__aeabi_fadd+0x2c8>
 800067c:	464c      	mov	r4, r9
 800067e:	4667      	mov	r7, ip
 8000680:	2f00      	cmp	r7, #0
 8000682:	d100      	bne.n	8000686 <__aeabi_fadd+0x1e6>
 8000684:	e789      	b.n	800059a <__aeabi_fadd+0xfa>
 8000686:	2280      	movs	r2, #128	@ 0x80
 8000688:	03d2      	lsls	r2, r2, #15
 800068a:	433a      	orrs	r2, r7
 800068c:	0252      	lsls	r2, r2, #9
 800068e:	20ff      	movs	r0, #255	@ 0xff
 8000690:	0a52      	lsrs	r2, r2, #9
 8000692:	e784      	b.n	800059e <__aeabi_fadd+0xfe>
 8000694:	1a77      	subs	r7, r6, r1
 8000696:	017b      	lsls	r3, r7, #5
 8000698:	d46b      	bmi.n	8000772 <__aeabi_fadd+0x2d2>
 800069a:	2f00      	cmp	r7, #0
 800069c:	d000      	beq.n	80006a0 <__aeabi_fadd+0x200>
 800069e:	e765      	b.n	800056c <__aeabi_fadd+0xcc>
 80006a0:	2400      	movs	r4, #0
 80006a2:	2000      	movs	r0, #0
 80006a4:	2200      	movs	r2, #0
 80006a6:	e77a      	b.n	800059e <__aeabi_fadd+0xfe>
 80006a8:	22fe      	movs	r2, #254	@ 0xfe
 80006aa:	1c6b      	adds	r3, r5, #1
 80006ac:	421a      	tst	r2, r3
 80006ae:	d149      	bne.n	8000744 <__aeabi_fadd+0x2a4>
 80006b0:	2d00      	cmp	r5, #0
 80006b2:	d000      	beq.n	80006b6 <__aeabi_fadd+0x216>
 80006b4:	e09f      	b.n	80007f6 <__aeabi_fadd+0x356>
 80006b6:	2e00      	cmp	r6, #0
 80006b8:	d100      	bne.n	80006bc <__aeabi_fadd+0x21c>
 80006ba:	e0ba      	b.n	8000832 <__aeabi_fadd+0x392>
 80006bc:	2900      	cmp	r1, #0
 80006be:	d100      	bne.n	80006c2 <__aeabi_fadd+0x222>
 80006c0:	e0cf      	b.n	8000862 <__aeabi_fadd+0x3c2>
 80006c2:	1872      	adds	r2, r6, r1
 80006c4:	0153      	lsls	r3, r2, #5
 80006c6:	d400      	bmi.n	80006ca <__aeabi_fadd+0x22a>
 80006c8:	e0cd      	b.n	8000866 <__aeabi_fadd+0x3c6>
 80006ca:	0192      	lsls	r2, r2, #6
 80006cc:	2001      	movs	r0, #1
 80006ce:	0a52      	lsrs	r2, r2, #9
 80006d0:	e765      	b.n	800059e <__aeabi_fadd+0xfe>
 80006d2:	2aff      	cmp	r2, #255	@ 0xff
 80006d4:	d0d2      	beq.n	800067c <__aeabi_fadd+0x1dc>
 80006d6:	2080      	movs	r0, #128	@ 0x80
 80006d8:	04c0      	lsls	r0, r0, #19
 80006da:	4306      	orrs	r6, r0
 80006dc:	2001      	movs	r0, #1
 80006de:	2b1b      	cmp	r3, #27
 80006e0:	dc08      	bgt.n	80006f4 <__aeabi_fadd+0x254>
 80006e2:	0030      	movs	r0, r6
 80006e4:	2420      	movs	r4, #32
 80006e6:	40d8      	lsrs	r0, r3
 80006e8:	1ae3      	subs	r3, r4, r3
 80006ea:	409e      	lsls	r6, r3
 80006ec:	0033      	movs	r3, r6
 80006ee:	1e5c      	subs	r4, r3, #1
 80006f0:	41a3      	sbcs	r3, r4
 80006f2:	4318      	orrs	r0, r3
 80006f4:	464c      	mov	r4, r9
 80006f6:	0015      	movs	r5, r2
 80006f8:	1a0e      	subs	r6, r1, r0
 80006fa:	e732      	b.n	8000562 <__aeabi_fadd+0xc2>
 80006fc:	0008      	movs	r0, r1
 80006fe:	2220      	movs	r2, #32
 8000700:	40d8      	lsrs	r0, r3
 8000702:	1ad3      	subs	r3, r2, r3
 8000704:	4099      	lsls	r1, r3
 8000706:	000b      	movs	r3, r1
 8000708:	1e5a      	subs	r2, r3, #1
 800070a:	4193      	sbcs	r3, r2
 800070c:	4303      	orrs	r3, r0
 800070e:	18f6      	adds	r6, r6, r3
 8000710:	0173      	lsls	r3, r6, #5
 8000712:	d59b      	bpl.n	800064c <__aeabi_fadd+0x1ac>
 8000714:	3501      	adds	r5, #1
 8000716:	2dff      	cmp	r5, #255	@ 0xff
 8000718:	d100      	bne.n	800071c <__aeabi_fadd+0x27c>
 800071a:	e73e      	b.n	800059a <__aeabi_fadd+0xfa>
 800071c:	2301      	movs	r3, #1
 800071e:	494d      	ldr	r1, [pc, #308]	@ (8000854 <__aeabi_fadd+0x3b4>)
 8000720:	0872      	lsrs	r2, r6, #1
 8000722:	4033      	ands	r3, r6
 8000724:	400a      	ands	r2, r1
 8000726:	431a      	orrs	r2, r3
 8000728:	0016      	movs	r6, r2
 800072a:	0753      	lsls	r3, r2, #29
 800072c:	d004      	beq.n	8000738 <__aeabi_fadd+0x298>
 800072e:	230f      	movs	r3, #15
 8000730:	4013      	ands	r3, r2
 8000732:	2b04      	cmp	r3, #4
 8000734:	d000      	beq.n	8000738 <__aeabi_fadd+0x298>
 8000736:	e72a      	b.n	800058e <__aeabi_fadd+0xee>
 8000738:	0173      	lsls	r3, r6, #5
 800073a:	d500      	bpl.n	800073e <__aeabi_fadd+0x29e>
 800073c:	e72a      	b.n	8000594 <__aeabi_fadd+0xf4>
 800073e:	002b      	movs	r3, r5
 8000740:	08f7      	lsrs	r7, r6, #3
 8000742:	e6f7      	b.n	8000534 <__aeabi_fadd+0x94>
 8000744:	2bff      	cmp	r3, #255	@ 0xff
 8000746:	d100      	bne.n	800074a <__aeabi_fadd+0x2aa>
 8000748:	e727      	b.n	800059a <__aeabi_fadd+0xfa>
 800074a:	1871      	adds	r1, r6, r1
 800074c:	0849      	lsrs	r1, r1, #1
 800074e:	074a      	lsls	r2, r1, #29
 8000750:	d02f      	beq.n	80007b2 <__aeabi_fadd+0x312>
 8000752:	220f      	movs	r2, #15
 8000754:	400a      	ands	r2, r1
 8000756:	2a04      	cmp	r2, #4
 8000758:	d02b      	beq.n	80007b2 <__aeabi_fadd+0x312>
 800075a:	1d0e      	adds	r6, r1, #4
 800075c:	e6e6      	b.n	800052c <__aeabi_fadd+0x8c>
 800075e:	2aff      	cmp	r2, #255	@ 0xff
 8000760:	d08d      	beq.n	800067e <__aeabi_fadd+0x1de>
 8000762:	2080      	movs	r0, #128	@ 0x80
 8000764:	04c0      	lsls	r0, r0, #19
 8000766:	4306      	orrs	r6, r0
 8000768:	2b1b      	cmp	r3, #27
 800076a:	dd24      	ble.n	80007b6 <__aeabi_fadd+0x316>
 800076c:	0013      	movs	r3, r2
 800076e:	1d4e      	adds	r6, r1, #5
 8000770:	e6dc      	b.n	800052c <__aeabi_fadd+0x8c>
 8000772:	464c      	mov	r4, r9
 8000774:	1b8f      	subs	r7, r1, r6
 8000776:	e6f9      	b.n	800056c <__aeabi_fadd+0xcc>
 8000778:	464c      	mov	r4, r9
 800077a:	000e      	movs	r6, r1
 800077c:	e6d6      	b.n	800052c <__aeabi_fadd+0x8c>
 800077e:	2e00      	cmp	r6, #0
 8000780:	d149      	bne.n	8000816 <__aeabi_fadd+0x376>
 8000782:	2900      	cmp	r1, #0
 8000784:	d068      	beq.n	8000858 <__aeabi_fadd+0x3b8>
 8000786:	4667      	mov	r7, ip
 8000788:	464c      	mov	r4, r9
 800078a:	e77c      	b.n	8000686 <__aeabi_fadd+0x1e6>
 800078c:	1870      	adds	r0, r6, r1
 800078e:	0143      	lsls	r3, r0, #5
 8000790:	d574      	bpl.n	800087c <__aeabi_fadd+0x3dc>
 8000792:	4930      	ldr	r1, [pc, #192]	@ (8000854 <__aeabi_fadd+0x3b4>)
 8000794:	0840      	lsrs	r0, r0, #1
 8000796:	4001      	ands	r1, r0
 8000798:	0743      	lsls	r3, r0, #29
 800079a:	d009      	beq.n	80007b0 <__aeabi_fadd+0x310>
 800079c:	230f      	movs	r3, #15
 800079e:	4003      	ands	r3, r0
 80007a0:	2b04      	cmp	r3, #4
 80007a2:	d005      	beq.n	80007b0 <__aeabi_fadd+0x310>
 80007a4:	2302      	movs	r3, #2
 80007a6:	1d0e      	adds	r6, r1, #4
 80007a8:	e6c0      	b.n	800052c <__aeabi_fadd+0x8c>
 80007aa:	2301      	movs	r3, #1
 80007ac:	08cf      	lsrs	r7, r1, #3
 80007ae:	e6c1      	b.n	8000534 <__aeabi_fadd+0x94>
 80007b0:	2302      	movs	r3, #2
 80007b2:	08cf      	lsrs	r7, r1, #3
 80007b4:	e6be      	b.n	8000534 <__aeabi_fadd+0x94>
 80007b6:	2520      	movs	r5, #32
 80007b8:	0030      	movs	r0, r6
 80007ba:	40d8      	lsrs	r0, r3
 80007bc:	1aeb      	subs	r3, r5, r3
 80007be:	409e      	lsls	r6, r3
 80007c0:	0033      	movs	r3, r6
 80007c2:	1e5d      	subs	r5, r3, #1
 80007c4:	41ab      	sbcs	r3, r5
 80007c6:	4303      	orrs	r3, r0
 80007c8:	0015      	movs	r5, r2
 80007ca:	185e      	adds	r6, r3, r1
 80007cc:	e7a0      	b.n	8000710 <__aeabi_fadd+0x270>
 80007ce:	2900      	cmp	r1, #0
 80007d0:	d100      	bne.n	80007d4 <__aeabi_fadd+0x334>
 80007d2:	e765      	b.n	80006a0 <__aeabi_fadd+0x200>
 80007d4:	464c      	mov	r4, r9
 80007d6:	4667      	mov	r7, ip
 80007d8:	e6ac      	b.n	8000534 <__aeabi_fadd+0x94>
 80007da:	1b8f      	subs	r7, r1, r6
 80007dc:	017b      	lsls	r3, r7, #5
 80007de:	d52e      	bpl.n	800083e <__aeabi_fadd+0x39e>
 80007e0:	01bf      	lsls	r7, r7, #6
 80007e2:	09bf      	lsrs	r7, r7, #6
 80007e4:	0038      	movs	r0, r7
 80007e6:	f001 fd57 	bl	8002298 <__clzsi2>
 80007ea:	003b      	movs	r3, r7
 80007ec:	3805      	subs	r0, #5
 80007ee:	4083      	lsls	r3, r0
 80007f0:	464c      	mov	r4, r9
 80007f2:	3501      	adds	r5, #1
 80007f4:	e710      	b.n	8000618 <__aeabi_fadd+0x178>
 80007f6:	2e00      	cmp	r6, #0
 80007f8:	d100      	bne.n	80007fc <__aeabi_fadd+0x35c>
 80007fa:	e740      	b.n	800067e <__aeabi_fadd+0x1de>
 80007fc:	2900      	cmp	r1, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_fadd+0x362>
 8000800:	e741      	b.n	8000686 <__aeabi_fadd+0x1e6>
 8000802:	2380      	movs	r3, #128	@ 0x80
 8000804:	03db      	lsls	r3, r3, #15
 8000806:	429f      	cmp	r7, r3
 8000808:	d200      	bcs.n	800080c <__aeabi_fadd+0x36c>
 800080a:	e73c      	b.n	8000686 <__aeabi_fadd+0x1e6>
 800080c:	459c      	cmp	ip, r3
 800080e:	d300      	bcc.n	8000812 <__aeabi_fadd+0x372>
 8000810:	e739      	b.n	8000686 <__aeabi_fadd+0x1e6>
 8000812:	4667      	mov	r7, ip
 8000814:	e737      	b.n	8000686 <__aeabi_fadd+0x1e6>
 8000816:	2900      	cmp	r1, #0
 8000818:	d100      	bne.n	800081c <__aeabi_fadd+0x37c>
 800081a:	e734      	b.n	8000686 <__aeabi_fadd+0x1e6>
 800081c:	2380      	movs	r3, #128	@ 0x80
 800081e:	03db      	lsls	r3, r3, #15
 8000820:	429f      	cmp	r7, r3
 8000822:	d200      	bcs.n	8000826 <__aeabi_fadd+0x386>
 8000824:	e72f      	b.n	8000686 <__aeabi_fadd+0x1e6>
 8000826:	459c      	cmp	ip, r3
 8000828:	d300      	bcc.n	800082c <__aeabi_fadd+0x38c>
 800082a:	e72c      	b.n	8000686 <__aeabi_fadd+0x1e6>
 800082c:	464c      	mov	r4, r9
 800082e:	4667      	mov	r7, ip
 8000830:	e729      	b.n	8000686 <__aeabi_fadd+0x1e6>
 8000832:	2900      	cmp	r1, #0
 8000834:	d100      	bne.n	8000838 <__aeabi_fadd+0x398>
 8000836:	e734      	b.n	80006a2 <__aeabi_fadd+0x202>
 8000838:	2300      	movs	r3, #0
 800083a:	08cf      	lsrs	r7, r1, #3
 800083c:	e67a      	b.n	8000534 <__aeabi_fadd+0x94>
 800083e:	464c      	mov	r4, r9
 8000840:	2301      	movs	r3, #1
 8000842:	08ff      	lsrs	r7, r7, #3
 8000844:	e676      	b.n	8000534 <__aeabi_fadd+0x94>
 8000846:	2f00      	cmp	r7, #0
 8000848:	d100      	bne.n	800084c <__aeabi_fadd+0x3ac>
 800084a:	e729      	b.n	80006a0 <__aeabi_fadd+0x200>
 800084c:	08ff      	lsrs	r7, r7, #3
 800084e:	e671      	b.n	8000534 <__aeabi_fadd+0x94>
 8000850:	fbffffff 	.word	0xfbffffff
 8000854:	7dffffff 	.word	0x7dffffff
 8000858:	2280      	movs	r2, #128	@ 0x80
 800085a:	2400      	movs	r4, #0
 800085c:	20ff      	movs	r0, #255	@ 0xff
 800085e:	03d2      	lsls	r2, r2, #15
 8000860:	e69d      	b.n	800059e <__aeabi_fadd+0xfe>
 8000862:	2300      	movs	r3, #0
 8000864:	e666      	b.n	8000534 <__aeabi_fadd+0x94>
 8000866:	2300      	movs	r3, #0
 8000868:	08d7      	lsrs	r7, r2, #3
 800086a:	e663      	b.n	8000534 <__aeabi_fadd+0x94>
 800086c:	2001      	movs	r0, #1
 800086e:	0172      	lsls	r2, r6, #5
 8000870:	d500      	bpl.n	8000874 <__aeabi_fadd+0x3d4>
 8000872:	e6e7      	b.n	8000644 <__aeabi_fadd+0x1a4>
 8000874:	0031      	movs	r1, r6
 8000876:	2300      	movs	r3, #0
 8000878:	08cf      	lsrs	r7, r1, #3
 800087a:	e65b      	b.n	8000534 <__aeabi_fadd+0x94>
 800087c:	2301      	movs	r3, #1
 800087e:	08c7      	lsrs	r7, r0, #3
 8000880:	e658      	b.n	8000534 <__aeabi_fadd+0x94>
 8000882:	46c0      	nop			@ (mov r8, r8)

08000884 <__aeabi_fdiv>:
 8000884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000886:	4646      	mov	r6, r8
 8000888:	464f      	mov	r7, r9
 800088a:	46d6      	mov	lr, sl
 800088c:	0245      	lsls	r5, r0, #9
 800088e:	b5c0      	push	{r6, r7, lr}
 8000890:	0fc3      	lsrs	r3, r0, #31
 8000892:	0047      	lsls	r7, r0, #1
 8000894:	4698      	mov	r8, r3
 8000896:	1c0e      	adds	r6, r1, #0
 8000898:	0a6d      	lsrs	r5, r5, #9
 800089a:	0e3f      	lsrs	r7, r7, #24
 800089c:	d05b      	beq.n	8000956 <__aeabi_fdiv+0xd2>
 800089e:	2fff      	cmp	r7, #255	@ 0xff
 80008a0:	d021      	beq.n	80008e6 <__aeabi_fdiv+0x62>
 80008a2:	2380      	movs	r3, #128	@ 0x80
 80008a4:	00ed      	lsls	r5, r5, #3
 80008a6:	04db      	lsls	r3, r3, #19
 80008a8:	431d      	orrs	r5, r3
 80008aa:	2300      	movs	r3, #0
 80008ac:	4699      	mov	r9, r3
 80008ae:	469a      	mov	sl, r3
 80008b0:	3f7f      	subs	r7, #127	@ 0x7f
 80008b2:	0274      	lsls	r4, r6, #9
 80008b4:	0073      	lsls	r3, r6, #1
 80008b6:	0a64      	lsrs	r4, r4, #9
 80008b8:	0e1b      	lsrs	r3, r3, #24
 80008ba:	0ff6      	lsrs	r6, r6, #31
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d020      	beq.n	8000902 <__aeabi_fdiv+0x7e>
 80008c0:	2bff      	cmp	r3, #255	@ 0xff
 80008c2:	d043      	beq.n	800094c <__aeabi_fdiv+0xc8>
 80008c4:	2280      	movs	r2, #128	@ 0x80
 80008c6:	2000      	movs	r0, #0
 80008c8:	00e4      	lsls	r4, r4, #3
 80008ca:	04d2      	lsls	r2, r2, #19
 80008cc:	4314      	orrs	r4, r2
 80008ce:	3b7f      	subs	r3, #127	@ 0x7f
 80008d0:	4642      	mov	r2, r8
 80008d2:	1aff      	subs	r7, r7, r3
 80008d4:	464b      	mov	r3, r9
 80008d6:	4072      	eors	r2, r6
 80008d8:	2b0f      	cmp	r3, #15
 80008da:	d900      	bls.n	80008de <__aeabi_fdiv+0x5a>
 80008dc:	e09d      	b.n	8000a1a <__aeabi_fdiv+0x196>
 80008de:	4971      	ldr	r1, [pc, #452]	@ (8000aa4 <__aeabi_fdiv+0x220>)
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	58cb      	ldr	r3, [r1, r3]
 80008e4:	469f      	mov	pc, r3
 80008e6:	2d00      	cmp	r5, #0
 80008e8:	d15a      	bne.n	80009a0 <__aeabi_fdiv+0x11c>
 80008ea:	2308      	movs	r3, #8
 80008ec:	4699      	mov	r9, r3
 80008ee:	3b06      	subs	r3, #6
 80008f0:	0274      	lsls	r4, r6, #9
 80008f2:	469a      	mov	sl, r3
 80008f4:	0073      	lsls	r3, r6, #1
 80008f6:	27ff      	movs	r7, #255	@ 0xff
 80008f8:	0a64      	lsrs	r4, r4, #9
 80008fa:	0e1b      	lsrs	r3, r3, #24
 80008fc:	0ff6      	lsrs	r6, r6, #31
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d1de      	bne.n	80008c0 <__aeabi_fdiv+0x3c>
 8000902:	2c00      	cmp	r4, #0
 8000904:	d13b      	bne.n	800097e <__aeabi_fdiv+0xfa>
 8000906:	2301      	movs	r3, #1
 8000908:	4642      	mov	r2, r8
 800090a:	4649      	mov	r1, r9
 800090c:	4072      	eors	r2, r6
 800090e:	4319      	orrs	r1, r3
 8000910:	290e      	cmp	r1, #14
 8000912:	d818      	bhi.n	8000946 <__aeabi_fdiv+0xc2>
 8000914:	4864      	ldr	r0, [pc, #400]	@ (8000aa8 <__aeabi_fdiv+0x224>)
 8000916:	0089      	lsls	r1, r1, #2
 8000918:	5841      	ldr	r1, [r0, r1]
 800091a:	468f      	mov	pc, r1
 800091c:	4653      	mov	r3, sl
 800091e:	2b02      	cmp	r3, #2
 8000920:	d100      	bne.n	8000924 <__aeabi_fdiv+0xa0>
 8000922:	e0b8      	b.n	8000a96 <__aeabi_fdiv+0x212>
 8000924:	2b03      	cmp	r3, #3
 8000926:	d06e      	beq.n	8000a06 <__aeabi_fdiv+0x182>
 8000928:	4642      	mov	r2, r8
 800092a:	002c      	movs	r4, r5
 800092c:	2b01      	cmp	r3, #1
 800092e:	d140      	bne.n	80009b2 <__aeabi_fdiv+0x12e>
 8000930:	2000      	movs	r0, #0
 8000932:	2400      	movs	r4, #0
 8000934:	05c0      	lsls	r0, r0, #23
 8000936:	4320      	orrs	r0, r4
 8000938:	07d2      	lsls	r2, r2, #31
 800093a:	4310      	orrs	r0, r2
 800093c:	bce0      	pop	{r5, r6, r7}
 800093e:	46ba      	mov	sl, r7
 8000940:	46b1      	mov	r9, r6
 8000942:	46a8      	mov	r8, r5
 8000944:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000946:	20ff      	movs	r0, #255	@ 0xff
 8000948:	2400      	movs	r4, #0
 800094a:	e7f3      	b.n	8000934 <__aeabi_fdiv+0xb0>
 800094c:	2c00      	cmp	r4, #0
 800094e:	d120      	bne.n	8000992 <__aeabi_fdiv+0x10e>
 8000950:	2302      	movs	r3, #2
 8000952:	3fff      	subs	r7, #255	@ 0xff
 8000954:	e7d8      	b.n	8000908 <__aeabi_fdiv+0x84>
 8000956:	2d00      	cmp	r5, #0
 8000958:	d105      	bne.n	8000966 <__aeabi_fdiv+0xe2>
 800095a:	2304      	movs	r3, #4
 800095c:	4699      	mov	r9, r3
 800095e:	3b03      	subs	r3, #3
 8000960:	2700      	movs	r7, #0
 8000962:	469a      	mov	sl, r3
 8000964:	e7a5      	b.n	80008b2 <__aeabi_fdiv+0x2e>
 8000966:	0028      	movs	r0, r5
 8000968:	f001 fc96 	bl	8002298 <__clzsi2>
 800096c:	2776      	movs	r7, #118	@ 0x76
 800096e:	1f43      	subs	r3, r0, #5
 8000970:	409d      	lsls	r5, r3
 8000972:	2300      	movs	r3, #0
 8000974:	427f      	negs	r7, r7
 8000976:	4699      	mov	r9, r3
 8000978:	469a      	mov	sl, r3
 800097a:	1a3f      	subs	r7, r7, r0
 800097c:	e799      	b.n	80008b2 <__aeabi_fdiv+0x2e>
 800097e:	0020      	movs	r0, r4
 8000980:	f001 fc8a 	bl	8002298 <__clzsi2>
 8000984:	1f43      	subs	r3, r0, #5
 8000986:	409c      	lsls	r4, r3
 8000988:	2376      	movs	r3, #118	@ 0x76
 800098a:	425b      	negs	r3, r3
 800098c:	1a1b      	subs	r3, r3, r0
 800098e:	2000      	movs	r0, #0
 8000990:	e79e      	b.n	80008d0 <__aeabi_fdiv+0x4c>
 8000992:	2303      	movs	r3, #3
 8000994:	464a      	mov	r2, r9
 8000996:	431a      	orrs	r2, r3
 8000998:	4691      	mov	r9, r2
 800099a:	2003      	movs	r0, #3
 800099c:	33fc      	adds	r3, #252	@ 0xfc
 800099e:	e797      	b.n	80008d0 <__aeabi_fdiv+0x4c>
 80009a0:	230c      	movs	r3, #12
 80009a2:	4699      	mov	r9, r3
 80009a4:	3b09      	subs	r3, #9
 80009a6:	27ff      	movs	r7, #255	@ 0xff
 80009a8:	469a      	mov	sl, r3
 80009aa:	e782      	b.n	80008b2 <__aeabi_fdiv+0x2e>
 80009ac:	2803      	cmp	r0, #3
 80009ae:	d02c      	beq.n	8000a0a <__aeabi_fdiv+0x186>
 80009b0:	0032      	movs	r2, r6
 80009b2:	0038      	movs	r0, r7
 80009b4:	307f      	adds	r0, #127	@ 0x7f
 80009b6:	2800      	cmp	r0, #0
 80009b8:	dd47      	ble.n	8000a4a <__aeabi_fdiv+0x1c6>
 80009ba:	0763      	lsls	r3, r4, #29
 80009bc:	d004      	beq.n	80009c8 <__aeabi_fdiv+0x144>
 80009be:	230f      	movs	r3, #15
 80009c0:	4023      	ands	r3, r4
 80009c2:	2b04      	cmp	r3, #4
 80009c4:	d000      	beq.n	80009c8 <__aeabi_fdiv+0x144>
 80009c6:	3404      	adds	r4, #4
 80009c8:	0123      	lsls	r3, r4, #4
 80009ca:	d503      	bpl.n	80009d4 <__aeabi_fdiv+0x150>
 80009cc:	0038      	movs	r0, r7
 80009ce:	4b37      	ldr	r3, [pc, #220]	@ (8000aac <__aeabi_fdiv+0x228>)
 80009d0:	3080      	adds	r0, #128	@ 0x80
 80009d2:	401c      	ands	r4, r3
 80009d4:	28fe      	cmp	r0, #254	@ 0xfe
 80009d6:	dcb6      	bgt.n	8000946 <__aeabi_fdiv+0xc2>
 80009d8:	01a4      	lsls	r4, r4, #6
 80009da:	0a64      	lsrs	r4, r4, #9
 80009dc:	b2c0      	uxtb	r0, r0
 80009de:	e7a9      	b.n	8000934 <__aeabi_fdiv+0xb0>
 80009e0:	2480      	movs	r4, #128	@ 0x80
 80009e2:	2200      	movs	r2, #0
 80009e4:	20ff      	movs	r0, #255	@ 0xff
 80009e6:	03e4      	lsls	r4, r4, #15
 80009e8:	e7a4      	b.n	8000934 <__aeabi_fdiv+0xb0>
 80009ea:	2380      	movs	r3, #128	@ 0x80
 80009ec:	03db      	lsls	r3, r3, #15
 80009ee:	421d      	tst	r5, r3
 80009f0:	d001      	beq.n	80009f6 <__aeabi_fdiv+0x172>
 80009f2:	421c      	tst	r4, r3
 80009f4:	d00b      	beq.n	8000a0e <__aeabi_fdiv+0x18a>
 80009f6:	2480      	movs	r4, #128	@ 0x80
 80009f8:	03e4      	lsls	r4, r4, #15
 80009fa:	432c      	orrs	r4, r5
 80009fc:	0264      	lsls	r4, r4, #9
 80009fe:	4642      	mov	r2, r8
 8000a00:	20ff      	movs	r0, #255	@ 0xff
 8000a02:	0a64      	lsrs	r4, r4, #9
 8000a04:	e796      	b.n	8000934 <__aeabi_fdiv+0xb0>
 8000a06:	4646      	mov	r6, r8
 8000a08:	002c      	movs	r4, r5
 8000a0a:	2380      	movs	r3, #128	@ 0x80
 8000a0c:	03db      	lsls	r3, r3, #15
 8000a0e:	431c      	orrs	r4, r3
 8000a10:	0264      	lsls	r4, r4, #9
 8000a12:	0032      	movs	r2, r6
 8000a14:	20ff      	movs	r0, #255	@ 0xff
 8000a16:	0a64      	lsrs	r4, r4, #9
 8000a18:	e78c      	b.n	8000934 <__aeabi_fdiv+0xb0>
 8000a1a:	016d      	lsls	r5, r5, #5
 8000a1c:	0160      	lsls	r0, r4, #5
 8000a1e:	4285      	cmp	r5, r0
 8000a20:	d22d      	bcs.n	8000a7e <__aeabi_fdiv+0x1fa>
 8000a22:	231b      	movs	r3, #27
 8000a24:	2400      	movs	r4, #0
 8000a26:	3f01      	subs	r7, #1
 8000a28:	2601      	movs	r6, #1
 8000a2a:	0029      	movs	r1, r5
 8000a2c:	0064      	lsls	r4, r4, #1
 8000a2e:	006d      	lsls	r5, r5, #1
 8000a30:	2900      	cmp	r1, #0
 8000a32:	db01      	blt.n	8000a38 <__aeabi_fdiv+0x1b4>
 8000a34:	4285      	cmp	r5, r0
 8000a36:	d301      	bcc.n	8000a3c <__aeabi_fdiv+0x1b8>
 8000a38:	1a2d      	subs	r5, r5, r0
 8000a3a:	4334      	orrs	r4, r6
 8000a3c:	3b01      	subs	r3, #1
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d1f3      	bne.n	8000a2a <__aeabi_fdiv+0x1a6>
 8000a42:	1e6b      	subs	r3, r5, #1
 8000a44:	419d      	sbcs	r5, r3
 8000a46:	432c      	orrs	r4, r5
 8000a48:	e7b3      	b.n	80009b2 <__aeabi_fdiv+0x12e>
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	1a1b      	subs	r3, r3, r0
 8000a4e:	2b1b      	cmp	r3, #27
 8000a50:	dd00      	ble.n	8000a54 <__aeabi_fdiv+0x1d0>
 8000a52:	e76d      	b.n	8000930 <__aeabi_fdiv+0xac>
 8000a54:	0021      	movs	r1, r4
 8000a56:	379e      	adds	r7, #158	@ 0x9e
 8000a58:	40d9      	lsrs	r1, r3
 8000a5a:	40bc      	lsls	r4, r7
 8000a5c:	000b      	movs	r3, r1
 8000a5e:	1e61      	subs	r1, r4, #1
 8000a60:	418c      	sbcs	r4, r1
 8000a62:	4323      	orrs	r3, r4
 8000a64:	0759      	lsls	r1, r3, #29
 8000a66:	d004      	beq.n	8000a72 <__aeabi_fdiv+0x1ee>
 8000a68:	210f      	movs	r1, #15
 8000a6a:	4019      	ands	r1, r3
 8000a6c:	2904      	cmp	r1, #4
 8000a6e:	d000      	beq.n	8000a72 <__aeabi_fdiv+0x1ee>
 8000a70:	3304      	adds	r3, #4
 8000a72:	0159      	lsls	r1, r3, #5
 8000a74:	d413      	bmi.n	8000a9e <__aeabi_fdiv+0x21a>
 8000a76:	019b      	lsls	r3, r3, #6
 8000a78:	2000      	movs	r0, #0
 8000a7a:	0a5c      	lsrs	r4, r3, #9
 8000a7c:	e75a      	b.n	8000934 <__aeabi_fdiv+0xb0>
 8000a7e:	231a      	movs	r3, #26
 8000a80:	2401      	movs	r4, #1
 8000a82:	1a2d      	subs	r5, r5, r0
 8000a84:	e7d0      	b.n	8000a28 <__aeabi_fdiv+0x1a4>
 8000a86:	1e98      	subs	r0, r3, #2
 8000a88:	4243      	negs	r3, r0
 8000a8a:	4158      	adcs	r0, r3
 8000a8c:	4240      	negs	r0, r0
 8000a8e:	0032      	movs	r2, r6
 8000a90:	2400      	movs	r4, #0
 8000a92:	b2c0      	uxtb	r0, r0
 8000a94:	e74e      	b.n	8000934 <__aeabi_fdiv+0xb0>
 8000a96:	4642      	mov	r2, r8
 8000a98:	20ff      	movs	r0, #255	@ 0xff
 8000a9a:	2400      	movs	r4, #0
 8000a9c:	e74a      	b.n	8000934 <__aeabi_fdiv+0xb0>
 8000a9e:	2001      	movs	r0, #1
 8000aa0:	2400      	movs	r4, #0
 8000aa2:	e747      	b.n	8000934 <__aeabi_fdiv+0xb0>
 8000aa4:	0800d450 	.word	0x0800d450
 8000aa8:	0800d490 	.word	0x0800d490
 8000aac:	f7ffffff 	.word	0xf7ffffff

08000ab0 <__eqsf2>:
 8000ab0:	b570      	push	{r4, r5, r6, lr}
 8000ab2:	0042      	lsls	r2, r0, #1
 8000ab4:	024e      	lsls	r6, r1, #9
 8000ab6:	004c      	lsls	r4, r1, #1
 8000ab8:	0245      	lsls	r5, r0, #9
 8000aba:	0a6d      	lsrs	r5, r5, #9
 8000abc:	0e12      	lsrs	r2, r2, #24
 8000abe:	0fc3      	lsrs	r3, r0, #31
 8000ac0:	0a76      	lsrs	r6, r6, #9
 8000ac2:	0e24      	lsrs	r4, r4, #24
 8000ac4:	0fc9      	lsrs	r1, r1, #31
 8000ac6:	2aff      	cmp	r2, #255	@ 0xff
 8000ac8:	d010      	beq.n	8000aec <__eqsf2+0x3c>
 8000aca:	2cff      	cmp	r4, #255	@ 0xff
 8000acc:	d00c      	beq.n	8000ae8 <__eqsf2+0x38>
 8000ace:	2001      	movs	r0, #1
 8000ad0:	42a2      	cmp	r2, r4
 8000ad2:	d10a      	bne.n	8000aea <__eqsf2+0x3a>
 8000ad4:	42b5      	cmp	r5, r6
 8000ad6:	d108      	bne.n	8000aea <__eqsf2+0x3a>
 8000ad8:	428b      	cmp	r3, r1
 8000ada:	d00f      	beq.n	8000afc <__eqsf2+0x4c>
 8000adc:	2a00      	cmp	r2, #0
 8000ade:	d104      	bne.n	8000aea <__eqsf2+0x3a>
 8000ae0:	0028      	movs	r0, r5
 8000ae2:	1e43      	subs	r3, r0, #1
 8000ae4:	4198      	sbcs	r0, r3
 8000ae6:	e000      	b.n	8000aea <__eqsf2+0x3a>
 8000ae8:	2001      	movs	r0, #1
 8000aea:	bd70      	pop	{r4, r5, r6, pc}
 8000aec:	2001      	movs	r0, #1
 8000aee:	2cff      	cmp	r4, #255	@ 0xff
 8000af0:	d1fb      	bne.n	8000aea <__eqsf2+0x3a>
 8000af2:	4335      	orrs	r5, r6
 8000af4:	d1f9      	bne.n	8000aea <__eqsf2+0x3a>
 8000af6:	404b      	eors	r3, r1
 8000af8:	0018      	movs	r0, r3
 8000afa:	e7f6      	b.n	8000aea <__eqsf2+0x3a>
 8000afc:	2000      	movs	r0, #0
 8000afe:	e7f4      	b.n	8000aea <__eqsf2+0x3a>

08000b00 <__gesf2>:
 8000b00:	b530      	push	{r4, r5, lr}
 8000b02:	0042      	lsls	r2, r0, #1
 8000b04:	0244      	lsls	r4, r0, #9
 8000b06:	024d      	lsls	r5, r1, #9
 8000b08:	0fc3      	lsrs	r3, r0, #31
 8000b0a:	0048      	lsls	r0, r1, #1
 8000b0c:	0a64      	lsrs	r4, r4, #9
 8000b0e:	0e12      	lsrs	r2, r2, #24
 8000b10:	0a6d      	lsrs	r5, r5, #9
 8000b12:	0e00      	lsrs	r0, r0, #24
 8000b14:	0fc9      	lsrs	r1, r1, #31
 8000b16:	2aff      	cmp	r2, #255	@ 0xff
 8000b18:	d018      	beq.n	8000b4c <__gesf2+0x4c>
 8000b1a:	28ff      	cmp	r0, #255	@ 0xff
 8000b1c:	d00a      	beq.n	8000b34 <__gesf2+0x34>
 8000b1e:	2a00      	cmp	r2, #0
 8000b20:	d11e      	bne.n	8000b60 <__gesf2+0x60>
 8000b22:	2800      	cmp	r0, #0
 8000b24:	d10a      	bne.n	8000b3c <__gesf2+0x3c>
 8000b26:	2d00      	cmp	r5, #0
 8000b28:	d029      	beq.n	8000b7e <__gesf2+0x7e>
 8000b2a:	2c00      	cmp	r4, #0
 8000b2c:	d12d      	bne.n	8000b8a <__gesf2+0x8a>
 8000b2e:	0048      	lsls	r0, r1, #1
 8000b30:	3801      	subs	r0, #1
 8000b32:	bd30      	pop	{r4, r5, pc}
 8000b34:	2d00      	cmp	r5, #0
 8000b36:	d125      	bne.n	8000b84 <__gesf2+0x84>
 8000b38:	2a00      	cmp	r2, #0
 8000b3a:	d101      	bne.n	8000b40 <__gesf2+0x40>
 8000b3c:	2c00      	cmp	r4, #0
 8000b3e:	d0f6      	beq.n	8000b2e <__gesf2+0x2e>
 8000b40:	428b      	cmp	r3, r1
 8000b42:	d019      	beq.n	8000b78 <__gesf2+0x78>
 8000b44:	2001      	movs	r0, #1
 8000b46:	425b      	negs	r3, r3
 8000b48:	4318      	orrs	r0, r3
 8000b4a:	e7f2      	b.n	8000b32 <__gesf2+0x32>
 8000b4c:	2c00      	cmp	r4, #0
 8000b4e:	d119      	bne.n	8000b84 <__gesf2+0x84>
 8000b50:	28ff      	cmp	r0, #255	@ 0xff
 8000b52:	d1f7      	bne.n	8000b44 <__gesf2+0x44>
 8000b54:	2d00      	cmp	r5, #0
 8000b56:	d115      	bne.n	8000b84 <__gesf2+0x84>
 8000b58:	2000      	movs	r0, #0
 8000b5a:	428b      	cmp	r3, r1
 8000b5c:	d1f2      	bne.n	8000b44 <__gesf2+0x44>
 8000b5e:	e7e8      	b.n	8000b32 <__gesf2+0x32>
 8000b60:	2800      	cmp	r0, #0
 8000b62:	d0ef      	beq.n	8000b44 <__gesf2+0x44>
 8000b64:	428b      	cmp	r3, r1
 8000b66:	d1ed      	bne.n	8000b44 <__gesf2+0x44>
 8000b68:	4282      	cmp	r2, r0
 8000b6a:	dceb      	bgt.n	8000b44 <__gesf2+0x44>
 8000b6c:	db04      	blt.n	8000b78 <__gesf2+0x78>
 8000b6e:	42ac      	cmp	r4, r5
 8000b70:	d8e8      	bhi.n	8000b44 <__gesf2+0x44>
 8000b72:	2000      	movs	r0, #0
 8000b74:	42ac      	cmp	r4, r5
 8000b76:	d2dc      	bcs.n	8000b32 <__gesf2+0x32>
 8000b78:	0058      	lsls	r0, r3, #1
 8000b7a:	3801      	subs	r0, #1
 8000b7c:	e7d9      	b.n	8000b32 <__gesf2+0x32>
 8000b7e:	2c00      	cmp	r4, #0
 8000b80:	d0d7      	beq.n	8000b32 <__gesf2+0x32>
 8000b82:	e7df      	b.n	8000b44 <__gesf2+0x44>
 8000b84:	2002      	movs	r0, #2
 8000b86:	4240      	negs	r0, r0
 8000b88:	e7d3      	b.n	8000b32 <__gesf2+0x32>
 8000b8a:	428b      	cmp	r3, r1
 8000b8c:	d1da      	bne.n	8000b44 <__gesf2+0x44>
 8000b8e:	e7ee      	b.n	8000b6e <__gesf2+0x6e>

08000b90 <__lesf2>:
 8000b90:	b530      	push	{r4, r5, lr}
 8000b92:	0042      	lsls	r2, r0, #1
 8000b94:	0244      	lsls	r4, r0, #9
 8000b96:	024d      	lsls	r5, r1, #9
 8000b98:	0fc3      	lsrs	r3, r0, #31
 8000b9a:	0048      	lsls	r0, r1, #1
 8000b9c:	0a64      	lsrs	r4, r4, #9
 8000b9e:	0e12      	lsrs	r2, r2, #24
 8000ba0:	0a6d      	lsrs	r5, r5, #9
 8000ba2:	0e00      	lsrs	r0, r0, #24
 8000ba4:	0fc9      	lsrs	r1, r1, #31
 8000ba6:	2aff      	cmp	r2, #255	@ 0xff
 8000ba8:	d017      	beq.n	8000bda <__lesf2+0x4a>
 8000baa:	28ff      	cmp	r0, #255	@ 0xff
 8000bac:	d00a      	beq.n	8000bc4 <__lesf2+0x34>
 8000bae:	2a00      	cmp	r2, #0
 8000bb0:	d11b      	bne.n	8000bea <__lesf2+0x5a>
 8000bb2:	2800      	cmp	r0, #0
 8000bb4:	d10a      	bne.n	8000bcc <__lesf2+0x3c>
 8000bb6:	2d00      	cmp	r5, #0
 8000bb8:	d01d      	beq.n	8000bf6 <__lesf2+0x66>
 8000bba:	2c00      	cmp	r4, #0
 8000bbc:	d12d      	bne.n	8000c1a <__lesf2+0x8a>
 8000bbe:	0048      	lsls	r0, r1, #1
 8000bc0:	3801      	subs	r0, #1
 8000bc2:	e011      	b.n	8000be8 <__lesf2+0x58>
 8000bc4:	2d00      	cmp	r5, #0
 8000bc6:	d10e      	bne.n	8000be6 <__lesf2+0x56>
 8000bc8:	2a00      	cmp	r2, #0
 8000bca:	d101      	bne.n	8000bd0 <__lesf2+0x40>
 8000bcc:	2c00      	cmp	r4, #0
 8000bce:	d0f6      	beq.n	8000bbe <__lesf2+0x2e>
 8000bd0:	428b      	cmp	r3, r1
 8000bd2:	d10c      	bne.n	8000bee <__lesf2+0x5e>
 8000bd4:	0058      	lsls	r0, r3, #1
 8000bd6:	3801      	subs	r0, #1
 8000bd8:	e006      	b.n	8000be8 <__lesf2+0x58>
 8000bda:	2c00      	cmp	r4, #0
 8000bdc:	d103      	bne.n	8000be6 <__lesf2+0x56>
 8000bde:	28ff      	cmp	r0, #255	@ 0xff
 8000be0:	d105      	bne.n	8000bee <__lesf2+0x5e>
 8000be2:	2d00      	cmp	r5, #0
 8000be4:	d015      	beq.n	8000c12 <__lesf2+0x82>
 8000be6:	2002      	movs	r0, #2
 8000be8:	bd30      	pop	{r4, r5, pc}
 8000bea:	2800      	cmp	r0, #0
 8000bec:	d106      	bne.n	8000bfc <__lesf2+0x6c>
 8000bee:	2001      	movs	r0, #1
 8000bf0:	425b      	negs	r3, r3
 8000bf2:	4318      	orrs	r0, r3
 8000bf4:	e7f8      	b.n	8000be8 <__lesf2+0x58>
 8000bf6:	2c00      	cmp	r4, #0
 8000bf8:	d0f6      	beq.n	8000be8 <__lesf2+0x58>
 8000bfa:	e7f8      	b.n	8000bee <__lesf2+0x5e>
 8000bfc:	428b      	cmp	r3, r1
 8000bfe:	d1f6      	bne.n	8000bee <__lesf2+0x5e>
 8000c00:	4282      	cmp	r2, r0
 8000c02:	dcf4      	bgt.n	8000bee <__lesf2+0x5e>
 8000c04:	dbe6      	blt.n	8000bd4 <__lesf2+0x44>
 8000c06:	42ac      	cmp	r4, r5
 8000c08:	d8f1      	bhi.n	8000bee <__lesf2+0x5e>
 8000c0a:	2000      	movs	r0, #0
 8000c0c:	42ac      	cmp	r4, r5
 8000c0e:	d2eb      	bcs.n	8000be8 <__lesf2+0x58>
 8000c10:	e7e0      	b.n	8000bd4 <__lesf2+0x44>
 8000c12:	2000      	movs	r0, #0
 8000c14:	428b      	cmp	r3, r1
 8000c16:	d1ea      	bne.n	8000bee <__lesf2+0x5e>
 8000c18:	e7e6      	b.n	8000be8 <__lesf2+0x58>
 8000c1a:	428b      	cmp	r3, r1
 8000c1c:	d1e7      	bne.n	8000bee <__lesf2+0x5e>
 8000c1e:	e7f2      	b.n	8000c06 <__lesf2+0x76>

08000c20 <__aeabi_fmul>:
 8000c20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c22:	464f      	mov	r7, r9
 8000c24:	4646      	mov	r6, r8
 8000c26:	46d6      	mov	lr, sl
 8000c28:	0044      	lsls	r4, r0, #1
 8000c2a:	b5c0      	push	{r6, r7, lr}
 8000c2c:	0246      	lsls	r6, r0, #9
 8000c2e:	1c0f      	adds	r7, r1, #0
 8000c30:	0a76      	lsrs	r6, r6, #9
 8000c32:	0e24      	lsrs	r4, r4, #24
 8000c34:	0fc5      	lsrs	r5, r0, #31
 8000c36:	2c00      	cmp	r4, #0
 8000c38:	d100      	bne.n	8000c3c <__aeabi_fmul+0x1c>
 8000c3a:	e0da      	b.n	8000df2 <__aeabi_fmul+0x1d2>
 8000c3c:	2cff      	cmp	r4, #255	@ 0xff
 8000c3e:	d074      	beq.n	8000d2a <__aeabi_fmul+0x10a>
 8000c40:	2380      	movs	r3, #128	@ 0x80
 8000c42:	00f6      	lsls	r6, r6, #3
 8000c44:	04db      	lsls	r3, r3, #19
 8000c46:	431e      	orrs	r6, r3
 8000c48:	2300      	movs	r3, #0
 8000c4a:	4699      	mov	r9, r3
 8000c4c:	469a      	mov	sl, r3
 8000c4e:	3c7f      	subs	r4, #127	@ 0x7f
 8000c50:	027b      	lsls	r3, r7, #9
 8000c52:	0a5b      	lsrs	r3, r3, #9
 8000c54:	4698      	mov	r8, r3
 8000c56:	007b      	lsls	r3, r7, #1
 8000c58:	0e1b      	lsrs	r3, r3, #24
 8000c5a:	0fff      	lsrs	r7, r7, #31
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d074      	beq.n	8000d4a <__aeabi_fmul+0x12a>
 8000c60:	2bff      	cmp	r3, #255	@ 0xff
 8000c62:	d100      	bne.n	8000c66 <__aeabi_fmul+0x46>
 8000c64:	e08e      	b.n	8000d84 <__aeabi_fmul+0x164>
 8000c66:	4642      	mov	r2, r8
 8000c68:	2180      	movs	r1, #128	@ 0x80
 8000c6a:	00d2      	lsls	r2, r2, #3
 8000c6c:	04c9      	lsls	r1, r1, #19
 8000c6e:	4311      	orrs	r1, r2
 8000c70:	3b7f      	subs	r3, #127	@ 0x7f
 8000c72:	002a      	movs	r2, r5
 8000c74:	18e4      	adds	r4, r4, r3
 8000c76:	464b      	mov	r3, r9
 8000c78:	407a      	eors	r2, r7
 8000c7a:	4688      	mov	r8, r1
 8000c7c:	b2d2      	uxtb	r2, r2
 8000c7e:	2b0a      	cmp	r3, #10
 8000c80:	dc75      	bgt.n	8000d6e <__aeabi_fmul+0x14e>
 8000c82:	464b      	mov	r3, r9
 8000c84:	2000      	movs	r0, #0
 8000c86:	2b02      	cmp	r3, #2
 8000c88:	dd0f      	ble.n	8000caa <__aeabi_fmul+0x8a>
 8000c8a:	4649      	mov	r1, r9
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	408b      	lsls	r3, r1
 8000c90:	21a6      	movs	r1, #166	@ 0xa6
 8000c92:	00c9      	lsls	r1, r1, #3
 8000c94:	420b      	tst	r3, r1
 8000c96:	d169      	bne.n	8000d6c <__aeabi_fmul+0x14c>
 8000c98:	2190      	movs	r1, #144	@ 0x90
 8000c9a:	0089      	lsls	r1, r1, #2
 8000c9c:	420b      	tst	r3, r1
 8000c9e:	d000      	beq.n	8000ca2 <__aeabi_fmul+0x82>
 8000ca0:	e100      	b.n	8000ea4 <__aeabi_fmul+0x284>
 8000ca2:	2188      	movs	r1, #136	@ 0x88
 8000ca4:	4219      	tst	r1, r3
 8000ca6:	d000      	beq.n	8000caa <__aeabi_fmul+0x8a>
 8000ca8:	e0f5      	b.n	8000e96 <__aeabi_fmul+0x276>
 8000caa:	4641      	mov	r1, r8
 8000cac:	0409      	lsls	r1, r1, #16
 8000cae:	0c09      	lsrs	r1, r1, #16
 8000cb0:	4643      	mov	r3, r8
 8000cb2:	0008      	movs	r0, r1
 8000cb4:	0c35      	lsrs	r5, r6, #16
 8000cb6:	0436      	lsls	r6, r6, #16
 8000cb8:	0c1b      	lsrs	r3, r3, #16
 8000cba:	0c36      	lsrs	r6, r6, #16
 8000cbc:	4370      	muls	r0, r6
 8000cbe:	4369      	muls	r1, r5
 8000cc0:	435e      	muls	r6, r3
 8000cc2:	435d      	muls	r5, r3
 8000cc4:	1876      	adds	r6, r6, r1
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	199b      	adds	r3, r3, r6
 8000cca:	4299      	cmp	r1, r3
 8000ccc:	d903      	bls.n	8000cd6 <__aeabi_fmul+0xb6>
 8000cce:	2180      	movs	r1, #128	@ 0x80
 8000cd0:	0249      	lsls	r1, r1, #9
 8000cd2:	468c      	mov	ip, r1
 8000cd4:	4465      	add	r5, ip
 8000cd6:	0400      	lsls	r0, r0, #16
 8000cd8:	0419      	lsls	r1, r3, #16
 8000cda:	0c00      	lsrs	r0, r0, #16
 8000cdc:	1809      	adds	r1, r1, r0
 8000cde:	018e      	lsls	r6, r1, #6
 8000ce0:	1e70      	subs	r0, r6, #1
 8000ce2:	4186      	sbcs	r6, r0
 8000ce4:	0c1b      	lsrs	r3, r3, #16
 8000ce6:	0e89      	lsrs	r1, r1, #26
 8000ce8:	195b      	adds	r3, r3, r5
 8000cea:	430e      	orrs	r6, r1
 8000cec:	019b      	lsls	r3, r3, #6
 8000cee:	431e      	orrs	r6, r3
 8000cf0:	011b      	lsls	r3, r3, #4
 8000cf2:	d46c      	bmi.n	8000dce <__aeabi_fmul+0x1ae>
 8000cf4:	0023      	movs	r3, r4
 8000cf6:	337f      	adds	r3, #127	@ 0x7f
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	dc00      	bgt.n	8000cfe <__aeabi_fmul+0xde>
 8000cfc:	e0b1      	b.n	8000e62 <__aeabi_fmul+0x242>
 8000cfe:	0015      	movs	r5, r2
 8000d00:	0771      	lsls	r1, r6, #29
 8000d02:	d00b      	beq.n	8000d1c <__aeabi_fmul+0xfc>
 8000d04:	200f      	movs	r0, #15
 8000d06:	0021      	movs	r1, r4
 8000d08:	4030      	ands	r0, r6
 8000d0a:	2804      	cmp	r0, #4
 8000d0c:	d006      	beq.n	8000d1c <__aeabi_fmul+0xfc>
 8000d0e:	3604      	adds	r6, #4
 8000d10:	0132      	lsls	r2, r6, #4
 8000d12:	d503      	bpl.n	8000d1c <__aeabi_fmul+0xfc>
 8000d14:	4b6e      	ldr	r3, [pc, #440]	@ (8000ed0 <__aeabi_fmul+0x2b0>)
 8000d16:	401e      	ands	r6, r3
 8000d18:	000b      	movs	r3, r1
 8000d1a:	3380      	adds	r3, #128	@ 0x80
 8000d1c:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d1e:	dd00      	ble.n	8000d22 <__aeabi_fmul+0x102>
 8000d20:	e0bd      	b.n	8000e9e <__aeabi_fmul+0x27e>
 8000d22:	01b2      	lsls	r2, r6, #6
 8000d24:	0a52      	lsrs	r2, r2, #9
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	e048      	b.n	8000dbc <__aeabi_fmul+0x19c>
 8000d2a:	2e00      	cmp	r6, #0
 8000d2c:	d000      	beq.n	8000d30 <__aeabi_fmul+0x110>
 8000d2e:	e092      	b.n	8000e56 <__aeabi_fmul+0x236>
 8000d30:	2308      	movs	r3, #8
 8000d32:	4699      	mov	r9, r3
 8000d34:	3b06      	subs	r3, #6
 8000d36:	469a      	mov	sl, r3
 8000d38:	027b      	lsls	r3, r7, #9
 8000d3a:	0a5b      	lsrs	r3, r3, #9
 8000d3c:	4698      	mov	r8, r3
 8000d3e:	007b      	lsls	r3, r7, #1
 8000d40:	24ff      	movs	r4, #255	@ 0xff
 8000d42:	0e1b      	lsrs	r3, r3, #24
 8000d44:	0fff      	lsrs	r7, r7, #31
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d18a      	bne.n	8000c60 <__aeabi_fmul+0x40>
 8000d4a:	4642      	mov	r2, r8
 8000d4c:	2a00      	cmp	r2, #0
 8000d4e:	d164      	bne.n	8000e1a <__aeabi_fmul+0x1fa>
 8000d50:	4649      	mov	r1, r9
 8000d52:	3201      	adds	r2, #1
 8000d54:	4311      	orrs	r1, r2
 8000d56:	4689      	mov	r9, r1
 8000d58:	290a      	cmp	r1, #10
 8000d5a:	dc08      	bgt.n	8000d6e <__aeabi_fmul+0x14e>
 8000d5c:	407d      	eors	r5, r7
 8000d5e:	2001      	movs	r0, #1
 8000d60:	b2ea      	uxtb	r2, r5
 8000d62:	2902      	cmp	r1, #2
 8000d64:	dc91      	bgt.n	8000c8a <__aeabi_fmul+0x6a>
 8000d66:	0015      	movs	r5, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e027      	b.n	8000dbc <__aeabi_fmul+0x19c>
 8000d6c:	0015      	movs	r5, r2
 8000d6e:	4653      	mov	r3, sl
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	d100      	bne.n	8000d76 <__aeabi_fmul+0x156>
 8000d74:	e093      	b.n	8000e9e <__aeabi_fmul+0x27e>
 8000d76:	2b03      	cmp	r3, #3
 8000d78:	d01a      	beq.n	8000db0 <__aeabi_fmul+0x190>
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d12c      	bne.n	8000dd8 <__aeabi_fmul+0x1b8>
 8000d7e:	2300      	movs	r3, #0
 8000d80:	2200      	movs	r2, #0
 8000d82:	e01b      	b.n	8000dbc <__aeabi_fmul+0x19c>
 8000d84:	4643      	mov	r3, r8
 8000d86:	34ff      	adds	r4, #255	@ 0xff
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d055      	beq.n	8000e38 <__aeabi_fmul+0x218>
 8000d8c:	2103      	movs	r1, #3
 8000d8e:	464b      	mov	r3, r9
 8000d90:	430b      	orrs	r3, r1
 8000d92:	0019      	movs	r1, r3
 8000d94:	2b0a      	cmp	r3, #10
 8000d96:	dc00      	bgt.n	8000d9a <__aeabi_fmul+0x17a>
 8000d98:	e092      	b.n	8000ec0 <__aeabi_fmul+0x2a0>
 8000d9a:	2b0f      	cmp	r3, #15
 8000d9c:	d000      	beq.n	8000da0 <__aeabi_fmul+0x180>
 8000d9e:	e08c      	b.n	8000eba <__aeabi_fmul+0x29a>
 8000da0:	2280      	movs	r2, #128	@ 0x80
 8000da2:	03d2      	lsls	r2, r2, #15
 8000da4:	4216      	tst	r6, r2
 8000da6:	d003      	beq.n	8000db0 <__aeabi_fmul+0x190>
 8000da8:	4643      	mov	r3, r8
 8000daa:	4213      	tst	r3, r2
 8000dac:	d100      	bne.n	8000db0 <__aeabi_fmul+0x190>
 8000dae:	e07d      	b.n	8000eac <__aeabi_fmul+0x28c>
 8000db0:	2280      	movs	r2, #128	@ 0x80
 8000db2:	03d2      	lsls	r2, r2, #15
 8000db4:	4332      	orrs	r2, r6
 8000db6:	0252      	lsls	r2, r2, #9
 8000db8:	0a52      	lsrs	r2, r2, #9
 8000dba:	23ff      	movs	r3, #255	@ 0xff
 8000dbc:	05d8      	lsls	r0, r3, #23
 8000dbe:	07ed      	lsls	r5, r5, #31
 8000dc0:	4310      	orrs	r0, r2
 8000dc2:	4328      	orrs	r0, r5
 8000dc4:	bce0      	pop	{r5, r6, r7}
 8000dc6:	46ba      	mov	sl, r7
 8000dc8:	46b1      	mov	r9, r6
 8000dca:	46a8      	mov	r8, r5
 8000dcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dce:	2301      	movs	r3, #1
 8000dd0:	0015      	movs	r5, r2
 8000dd2:	0871      	lsrs	r1, r6, #1
 8000dd4:	401e      	ands	r6, r3
 8000dd6:	430e      	orrs	r6, r1
 8000dd8:	0023      	movs	r3, r4
 8000dda:	3380      	adds	r3, #128	@ 0x80
 8000ddc:	1c61      	adds	r1, r4, #1
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	dd41      	ble.n	8000e66 <__aeabi_fmul+0x246>
 8000de2:	0772      	lsls	r2, r6, #29
 8000de4:	d094      	beq.n	8000d10 <__aeabi_fmul+0xf0>
 8000de6:	220f      	movs	r2, #15
 8000de8:	4032      	ands	r2, r6
 8000dea:	2a04      	cmp	r2, #4
 8000dec:	d000      	beq.n	8000df0 <__aeabi_fmul+0x1d0>
 8000dee:	e78e      	b.n	8000d0e <__aeabi_fmul+0xee>
 8000df0:	e78e      	b.n	8000d10 <__aeabi_fmul+0xf0>
 8000df2:	2e00      	cmp	r6, #0
 8000df4:	d105      	bne.n	8000e02 <__aeabi_fmul+0x1e2>
 8000df6:	2304      	movs	r3, #4
 8000df8:	4699      	mov	r9, r3
 8000dfa:	3b03      	subs	r3, #3
 8000dfc:	2400      	movs	r4, #0
 8000dfe:	469a      	mov	sl, r3
 8000e00:	e726      	b.n	8000c50 <__aeabi_fmul+0x30>
 8000e02:	0030      	movs	r0, r6
 8000e04:	f001 fa48 	bl	8002298 <__clzsi2>
 8000e08:	2476      	movs	r4, #118	@ 0x76
 8000e0a:	1f43      	subs	r3, r0, #5
 8000e0c:	409e      	lsls	r6, r3
 8000e0e:	2300      	movs	r3, #0
 8000e10:	4264      	negs	r4, r4
 8000e12:	4699      	mov	r9, r3
 8000e14:	469a      	mov	sl, r3
 8000e16:	1a24      	subs	r4, r4, r0
 8000e18:	e71a      	b.n	8000c50 <__aeabi_fmul+0x30>
 8000e1a:	4640      	mov	r0, r8
 8000e1c:	f001 fa3c 	bl	8002298 <__clzsi2>
 8000e20:	464b      	mov	r3, r9
 8000e22:	1a24      	subs	r4, r4, r0
 8000e24:	3c76      	subs	r4, #118	@ 0x76
 8000e26:	2b0a      	cmp	r3, #10
 8000e28:	dca1      	bgt.n	8000d6e <__aeabi_fmul+0x14e>
 8000e2a:	4643      	mov	r3, r8
 8000e2c:	3805      	subs	r0, #5
 8000e2e:	4083      	lsls	r3, r0
 8000e30:	407d      	eors	r5, r7
 8000e32:	4698      	mov	r8, r3
 8000e34:	b2ea      	uxtb	r2, r5
 8000e36:	e724      	b.n	8000c82 <__aeabi_fmul+0x62>
 8000e38:	464a      	mov	r2, r9
 8000e3a:	3302      	adds	r3, #2
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	002a      	movs	r2, r5
 8000e40:	407a      	eors	r2, r7
 8000e42:	b2d2      	uxtb	r2, r2
 8000e44:	2b0a      	cmp	r3, #10
 8000e46:	dc92      	bgt.n	8000d6e <__aeabi_fmul+0x14e>
 8000e48:	4649      	mov	r1, r9
 8000e4a:	0015      	movs	r5, r2
 8000e4c:	2900      	cmp	r1, #0
 8000e4e:	d026      	beq.n	8000e9e <__aeabi_fmul+0x27e>
 8000e50:	4699      	mov	r9, r3
 8000e52:	2002      	movs	r0, #2
 8000e54:	e719      	b.n	8000c8a <__aeabi_fmul+0x6a>
 8000e56:	230c      	movs	r3, #12
 8000e58:	4699      	mov	r9, r3
 8000e5a:	3b09      	subs	r3, #9
 8000e5c:	24ff      	movs	r4, #255	@ 0xff
 8000e5e:	469a      	mov	sl, r3
 8000e60:	e6f6      	b.n	8000c50 <__aeabi_fmul+0x30>
 8000e62:	0015      	movs	r5, r2
 8000e64:	0021      	movs	r1, r4
 8000e66:	2201      	movs	r2, #1
 8000e68:	1ad3      	subs	r3, r2, r3
 8000e6a:	2b1b      	cmp	r3, #27
 8000e6c:	dd00      	ble.n	8000e70 <__aeabi_fmul+0x250>
 8000e6e:	e786      	b.n	8000d7e <__aeabi_fmul+0x15e>
 8000e70:	319e      	adds	r1, #158	@ 0x9e
 8000e72:	0032      	movs	r2, r6
 8000e74:	408e      	lsls	r6, r1
 8000e76:	40da      	lsrs	r2, r3
 8000e78:	1e73      	subs	r3, r6, #1
 8000e7a:	419e      	sbcs	r6, r3
 8000e7c:	4332      	orrs	r2, r6
 8000e7e:	0753      	lsls	r3, r2, #29
 8000e80:	d004      	beq.n	8000e8c <__aeabi_fmul+0x26c>
 8000e82:	230f      	movs	r3, #15
 8000e84:	4013      	ands	r3, r2
 8000e86:	2b04      	cmp	r3, #4
 8000e88:	d000      	beq.n	8000e8c <__aeabi_fmul+0x26c>
 8000e8a:	3204      	adds	r2, #4
 8000e8c:	0153      	lsls	r3, r2, #5
 8000e8e:	d510      	bpl.n	8000eb2 <__aeabi_fmul+0x292>
 8000e90:	2301      	movs	r3, #1
 8000e92:	2200      	movs	r2, #0
 8000e94:	e792      	b.n	8000dbc <__aeabi_fmul+0x19c>
 8000e96:	003d      	movs	r5, r7
 8000e98:	4646      	mov	r6, r8
 8000e9a:	4682      	mov	sl, r0
 8000e9c:	e767      	b.n	8000d6e <__aeabi_fmul+0x14e>
 8000e9e:	23ff      	movs	r3, #255	@ 0xff
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	e78b      	b.n	8000dbc <__aeabi_fmul+0x19c>
 8000ea4:	2280      	movs	r2, #128	@ 0x80
 8000ea6:	2500      	movs	r5, #0
 8000ea8:	03d2      	lsls	r2, r2, #15
 8000eaa:	e786      	b.n	8000dba <__aeabi_fmul+0x19a>
 8000eac:	003d      	movs	r5, r7
 8000eae:	431a      	orrs	r2, r3
 8000eb0:	e783      	b.n	8000dba <__aeabi_fmul+0x19a>
 8000eb2:	0192      	lsls	r2, r2, #6
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	0a52      	lsrs	r2, r2, #9
 8000eb8:	e780      	b.n	8000dbc <__aeabi_fmul+0x19c>
 8000eba:	003d      	movs	r5, r7
 8000ebc:	4646      	mov	r6, r8
 8000ebe:	e777      	b.n	8000db0 <__aeabi_fmul+0x190>
 8000ec0:	002a      	movs	r2, r5
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	407a      	eors	r2, r7
 8000ec6:	408b      	lsls	r3, r1
 8000ec8:	2003      	movs	r0, #3
 8000eca:	b2d2      	uxtb	r2, r2
 8000ecc:	e6e9      	b.n	8000ca2 <__aeabi_fmul+0x82>
 8000ece:	46c0      	nop			@ (mov r8, r8)
 8000ed0:	f7ffffff 	.word	0xf7ffffff

08000ed4 <__aeabi_fsub>:
 8000ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ed6:	4647      	mov	r7, r8
 8000ed8:	46ce      	mov	lr, r9
 8000eda:	0243      	lsls	r3, r0, #9
 8000edc:	b580      	push	{r7, lr}
 8000ede:	0a5f      	lsrs	r7, r3, #9
 8000ee0:	099b      	lsrs	r3, r3, #6
 8000ee2:	0045      	lsls	r5, r0, #1
 8000ee4:	004a      	lsls	r2, r1, #1
 8000ee6:	469c      	mov	ip, r3
 8000ee8:	024b      	lsls	r3, r1, #9
 8000eea:	0fc4      	lsrs	r4, r0, #31
 8000eec:	0fce      	lsrs	r6, r1, #31
 8000eee:	0e2d      	lsrs	r5, r5, #24
 8000ef0:	0a58      	lsrs	r0, r3, #9
 8000ef2:	0e12      	lsrs	r2, r2, #24
 8000ef4:	0999      	lsrs	r1, r3, #6
 8000ef6:	2aff      	cmp	r2, #255	@ 0xff
 8000ef8:	d06b      	beq.n	8000fd2 <__aeabi_fsub+0xfe>
 8000efa:	2301      	movs	r3, #1
 8000efc:	405e      	eors	r6, r3
 8000efe:	1aab      	subs	r3, r5, r2
 8000f00:	42b4      	cmp	r4, r6
 8000f02:	d04b      	beq.n	8000f9c <__aeabi_fsub+0xc8>
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	dc00      	bgt.n	8000f0a <__aeabi_fsub+0x36>
 8000f08:	e0ff      	b.n	800110a <__aeabi_fsub+0x236>
 8000f0a:	2a00      	cmp	r2, #0
 8000f0c:	d100      	bne.n	8000f10 <__aeabi_fsub+0x3c>
 8000f0e:	e088      	b.n	8001022 <__aeabi_fsub+0x14e>
 8000f10:	2dff      	cmp	r5, #255	@ 0xff
 8000f12:	d100      	bne.n	8000f16 <__aeabi_fsub+0x42>
 8000f14:	e0ef      	b.n	80010f6 <__aeabi_fsub+0x222>
 8000f16:	2280      	movs	r2, #128	@ 0x80
 8000f18:	04d2      	lsls	r2, r2, #19
 8000f1a:	4311      	orrs	r1, r2
 8000f1c:	2001      	movs	r0, #1
 8000f1e:	2b1b      	cmp	r3, #27
 8000f20:	dc08      	bgt.n	8000f34 <__aeabi_fsub+0x60>
 8000f22:	0008      	movs	r0, r1
 8000f24:	2220      	movs	r2, #32
 8000f26:	40d8      	lsrs	r0, r3
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	4099      	lsls	r1, r3
 8000f2c:	000b      	movs	r3, r1
 8000f2e:	1e5a      	subs	r2, r3, #1
 8000f30:	4193      	sbcs	r3, r2
 8000f32:	4318      	orrs	r0, r3
 8000f34:	4663      	mov	r3, ip
 8000f36:	1a1b      	subs	r3, r3, r0
 8000f38:	469c      	mov	ip, r3
 8000f3a:	4663      	mov	r3, ip
 8000f3c:	015b      	lsls	r3, r3, #5
 8000f3e:	d400      	bmi.n	8000f42 <__aeabi_fsub+0x6e>
 8000f40:	e0cd      	b.n	80010de <__aeabi_fsub+0x20a>
 8000f42:	4663      	mov	r3, ip
 8000f44:	019f      	lsls	r7, r3, #6
 8000f46:	09bf      	lsrs	r7, r7, #6
 8000f48:	0038      	movs	r0, r7
 8000f4a:	f001 f9a5 	bl	8002298 <__clzsi2>
 8000f4e:	003b      	movs	r3, r7
 8000f50:	3805      	subs	r0, #5
 8000f52:	4083      	lsls	r3, r0
 8000f54:	4285      	cmp	r5, r0
 8000f56:	dc00      	bgt.n	8000f5a <__aeabi_fsub+0x86>
 8000f58:	e0a2      	b.n	80010a0 <__aeabi_fsub+0x1cc>
 8000f5a:	4ab7      	ldr	r2, [pc, #732]	@ (8001238 <__aeabi_fsub+0x364>)
 8000f5c:	1a2d      	subs	r5, r5, r0
 8000f5e:	401a      	ands	r2, r3
 8000f60:	4694      	mov	ip, r2
 8000f62:	075a      	lsls	r2, r3, #29
 8000f64:	d100      	bne.n	8000f68 <__aeabi_fsub+0x94>
 8000f66:	e0c3      	b.n	80010f0 <__aeabi_fsub+0x21c>
 8000f68:	220f      	movs	r2, #15
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	2b04      	cmp	r3, #4
 8000f6e:	d100      	bne.n	8000f72 <__aeabi_fsub+0x9e>
 8000f70:	e0be      	b.n	80010f0 <__aeabi_fsub+0x21c>
 8000f72:	2304      	movs	r3, #4
 8000f74:	4698      	mov	r8, r3
 8000f76:	44c4      	add	ip, r8
 8000f78:	4663      	mov	r3, ip
 8000f7a:	015b      	lsls	r3, r3, #5
 8000f7c:	d400      	bmi.n	8000f80 <__aeabi_fsub+0xac>
 8000f7e:	e0b7      	b.n	80010f0 <__aeabi_fsub+0x21c>
 8000f80:	1c68      	adds	r0, r5, #1
 8000f82:	2dfe      	cmp	r5, #254	@ 0xfe
 8000f84:	d000      	beq.n	8000f88 <__aeabi_fsub+0xb4>
 8000f86:	e0a5      	b.n	80010d4 <__aeabi_fsub+0x200>
 8000f88:	20ff      	movs	r0, #255	@ 0xff
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	05c0      	lsls	r0, r0, #23
 8000f8e:	4310      	orrs	r0, r2
 8000f90:	07e4      	lsls	r4, r4, #31
 8000f92:	4320      	orrs	r0, r4
 8000f94:	bcc0      	pop	{r6, r7}
 8000f96:	46b9      	mov	r9, r7
 8000f98:	46b0      	mov	r8, r6
 8000f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	dc00      	bgt.n	8000fa2 <__aeabi_fsub+0xce>
 8000fa0:	e1eb      	b.n	800137a <__aeabi_fsub+0x4a6>
 8000fa2:	2a00      	cmp	r2, #0
 8000fa4:	d046      	beq.n	8001034 <__aeabi_fsub+0x160>
 8000fa6:	2dff      	cmp	r5, #255	@ 0xff
 8000fa8:	d100      	bne.n	8000fac <__aeabi_fsub+0xd8>
 8000faa:	e0a4      	b.n	80010f6 <__aeabi_fsub+0x222>
 8000fac:	2280      	movs	r2, #128	@ 0x80
 8000fae:	04d2      	lsls	r2, r2, #19
 8000fb0:	4311      	orrs	r1, r2
 8000fb2:	2b1b      	cmp	r3, #27
 8000fb4:	dc00      	bgt.n	8000fb8 <__aeabi_fsub+0xe4>
 8000fb6:	e0fb      	b.n	80011b0 <__aeabi_fsub+0x2dc>
 8000fb8:	2305      	movs	r3, #5
 8000fba:	4698      	mov	r8, r3
 8000fbc:	002b      	movs	r3, r5
 8000fbe:	44c4      	add	ip, r8
 8000fc0:	4662      	mov	r2, ip
 8000fc2:	08d7      	lsrs	r7, r2, #3
 8000fc4:	2bff      	cmp	r3, #255	@ 0xff
 8000fc6:	d100      	bne.n	8000fca <__aeabi_fsub+0xf6>
 8000fc8:	e095      	b.n	80010f6 <__aeabi_fsub+0x222>
 8000fca:	027a      	lsls	r2, r7, #9
 8000fcc:	0a52      	lsrs	r2, r2, #9
 8000fce:	b2d8      	uxtb	r0, r3
 8000fd0:	e7dc      	b.n	8000f8c <__aeabi_fsub+0xb8>
 8000fd2:	002b      	movs	r3, r5
 8000fd4:	3bff      	subs	r3, #255	@ 0xff
 8000fd6:	4699      	mov	r9, r3
 8000fd8:	2900      	cmp	r1, #0
 8000fda:	d118      	bne.n	800100e <__aeabi_fsub+0x13a>
 8000fdc:	2301      	movs	r3, #1
 8000fde:	405e      	eors	r6, r3
 8000fe0:	42b4      	cmp	r4, r6
 8000fe2:	d100      	bne.n	8000fe6 <__aeabi_fsub+0x112>
 8000fe4:	e0ca      	b.n	800117c <__aeabi_fsub+0x2a8>
 8000fe6:	464b      	mov	r3, r9
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d02d      	beq.n	8001048 <__aeabi_fsub+0x174>
 8000fec:	2d00      	cmp	r5, #0
 8000fee:	d000      	beq.n	8000ff2 <__aeabi_fsub+0x11e>
 8000ff0:	e13c      	b.n	800126c <__aeabi_fsub+0x398>
 8000ff2:	23ff      	movs	r3, #255	@ 0xff
 8000ff4:	4664      	mov	r4, ip
 8000ff6:	2c00      	cmp	r4, #0
 8000ff8:	d100      	bne.n	8000ffc <__aeabi_fsub+0x128>
 8000ffa:	e15f      	b.n	80012bc <__aeabi_fsub+0x3e8>
 8000ffc:	1e5d      	subs	r5, r3, #1
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d100      	bne.n	8001004 <__aeabi_fsub+0x130>
 8001002:	e174      	b.n	80012ee <__aeabi_fsub+0x41a>
 8001004:	0034      	movs	r4, r6
 8001006:	2bff      	cmp	r3, #255	@ 0xff
 8001008:	d074      	beq.n	80010f4 <__aeabi_fsub+0x220>
 800100a:	002b      	movs	r3, r5
 800100c:	e103      	b.n	8001216 <__aeabi_fsub+0x342>
 800100e:	42b4      	cmp	r4, r6
 8001010:	d100      	bne.n	8001014 <__aeabi_fsub+0x140>
 8001012:	e09c      	b.n	800114e <__aeabi_fsub+0x27a>
 8001014:	2b00      	cmp	r3, #0
 8001016:	d017      	beq.n	8001048 <__aeabi_fsub+0x174>
 8001018:	2d00      	cmp	r5, #0
 800101a:	d0ea      	beq.n	8000ff2 <__aeabi_fsub+0x11e>
 800101c:	0007      	movs	r7, r0
 800101e:	0034      	movs	r4, r6
 8001020:	e06c      	b.n	80010fc <__aeabi_fsub+0x228>
 8001022:	2900      	cmp	r1, #0
 8001024:	d0cc      	beq.n	8000fc0 <__aeabi_fsub+0xec>
 8001026:	1e5a      	subs	r2, r3, #1
 8001028:	2b01      	cmp	r3, #1
 800102a:	d02b      	beq.n	8001084 <__aeabi_fsub+0x1b0>
 800102c:	2bff      	cmp	r3, #255	@ 0xff
 800102e:	d062      	beq.n	80010f6 <__aeabi_fsub+0x222>
 8001030:	0013      	movs	r3, r2
 8001032:	e773      	b.n	8000f1c <__aeabi_fsub+0x48>
 8001034:	2900      	cmp	r1, #0
 8001036:	d0c3      	beq.n	8000fc0 <__aeabi_fsub+0xec>
 8001038:	1e5a      	subs	r2, r3, #1
 800103a:	2b01      	cmp	r3, #1
 800103c:	d100      	bne.n	8001040 <__aeabi_fsub+0x16c>
 800103e:	e11e      	b.n	800127e <__aeabi_fsub+0x3aa>
 8001040:	2bff      	cmp	r3, #255	@ 0xff
 8001042:	d058      	beq.n	80010f6 <__aeabi_fsub+0x222>
 8001044:	0013      	movs	r3, r2
 8001046:	e7b4      	b.n	8000fb2 <__aeabi_fsub+0xde>
 8001048:	22fe      	movs	r2, #254	@ 0xfe
 800104a:	1c6b      	adds	r3, r5, #1
 800104c:	421a      	tst	r2, r3
 800104e:	d10d      	bne.n	800106c <__aeabi_fsub+0x198>
 8001050:	2d00      	cmp	r5, #0
 8001052:	d060      	beq.n	8001116 <__aeabi_fsub+0x242>
 8001054:	4663      	mov	r3, ip
 8001056:	2b00      	cmp	r3, #0
 8001058:	d000      	beq.n	800105c <__aeabi_fsub+0x188>
 800105a:	e120      	b.n	800129e <__aeabi_fsub+0x3ca>
 800105c:	2900      	cmp	r1, #0
 800105e:	d000      	beq.n	8001062 <__aeabi_fsub+0x18e>
 8001060:	e128      	b.n	80012b4 <__aeabi_fsub+0x3e0>
 8001062:	2280      	movs	r2, #128	@ 0x80
 8001064:	2400      	movs	r4, #0
 8001066:	20ff      	movs	r0, #255	@ 0xff
 8001068:	03d2      	lsls	r2, r2, #15
 800106a:	e78f      	b.n	8000f8c <__aeabi_fsub+0xb8>
 800106c:	4663      	mov	r3, ip
 800106e:	1a5f      	subs	r7, r3, r1
 8001070:	017b      	lsls	r3, r7, #5
 8001072:	d500      	bpl.n	8001076 <__aeabi_fsub+0x1a2>
 8001074:	e0fe      	b.n	8001274 <__aeabi_fsub+0x3a0>
 8001076:	2f00      	cmp	r7, #0
 8001078:	d000      	beq.n	800107c <__aeabi_fsub+0x1a8>
 800107a:	e765      	b.n	8000f48 <__aeabi_fsub+0x74>
 800107c:	2400      	movs	r4, #0
 800107e:	2000      	movs	r0, #0
 8001080:	2200      	movs	r2, #0
 8001082:	e783      	b.n	8000f8c <__aeabi_fsub+0xb8>
 8001084:	4663      	mov	r3, ip
 8001086:	1a59      	subs	r1, r3, r1
 8001088:	014b      	lsls	r3, r1, #5
 800108a:	d400      	bmi.n	800108e <__aeabi_fsub+0x1ba>
 800108c:	e119      	b.n	80012c2 <__aeabi_fsub+0x3ee>
 800108e:	018f      	lsls	r7, r1, #6
 8001090:	09bf      	lsrs	r7, r7, #6
 8001092:	0038      	movs	r0, r7
 8001094:	f001 f900 	bl	8002298 <__clzsi2>
 8001098:	003b      	movs	r3, r7
 800109a:	3805      	subs	r0, #5
 800109c:	4083      	lsls	r3, r0
 800109e:	2501      	movs	r5, #1
 80010a0:	2220      	movs	r2, #32
 80010a2:	1b40      	subs	r0, r0, r5
 80010a4:	3001      	adds	r0, #1
 80010a6:	1a12      	subs	r2, r2, r0
 80010a8:	0019      	movs	r1, r3
 80010aa:	4093      	lsls	r3, r2
 80010ac:	40c1      	lsrs	r1, r0
 80010ae:	1e5a      	subs	r2, r3, #1
 80010b0:	4193      	sbcs	r3, r2
 80010b2:	4319      	orrs	r1, r3
 80010b4:	468c      	mov	ip, r1
 80010b6:	1e0b      	subs	r3, r1, #0
 80010b8:	d0e1      	beq.n	800107e <__aeabi_fsub+0x1aa>
 80010ba:	075b      	lsls	r3, r3, #29
 80010bc:	d100      	bne.n	80010c0 <__aeabi_fsub+0x1ec>
 80010be:	e152      	b.n	8001366 <__aeabi_fsub+0x492>
 80010c0:	230f      	movs	r3, #15
 80010c2:	2500      	movs	r5, #0
 80010c4:	400b      	ands	r3, r1
 80010c6:	2b04      	cmp	r3, #4
 80010c8:	d000      	beq.n	80010cc <__aeabi_fsub+0x1f8>
 80010ca:	e752      	b.n	8000f72 <__aeabi_fsub+0x9e>
 80010cc:	2001      	movs	r0, #1
 80010ce:	014a      	lsls	r2, r1, #5
 80010d0:	d400      	bmi.n	80010d4 <__aeabi_fsub+0x200>
 80010d2:	e092      	b.n	80011fa <__aeabi_fsub+0x326>
 80010d4:	b2c0      	uxtb	r0, r0
 80010d6:	4663      	mov	r3, ip
 80010d8:	019a      	lsls	r2, r3, #6
 80010da:	0a52      	lsrs	r2, r2, #9
 80010dc:	e756      	b.n	8000f8c <__aeabi_fsub+0xb8>
 80010de:	4663      	mov	r3, ip
 80010e0:	075b      	lsls	r3, r3, #29
 80010e2:	d005      	beq.n	80010f0 <__aeabi_fsub+0x21c>
 80010e4:	230f      	movs	r3, #15
 80010e6:	4662      	mov	r2, ip
 80010e8:	4013      	ands	r3, r2
 80010ea:	2b04      	cmp	r3, #4
 80010ec:	d000      	beq.n	80010f0 <__aeabi_fsub+0x21c>
 80010ee:	e740      	b.n	8000f72 <__aeabi_fsub+0x9e>
 80010f0:	002b      	movs	r3, r5
 80010f2:	e765      	b.n	8000fc0 <__aeabi_fsub+0xec>
 80010f4:	0007      	movs	r7, r0
 80010f6:	2f00      	cmp	r7, #0
 80010f8:	d100      	bne.n	80010fc <__aeabi_fsub+0x228>
 80010fa:	e745      	b.n	8000f88 <__aeabi_fsub+0xb4>
 80010fc:	2280      	movs	r2, #128	@ 0x80
 80010fe:	03d2      	lsls	r2, r2, #15
 8001100:	433a      	orrs	r2, r7
 8001102:	0252      	lsls	r2, r2, #9
 8001104:	20ff      	movs	r0, #255	@ 0xff
 8001106:	0a52      	lsrs	r2, r2, #9
 8001108:	e740      	b.n	8000f8c <__aeabi_fsub+0xb8>
 800110a:	2b00      	cmp	r3, #0
 800110c:	d179      	bne.n	8001202 <__aeabi_fsub+0x32e>
 800110e:	22fe      	movs	r2, #254	@ 0xfe
 8001110:	1c6b      	adds	r3, r5, #1
 8001112:	421a      	tst	r2, r3
 8001114:	d1aa      	bne.n	800106c <__aeabi_fsub+0x198>
 8001116:	4663      	mov	r3, ip
 8001118:	2b00      	cmp	r3, #0
 800111a:	d100      	bne.n	800111e <__aeabi_fsub+0x24a>
 800111c:	e0f5      	b.n	800130a <__aeabi_fsub+0x436>
 800111e:	2900      	cmp	r1, #0
 8001120:	d100      	bne.n	8001124 <__aeabi_fsub+0x250>
 8001122:	e0d1      	b.n	80012c8 <__aeabi_fsub+0x3f4>
 8001124:	1a5f      	subs	r7, r3, r1
 8001126:	2380      	movs	r3, #128	@ 0x80
 8001128:	04db      	lsls	r3, r3, #19
 800112a:	421f      	tst	r7, r3
 800112c:	d100      	bne.n	8001130 <__aeabi_fsub+0x25c>
 800112e:	e10e      	b.n	800134e <__aeabi_fsub+0x47a>
 8001130:	4662      	mov	r2, ip
 8001132:	2401      	movs	r4, #1
 8001134:	1a8a      	subs	r2, r1, r2
 8001136:	4694      	mov	ip, r2
 8001138:	2000      	movs	r0, #0
 800113a:	4034      	ands	r4, r6
 800113c:	2a00      	cmp	r2, #0
 800113e:	d100      	bne.n	8001142 <__aeabi_fsub+0x26e>
 8001140:	e724      	b.n	8000f8c <__aeabi_fsub+0xb8>
 8001142:	2001      	movs	r0, #1
 8001144:	421a      	tst	r2, r3
 8001146:	d1c6      	bne.n	80010d6 <__aeabi_fsub+0x202>
 8001148:	2300      	movs	r3, #0
 800114a:	08d7      	lsrs	r7, r2, #3
 800114c:	e73d      	b.n	8000fca <__aeabi_fsub+0xf6>
 800114e:	2b00      	cmp	r3, #0
 8001150:	d017      	beq.n	8001182 <__aeabi_fsub+0x2ae>
 8001152:	2d00      	cmp	r5, #0
 8001154:	d000      	beq.n	8001158 <__aeabi_fsub+0x284>
 8001156:	e0af      	b.n	80012b8 <__aeabi_fsub+0x3e4>
 8001158:	23ff      	movs	r3, #255	@ 0xff
 800115a:	4665      	mov	r5, ip
 800115c:	2d00      	cmp	r5, #0
 800115e:	d100      	bne.n	8001162 <__aeabi_fsub+0x28e>
 8001160:	e0ad      	b.n	80012be <__aeabi_fsub+0x3ea>
 8001162:	1e5e      	subs	r6, r3, #1
 8001164:	2b01      	cmp	r3, #1
 8001166:	d100      	bne.n	800116a <__aeabi_fsub+0x296>
 8001168:	e089      	b.n	800127e <__aeabi_fsub+0x3aa>
 800116a:	2bff      	cmp	r3, #255	@ 0xff
 800116c:	d0c2      	beq.n	80010f4 <__aeabi_fsub+0x220>
 800116e:	2e1b      	cmp	r6, #27
 8001170:	dc00      	bgt.n	8001174 <__aeabi_fsub+0x2a0>
 8001172:	e0ab      	b.n	80012cc <__aeabi_fsub+0x3f8>
 8001174:	1d4b      	adds	r3, r1, #5
 8001176:	469c      	mov	ip, r3
 8001178:	0013      	movs	r3, r2
 800117a:	e721      	b.n	8000fc0 <__aeabi_fsub+0xec>
 800117c:	464b      	mov	r3, r9
 800117e:	2b00      	cmp	r3, #0
 8001180:	d170      	bne.n	8001264 <__aeabi_fsub+0x390>
 8001182:	22fe      	movs	r2, #254	@ 0xfe
 8001184:	1c6b      	adds	r3, r5, #1
 8001186:	421a      	tst	r2, r3
 8001188:	d15e      	bne.n	8001248 <__aeabi_fsub+0x374>
 800118a:	2d00      	cmp	r5, #0
 800118c:	d000      	beq.n	8001190 <__aeabi_fsub+0x2bc>
 800118e:	e0c3      	b.n	8001318 <__aeabi_fsub+0x444>
 8001190:	4663      	mov	r3, ip
 8001192:	2b00      	cmp	r3, #0
 8001194:	d100      	bne.n	8001198 <__aeabi_fsub+0x2c4>
 8001196:	e0d0      	b.n	800133a <__aeabi_fsub+0x466>
 8001198:	2900      	cmp	r1, #0
 800119a:	d100      	bne.n	800119e <__aeabi_fsub+0x2ca>
 800119c:	e094      	b.n	80012c8 <__aeabi_fsub+0x3f4>
 800119e:	000a      	movs	r2, r1
 80011a0:	4462      	add	r2, ip
 80011a2:	0153      	lsls	r3, r2, #5
 80011a4:	d400      	bmi.n	80011a8 <__aeabi_fsub+0x2d4>
 80011a6:	e0d8      	b.n	800135a <__aeabi_fsub+0x486>
 80011a8:	0192      	lsls	r2, r2, #6
 80011aa:	2001      	movs	r0, #1
 80011ac:	0a52      	lsrs	r2, r2, #9
 80011ae:	e6ed      	b.n	8000f8c <__aeabi_fsub+0xb8>
 80011b0:	0008      	movs	r0, r1
 80011b2:	2220      	movs	r2, #32
 80011b4:	40d8      	lsrs	r0, r3
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	4099      	lsls	r1, r3
 80011ba:	000b      	movs	r3, r1
 80011bc:	1e5a      	subs	r2, r3, #1
 80011be:	4193      	sbcs	r3, r2
 80011c0:	4303      	orrs	r3, r0
 80011c2:	449c      	add	ip, r3
 80011c4:	4663      	mov	r3, ip
 80011c6:	015b      	lsls	r3, r3, #5
 80011c8:	d589      	bpl.n	80010de <__aeabi_fsub+0x20a>
 80011ca:	3501      	adds	r5, #1
 80011cc:	2dff      	cmp	r5, #255	@ 0xff
 80011ce:	d100      	bne.n	80011d2 <__aeabi_fsub+0x2fe>
 80011d0:	e6da      	b.n	8000f88 <__aeabi_fsub+0xb4>
 80011d2:	4662      	mov	r2, ip
 80011d4:	2301      	movs	r3, #1
 80011d6:	4919      	ldr	r1, [pc, #100]	@ (800123c <__aeabi_fsub+0x368>)
 80011d8:	4013      	ands	r3, r2
 80011da:	0852      	lsrs	r2, r2, #1
 80011dc:	400a      	ands	r2, r1
 80011de:	431a      	orrs	r2, r3
 80011e0:	0013      	movs	r3, r2
 80011e2:	4694      	mov	ip, r2
 80011e4:	075b      	lsls	r3, r3, #29
 80011e6:	d004      	beq.n	80011f2 <__aeabi_fsub+0x31e>
 80011e8:	230f      	movs	r3, #15
 80011ea:	4013      	ands	r3, r2
 80011ec:	2b04      	cmp	r3, #4
 80011ee:	d000      	beq.n	80011f2 <__aeabi_fsub+0x31e>
 80011f0:	e6bf      	b.n	8000f72 <__aeabi_fsub+0x9e>
 80011f2:	4663      	mov	r3, ip
 80011f4:	015b      	lsls	r3, r3, #5
 80011f6:	d500      	bpl.n	80011fa <__aeabi_fsub+0x326>
 80011f8:	e6c2      	b.n	8000f80 <__aeabi_fsub+0xac>
 80011fa:	4663      	mov	r3, ip
 80011fc:	08df      	lsrs	r7, r3, #3
 80011fe:	002b      	movs	r3, r5
 8001200:	e6e3      	b.n	8000fca <__aeabi_fsub+0xf6>
 8001202:	1b53      	subs	r3, r2, r5
 8001204:	2d00      	cmp	r5, #0
 8001206:	d100      	bne.n	800120a <__aeabi_fsub+0x336>
 8001208:	e6f4      	b.n	8000ff4 <__aeabi_fsub+0x120>
 800120a:	2080      	movs	r0, #128	@ 0x80
 800120c:	4664      	mov	r4, ip
 800120e:	04c0      	lsls	r0, r0, #19
 8001210:	4304      	orrs	r4, r0
 8001212:	46a4      	mov	ip, r4
 8001214:	0034      	movs	r4, r6
 8001216:	2001      	movs	r0, #1
 8001218:	2b1b      	cmp	r3, #27
 800121a:	dc09      	bgt.n	8001230 <__aeabi_fsub+0x35c>
 800121c:	2520      	movs	r5, #32
 800121e:	4660      	mov	r0, ip
 8001220:	40d8      	lsrs	r0, r3
 8001222:	1aeb      	subs	r3, r5, r3
 8001224:	4665      	mov	r5, ip
 8001226:	409d      	lsls	r5, r3
 8001228:	002b      	movs	r3, r5
 800122a:	1e5d      	subs	r5, r3, #1
 800122c:	41ab      	sbcs	r3, r5
 800122e:	4318      	orrs	r0, r3
 8001230:	1a0b      	subs	r3, r1, r0
 8001232:	469c      	mov	ip, r3
 8001234:	0015      	movs	r5, r2
 8001236:	e680      	b.n	8000f3a <__aeabi_fsub+0x66>
 8001238:	fbffffff 	.word	0xfbffffff
 800123c:	7dffffff 	.word	0x7dffffff
 8001240:	22fe      	movs	r2, #254	@ 0xfe
 8001242:	1c6b      	adds	r3, r5, #1
 8001244:	4213      	tst	r3, r2
 8001246:	d0a3      	beq.n	8001190 <__aeabi_fsub+0x2bc>
 8001248:	2bff      	cmp	r3, #255	@ 0xff
 800124a:	d100      	bne.n	800124e <__aeabi_fsub+0x37a>
 800124c:	e69c      	b.n	8000f88 <__aeabi_fsub+0xb4>
 800124e:	4461      	add	r1, ip
 8001250:	0849      	lsrs	r1, r1, #1
 8001252:	074a      	lsls	r2, r1, #29
 8001254:	d049      	beq.n	80012ea <__aeabi_fsub+0x416>
 8001256:	220f      	movs	r2, #15
 8001258:	400a      	ands	r2, r1
 800125a:	2a04      	cmp	r2, #4
 800125c:	d045      	beq.n	80012ea <__aeabi_fsub+0x416>
 800125e:	1d0a      	adds	r2, r1, #4
 8001260:	4694      	mov	ip, r2
 8001262:	e6ad      	b.n	8000fc0 <__aeabi_fsub+0xec>
 8001264:	2d00      	cmp	r5, #0
 8001266:	d100      	bne.n	800126a <__aeabi_fsub+0x396>
 8001268:	e776      	b.n	8001158 <__aeabi_fsub+0x284>
 800126a:	e68d      	b.n	8000f88 <__aeabi_fsub+0xb4>
 800126c:	0034      	movs	r4, r6
 800126e:	20ff      	movs	r0, #255	@ 0xff
 8001270:	2200      	movs	r2, #0
 8001272:	e68b      	b.n	8000f8c <__aeabi_fsub+0xb8>
 8001274:	4663      	mov	r3, ip
 8001276:	2401      	movs	r4, #1
 8001278:	1acf      	subs	r7, r1, r3
 800127a:	4034      	ands	r4, r6
 800127c:	e664      	b.n	8000f48 <__aeabi_fsub+0x74>
 800127e:	4461      	add	r1, ip
 8001280:	014b      	lsls	r3, r1, #5
 8001282:	d56d      	bpl.n	8001360 <__aeabi_fsub+0x48c>
 8001284:	0848      	lsrs	r0, r1, #1
 8001286:	4944      	ldr	r1, [pc, #272]	@ (8001398 <__aeabi_fsub+0x4c4>)
 8001288:	4001      	ands	r1, r0
 800128a:	0743      	lsls	r3, r0, #29
 800128c:	d02c      	beq.n	80012e8 <__aeabi_fsub+0x414>
 800128e:	230f      	movs	r3, #15
 8001290:	4003      	ands	r3, r0
 8001292:	2b04      	cmp	r3, #4
 8001294:	d028      	beq.n	80012e8 <__aeabi_fsub+0x414>
 8001296:	1d0b      	adds	r3, r1, #4
 8001298:	469c      	mov	ip, r3
 800129a:	2302      	movs	r3, #2
 800129c:	e690      	b.n	8000fc0 <__aeabi_fsub+0xec>
 800129e:	2900      	cmp	r1, #0
 80012a0:	d100      	bne.n	80012a4 <__aeabi_fsub+0x3d0>
 80012a2:	e72b      	b.n	80010fc <__aeabi_fsub+0x228>
 80012a4:	2380      	movs	r3, #128	@ 0x80
 80012a6:	03db      	lsls	r3, r3, #15
 80012a8:	429f      	cmp	r7, r3
 80012aa:	d200      	bcs.n	80012ae <__aeabi_fsub+0x3da>
 80012ac:	e726      	b.n	80010fc <__aeabi_fsub+0x228>
 80012ae:	4298      	cmp	r0, r3
 80012b0:	d300      	bcc.n	80012b4 <__aeabi_fsub+0x3e0>
 80012b2:	e723      	b.n	80010fc <__aeabi_fsub+0x228>
 80012b4:	2401      	movs	r4, #1
 80012b6:	4034      	ands	r4, r6
 80012b8:	0007      	movs	r7, r0
 80012ba:	e71f      	b.n	80010fc <__aeabi_fsub+0x228>
 80012bc:	0034      	movs	r4, r6
 80012be:	468c      	mov	ip, r1
 80012c0:	e67e      	b.n	8000fc0 <__aeabi_fsub+0xec>
 80012c2:	2301      	movs	r3, #1
 80012c4:	08cf      	lsrs	r7, r1, #3
 80012c6:	e680      	b.n	8000fca <__aeabi_fsub+0xf6>
 80012c8:	2300      	movs	r3, #0
 80012ca:	e67e      	b.n	8000fca <__aeabi_fsub+0xf6>
 80012cc:	2020      	movs	r0, #32
 80012ce:	4665      	mov	r5, ip
 80012d0:	1b80      	subs	r0, r0, r6
 80012d2:	4085      	lsls	r5, r0
 80012d4:	4663      	mov	r3, ip
 80012d6:	0028      	movs	r0, r5
 80012d8:	40f3      	lsrs	r3, r6
 80012da:	1e45      	subs	r5, r0, #1
 80012dc:	41a8      	sbcs	r0, r5
 80012de:	4303      	orrs	r3, r0
 80012e0:	469c      	mov	ip, r3
 80012e2:	0015      	movs	r5, r2
 80012e4:	448c      	add	ip, r1
 80012e6:	e76d      	b.n	80011c4 <__aeabi_fsub+0x2f0>
 80012e8:	2302      	movs	r3, #2
 80012ea:	08cf      	lsrs	r7, r1, #3
 80012ec:	e66d      	b.n	8000fca <__aeabi_fsub+0xf6>
 80012ee:	1b0f      	subs	r7, r1, r4
 80012f0:	017b      	lsls	r3, r7, #5
 80012f2:	d528      	bpl.n	8001346 <__aeabi_fsub+0x472>
 80012f4:	01bf      	lsls	r7, r7, #6
 80012f6:	09bf      	lsrs	r7, r7, #6
 80012f8:	0038      	movs	r0, r7
 80012fa:	f000 ffcd 	bl	8002298 <__clzsi2>
 80012fe:	003b      	movs	r3, r7
 8001300:	3805      	subs	r0, #5
 8001302:	4083      	lsls	r3, r0
 8001304:	0034      	movs	r4, r6
 8001306:	2501      	movs	r5, #1
 8001308:	e6ca      	b.n	80010a0 <__aeabi_fsub+0x1cc>
 800130a:	2900      	cmp	r1, #0
 800130c:	d100      	bne.n	8001310 <__aeabi_fsub+0x43c>
 800130e:	e6b5      	b.n	800107c <__aeabi_fsub+0x1a8>
 8001310:	2401      	movs	r4, #1
 8001312:	0007      	movs	r7, r0
 8001314:	4034      	ands	r4, r6
 8001316:	e658      	b.n	8000fca <__aeabi_fsub+0xf6>
 8001318:	4663      	mov	r3, ip
 800131a:	2b00      	cmp	r3, #0
 800131c:	d100      	bne.n	8001320 <__aeabi_fsub+0x44c>
 800131e:	e6e9      	b.n	80010f4 <__aeabi_fsub+0x220>
 8001320:	2900      	cmp	r1, #0
 8001322:	d100      	bne.n	8001326 <__aeabi_fsub+0x452>
 8001324:	e6ea      	b.n	80010fc <__aeabi_fsub+0x228>
 8001326:	2380      	movs	r3, #128	@ 0x80
 8001328:	03db      	lsls	r3, r3, #15
 800132a:	429f      	cmp	r7, r3
 800132c:	d200      	bcs.n	8001330 <__aeabi_fsub+0x45c>
 800132e:	e6e5      	b.n	80010fc <__aeabi_fsub+0x228>
 8001330:	4298      	cmp	r0, r3
 8001332:	d300      	bcc.n	8001336 <__aeabi_fsub+0x462>
 8001334:	e6e2      	b.n	80010fc <__aeabi_fsub+0x228>
 8001336:	0007      	movs	r7, r0
 8001338:	e6e0      	b.n	80010fc <__aeabi_fsub+0x228>
 800133a:	2900      	cmp	r1, #0
 800133c:	d100      	bne.n	8001340 <__aeabi_fsub+0x46c>
 800133e:	e69e      	b.n	800107e <__aeabi_fsub+0x1aa>
 8001340:	2300      	movs	r3, #0
 8001342:	08cf      	lsrs	r7, r1, #3
 8001344:	e641      	b.n	8000fca <__aeabi_fsub+0xf6>
 8001346:	0034      	movs	r4, r6
 8001348:	2301      	movs	r3, #1
 800134a:	08ff      	lsrs	r7, r7, #3
 800134c:	e63d      	b.n	8000fca <__aeabi_fsub+0xf6>
 800134e:	2f00      	cmp	r7, #0
 8001350:	d100      	bne.n	8001354 <__aeabi_fsub+0x480>
 8001352:	e693      	b.n	800107c <__aeabi_fsub+0x1a8>
 8001354:	2300      	movs	r3, #0
 8001356:	08ff      	lsrs	r7, r7, #3
 8001358:	e637      	b.n	8000fca <__aeabi_fsub+0xf6>
 800135a:	2300      	movs	r3, #0
 800135c:	08d7      	lsrs	r7, r2, #3
 800135e:	e634      	b.n	8000fca <__aeabi_fsub+0xf6>
 8001360:	2301      	movs	r3, #1
 8001362:	08cf      	lsrs	r7, r1, #3
 8001364:	e631      	b.n	8000fca <__aeabi_fsub+0xf6>
 8001366:	2280      	movs	r2, #128	@ 0x80
 8001368:	000b      	movs	r3, r1
 800136a:	04d2      	lsls	r2, r2, #19
 800136c:	2001      	movs	r0, #1
 800136e:	4013      	ands	r3, r2
 8001370:	4211      	tst	r1, r2
 8001372:	d000      	beq.n	8001376 <__aeabi_fsub+0x4a2>
 8001374:	e6ae      	b.n	80010d4 <__aeabi_fsub+0x200>
 8001376:	08cf      	lsrs	r7, r1, #3
 8001378:	e627      	b.n	8000fca <__aeabi_fsub+0xf6>
 800137a:	2b00      	cmp	r3, #0
 800137c:	d100      	bne.n	8001380 <__aeabi_fsub+0x4ac>
 800137e:	e75f      	b.n	8001240 <__aeabi_fsub+0x36c>
 8001380:	1b56      	subs	r6, r2, r5
 8001382:	2d00      	cmp	r5, #0
 8001384:	d101      	bne.n	800138a <__aeabi_fsub+0x4b6>
 8001386:	0033      	movs	r3, r6
 8001388:	e6e7      	b.n	800115a <__aeabi_fsub+0x286>
 800138a:	2380      	movs	r3, #128	@ 0x80
 800138c:	4660      	mov	r0, ip
 800138e:	04db      	lsls	r3, r3, #19
 8001390:	4318      	orrs	r0, r3
 8001392:	4684      	mov	ip, r0
 8001394:	e6eb      	b.n	800116e <__aeabi_fsub+0x29a>
 8001396:	46c0      	nop			@ (mov r8, r8)
 8001398:	7dffffff 	.word	0x7dffffff

0800139c <__aeabi_f2iz>:
 800139c:	0241      	lsls	r1, r0, #9
 800139e:	0042      	lsls	r2, r0, #1
 80013a0:	0fc3      	lsrs	r3, r0, #31
 80013a2:	0a49      	lsrs	r1, r1, #9
 80013a4:	2000      	movs	r0, #0
 80013a6:	0e12      	lsrs	r2, r2, #24
 80013a8:	2a7e      	cmp	r2, #126	@ 0x7e
 80013aa:	dd03      	ble.n	80013b4 <__aeabi_f2iz+0x18>
 80013ac:	2a9d      	cmp	r2, #157	@ 0x9d
 80013ae:	dd02      	ble.n	80013b6 <__aeabi_f2iz+0x1a>
 80013b0:	4a09      	ldr	r2, [pc, #36]	@ (80013d8 <__aeabi_f2iz+0x3c>)
 80013b2:	1898      	adds	r0, r3, r2
 80013b4:	4770      	bx	lr
 80013b6:	2080      	movs	r0, #128	@ 0x80
 80013b8:	0400      	lsls	r0, r0, #16
 80013ba:	4301      	orrs	r1, r0
 80013bc:	2a95      	cmp	r2, #149	@ 0x95
 80013be:	dc07      	bgt.n	80013d0 <__aeabi_f2iz+0x34>
 80013c0:	2096      	movs	r0, #150	@ 0x96
 80013c2:	1a82      	subs	r2, r0, r2
 80013c4:	40d1      	lsrs	r1, r2
 80013c6:	4248      	negs	r0, r1
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d1f3      	bne.n	80013b4 <__aeabi_f2iz+0x18>
 80013cc:	0008      	movs	r0, r1
 80013ce:	e7f1      	b.n	80013b4 <__aeabi_f2iz+0x18>
 80013d0:	3a96      	subs	r2, #150	@ 0x96
 80013d2:	4091      	lsls	r1, r2
 80013d4:	e7f7      	b.n	80013c6 <__aeabi_f2iz+0x2a>
 80013d6:	46c0      	nop			@ (mov r8, r8)
 80013d8:	7fffffff 	.word	0x7fffffff

080013dc <__aeabi_i2f>:
 80013dc:	b570      	push	{r4, r5, r6, lr}
 80013de:	2800      	cmp	r0, #0
 80013e0:	d012      	beq.n	8001408 <__aeabi_i2f+0x2c>
 80013e2:	17c3      	asrs	r3, r0, #31
 80013e4:	18c5      	adds	r5, r0, r3
 80013e6:	405d      	eors	r5, r3
 80013e8:	0fc4      	lsrs	r4, r0, #31
 80013ea:	0028      	movs	r0, r5
 80013ec:	f000 ff54 	bl	8002298 <__clzsi2>
 80013f0:	239e      	movs	r3, #158	@ 0x9e
 80013f2:	1a1b      	subs	r3, r3, r0
 80013f4:	2b96      	cmp	r3, #150	@ 0x96
 80013f6:	dc0f      	bgt.n	8001418 <__aeabi_i2f+0x3c>
 80013f8:	2808      	cmp	r0, #8
 80013fa:	d038      	beq.n	800146e <__aeabi_i2f+0x92>
 80013fc:	3808      	subs	r0, #8
 80013fe:	4085      	lsls	r5, r0
 8001400:	026d      	lsls	r5, r5, #9
 8001402:	0a6d      	lsrs	r5, r5, #9
 8001404:	b2d8      	uxtb	r0, r3
 8001406:	e002      	b.n	800140e <__aeabi_i2f+0x32>
 8001408:	2400      	movs	r4, #0
 800140a:	2000      	movs	r0, #0
 800140c:	2500      	movs	r5, #0
 800140e:	05c0      	lsls	r0, r0, #23
 8001410:	4328      	orrs	r0, r5
 8001412:	07e4      	lsls	r4, r4, #31
 8001414:	4320      	orrs	r0, r4
 8001416:	bd70      	pop	{r4, r5, r6, pc}
 8001418:	2b99      	cmp	r3, #153	@ 0x99
 800141a:	dc14      	bgt.n	8001446 <__aeabi_i2f+0x6a>
 800141c:	1f42      	subs	r2, r0, #5
 800141e:	4095      	lsls	r5, r2
 8001420:	002a      	movs	r2, r5
 8001422:	4915      	ldr	r1, [pc, #84]	@ (8001478 <__aeabi_i2f+0x9c>)
 8001424:	4011      	ands	r1, r2
 8001426:	0755      	lsls	r5, r2, #29
 8001428:	d01c      	beq.n	8001464 <__aeabi_i2f+0x88>
 800142a:	250f      	movs	r5, #15
 800142c:	402a      	ands	r2, r5
 800142e:	2a04      	cmp	r2, #4
 8001430:	d018      	beq.n	8001464 <__aeabi_i2f+0x88>
 8001432:	3104      	adds	r1, #4
 8001434:	08ca      	lsrs	r2, r1, #3
 8001436:	0149      	lsls	r1, r1, #5
 8001438:	d515      	bpl.n	8001466 <__aeabi_i2f+0x8a>
 800143a:	239f      	movs	r3, #159	@ 0x9f
 800143c:	0252      	lsls	r2, r2, #9
 800143e:	1a18      	subs	r0, r3, r0
 8001440:	0a55      	lsrs	r5, r2, #9
 8001442:	b2c0      	uxtb	r0, r0
 8001444:	e7e3      	b.n	800140e <__aeabi_i2f+0x32>
 8001446:	2205      	movs	r2, #5
 8001448:	0029      	movs	r1, r5
 800144a:	1a12      	subs	r2, r2, r0
 800144c:	40d1      	lsrs	r1, r2
 800144e:	0002      	movs	r2, r0
 8001450:	321b      	adds	r2, #27
 8001452:	4095      	lsls	r5, r2
 8001454:	002a      	movs	r2, r5
 8001456:	1e55      	subs	r5, r2, #1
 8001458:	41aa      	sbcs	r2, r5
 800145a:	430a      	orrs	r2, r1
 800145c:	4906      	ldr	r1, [pc, #24]	@ (8001478 <__aeabi_i2f+0x9c>)
 800145e:	4011      	ands	r1, r2
 8001460:	0755      	lsls	r5, r2, #29
 8001462:	d1e2      	bne.n	800142a <__aeabi_i2f+0x4e>
 8001464:	08ca      	lsrs	r2, r1, #3
 8001466:	0252      	lsls	r2, r2, #9
 8001468:	0a55      	lsrs	r5, r2, #9
 800146a:	b2d8      	uxtb	r0, r3
 800146c:	e7cf      	b.n	800140e <__aeabi_i2f+0x32>
 800146e:	026d      	lsls	r5, r5, #9
 8001470:	0a6d      	lsrs	r5, r5, #9
 8001472:	308e      	adds	r0, #142	@ 0x8e
 8001474:	e7cb      	b.n	800140e <__aeabi_i2f+0x32>
 8001476:	46c0      	nop			@ (mov r8, r8)
 8001478:	fbffffff 	.word	0xfbffffff

0800147c <__aeabi_ui2f>:
 800147c:	b510      	push	{r4, lr}
 800147e:	1e04      	subs	r4, r0, #0
 8001480:	d00d      	beq.n	800149e <__aeabi_ui2f+0x22>
 8001482:	f000 ff09 	bl	8002298 <__clzsi2>
 8001486:	239e      	movs	r3, #158	@ 0x9e
 8001488:	1a1b      	subs	r3, r3, r0
 800148a:	2b96      	cmp	r3, #150	@ 0x96
 800148c:	dc0c      	bgt.n	80014a8 <__aeabi_ui2f+0x2c>
 800148e:	2808      	cmp	r0, #8
 8001490:	d034      	beq.n	80014fc <__aeabi_ui2f+0x80>
 8001492:	3808      	subs	r0, #8
 8001494:	4084      	lsls	r4, r0
 8001496:	0264      	lsls	r4, r4, #9
 8001498:	0a64      	lsrs	r4, r4, #9
 800149a:	b2d8      	uxtb	r0, r3
 800149c:	e001      	b.n	80014a2 <__aeabi_ui2f+0x26>
 800149e:	2000      	movs	r0, #0
 80014a0:	2400      	movs	r4, #0
 80014a2:	05c0      	lsls	r0, r0, #23
 80014a4:	4320      	orrs	r0, r4
 80014a6:	bd10      	pop	{r4, pc}
 80014a8:	2b99      	cmp	r3, #153	@ 0x99
 80014aa:	dc13      	bgt.n	80014d4 <__aeabi_ui2f+0x58>
 80014ac:	1f42      	subs	r2, r0, #5
 80014ae:	4094      	lsls	r4, r2
 80014b0:	4a14      	ldr	r2, [pc, #80]	@ (8001504 <__aeabi_ui2f+0x88>)
 80014b2:	4022      	ands	r2, r4
 80014b4:	0761      	lsls	r1, r4, #29
 80014b6:	d01c      	beq.n	80014f2 <__aeabi_ui2f+0x76>
 80014b8:	210f      	movs	r1, #15
 80014ba:	4021      	ands	r1, r4
 80014bc:	2904      	cmp	r1, #4
 80014be:	d018      	beq.n	80014f2 <__aeabi_ui2f+0x76>
 80014c0:	3204      	adds	r2, #4
 80014c2:	08d4      	lsrs	r4, r2, #3
 80014c4:	0152      	lsls	r2, r2, #5
 80014c6:	d515      	bpl.n	80014f4 <__aeabi_ui2f+0x78>
 80014c8:	239f      	movs	r3, #159	@ 0x9f
 80014ca:	0264      	lsls	r4, r4, #9
 80014cc:	1a18      	subs	r0, r3, r0
 80014ce:	0a64      	lsrs	r4, r4, #9
 80014d0:	b2c0      	uxtb	r0, r0
 80014d2:	e7e6      	b.n	80014a2 <__aeabi_ui2f+0x26>
 80014d4:	0002      	movs	r2, r0
 80014d6:	0021      	movs	r1, r4
 80014d8:	321b      	adds	r2, #27
 80014da:	4091      	lsls	r1, r2
 80014dc:	000a      	movs	r2, r1
 80014de:	1e51      	subs	r1, r2, #1
 80014e0:	418a      	sbcs	r2, r1
 80014e2:	2105      	movs	r1, #5
 80014e4:	1a09      	subs	r1, r1, r0
 80014e6:	40cc      	lsrs	r4, r1
 80014e8:	4314      	orrs	r4, r2
 80014ea:	4a06      	ldr	r2, [pc, #24]	@ (8001504 <__aeabi_ui2f+0x88>)
 80014ec:	4022      	ands	r2, r4
 80014ee:	0761      	lsls	r1, r4, #29
 80014f0:	d1e2      	bne.n	80014b8 <__aeabi_ui2f+0x3c>
 80014f2:	08d4      	lsrs	r4, r2, #3
 80014f4:	0264      	lsls	r4, r4, #9
 80014f6:	0a64      	lsrs	r4, r4, #9
 80014f8:	b2d8      	uxtb	r0, r3
 80014fa:	e7d2      	b.n	80014a2 <__aeabi_ui2f+0x26>
 80014fc:	0264      	lsls	r4, r4, #9
 80014fe:	0a64      	lsrs	r4, r4, #9
 8001500:	308e      	adds	r0, #142	@ 0x8e
 8001502:	e7ce      	b.n	80014a2 <__aeabi_ui2f+0x26>
 8001504:	fbffffff 	.word	0xfbffffff

08001508 <__aeabi_ddiv>:
 8001508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800150a:	46de      	mov	lr, fp
 800150c:	4645      	mov	r5, r8
 800150e:	4657      	mov	r7, sl
 8001510:	464e      	mov	r6, r9
 8001512:	b5e0      	push	{r5, r6, r7, lr}
 8001514:	b087      	sub	sp, #28
 8001516:	9200      	str	r2, [sp, #0]
 8001518:	9301      	str	r3, [sp, #4]
 800151a:	030b      	lsls	r3, r1, #12
 800151c:	0b1b      	lsrs	r3, r3, #12
 800151e:	469b      	mov	fp, r3
 8001520:	0fca      	lsrs	r2, r1, #31
 8001522:	004b      	lsls	r3, r1, #1
 8001524:	0004      	movs	r4, r0
 8001526:	4680      	mov	r8, r0
 8001528:	0d5b      	lsrs	r3, r3, #21
 800152a:	9202      	str	r2, [sp, #8]
 800152c:	d100      	bne.n	8001530 <__aeabi_ddiv+0x28>
 800152e:	e098      	b.n	8001662 <__aeabi_ddiv+0x15a>
 8001530:	4a7c      	ldr	r2, [pc, #496]	@ (8001724 <__aeabi_ddiv+0x21c>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d037      	beq.n	80015a6 <__aeabi_ddiv+0x9e>
 8001536:	4659      	mov	r1, fp
 8001538:	0f42      	lsrs	r2, r0, #29
 800153a:	00c9      	lsls	r1, r1, #3
 800153c:	430a      	orrs	r2, r1
 800153e:	2180      	movs	r1, #128	@ 0x80
 8001540:	0409      	lsls	r1, r1, #16
 8001542:	4311      	orrs	r1, r2
 8001544:	00c2      	lsls	r2, r0, #3
 8001546:	4690      	mov	r8, r2
 8001548:	4a77      	ldr	r2, [pc, #476]	@ (8001728 <__aeabi_ddiv+0x220>)
 800154a:	4689      	mov	r9, r1
 800154c:	4692      	mov	sl, r2
 800154e:	449a      	add	sl, r3
 8001550:	2300      	movs	r3, #0
 8001552:	2400      	movs	r4, #0
 8001554:	9303      	str	r3, [sp, #12]
 8001556:	9e00      	ldr	r6, [sp, #0]
 8001558:	9f01      	ldr	r7, [sp, #4]
 800155a:	033b      	lsls	r3, r7, #12
 800155c:	0b1b      	lsrs	r3, r3, #12
 800155e:	469b      	mov	fp, r3
 8001560:	007b      	lsls	r3, r7, #1
 8001562:	0030      	movs	r0, r6
 8001564:	0d5b      	lsrs	r3, r3, #21
 8001566:	0ffd      	lsrs	r5, r7, #31
 8001568:	2b00      	cmp	r3, #0
 800156a:	d059      	beq.n	8001620 <__aeabi_ddiv+0x118>
 800156c:	4a6d      	ldr	r2, [pc, #436]	@ (8001724 <__aeabi_ddiv+0x21c>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d048      	beq.n	8001604 <__aeabi_ddiv+0xfc>
 8001572:	4659      	mov	r1, fp
 8001574:	0f72      	lsrs	r2, r6, #29
 8001576:	00c9      	lsls	r1, r1, #3
 8001578:	430a      	orrs	r2, r1
 800157a:	2180      	movs	r1, #128	@ 0x80
 800157c:	0409      	lsls	r1, r1, #16
 800157e:	4311      	orrs	r1, r2
 8001580:	468b      	mov	fp, r1
 8001582:	4969      	ldr	r1, [pc, #420]	@ (8001728 <__aeabi_ddiv+0x220>)
 8001584:	00f2      	lsls	r2, r6, #3
 8001586:	468c      	mov	ip, r1
 8001588:	4651      	mov	r1, sl
 800158a:	4463      	add	r3, ip
 800158c:	1acb      	subs	r3, r1, r3
 800158e:	469a      	mov	sl, r3
 8001590:	2100      	movs	r1, #0
 8001592:	9e02      	ldr	r6, [sp, #8]
 8001594:	406e      	eors	r6, r5
 8001596:	b2f6      	uxtb	r6, r6
 8001598:	2c0f      	cmp	r4, #15
 800159a:	d900      	bls.n	800159e <__aeabi_ddiv+0x96>
 800159c:	e0ce      	b.n	800173c <__aeabi_ddiv+0x234>
 800159e:	4b63      	ldr	r3, [pc, #396]	@ (800172c <__aeabi_ddiv+0x224>)
 80015a0:	00a4      	lsls	r4, r4, #2
 80015a2:	591b      	ldr	r3, [r3, r4]
 80015a4:	469f      	mov	pc, r3
 80015a6:	465a      	mov	r2, fp
 80015a8:	4302      	orrs	r2, r0
 80015aa:	4691      	mov	r9, r2
 80015ac:	d000      	beq.n	80015b0 <__aeabi_ddiv+0xa8>
 80015ae:	e090      	b.n	80016d2 <__aeabi_ddiv+0x1ca>
 80015b0:	469a      	mov	sl, r3
 80015b2:	2302      	movs	r3, #2
 80015b4:	4690      	mov	r8, r2
 80015b6:	2408      	movs	r4, #8
 80015b8:	9303      	str	r3, [sp, #12]
 80015ba:	e7cc      	b.n	8001556 <__aeabi_ddiv+0x4e>
 80015bc:	46cb      	mov	fp, r9
 80015be:	4642      	mov	r2, r8
 80015c0:	9d02      	ldr	r5, [sp, #8]
 80015c2:	9903      	ldr	r1, [sp, #12]
 80015c4:	2902      	cmp	r1, #2
 80015c6:	d100      	bne.n	80015ca <__aeabi_ddiv+0xc2>
 80015c8:	e1de      	b.n	8001988 <__aeabi_ddiv+0x480>
 80015ca:	2903      	cmp	r1, #3
 80015cc:	d100      	bne.n	80015d0 <__aeabi_ddiv+0xc8>
 80015ce:	e08d      	b.n	80016ec <__aeabi_ddiv+0x1e4>
 80015d0:	2901      	cmp	r1, #1
 80015d2:	d000      	beq.n	80015d6 <__aeabi_ddiv+0xce>
 80015d4:	e179      	b.n	80018ca <__aeabi_ddiv+0x3c2>
 80015d6:	002e      	movs	r6, r5
 80015d8:	2200      	movs	r2, #0
 80015da:	2300      	movs	r3, #0
 80015dc:	2400      	movs	r4, #0
 80015de:	4690      	mov	r8, r2
 80015e0:	051b      	lsls	r3, r3, #20
 80015e2:	4323      	orrs	r3, r4
 80015e4:	07f6      	lsls	r6, r6, #31
 80015e6:	4333      	orrs	r3, r6
 80015e8:	4640      	mov	r0, r8
 80015ea:	0019      	movs	r1, r3
 80015ec:	b007      	add	sp, #28
 80015ee:	bcf0      	pop	{r4, r5, r6, r7}
 80015f0:	46bb      	mov	fp, r7
 80015f2:	46b2      	mov	sl, r6
 80015f4:	46a9      	mov	r9, r5
 80015f6:	46a0      	mov	r8, r4
 80015f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015fa:	2200      	movs	r2, #0
 80015fc:	2400      	movs	r4, #0
 80015fe:	4690      	mov	r8, r2
 8001600:	4b48      	ldr	r3, [pc, #288]	@ (8001724 <__aeabi_ddiv+0x21c>)
 8001602:	e7ed      	b.n	80015e0 <__aeabi_ddiv+0xd8>
 8001604:	465a      	mov	r2, fp
 8001606:	9b00      	ldr	r3, [sp, #0]
 8001608:	431a      	orrs	r2, r3
 800160a:	4b49      	ldr	r3, [pc, #292]	@ (8001730 <__aeabi_ddiv+0x228>)
 800160c:	469c      	mov	ip, r3
 800160e:	44e2      	add	sl, ip
 8001610:	2a00      	cmp	r2, #0
 8001612:	d159      	bne.n	80016c8 <__aeabi_ddiv+0x1c0>
 8001614:	2302      	movs	r3, #2
 8001616:	431c      	orrs	r4, r3
 8001618:	2300      	movs	r3, #0
 800161a:	2102      	movs	r1, #2
 800161c:	469b      	mov	fp, r3
 800161e:	e7b8      	b.n	8001592 <__aeabi_ddiv+0x8a>
 8001620:	465a      	mov	r2, fp
 8001622:	9b00      	ldr	r3, [sp, #0]
 8001624:	431a      	orrs	r2, r3
 8001626:	d049      	beq.n	80016bc <__aeabi_ddiv+0x1b4>
 8001628:	465b      	mov	r3, fp
 800162a:	2b00      	cmp	r3, #0
 800162c:	d100      	bne.n	8001630 <__aeabi_ddiv+0x128>
 800162e:	e19c      	b.n	800196a <__aeabi_ddiv+0x462>
 8001630:	4658      	mov	r0, fp
 8001632:	f000 fe31 	bl	8002298 <__clzsi2>
 8001636:	0002      	movs	r2, r0
 8001638:	0003      	movs	r3, r0
 800163a:	3a0b      	subs	r2, #11
 800163c:	271d      	movs	r7, #29
 800163e:	9e00      	ldr	r6, [sp, #0]
 8001640:	1aba      	subs	r2, r7, r2
 8001642:	0019      	movs	r1, r3
 8001644:	4658      	mov	r0, fp
 8001646:	40d6      	lsrs	r6, r2
 8001648:	3908      	subs	r1, #8
 800164a:	4088      	lsls	r0, r1
 800164c:	0032      	movs	r2, r6
 800164e:	4302      	orrs	r2, r0
 8001650:	4693      	mov	fp, r2
 8001652:	9a00      	ldr	r2, [sp, #0]
 8001654:	408a      	lsls	r2, r1
 8001656:	4937      	ldr	r1, [pc, #220]	@ (8001734 <__aeabi_ddiv+0x22c>)
 8001658:	4453      	add	r3, sl
 800165a:	468a      	mov	sl, r1
 800165c:	2100      	movs	r1, #0
 800165e:	449a      	add	sl, r3
 8001660:	e797      	b.n	8001592 <__aeabi_ddiv+0x8a>
 8001662:	465b      	mov	r3, fp
 8001664:	4303      	orrs	r3, r0
 8001666:	4699      	mov	r9, r3
 8001668:	d021      	beq.n	80016ae <__aeabi_ddiv+0x1a6>
 800166a:	465b      	mov	r3, fp
 800166c:	2b00      	cmp	r3, #0
 800166e:	d100      	bne.n	8001672 <__aeabi_ddiv+0x16a>
 8001670:	e169      	b.n	8001946 <__aeabi_ddiv+0x43e>
 8001672:	4658      	mov	r0, fp
 8001674:	f000 fe10 	bl	8002298 <__clzsi2>
 8001678:	230b      	movs	r3, #11
 800167a:	425b      	negs	r3, r3
 800167c:	469c      	mov	ip, r3
 800167e:	0002      	movs	r2, r0
 8001680:	4484      	add	ip, r0
 8001682:	4666      	mov	r6, ip
 8001684:	231d      	movs	r3, #29
 8001686:	1b9b      	subs	r3, r3, r6
 8001688:	0026      	movs	r6, r4
 800168a:	0011      	movs	r1, r2
 800168c:	4658      	mov	r0, fp
 800168e:	40de      	lsrs	r6, r3
 8001690:	3908      	subs	r1, #8
 8001692:	4088      	lsls	r0, r1
 8001694:	0033      	movs	r3, r6
 8001696:	4303      	orrs	r3, r0
 8001698:	4699      	mov	r9, r3
 800169a:	0023      	movs	r3, r4
 800169c:	408b      	lsls	r3, r1
 800169e:	4698      	mov	r8, r3
 80016a0:	4b25      	ldr	r3, [pc, #148]	@ (8001738 <__aeabi_ddiv+0x230>)
 80016a2:	2400      	movs	r4, #0
 80016a4:	1a9b      	subs	r3, r3, r2
 80016a6:	469a      	mov	sl, r3
 80016a8:	2300      	movs	r3, #0
 80016aa:	9303      	str	r3, [sp, #12]
 80016ac:	e753      	b.n	8001556 <__aeabi_ddiv+0x4e>
 80016ae:	2300      	movs	r3, #0
 80016b0:	4698      	mov	r8, r3
 80016b2:	469a      	mov	sl, r3
 80016b4:	3301      	adds	r3, #1
 80016b6:	2404      	movs	r4, #4
 80016b8:	9303      	str	r3, [sp, #12]
 80016ba:	e74c      	b.n	8001556 <__aeabi_ddiv+0x4e>
 80016bc:	2301      	movs	r3, #1
 80016be:	431c      	orrs	r4, r3
 80016c0:	2300      	movs	r3, #0
 80016c2:	2101      	movs	r1, #1
 80016c4:	469b      	mov	fp, r3
 80016c6:	e764      	b.n	8001592 <__aeabi_ddiv+0x8a>
 80016c8:	2303      	movs	r3, #3
 80016ca:	0032      	movs	r2, r6
 80016cc:	2103      	movs	r1, #3
 80016ce:	431c      	orrs	r4, r3
 80016d0:	e75f      	b.n	8001592 <__aeabi_ddiv+0x8a>
 80016d2:	469a      	mov	sl, r3
 80016d4:	2303      	movs	r3, #3
 80016d6:	46d9      	mov	r9, fp
 80016d8:	240c      	movs	r4, #12
 80016da:	9303      	str	r3, [sp, #12]
 80016dc:	e73b      	b.n	8001556 <__aeabi_ddiv+0x4e>
 80016de:	2300      	movs	r3, #0
 80016e0:	2480      	movs	r4, #128	@ 0x80
 80016e2:	4698      	mov	r8, r3
 80016e4:	2600      	movs	r6, #0
 80016e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001724 <__aeabi_ddiv+0x21c>)
 80016e8:	0324      	lsls	r4, r4, #12
 80016ea:	e779      	b.n	80015e0 <__aeabi_ddiv+0xd8>
 80016ec:	2480      	movs	r4, #128	@ 0x80
 80016ee:	465b      	mov	r3, fp
 80016f0:	0324      	lsls	r4, r4, #12
 80016f2:	431c      	orrs	r4, r3
 80016f4:	0324      	lsls	r4, r4, #12
 80016f6:	002e      	movs	r6, r5
 80016f8:	4690      	mov	r8, r2
 80016fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001724 <__aeabi_ddiv+0x21c>)
 80016fc:	0b24      	lsrs	r4, r4, #12
 80016fe:	e76f      	b.n	80015e0 <__aeabi_ddiv+0xd8>
 8001700:	2480      	movs	r4, #128	@ 0x80
 8001702:	464b      	mov	r3, r9
 8001704:	0324      	lsls	r4, r4, #12
 8001706:	4223      	tst	r3, r4
 8001708:	d002      	beq.n	8001710 <__aeabi_ddiv+0x208>
 800170a:	465b      	mov	r3, fp
 800170c:	4223      	tst	r3, r4
 800170e:	d0f0      	beq.n	80016f2 <__aeabi_ddiv+0x1ea>
 8001710:	2480      	movs	r4, #128	@ 0x80
 8001712:	464b      	mov	r3, r9
 8001714:	0324      	lsls	r4, r4, #12
 8001716:	431c      	orrs	r4, r3
 8001718:	0324      	lsls	r4, r4, #12
 800171a:	9e02      	ldr	r6, [sp, #8]
 800171c:	4b01      	ldr	r3, [pc, #4]	@ (8001724 <__aeabi_ddiv+0x21c>)
 800171e:	0b24      	lsrs	r4, r4, #12
 8001720:	e75e      	b.n	80015e0 <__aeabi_ddiv+0xd8>
 8001722:	46c0      	nop			@ (mov r8, r8)
 8001724:	000007ff 	.word	0x000007ff
 8001728:	fffffc01 	.word	0xfffffc01
 800172c:	0800d4cc 	.word	0x0800d4cc
 8001730:	fffff801 	.word	0xfffff801
 8001734:	000003f3 	.word	0x000003f3
 8001738:	fffffc0d 	.word	0xfffffc0d
 800173c:	45cb      	cmp	fp, r9
 800173e:	d200      	bcs.n	8001742 <__aeabi_ddiv+0x23a>
 8001740:	e0f8      	b.n	8001934 <__aeabi_ddiv+0x42c>
 8001742:	d100      	bne.n	8001746 <__aeabi_ddiv+0x23e>
 8001744:	e0f3      	b.n	800192e <__aeabi_ddiv+0x426>
 8001746:	2301      	movs	r3, #1
 8001748:	425b      	negs	r3, r3
 800174a:	469c      	mov	ip, r3
 800174c:	4644      	mov	r4, r8
 800174e:	4648      	mov	r0, r9
 8001750:	2500      	movs	r5, #0
 8001752:	44e2      	add	sl, ip
 8001754:	465b      	mov	r3, fp
 8001756:	0e17      	lsrs	r7, r2, #24
 8001758:	021b      	lsls	r3, r3, #8
 800175a:	431f      	orrs	r7, r3
 800175c:	0c19      	lsrs	r1, r3, #16
 800175e:	043b      	lsls	r3, r7, #16
 8001760:	0212      	lsls	r2, r2, #8
 8001762:	9700      	str	r7, [sp, #0]
 8001764:	0c1f      	lsrs	r7, r3, #16
 8001766:	4691      	mov	r9, r2
 8001768:	9102      	str	r1, [sp, #8]
 800176a:	9703      	str	r7, [sp, #12]
 800176c:	f7fe fd56 	bl	800021c <__aeabi_uidivmod>
 8001770:	0002      	movs	r2, r0
 8001772:	437a      	muls	r2, r7
 8001774:	040b      	lsls	r3, r1, #16
 8001776:	0c21      	lsrs	r1, r4, #16
 8001778:	4680      	mov	r8, r0
 800177a:	4319      	orrs	r1, r3
 800177c:	428a      	cmp	r2, r1
 800177e:	d909      	bls.n	8001794 <__aeabi_ddiv+0x28c>
 8001780:	9f00      	ldr	r7, [sp, #0]
 8001782:	2301      	movs	r3, #1
 8001784:	46bc      	mov	ip, r7
 8001786:	425b      	negs	r3, r3
 8001788:	4461      	add	r1, ip
 800178a:	469c      	mov	ip, r3
 800178c:	44e0      	add	r8, ip
 800178e:	428f      	cmp	r7, r1
 8001790:	d800      	bhi.n	8001794 <__aeabi_ddiv+0x28c>
 8001792:	e15c      	b.n	8001a4e <__aeabi_ddiv+0x546>
 8001794:	1a88      	subs	r0, r1, r2
 8001796:	9902      	ldr	r1, [sp, #8]
 8001798:	f7fe fd40 	bl	800021c <__aeabi_uidivmod>
 800179c:	9a03      	ldr	r2, [sp, #12]
 800179e:	0424      	lsls	r4, r4, #16
 80017a0:	4342      	muls	r2, r0
 80017a2:	0409      	lsls	r1, r1, #16
 80017a4:	0c24      	lsrs	r4, r4, #16
 80017a6:	0003      	movs	r3, r0
 80017a8:	430c      	orrs	r4, r1
 80017aa:	42a2      	cmp	r2, r4
 80017ac:	d906      	bls.n	80017bc <__aeabi_ddiv+0x2b4>
 80017ae:	9900      	ldr	r1, [sp, #0]
 80017b0:	3b01      	subs	r3, #1
 80017b2:	468c      	mov	ip, r1
 80017b4:	4464      	add	r4, ip
 80017b6:	42a1      	cmp	r1, r4
 80017b8:	d800      	bhi.n	80017bc <__aeabi_ddiv+0x2b4>
 80017ba:	e142      	b.n	8001a42 <__aeabi_ddiv+0x53a>
 80017bc:	1aa0      	subs	r0, r4, r2
 80017be:	4642      	mov	r2, r8
 80017c0:	0412      	lsls	r2, r2, #16
 80017c2:	431a      	orrs	r2, r3
 80017c4:	4693      	mov	fp, r2
 80017c6:	464b      	mov	r3, r9
 80017c8:	4659      	mov	r1, fp
 80017ca:	0c1b      	lsrs	r3, r3, #16
 80017cc:	001f      	movs	r7, r3
 80017ce:	9304      	str	r3, [sp, #16]
 80017d0:	040b      	lsls	r3, r1, #16
 80017d2:	4649      	mov	r1, r9
 80017d4:	0409      	lsls	r1, r1, #16
 80017d6:	0c09      	lsrs	r1, r1, #16
 80017d8:	000c      	movs	r4, r1
 80017da:	0c1b      	lsrs	r3, r3, #16
 80017dc:	435c      	muls	r4, r3
 80017de:	0c12      	lsrs	r2, r2, #16
 80017e0:	437b      	muls	r3, r7
 80017e2:	4688      	mov	r8, r1
 80017e4:	4351      	muls	r1, r2
 80017e6:	437a      	muls	r2, r7
 80017e8:	0c27      	lsrs	r7, r4, #16
 80017ea:	46bc      	mov	ip, r7
 80017ec:	185b      	adds	r3, r3, r1
 80017ee:	4463      	add	r3, ip
 80017f0:	4299      	cmp	r1, r3
 80017f2:	d903      	bls.n	80017fc <__aeabi_ddiv+0x2f4>
 80017f4:	2180      	movs	r1, #128	@ 0x80
 80017f6:	0249      	lsls	r1, r1, #9
 80017f8:	468c      	mov	ip, r1
 80017fa:	4462      	add	r2, ip
 80017fc:	0c19      	lsrs	r1, r3, #16
 80017fe:	0424      	lsls	r4, r4, #16
 8001800:	041b      	lsls	r3, r3, #16
 8001802:	0c24      	lsrs	r4, r4, #16
 8001804:	188a      	adds	r2, r1, r2
 8001806:	191c      	adds	r4, r3, r4
 8001808:	4290      	cmp	r0, r2
 800180a:	d302      	bcc.n	8001812 <__aeabi_ddiv+0x30a>
 800180c:	d116      	bne.n	800183c <__aeabi_ddiv+0x334>
 800180e:	42a5      	cmp	r5, r4
 8001810:	d214      	bcs.n	800183c <__aeabi_ddiv+0x334>
 8001812:	465b      	mov	r3, fp
 8001814:	9f00      	ldr	r7, [sp, #0]
 8001816:	3b01      	subs	r3, #1
 8001818:	444d      	add	r5, r9
 800181a:	9305      	str	r3, [sp, #20]
 800181c:	454d      	cmp	r5, r9
 800181e:	419b      	sbcs	r3, r3
 8001820:	46bc      	mov	ip, r7
 8001822:	425b      	negs	r3, r3
 8001824:	4463      	add	r3, ip
 8001826:	18c0      	adds	r0, r0, r3
 8001828:	4287      	cmp	r7, r0
 800182a:	d300      	bcc.n	800182e <__aeabi_ddiv+0x326>
 800182c:	e102      	b.n	8001a34 <__aeabi_ddiv+0x52c>
 800182e:	4282      	cmp	r2, r0
 8001830:	d900      	bls.n	8001834 <__aeabi_ddiv+0x32c>
 8001832:	e129      	b.n	8001a88 <__aeabi_ddiv+0x580>
 8001834:	d100      	bne.n	8001838 <__aeabi_ddiv+0x330>
 8001836:	e124      	b.n	8001a82 <__aeabi_ddiv+0x57a>
 8001838:	9b05      	ldr	r3, [sp, #20]
 800183a:	469b      	mov	fp, r3
 800183c:	1b2c      	subs	r4, r5, r4
 800183e:	42a5      	cmp	r5, r4
 8001840:	41ad      	sbcs	r5, r5
 8001842:	9b00      	ldr	r3, [sp, #0]
 8001844:	1a80      	subs	r0, r0, r2
 8001846:	426d      	negs	r5, r5
 8001848:	1b40      	subs	r0, r0, r5
 800184a:	4283      	cmp	r3, r0
 800184c:	d100      	bne.n	8001850 <__aeabi_ddiv+0x348>
 800184e:	e10f      	b.n	8001a70 <__aeabi_ddiv+0x568>
 8001850:	9902      	ldr	r1, [sp, #8]
 8001852:	f7fe fce3 	bl	800021c <__aeabi_uidivmod>
 8001856:	9a03      	ldr	r2, [sp, #12]
 8001858:	040b      	lsls	r3, r1, #16
 800185a:	4342      	muls	r2, r0
 800185c:	0c21      	lsrs	r1, r4, #16
 800185e:	0005      	movs	r5, r0
 8001860:	4319      	orrs	r1, r3
 8001862:	428a      	cmp	r2, r1
 8001864:	d900      	bls.n	8001868 <__aeabi_ddiv+0x360>
 8001866:	e0cb      	b.n	8001a00 <__aeabi_ddiv+0x4f8>
 8001868:	1a88      	subs	r0, r1, r2
 800186a:	9902      	ldr	r1, [sp, #8]
 800186c:	f7fe fcd6 	bl	800021c <__aeabi_uidivmod>
 8001870:	9a03      	ldr	r2, [sp, #12]
 8001872:	0424      	lsls	r4, r4, #16
 8001874:	4342      	muls	r2, r0
 8001876:	0409      	lsls	r1, r1, #16
 8001878:	0c24      	lsrs	r4, r4, #16
 800187a:	0003      	movs	r3, r0
 800187c:	430c      	orrs	r4, r1
 800187e:	42a2      	cmp	r2, r4
 8001880:	d900      	bls.n	8001884 <__aeabi_ddiv+0x37c>
 8001882:	e0ca      	b.n	8001a1a <__aeabi_ddiv+0x512>
 8001884:	4641      	mov	r1, r8
 8001886:	1aa4      	subs	r4, r4, r2
 8001888:	042a      	lsls	r2, r5, #16
 800188a:	431a      	orrs	r2, r3
 800188c:	9f04      	ldr	r7, [sp, #16]
 800188e:	0413      	lsls	r3, r2, #16
 8001890:	0c1b      	lsrs	r3, r3, #16
 8001892:	4359      	muls	r1, r3
 8001894:	4640      	mov	r0, r8
 8001896:	437b      	muls	r3, r7
 8001898:	469c      	mov	ip, r3
 800189a:	0c15      	lsrs	r5, r2, #16
 800189c:	4368      	muls	r0, r5
 800189e:	0c0b      	lsrs	r3, r1, #16
 80018a0:	4484      	add	ip, r0
 80018a2:	4463      	add	r3, ip
 80018a4:	437d      	muls	r5, r7
 80018a6:	4298      	cmp	r0, r3
 80018a8:	d903      	bls.n	80018b2 <__aeabi_ddiv+0x3aa>
 80018aa:	2080      	movs	r0, #128	@ 0x80
 80018ac:	0240      	lsls	r0, r0, #9
 80018ae:	4684      	mov	ip, r0
 80018b0:	4465      	add	r5, ip
 80018b2:	0c18      	lsrs	r0, r3, #16
 80018b4:	0409      	lsls	r1, r1, #16
 80018b6:	041b      	lsls	r3, r3, #16
 80018b8:	0c09      	lsrs	r1, r1, #16
 80018ba:	1940      	adds	r0, r0, r5
 80018bc:	185b      	adds	r3, r3, r1
 80018be:	4284      	cmp	r4, r0
 80018c0:	d327      	bcc.n	8001912 <__aeabi_ddiv+0x40a>
 80018c2:	d023      	beq.n	800190c <__aeabi_ddiv+0x404>
 80018c4:	2301      	movs	r3, #1
 80018c6:	0035      	movs	r5, r6
 80018c8:	431a      	orrs	r2, r3
 80018ca:	4b94      	ldr	r3, [pc, #592]	@ (8001b1c <__aeabi_ddiv+0x614>)
 80018cc:	4453      	add	r3, sl
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	dd60      	ble.n	8001994 <__aeabi_ddiv+0x48c>
 80018d2:	0751      	lsls	r1, r2, #29
 80018d4:	d000      	beq.n	80018d8 <__aeabi_ddiv+0x3d0>
 80018d6:	e086      	b.n	80019e6 <__aeabi_ddiv+0x4de>
 80018d8:	002e      	movs	r6, r5
 80018da:	08d1      	lsrs	r1, r2, #3
 80018dc:	465a      	mov	r2, fp
 80018de:	01d2      	lsls	r2, r2, #7
 80018e0:	d506      	bpl.n	80018f0 <__aeabi_ddiv+0x3e8>
 80018e2:	465a      	mov	r2, fp
 80018e4:	4b8e      	ldr	r3, [pc, #568]	@ (8001b20 <__aeabi_ddiv+0x618>)
 80018e6:	401a      	ands	r2, r3
 80018e8:	2380      	movs	r3, #128	@ 0x80
 80018ea:	4693      	mov	fp, r2
 80018ec:	00db      	lsls	r3, r3, #3
 80018ee:	4453      	add	r3, sl
 80018f0:	4a8c      	ldr	r2, [pc, #560]	@ (8001b24 <__aeabi_ddiv+0x61c>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	dd00      	ble.n	80018f8 <__aeabi_ddiv+0x3f0>
 80018f6:	e680      	b.n	80015fa <__aeabi_ddiv+0xf2>
 80018f8:	465a      	mov	r2, fp
 80018fa:	0752      	lsls	r2, r2, #29
 80018fc:	430a      	orrs	r2, r1
 80018fe:	4690      	mov	r8, r2
 8001900:	465a      	mov	r2, fp
 8001902:	055b      	lsls	r3, r3, #21
 8001904:	0254      	lsls	r4, r2, #9
 8001906:	0b24      	lsrs	r4, r4, #12
 8001908:	0d5b      	lsrs	r3, r3, #21
 800190a:	e669      	b.n	80015e0 <__aeabi_ddiv+0xd8>
 800190c:	0035      	movs	r5, r6
 800190e:	2b00      	cmp	r3, #0
 8001910:	d0db      	beq.n	80018ca <__aeabi_ddiv+0x3c2>
 8001912:	9d00      	ldr	r5, [sp, #0]
 8001914:	1e51      	subs	r1, r2, #1
 8001916:	46ac      	mov	ip, r5
 8001918:	4464      	add	r4, ip
 800191a:	42ac      	cmp	r4, r5
 800191c:	d200      	bcs.n	8001920 <__aeabi_ddiv+0x418>
 800191e:	e09e      	b.n	8001a5e <__aeabi_ddiv+0x556>
 8001920:	4284      	cmp	r4, r0
 8001922:	d200      	bcs.n	8001926 <__aeabi_ddiv+0x41e>
 8001924:	e0e1      	b.n	8001aea <__aeabi_ddiv+0x5e2>
 8001926:	d100      	bne.n	800192a <__aeabi_ddiv+0x422>
 8001928:	e0ee      	b.n	8001b08 <__aeabi_ddiv+0x600>
 800192a:	000a      	movs	r2, r1
 800192c:	e7ca      	b.n	80018c4 <__aeabi_ddiv+0x3bc>
 800192e:	4542      	cmp	r2, r8
 8001930:	d900      	bls.n	8001934 <__aeabi_ddiv+0x42c>
 8001932:	e708      	b.n	8001746 <__aeabi_ddiv+0x23e>
 8001934:	464b      	mov	r3, r9
 8001936:	07dc      	lsls	r4, r3, #31
 8001938:	0858      	lsrs	r0, r3, #1
 800193a:	4643      	mov	r3, r8
 800193c:	085b      	lsrs	r3, r3, #1
 800193e:	431c      	orrs	r4, r3
 8001940:	4643      	mov	r3, r8
 8001942:	07dd      	lsls	r5, r3, #31
 8001944:	e706      	b.n	8001754 <__aeabi_ddiv+0x24c>
 8001946:	f000 fca7 	bl	8002298 <__clzsi2>
 800194a:	2315      	movs	r3, #21
 800194c:	469c      	mov	ip, r3
 800194e:	4484      	add	ip, r0
 8001950:	0002      	movs	r2, r0
 8001952:	4663      	mov	r3, ip
 8001954:	3220      	adds	r2, #32
 8001956:	2b1c      	cmp	r3, #28
 8001958:	dc00      	bgt.n	800195c <__aeabi_ddiv+0x454>
 800195a:	e692      	b.n	8001682 <__aeabi_ddiv+0x17a>
 800195c:	0023      	movs	r3, r4
 800195e:	3808      	subs	r0, #8
 8001960:	4083      	lsls	r3, r0
 8001962:	4699      	mov	r9, r3
 8001964:	2300      	movs	r3, #0
 8001966:	4698      	mov	r8, r3
 8001968:	e69a      	b.n	80016a0 <__aeabi_ddiv+0x198>
 800196a:	f000 fc95 	bl	8002298 <__clzsi2>
 800196e:	0002      	movs	r2, r0
 8001970:	0003      	movs	r3, r0
 8001972:	3215      	adds	r2, #21
 8001974:	3320      	adds	r3, #32
 8001976:	2a1c      	cmp	r2, #28
 8001978:	dc00      	bgt.n	800197c <__aeabi_ddiv+0x474>
 800197a:	e65f      	b.n	800163c <__aeabi_ddiv+0x134>
 800197c:	9900      	ldr	r1, [sp, #0]
 800197e:	3808      	subs	r0, #8
 8001980:	4081      	lsls	r1, r0
 8001982:	2200      	movs	r2, #0
 8001984:	468b      	mov	fp, r1
 8001986:	e666      	b.n	8001656 <__aeabi_ddiv+0x14e>
 8001988:	2200      	movs	r2, #0
 800198a:	002e      	movs	r6, r5
 800198c:	2400      	movs	r4, #0
 800198e:	4690      	mov	r8, r2
 8001990:	4b65      	ldr	r3, [pc, #404]	@ (8001b28 <__aeabi_ddiv+0x620>)
 8001992:	e625      	b.n	80015e0 <__aeabi_ddiv+0xd8>
 8001994:	002e      	movs	r6, r5
 8001996:	2101      	movs	r1, #1
 8001998:	1ac9      	subs	r1, r1, r3
 800199a:	2938      	cmp	r1, #56	@ 0x38
 800199c:	dd00      	ble.n	80019a0 <__aeabi_ddiv+0x498>
 800199e:	e61b      	b.n	80015d8 <__aeabi_ddiv+0xd0>
 80019a0:	291f      	cmp	r1, #31
 80019a2:	dc7e      	bgt.n	8001aa2 <__aeabi_ddiv+0x59a>
 80019a4:	4861      	ldr	r0, [pc, #388]	@ (8001b2c <__aeabi_ddiv+0x624>)
 80019a6:	0014      	movs	r4, r2
 80019a8:	4450      	add	r0, sl
 80019aa:	465b      	mov	r3, fp
 80019ac:	4082      	lsls	r2, r0
 80019ae:	4083      	lsls	r3, r0
 80019b0:	40cc      	lsrs	r4, r1
 80019b2:	1e50      	subs	r0, r2, #1
 80019b4:	4182      	sbcs	r2, r0
 80019b6:	4323      	orrs	r3, r4
 80019b8:	431a      	orrs	r2, r3
 80019ba:	465b      	mov	r3, fp
 80019bc:	40cb      	lsrs	r3, r1
 80019be:	0751      	lsls	r1, r2, #29
 80019c0:	d009      	beq.n	80019d6 <__aeabi_ddiv+0x4ce>
 80019c2:	210f      	movs	r1, #15
 80019c4:	4011      	ands	r1, r2
 80019c6:	2904      	cmp	r1, #4
 80019c8:	d005      	beq.n	80019d6 <__aeabi_ddiv+0x4ce>
 80019ca:	1d11      	adds	r1, r2, #4
 80019cc:	4291      	cmp	r1, r2
 80019ce:	4192      	sbcs	r2, r2
 80019d0:	4252      	negs	r2, r2
 80019d2:	189b      	adds	r3, r3, r2
 80019d4:	000a      	movs	r2, r1
 80019d6:	0219      	lsls	r1, r3, #8
 80019d8:	d400      	bmi.n	80019dc <__aeabi_ddiv+0x4d4>
 80019da:	e09b      	b.n	8001b14 <__aeabi_ddiv+0x60c>
 80019dc:	2200      	movs	r2, #0
 80019de:	2301      	movs	r3, #1
 80019e0:	2400      	movs	r4, #0
 80019e2:	4690      	mov	r8, r2
 80019e4:	e5fc      	b.n	80015e0 <__aeabi_ddiv+0xd8>
 80019e6:	210f      	movs	r1, #15
 80019e8:	4011      	ands	r1, r2
 80019ea:	2904      	cmp	r1, #4
 80019ec:	d100      	bne.n	80019f0 <__aeabi_ddiv+0x4e8>
 80019ee:	e773      	b.n	80018d8 <__aeabi_ddiv+0x3d0>
 80019f0:	1d11      	adds	r1, r2, #4
 80019f2:	4291      	cmp	r1, r2
 80019f4:	4192      	sbcs	r2, r2
 80019f6:	4252      	negs	r2, r2
 80019f8:	002e      	movs	r6, r5
 80019fa:	08c9      	lsrs	r1, r1, #3
 80019fc:	4493      	add	fp, r2
 80019fe:	e76d      	b.n	80018dc <__aeabi_ddiv+0x3d4>
 8001a00:	9b00      	ldr	r3, [sp, #0]
 8001a02:	3d01      	subs	r5, #1
 8001a04:	469c      	mov	ip, r3
 8001a06:	4461      	add	r1, ip
 8001a08:	428b      	cmp	r3, r1
 8001a0a:	d900      	bls.n	8001a0e <__aeabi_ddiv+0x506>
 8001a0c:	e72c      	b.n	8001868 <__aeabi_ddiv+0x360>
 8001a0e:	428a      	cmp	r2, r1
 8001a10:	d800      	bhi.n	8001a14 <__aeabi_ddiv+0x50c>
 8001a12:	e729      	b.n	8001868 <__aeabi_ddiv+0x360>
 8001a14:	1e85      	subs	r5, r0, #2
 8001a16:	4461      	add	r1, ip
 8001a18:	e726      	b.n	8001868 <__aeabi_ddiv+0x360>
 8001a1a:	9900      	ldr	r1, [sp, #0]
 8001a1c:	3b01      	subs	r3, #1
 8001a1e:	468c      	mov	ip, r1
 8001a20:	4464      	add	r4, ip
 8001a22:	42a1      	cmp	r1, r4
 8001a24:	d900      	bls.n	8001a28 <__aeabi_ddiv+0x520>
 8001a26:	e72d      	b.n	8001884 <__aeabi_ddiv+0x37c>
 8001a28:	42a2      	cmp	r2, r4
 8001a2a:	d800      	bhi.n	8001a2e <__aeabi_ddiv+0x526>
 8001a2c:	e72a      	b.n	8001884 <__aeabi_ddiv+0x37c>
 8001a2e:	1e83      	subs	r3, r0, #2
 8001a30:	4464      	add	r4, ip
 8001a32:	e727      	b.n	8001884 <__aeabi_ddiv+0x37c>
 8001a34:	4287      	cmp	r7, r0
 8001a36:	d000      	beq.n	8001a3a <__aeabi_ddiv+0x532>
 8001a38:	e6fe      	b.n	8001838 <__aeabi_ddiv+0x330>
 8001a3a:	45a9      	cmp	r9, r5
 8001a3c:	d900      	bls.n	8001a40 <__aeabi_ddiv+0x538>
 8001a3e:	e6fb      	b.n	8001838 <__aeabi_ddiv+0x330>
 8001a40:	e6f5      	b.n	800182e <__aeabi_ddiv+0x326>
 8001a42:	42a2      	cmp	r2, r4
 8001a44:	d800      	bhi.n	8001a48 <__aeabi_ddiv+0x540>
 8001a46:	e6b9      	b.n	80017bc <__aeabi_ddiv+0x2b4>
 8001a48:	1e83      	subs	r3, r0, #2
 8001a4a:	4464      	add	r4, ip
 8001a4c:	e6b6      	b.n	80017bc <__aeabi_ddiv+0x2b4>
 8001a4e:	428a      	cmp	r2, r1
 8001a50:	d800      	bhi.n	8001a54 <__aeabi_ddiv+0x54c>
 8001a52:	e69f      	b.n	8001794 <__aeabi_ddiv+0x28c>
 8001a54:	46bc      	mov	ip, r7
 8001a56:	1e83      	subs	r3, r0, #2
 8001a58:	4698      	mov	r8, r3
 8001a5a:	4461      	add	r1, ip
 8001a5c:	e69a      	b.n	8001794 <__aeabi_ddiv+0x28c>
 8001a5e:	000a      	movs	r2, r1
 8001a60:	4284      	cmp	r4, r0
 8001a62:	d000      	beq.n	8001a66 <__aeabi_ddiv+0x55e>
 8001a64:	e72e      	b.n	80018c4 <__aeabi_ddiv+0x3bc>
 8001a66:	454b      	cmp	r3, r9
 8001a68:	d000      	beq.n	8001a6c <__aeabi_ddiv+0x564>
 8001a6a:	e72b      	b.n	80018c4 <__aeabi_ddiv+0x3bc>
 8001a6c:	0035      	movs	r5, r6
 8001a6e:	e72c      	b.n	80018ca <__aeabi_ddiv+0x3c2>
 8001a70:	4b2a      	ldr	r3, [pc, #168]	@ (8001b1c <__aeabi_ddiv+0x614>)
 8001a72:	4a2f      	ldr	r2, [pc, #188]	@ (8001b30 <__aeabi_ddiv+0x628>)
 8001a74:	4453      	add	r3, sl
 8001a76:	4592      	cmp	sl, r2
 8001a78:	db43      	blt.n	8001b02 <__aeabi_ddiv+0x5fa>
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	4493      	add	fp, r2
 8001a80:	e72c      	b.n	80018dc <__aeabi_ddiv+0x3d4>
 8001a82:	42ac      	cmp	r4, r5
 8001a84:	d800      	bhi.n	8001a88 <__aeabi_ddiv+0x580>
 8001a86:	e6d7      	b.n	8001838 <__aeabi_ddiv+0x330>
 8001a88:	2302      	movs	r3, #2
 8001a8a:	425b      	negs	r3, r3
 8001a8c:	469c      	mov	ip, r3
 8001a8e:	9900      	ldr	r1, [sp, #0]
 8001a90:	444d      	add	r5, r9
 8001a92:	454d      	cmp	r5, r9
 8001a94:	419b      	sbcs	r3, r3
 8001a96:	44e3      	add	fp, ip
 8001a98:	468c      	mov	ip, r1
 8001a9a:	425b      	negs	r3, r3
 8001a9c:	4463      	add	r3, ip
 8001a9e:	18c0      	adds	r0, r0, r3
 8001aa0:	e6cc      	b.n	800183c <__aeabi_ddiv+0x334>
 8001aa2:	201f      	movs	r0, #31
 8001aa4:	4240      	negs	r0, r0
 8001aa6:	1ac3      	subs	r3, r0, r3
 8001aa8:	4658      	mov	r0, fp
 8001aaa:	40d8      	lsrs	r0, r3
 8001aac:	2920      	cmp	r1, #32
 8001aae:	d004      	beq.n	8001aba <__aeabi_ddiv+0x5b2>
 8001ab0:	4659      	mov	r1, fp
 8001ab2:	4b20      	ldr	r3, [pc, #128]	@ (8001b34 <__aeabi_ddiv+0x62c>)
 8001ab4:	4453      	add	r3, sl
 8001ab6:	4099      	lsls	r1, r3
 8001ab8:	430a      	orrs	r2, r1
 8001aba:	1e53      	subs	r3, r2, #1
 8001abc:	419a      	sbcs	r2, r3
 8001abe:	2307      	movs	r3, #7
 8001ac0:	0019      	movs	r1, r3
 8001ac2:	4302      	orrs	r2, r0
 8001ac4:	2400      	movs	r4, #0
 8001ac6:	4011      	ands	r1, r2
 8001ac8:	4213      	tst	r3, r2
 8001aca:	d009      	beq.n	8001ae0 <__aeabi_ddiv+0x5d8>
 8001acc:	3308      	adds	r3, #8
 8001ace:	4013      	ands	r3, r2
 8001ad0:	2b04      	cmp	r3, #4
 8001ad2:	d01d      	beq.n	8001b10 <__aeabi_ddiv+0x608>
 8001ad4:	1d13      	adds	r3, r2, #4
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	4189      	sbcs	r1, r1
 8001ada:	001a      	movs	r2, r3
 8001adc:	4249      	negs	r1, r1
 8001ade:	0749      	lsls	r1, r1, #29
 8001ae0:	08d2      	lsrs	r2, r2, #3
 8001ae2:	430a      	orrs	r2, r1
 8001ae4:	4690      	mov	r8, r2
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	e57a      	b.n	80015e0 <__aeabi_ddiv+0xd8>
 8001aea:	4649      	mov	r1, r9
 8001aec:	9f00      	ldr	r7, [sp, #0]
 8001aee:	004d      	lsls	r5, r1, #1
 8001af0:	454d      	cmp	r5, r9
 8001af2:	4189      	sbcs	r1, r1
 8001af4:	46bc      	mov	ip, r7
 8001af6:	4249      	negs	r1, r1
 8001af8:	4461      	add	r1, ip
 8001afa:	46a9      	mov	r9, r5
 8001afc:	3a02      	subs	r2, #2
 8001afe:	1864      	adds	r4, r4, r1
 8001b00:	e7ae      	b.n	8001a60 <__aeabi_ddiv+0x558>
 8001b02:	2201      	movs	r2, #1
 8001b04:	4252      	negs	r2, r2
 8001b06:	e746      	b.n	8001996 <__aeabi_ddiv+0x48e>
 8001b08:	4599      	cmp	r9, r3
 8001b0a:	d3ee      	bcc.n	8001aea <__aeabi_ddiv+0x5e2>
 8001b0c:	000a      	movs	r2, r1
 8001b0e:	e7aa      	b.n	8001a66 <__aeabi_ddiv+0x55e>
 8001b10:	2100      	movs	r1, #0
 8001b12:	e7e5      	b.n	8001ae0 <__aeabi_ddiv+0x5d8>
 8001b14:	0759      	lsls	r1, r3, #29
 8001b16:	025b      	lsls	r3, r3, #9
 8001b18:	0b1c      	lsrs	r4, r3, #12
 8001b1a:	e7e1      	b.n	8001ae0 <__aeabi_ddiv+0x5d8>
 8001b1c:	000003ff 	.word	0x000003ff
 8001b20:	feffffff 	.word	0xfeffffff
 8001b24:	000007fe 	.word	0x000007fe
 8001b28:	000007ff 	.word	0x000007ff
 8001b2c:	0000041e 	.word	0x0000041e
 8001b30:	fffffc02 	.word	0xfffffc02
 8001b34:	0000043e 	.word	0x0000043e

08001b38 <__aeabi_dmul>:
 8001b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b3a:	4657      	mov	r7, sl
 8001b3c:	464e      	mov	r6, r9
 8001b3e:	46de      	mov	lr, fp
 8001b40:	4645      	mov	r5, r8
 8001b42:	b5e0      	push	{r5, r6, r7, lr}
 8001b44:	001f      	movs	r7, r3
 8001b46:	030b      	lsls	r3, r1, #12
 8001b48:	0b1b      	lsrs	r3, r3, #12
 8001b4a:	0016      	movs	r6, r2
 8001b4c:	469a      	mov	sl, r3
 8001b4e:	0fca      	lsrs	r2, r1, #31
 8001b50:	004b      	lsls	r3, r1, #1
 8001b52:	0004      	movs	r4, r0
 8001b54:	4691      	mov	r9, r2
 8001b56:	b085      	sub	sp, #20
 8001b58:	0d5b      	lsrs	r3, r3, #21
 8001b5a:	d100      	bne.n	8001b5e <__aeabi_dmul+0x26>
 8001b5c:	e1cf      	b.n	8001efe <__aeabi_dmul+0x3c6>
 8001b5e:	4acd      	ldr	r2, [pc, #820]	@ (8001e94 <__aeabi_dmul+0x35c>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d055      	beq.n	8001c10 <__aeabi_dmul+0xd8>
 8001b64:	4651      	mov	r1, sl
 8001b66:	0f42      	lsrs	r2, r0, #29
 8001b68:	00c9      	lsls	r1, r1, #3
 8001b6a:	430a      	orrs	r2, r1
 8001b6c:	2180      	movs	r1, #128	@ 0x80
 8001b6e:	0409      	lsls	r1, r1, #16
 8001b70:	4311      	orrs	r1, r2
 8001b72:	00c2      	lsls	r2, r0, #3
 8001b74:	4690      	mov	r8, r2
 8001b76:	4ac8      	ldr	r2, [pc, #800]	@ (8001e98 <__aeabi_dmul+0x360>)
 8001b78:	468a      	mov	sl, r1
 8001b7a:	4693      	mov	fp, r2
 8001b7c:	449b      	add	fp, r3
 8001b7e:	2300      	movs	r3, #0
 8001b80:	2500      	movs	r5, #0
 8001b82:	9302      	str	r3, [sp, #8]
 8001b84:	033c      	lsls	r4, r7, #12
 8001b86:	007b      	lsls	r3, r7, #1
 8001b88:	0ffa      	lsrs	r2, r7, #31
 8001b8a:	9601      	str	r6, [sp, #4]
 8001b8c:	0b24      	lsrs	r4, r4, #12
 8001b8e:	0d5b      	lsrs	r3, r3, #21
 8001b90:	9200      	str	r2, [sp, #0]
 8001b92:	d100      	bne.n	8001b96 <__aeabi_dmul+0x5e>
 8001b94:	e188      	b.n	8001ea8 <__aeabi_dmul+0x370>
 8001b96:	4abf      	ldr	r2, [pc, #764]	@ (8001e94 <__aeabi_dmul+0x35c>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d100      	bne.n	8001b9e <__aeabi_dmul+0x66>
 8001b9c:	e092      	b.n	8001cc4 <__aeabi_dmul+0x18c>
 8001b9e:	4abe      	ldr	r2, [pc, #760]	@ (8001e98 <__aeabi_dmul+0x360>)
 8001ba0:	4694      	mov	ip, r2
 8001ba2:	4463      	add	r3, ip
 8001ba4:	449b      	add	fp, r3
 8001ba6:	2d0a      	cmp	r5, #10
 8001ba8:	dc42      	bgt.n	8001c30 <__aeabi_dmul+0xf8>
 8001baa:	00e4      	lsls	r4, r4, #3
 8001bac:	0f73      	lsrs	r3, r6, #29
 8001bae:	4323      	orrs	r3, r4
 8001bb0:	2480      	movs	r4, #128	@ 0x80
 8001bb2:	4649      	mov	r1, r9
 8001bb4:	0424      	lsls	r4, r4, #16
 8001bb6:	431c      	orrs	r4, r3
 8001bb8:	00f3      	lsls	r3, r6, #3
 8001bba:	9301      	str	r3, [sp, #4]
 8001bbc:	9b00      	ldr	r3, [sp, #0]
 8001bbe:	2000      	movs	r0, #0
 8001bc0:	4059      	eors	r1, r3
 8001bc2:	b2cb      	uxtb	r3, r1
 8001bc4:	9303      	str	r3, [sp, #12]
 8001bc6:	2d02      	cmp	r5, #2
 8001bc8:	dc00      	bgt.n	8001bcc <__aeabi_dmul+0x94>
 8001bca:	e094      	b.n	8001cf6 <__aeabi_dmul+0x1be>
 8001bcc:	2301      	movs	r3, #1
 8001bce:	40ab      	lsls	r3, r5
 8001bd0:	001d      	movs	r5, r3
 8001bd2:	23a6      	movs	r3, #166	@ 0xa6
 8001bd4:	002a      	movs	r2, r5
 8001bd6:	00db      	lsls	r3, r3, #3
 8001bd8:	401a      	ands	r2, r3
 8001bda:	421d      	tst	r5, r3
 8001bdc:	d000      	beq.n	8001be0 <__aeabi_dmul+0xa8>
 8001bde:	e229      	b.n	8002034 <__aeabi_dmul+0x4fc>
 8001be0:	2390      	movs	r3, #144	@ 0x90
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	421d      	tst	r5, r3
 8001be6:	d100      	bne.n	8001bea <__aeabi_dmul+0xb2>
 8001be8:	e24d      	b.n	8002086 <__aeabi_dmul+0x54e>
 8001bea:	2300      	movs	r3, #0
 8001bec:	2480      	movs	r4, #128	@ 0x80
 8001bee:	4699      	mov	r9, r3
 8001bf0:	0324      	lsls	r4, r4, #12
 8001bf2:	4ba8      	ldr	r3, [pc, #672]	@ (8001e94 <__aeabi_dmul+0x35c>)
 8001bf4:	0010      	movs	r0, r2
 8001bf6:	464a      	mov	r2, r9
 8001bf8:	051b      	lsls	r3, r3, #20
 8001bfa:	4323      	orrs	r3, r4
 8001bfc:	07d2      	lsls	r2, r2, #31
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	0019      	movs	r1, r3
 8001c02:	b005      	add	sp, #20
 8001c04:	bcf0      	pop	{r4, r5, r6, r7}
 8001c06:	46bb      	mov	fp, r7
 8001c08:	46b2      	mov	sl, r6
 8001c0a:	46a9      	mov	r9, r5
 8001c0c:	46a0      	mov	r8, r4
 8001c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c10:	4652      	mov	r2, sl
 8001c12:	4302      	orrs	r2, r0
 8001c14:	4690      	mov	r8, r2
 8001c16:	d000      	beq.n	8001c1a <__aeabi_dmul+0xe2>
 8001c18:	e1ac      	b.n	8001f74 <__aeabi_dmul+0x43c>
 8001c1a:	469b      	mov	fp, r3
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	4692      	mov	sl, r2
 8001c20:	2508      	movs	r5, #8
 8001c22:	9302      	str	r3, [sp, #8]
 8001c24:	e7ae      	b.n	8001b84 <__aeabi_dmul+0x4c>
 8001c26:	9b00      	ldr	r3, [sp, #0]
 8001c28:	46a2      	mov	sl, r4
 8001c2a:	4699      	mov	r9, r3
 8001c2c:	9b01      	ldr	r3, [sp, #4]
 8001c2e:	4698      	mov	r8, r3
 8001c30:	9b02      	ldr	r3, [sp, #8]
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d100      	bne.n	8001c38 <__aeabi_dmul+0x100>
 8001c36:	e1ca      	b.n	8001fce <__aeabi_dmul+0x496>
 8001c38:	2b03      	cmp	r3, #3
 8001c3a:	d100      	bne.n	8001c3e <__aeabi_dmul+0x106>
 8001c3c:	e192      	b.n	8001f64 <__aeabi_dmul+0x42c>
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d110      	bne.n	8001c64 <__aeabi_dmul+0x12c>
 8001c42:	2300      	movs	r3, #0
 8001c44:	2400      	movs	r4, #0
 8001c46:	2200      	movs	r2, #0
 8001c48:	e7d4      	b.n	8001bf4 <__aeabi_dmul+0xbc>
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	087b      	lsrs	r3, r7, #1
 8001c4e:	403a      	ands	r2, r7
 8001c50:	4313      	orrs	r3, r2
 8001c52:	4652      	mov	r2, sl
 8001c54:	07d2      	lsls	r2, r2, #31
 8001c56:	4313      	orrs	r3, r2
 8001c58:	4698      	mov	r8, r3
 8001c5a:	4653      	mov	r3, sl
 8001c5c:	085b      	lsrs	r3, r3, #1
 8001c5e:	469a      	mov	sl, r3
 8001c60:	9b03      	ldr	r3, [sp, #12]
 8001c62:	4699      	mov	r9, r3
 8001c64:	465b      	mov	r3, fp
 8001c66:	1c58      	adds	r0, r3, #1
 8001c68:	2380      	movs	r3, #128	@ 0x80
 8001c6a:	00db      	lsls	r3, r3, #3
 8001c6c:	445b      	add	r3, fp
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	dc00      	bgt.n	8001c74 <__aeabi_dmul+0x13c>
 8001c72:	e1b1      	b.n	8001fd8 <__aeabi_dmul+0x4a0>
 8001c74:	4642      	mov	r2, r8
 8001c76:	0752      	lsls	r2, r2, #29
 8001c78:	d00b      	beq.n	8001c92 <__aeabi_dmul+0x15a>
 8001c7a:	220f      	movs	r2, #15
 8001c7c:	4641      	mov	r1, r8
 8001c7e:	400a      	ands	r2, r1
 8001c80:	2a04      	cmp	r2, #4
 8001c82:	d006      	beq.n	8001c92 <__aeabi_dmul+0x15a>
 8001c84:	4642      	mov	r2, r8
 8001c86:	1d11      	adds	r1, r2, #4
 8001c88:	4541      	cmp	r1, r8
 8001c8a:	4192      	sbcs	r2, r2
 8001c8c:	4688      	mov	r8, r1
 8001c8e:	4252      	negs	r2, r2
 8001c90:	4492      	add	sl, r2
 8001c92:	4652      	mov	r2, sl
 8001c94:	01d2      	lsls	r2, r2, #7
 8001c96:	d506      	bpl.n	8001ca6 <__aeabi_dmul+0x16e>
 8001c98:	4652      	mov	r2, sl
 8001c9a:	4b80      	ldr	r3, [pc, #512]	@ (8001e9c <__aeabi_dmul+0x364>)
 8001c9c:	401a      	ands	r2, r3
 8001c9e:	2380      	movs	r3, #128	@ 0x80
 8001ca0:	4692      	mov	sl, r2
 8001ca2:	00db      	lsls	r3, r3, #3
 8001ca4:	18c3      	adds	r3, r0, r3
 8001ca6:	4a7e      	ldr	r2, [pc, #504]	@ (8001ea0 <__aeabi_dmul+0x368>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	dd00      	ble.n	8001cae <__aeabi_dmul+0x176>
 8001cac:	e18f      	b.n	8001fce <__aeabi_dmul+0x496>
 8001cae:	4642      	mov	r2, r8
 8001cb0:	08d1      	lsrs	r1, r2, #3
 8001cb2:	4652      	mov	r2, sl
 8001cb4:	0752      	lsls	r2, r2, #29
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	4651      	mov	r1, sl
 8001cba:	055b      	lsls	r3, r3, #21
 8001cbc:	024c      	lsls	r4, r1, #9
 8001cbe:	0b24      	lsrs	r4, r4, #12
 8001cc0:	0d5b      	lsrs	r3, r3, #21
 8001cc2:	e797      	b.n	8001bf4 <__aeabi_dmul+0xbc>
 8001cc4:	4b73      	ldr	r3, [pc, #460]	@ (8001e94 <__aeabi_dmul+0x35c>)
 8001cc6:	4326      	orrs	r6, r4
 8001cc8:	469c      	mov	ip, r3
 8001cca:	44e3      	add	fp, ip
 8001ccc:	2e00      	cmp	r6, #0
 8001cce:	d100      	bne.n	8001cd2 <__aeabi_dmul+0x19a>
 8001cd0:	e16f      	b.n	8001fb2 <__aeabi_dmul+0x47a>
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	4649      	mov	r1, r9
 8001cd6:	431d      	orrs	r5, r3
 8001cd8:	9b00      	ldr	r3, [sp, #0]
 8001cda:	4059      	eors	r1, r3
 8001cdc:	b2cb      	uxtb	r3, r1
 8001cde:	9303      	str	r3, [sp, #12]
 8001ce0:	2d0a      	cmp	r5, #10
 8001ce2:	dd00      	ble.n	8001ce6 <__aeabi_dmul+0x1ae>
 8001ce4:	e133      	b.n	8001f4e <__aeabi_dmul+0x416>
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	40ab      	lsls	r3, r5
 8001cea:	001d      	movs	r5, r3
 8001cec:	2303      	movs	r3, #3
 8001cee:	9302      	str	r3, [sp, #8]
 8001cf0:	2288      	movs	r2, #136	@ 0x88
 8001cf2:	422a      	tst	r2, r5
 8001cf4:	d197      	bne.n	8001c26 <__aeabi_dmul+0xee>
 8001cf6:	4642      	mov	r2, r8
 8001cf8:	4643      	mov	r3, r8
 8001cfa:	0412      	lsls	r2, r2, #16
 8001cfc:	0c12      	lsrs	r2, r2, #16
 8001cfe:	0016      	movs	r6, r2
 8001d00:	9801      	ldr	r0, [sp, #4]
 8001d02:	0c1d      	lsrs	r5, r3, #16
 8001d04:	0c03      	lsrs	r3, r0, #16
 8001d06:	0400      	lsls	r0, r0, #16
 8001d08:	0c00      	lsrs	r0, r0, #16
 8001d0a:	4346      	muls	r6, r0
 8001d0c:	46b4      	mov	ip, r6
 8001d0e:	001e      	movs	r6, r3
 8001d10:	436e      	muls	r6, r5
 8001d12:	9600      	str	r6, [sp, #0]
 8001d14:	0016      	movs	r6, r2
 8001d16:	0007      	movs	r7, r0
 8001d18:	435e      	muls	r6, r3
 8001d1a:	4661      	mov	r1, ip
 8001d1c:	46b0      	mov	r8, r6
 8001d1e:	436f      	muls	r7, r5
 8001d20:	0c0e      	lsrs	r6, r1, #16
 8001d22:	44b8      	add	r8, r7
 8001d24:	4446      	add	r6, r8
 8001d26:	42b7      	cmp	r7, r6
 8001d28:	d905      	bls.n	8001d36 <__aeabi_dmul+0x1fe>
 8001d2a:	2180      	movs	r1, #128	@ 0x80
 8001d2c:	0249      	lsls	r1, r1, #9
 8001d2e:	4688      	mov	r8, r1
 8001d30:	9f00      	ldr	r7, [sp, #0]
 8001d32:	4447      	add	r7, r8
 8001d34:	9700      	str	r7, [sp, #0]
 8001d36:	4661      	mov	r1, ip
 8001d38:	0409      	lsls	r1, r1, #16
 8001d3a:	0c09      	lsrs	r1, r1, #16
 8001d3c:	0c37      	lsrs	r7, r6, #16
 8001d3e:	0436      	lsls	r6, r6, #16
 8001d40:	468c      	mov	ip, r1
 8001d42:	0031      	movs	r1, r6
 8001d44:	4461      	add	r1, ip
 8001d46:	9101      	str	r1, [sp, #4]
 8001d48:	0011      	movs	r1, r2
 8001d4a:	0c26      	lsrs	r6, r4, #16
 8001d4c:	0424      	lsls	r4, r4, #16
 8001d4e:	0c24      	lsrs	r4, r4, #16
 8001d50:	4361      	muls	r1, r4
 8001d52:	468c      	mov	ip, r1
 8001d54:	0021      	movs	r1, r4
 8001d56:	4369      	muls	r1, r5
 8001d58:	4689      	mov	r9, r1
 8001d5a:	4661      	mov	r1, ip
 8001d5c:	0c09      	lsrs	r1, r1, #16
 8001d5e:	4688      	mov	r8, r1
 8001d60:	4372      	muls	r2, r6
 8001d62:	444a      	add	r2, r9
 8001d64:	4442      	add	r2, r8
 8001d66:	4375      	muls	r5, r6
 8001d68:	4591      	cmp	r9, r2
 8001d6a:	d903      	bls.n	8001d74 <__aeabi_dmul+0x23c>
 8001d6c:	2180      	movs	r1, #128	@ 0x80
 8001d6e:	0249      	lsls	r1, r1, #9
 8001d70:	4688      	mov	r8, r1
 8001d72:	4445      	add	r5, r8
 8001d74:	0c11      	lsrs	r1, r2, #16
 8001d76:	4688      	mov	r8, r1
 8001d78:	4661      	mov	r1, ip
 8001d7a:	0409      	lsls	r1, r1, #16
 8001d7c:	0c09      	lsrs	r1, r1, #16
 8001d7e:	468c      	mov	ip, r1
 8001d80:	0412      	lsls	r2, r2, #16
 8001d82:	4462      	add	r2, ip
 8001d84:	18b9      	adds	r1, r7, r2
 8001d86:	9102      	str	r1, [sp, #8]
 8001d88:	4651      	mov	r1, sl
 8001d8a:	0c09      	lsrs	r1, r1, #16
 8001d8c:	468c      	mov	ip, r1
 8001d8e:	4651      	mov	r1, sl
 8001d90:	040f      	lsls	r7, r1, #16
 8001d92:	0c3f      	lsrs	r7, r7, #16
 8001d94:	0039      	movs	r1, r7
 8001d96:	4341      	muls	r1, r0
 8001d98:	4445      	add	r5, r8
 8001d9a:	4688      	mov	r8, r1
 8001d9c:	4661      	mov	r1, ip
 8001d9e:	4341      	muls	r1, r0
 8001da0:	468a      	mov	sl, r1
 8001da2:	4641      	mov	r1, r8
 8001da4:	4660      	mov	r0, ip
 8001da6:	0c09      	lsrs	r1, r1, #16
 8001da8:	4689      	mov	r9, r1
 8001daa:	4358      	muls	r0, r3
 8001dac:	437b      	muls	r3, r7
 8001dae:	4453      	add	r3, sl
 8001db0:	444b      	add	r3, r9
 8001db2:	459a      	cmp	sl, r3
 8001db4:	d903      	bls.n	8001dbe <__aeabi_dmul+0x286>
 8001db6:	2180      	movs	r1, #128	@ 0x80
 8001db8:	0249      	lsls	r1, r1, #9
 8001dba:	4689      	mov	r9, r1
 8001dbc:	4448      	add	r0, r9
 8001dbe:	0c19      	lsrs	r1, r3, #16
 8001dc0:	4689      	mov	r9, r1
 8001dc2:	4641      	mov	r1, r8
 8001dc4:	0409      	lsls	r1, r1, #16
 8001dc6:	0c09      	lsrs	r1, r1, #16
 8001dc8:	4688      	mov	r8, r1
 8001dca:	0039      	movs	r1, r7
 8001dcc:	4361      	muls	r1, r4
 8001dce:	041b      	lsls	r3, r3, #16
 8001dd0:	4443      	add	r3, r8
 8001dd2:	4688      	mov	r8, r1
 8001dd4:	4661      	mov	r1, ip
 8001dd6:	434c      	muls	r4, r1
 8001dd8:	4371      	muls	r1, r6
 8001dda:	468c      	mov	ip, r1
 8001ddc:	4641      	mov	r1, r8
 8001dde:	4377      	muls	r7, r6
 8001de0:	0c0e      	lsrs	r6, r1, #16
 8001de2:	193f      	adds	r7, r7, r4
 8001de4:	19f6      	adds	r6, r6, r7
 8001de6:	4448      	add	r0, r9
 8001de8:	42b4      	cmp	r4, r6
 8001dea:	d903      	bls.n	8001df4 <__aeabi_dmul+0x2bc>
 8001dec:	2180      	movs	r1, #128	@ 0x80
 8001dee:	0249      	lsls	r1, r1, #9
 8001df0:	4689      	mov	r9, r1
 8001df2:	44cc      	add	ip, r9
 8001df4:	9902      	ldr	r1, [sp, #8]
 8001df6:	9f00      	ldr	r7, [sp, #0]
 8001df8:	4689      	mov	r9, r1
 8001dfa:	0431      	lsls	r1, r6, #16
 8001dfc:	444f      	add	r7, r9
 8001dfe:	4689      	mov	r9, r1
 8001e00:	4641      	mov	r1, r8
 8001e02:	4297      	cmp	r7, r2
 8001e04:	4192      	sbcs	r2, r2
 8001e06:	040c      	lsls	r4, r1, #16
 8001e08:	0c24      	lsrs	r4, r4, #16
 8001e0a:	444c      	add	r4, r9
 8001e0c:	18ff      	adds	r7, r7, r3
 8001e0e:	4252      	negs	r2, r2
 8001e10:	1964      	adds	r4, r4, r5
 8001e12:	18a1      	adds	r1, r4, r2
 8001e14:	429f      	cmp	r7, r3
 8001e16:	419b      	sbcs	r3, r3
 8001e18:	4688      	mov	r8, r1
 8001e1a:	4682      	mov	sl, r0
 8001e1c:	425b      	negs	r3, r3
 8001e1e:	4699      	mov	r9, r3
 8001e20:	4590      	cmp	r8, r2
 8001e22:	4192      	sbcs	r2, r2
 8001e24:	42ac      	cmp	r4, r5
 8001e26:	41a4      	sbcs	r4, r4
 8001e28:	44c2      	add	sl, r8
 8001e2a:	44d1      	add	r9, sl
 8001e2c:	4252      	negs	r2, r2
 8001e2e:	4264      	negs	r4, r4
 8001e30:	4314      	orrs	r4, r2
 8001e32:	4599      	cmp	r9, r3
 8001e34:	419b      	sbcs	r3, r3
 8001e36:	4582      	cmp	sl, r0
 8001e38:	4192      	sbcs	r2, r2
 8001e3a:	425b      	negs	r3, r3
 8001e3c:	4252      	negs	r2, r2
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	464a      	mov	r2, r9
 8001e42:	0c36      	lsrs	r6, r6, #16
 8001e44:	19a4      	adds	r4, r4, r6
 8001e46:	18e3      	adds	r3, r4, r3
 8001e48:	4463      	add	r3, ip
 8001e4a:	025b      	lsls	r3, r3, #9
 8001e4c:	0dd2      	lsrs	r2, r2, #23
 8001e4e:	431a      	orrs	r2, r3
 8001e50:	9901      	ldr	r1, [sp, #4]
 8001e52:	4692      	mov	sl, r2
 8001e54:	027a      	lsls	r2, r7, #9
 8001e56:	430a      	orrs	r2, r1
 8001e58:	1e50      	subs	r0, r2, #1
 8001e5a:	4182      	sbcs	r2, r0
 8001e5c:	0dff      	lsrs	r7, r7, #23
 8001e5e:	4317      	orrs	r7, r2
 8001e60:	464a      	mov	r2, r9
 8001e62:	0252      	lsls	r2, r2, #9
 8001e64:	4317      	orrs	r7, r2
 8001e66:	46b8      	mov	r8, r7
 8001e68:	01db      	lsls	r3, r3, #7
 8001e6a:	d500      	bpl.n	8001e6e <__aeabi_dmul+0x336>
 8001e6c:	e6ed      	b.n	8001c4a <__aeabi_dmul+0x112>
 8001e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea4 <__aeabi_dmul+0x36c>)
 8001e70:	9a03      	ldr	r2, [sp, #12]
 8001e72:	445b      	add	r3, fp
 8001e74:	4691      	mov	r9, r2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	dc00      	bgt.n	8001e7c <__aeabi_dmul+0x344>
 8001e7a:	e0ac      	b.n	8001fd6 <__aeabi_dmul+0x49e>
 8001e7c:	003a      	movs	r2, r7
 8001e7e:	0752      	lsls	r2, r2, #29
 8001e80:	d100      	bne.n	8001e84 <__aeabi_dmul+0x34c>
 8001e82:	e710      	b.n	8001ca6 <__aeabi_dmul+0x16e>
 8001e84:	220f      	movs	r2, #15
 8001e86:	4658      	mov	r0, fp
 8001e88:	403a      	ands	r2, r7
 8001e8a:	2a04      	cmp	r2, #4
 8001e8c:	d000      	beq.n	8001e90 <__aeabi_dmul+0x358>
 8001e8e:	e6f9      	b.n	8001c84 <__aeabi_dmul+0x14c>
 8001e90:	e709      	b.n	8001ca6 <__aeabi_dmul+0x16e>
 8001e92:	46c0      	nop			@ (mov r8, r8)
 8001e94:	000007ff 	.word	0x000007ff
 8001e98:	fffffc01 	.word	0xfffffc01
 8001e9c:	feffffff 	.word	0xfeffffff
 8001ea0:	000007fe 	.word	0x000007fe
 8001ea4:	000003ff 	.word	0x000003ff
 8001ea8:	0022      	movs	r2, r4
 8001eaa:	4332      	orrs	r2, r6
 8001eac:	d06f      	beq.n	8001f8e <__aeabi_dmul+0x456>
 8001eae:	2c00      	cmp	r4, #0
 8001eb0:	d100      	bne.n	8001eb4 <__aeabi_dmul+0x37c>
 8001eb2:	e0c2      	b.n	800203a <__aeabi_dmul+0x502>
 8001eb4:	0020      	movs	r0, r4
 8001eb6:	f000 f9ef 	bl	8002298 <__clzsi2>
 8001eba:	0002      	movs	r2, r0
 8001ebc:	0003      	movs	r3, r0
 8001ebe:	3a0b      	subs	r2, #11
 8001ec0:	201d      	movs	r0, #29
 8001ec2:	1a82      	subs	r2, r0, r2
 8001ec4:	0030      	movs	r0, r6
 8001ec6:	0019      	movs	r1, r3
 8001ec8:	40d0      	lsrs	r0, r2
 8001eca:	3908      	subs	r1, #8
 8001ecc:	408c      	lsls	r4, r1
 8001ece:	0002      	movs	r2, r0
 8001ed0:	4322      	orrs	r2, r4
 8001ed2:	0034      	movs	r4, r6
 8001ed4:	408c      	lsls	r4, r1
 8001ed6:	4659      	mov	r1, fp
 8001ed8:	1acb      	subs	r3, r1, r3
 8001eda:	4986      	ldr	r1, [pc, #536]	@ (80020f4 <__aeabi_dmul+0x5bc>)
 8001edc:	468b      	mov	fp, r1
 8001ede:	449b      	add	fp, r3
 8001ee0:	2d0a      	cmp	r5, #10
 8001ee2:	dd00      	ble.n	8001ee6 <__aeabi_dmul+0x3ae>
 8001ee4:	e6a4      	b.n	8001c30 <__aeabi_dmul+0xf8>
 8001ee6:	4649      	mov	r1, r9
 8001ee8:	9b00      	ldr	r3, [sp, #0]
 8001eea:	9401      	str	r4, [sp, #4]
 8001eec:	4059      	eors	r1, r3
 8001eee:	b2cb      	uxtb	r3, r1
 8001ef0:	0014      	movs	r4, r2
 8001ef2:	2000      	movs	r0, #0
 8001ef4:	9303      	str	r3, [sp, #12]
 8001ef6:	2d02      	cmp	r5, #2
 8001ef8:	dd00      	ble.n	8001efc <__aeabi_dmul+0x3c4>
 8001efa:	e667      	b.n	8001bcc <__aeabi_dmul+0x94>
 8001efc:	e6fb      	b.n	8001cf6 <__aeabi_dmul+0x1be>
 8001efe:	4653      	mov	r3, sl
 8001f00:	4303      	orrs	r3, r0
 8001f02:	4698      	mov	r8, r3
 8001f04:	d03c      	beq.n	8001f80 <__aeabi_dmul+0x448>
 8001f06:	4653      	mov	r3, sl
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d100      	bne.n	8001f0e <__aeabi_dmul+0x3d6>
 8001f0c:	e0a3      	b.n	8002056 <__aeabi_dmul+0x51e>
 8001f0e:	4650      	mov	r0, sl
 8001f10:	f000 f9c2 	bl	8002298 <__clzsi2>
 8001f14:	230b      	movs	r3, #11
 8001f16:	425b      	negs	r3, r3
 8001f18:	469c      	mov	ip, r3
 8001f1a:	0002      	movs	r2, r0
 8001f1c:	4484      	add	ip, r0
 8001f1e:	0011      	movs	r1, r2
 8001f20:	4650      	mov	r0, sl
 8001f22:	3908      	subs	r1, #8
 8001f24:	4088      	lsls	r0, r1
 8001f26:	231d      	movs	r3, #29
 8001f28:	4680      	mov	r8, r0
 8001f2a:	4660      	mov	r0, ip
 8001f2c:	1a1b      	subs	r3, r3, r0
 8001f2e:	0020      	movs	r0, r4
 8001f30:	40d8      	lsrs	r0, r3
 8001f32:	0003      	movs	r3, r0
 8001f34:	4640      	mov	r0, r8
 8001f36:	4303      	orrs	r3, r0
 8001f38:	469a      	mov	sl, r3
 8001f3a:	0023      	movs	r3, r4
 8001f3c:	408b      	lsls	r3, r1
 8001f3e:	4698      	mov	r8, r3
 8001f40:	4b6c      	ldr	r3, [pc, #432]	@ (80020f4 <__aeabi_dmul+0x5bc>)
 8001f42:	2500      	movs	r5, #0
 8001f44:	1a9b      	subs	r3, r3, r2
 8001f46:	469b      	mov	fp, r3
 8001f48:	2300      	movs	r3, #0
 8001f4a:	9302      	str	r3, [sp, #8]
 8001f4c:	e61a      	b.n	8001b84 <__aeabi_dmul+0x4c>
 8001f4e:	2d0f      	cmp	r5, #15
 8001f50:	d000      	beq.n	8001f54 <__aeabi_dmul+0x41c>
 8001f52:	e0c9      	b.n	80020e8 <__aeabi_dmul+0x5b0>
 8001f54:	2380      	movs	r3, #128	@ 0x80
 8001f56:	4652      	mov	r2, sl
 8001f58:	031b      	lsls	r3, r3, #12
 8001f5a:	421a      	tst	r2, r3
 8001f5c:	d002      	beq.n	8001f64 <__aeabi_dmul+0x42c>
 8001f5e:	421c      	tst	r4, r3
 8001f60:	d100      	bne.n	8001f64 <__aeabi_dmul+0x42c>
 8001f62:	e092      	b.n	800208a <__aeabi_dmul+0x552>
 8001f64:	2480      	movs	r4, #128	@ 0x80
 8001f66:	4653      	mov	r3, sl
 8001f68:	0324      	lsls	r4, r4, #12
 8001f6a:	431c      	orrs	r4, r3
 8001f6c:	0324      	lsls	r4, r4, #12
 8001f6e:	4642      	mov	r2, r8
 8001f70:	0b24      	lsrs	r4, r4, #12
 8001f72:	e63e      	b.n	8001bf2 <__aeabi_dmul+0xba>
 8001f74:	469b      	mov	fp, r3
 8001f76:	2303      	movs	r3, #3
 8001f78:	4680      	mov	r8, r0
 8001f7a:	250c      	movs	r5, #12
 8001f7c:	9302      	str	r3, [sp, #8]
 8001f7e:	e601      	b.n	8001b84 <__aeabi_dmul+0x4c>
 8001f80:	2300      	movs	r3, #0
 8001f82:	469a      	mov	sl, r3
 8001f84:	469b      	mov	fp, r3
 8001f86:	3301      	adds	r3, #1
 8001f88:	2504      	movs	r5, #4
 8001f8a:	9302      	str	r3, [sp, #8]
 8001f8c:	e5fa      	b.n	8001b84 <__aeabi_dmul+0x4c>
 8001f8e:	2101      	movs	r1, #1
 8001f90:	430d      	orrs	r5, r1
 8001f92:	2d0a      	cmp	r5, #10
 8001f94:	dd00      	ble.n	8001f98 <__aeabi_dmul+0x460>
 8001f96:	e64b      	b.n	8001c30 <__aeabi_dmul+0xf8>
 8001f98:	4649      	mov	r1, r9
 8001f9a:	9800      	ldr	r0, [sp, #0]
 8001f9c:	4041      	eors	r1, r0
 8001f9e:	b2c9      	uxtb	r1, r1
 8001fa0:	9103      	str	r1, [sp, #12]
 8001fa2:	2d02      	cmp	r5, #2
 8001fa4:	dc00      	bgt.n	8001fa8 <__aeabi_dmul+0x470>
 8001fa6:	e096      	b.n	80020d6 <__aeabi_dmul+0x59e>
 8001fa8:	2300      	movs	r3, #0
 8001faa:	2400      	movs	r4, #0
 8001fac:	2001      	movs	r0, #1
 8001fae:	9301      	str	r3, [sp, #4]
 8001fb0:	e60c      	b.n	8001bcc <__aeabi_dmul+0x94>
 8001fb2:	4649      	mov	r1, r9
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	9a00      	ldr	r2, [sp, #0]
 8001fb8:	432b      	orrs	r3, r5
 8001fba:	4051      	eors	r1, r2
 8001fbc:	b2ca      	uxtb	r2, r1
 8001fbe:	9203      	str	r2, [sp, #12]
 8001fc0:	2b0a      	cmp	r3, #10
 8001fc2:	dd00      	ble.n	8001fc6 <__aeabi_dmul+0x48e>
 8001fc4:	e634      	b.n	8001c30 <__aeabi_dmul+0xf8>
 8001fc6:	2d00      	cmp	r5, #0
 8001fc8:	d157      	bne.n	800207a <__aeabi_dmul+0x542>
 8001fca:	9b03      	ldr	r3, [sp, #12]
 8001fcc:	4699      	mov	r9, r3
 8001fce:	2400      	movs	r4, #0
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	4b49      	ldr	r3, [pc, #292]	@ (80020f8 <__aeabi_dmul+0x5c0>)
 8001fd4:	e60e      	b.n	8001bf4 <__aeabi_dmul+0xbc>
 8001fd6:	4658      	mov	r0, fp
 8001fd8:	2101      	movs	r1, #1
 8001fda:	1ac9      	subs	r1, r1, r3
 8001fdc:	2938      	cmp	r1, #56	@ 0x38
 8001fde:	dd00      	ble.n	8001fe2 <__aeabi_dmul+0x4aa>
 8001fe0:	e62f      	b.n	8001c42 <__aeabi_dmul+0x10a>
 8001fe2:	291f      	cmp	r1, #31
 8001fe4:	dd56      	ble.n	8002094 <__aeabi_dmul+0x55c>
 8001fe6:	221f      	movs	r2, #31
 8001fe8:	4654      	mov	r4, sl
 8001fea:	4252      	negs	r2, r2
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	40dc      	lsrs	r4, r3
 8001ff0:	2920      	cmp	r1, #32
 8001ff2:	d007      	beq.n	8002004 <__aeabi_dmul+0x4cc>
 8001ff4:	4b41      	ldr	r3, [pc, #260]	@ (80020fc <__aeabi_dmul+0x5c4>)
 8001ff6:	4642      	mov	r2, r8
 8001ff8:	469c      	mov	ip, r3
 8001ffa:	4653      	mov	r3, sl
 8001ffc:	4460      	add	r0, ip
 8001ffe:	4083      	lsls	r3, r0
 8002000:	431a      	orrs	r2, r3
 8002002:	4690      	mov	r8, r2
 8002004:	4642      	mov	r2, r8
 8002006:	2107      	movs	r1, #7
 8002008:	1e53      	subs	r3, r2, #1
 800200a:	419a      	sbcs	r2, r3
 800200c:	000b      	movs	r3, r1
 800200e:	4322      	orrs	r2, r4
 8002010:	4013      	ands	r3, r2
 8002012:	2400      	movs	r4, #0
 8002014:	4211      	tst	r1, r2
 8002016:	d009      	beq.n	800202c <__aeabi_dmul+0x4f4>
 8002018:	230f      	movs	r3, #15
 800201a:	4013      	ands	r3, r2
 800201c:	2b04      	cmp	r3, #4
 800201e:	d05d      	beq.n	80020dc <__aeabi_dmul+0x5a4>
 8002020:	1d11      	adds	r1, r2, #4
 8002022:	4291      	cmp	r1, r2
 8002024:	419b      	sbcs	r3, r3
 8002026:	000a      	movs	r2, r1
 8002028:	425b      	negs	r3, r3
 800202a:	075b      	lsls	r3, r3, #29
 800202c:	08d2      	lsrs	r2, r2, #3
 800202e:	431a      	orrs	r2, r3
 8002030:	2300      	movs	r3, #0
 8002032:	e5df      	b.n	8001bf4 <__aeabi_dmul+0xbc>
 8002034:	9b03      	ldr	r3, [sp, #12]
 8002036:	4699      	mov	r9, r3
 8002038:	e5fa      	b.n	8001c30 <__aeabi_dmul+0xf8>
 800203a:	9801      	ldr	r0, [sp, #4]
 800203c:	f000 f92c 	bl	8002298 <__clzsi2>
 8002040:	0002      	movs	r2, r0
 8002042:	0003      	movs	r3, r0
 8002044:	3215      	adds	r2, #21
 8002046:	3320      	adds	r3, #32
 8002048:	2a1c      	cmp	r2, #28
 800204a:	dc00      	bgt.n	800204e <__aeabi_dmul+0x516>
 800204c:	e738      	b.n	8001ec0 <__aeabi_dmul+0x388>
 800204e:	9a01      	ldr	r2, [sp, #4]
 8002050:	3808      	subs	r0, #8
 8002052:	4082      	lsls	r2, r0
 8002054:	e73f      	b.n	8001ed6 <__aeabi_dmul+0x39e>
 8002056:	f000 f91f 	bl	8002298 <__clzsi2>
 800205a:	2315      	movs	r3, #21
 800205c:	469c      	mov	ip, r3
 800205e:	4484      	add	ip, r0
 8002060:	0002      	movs	r2, r0
 8002062:	4663      	mov	r3, ip
 8002064:	3220      	adds	r2, #32
 8002066:	2b1c      	cmp	r3, #28
 8002068:	dc00      	bgt.n	800206c <__aeabi_dmul+0x534>
 800206a:	e758      	b.n	8001f1e <__aeabi_dmul+0x3e6>
 800206c:	2300      	movs	r3, #0
 800206e:	4698      	mov	r8, r3
 8002070:	0023      	movs	r3, r4
 8002072:	3808      	subs	r0, #8
 8002074:	4083      	lsls	r3, r0
 8002076:	469a      	mov	sl, r3
 8002078:	e762      	b.n	8001f40 <__aeabi_dmul+0x408>
 800207a:	001d      	movs	r5, r3
 800207c:	2300      	movs	r3, #0
 800207e:	2400      	movs	r4, #0
 8002080:	2002      	movs	r0, #2
 8002082:	9301      	str	r3, [sp, #4]
 8002084:	e5a2      	b.n	8001bcc <__aeabi_dmul+0x94>
 8002086:	9002      	str	r0, [sp, #8]
 8002088:	e632      	b.n	8001cf0 <__aeabi_dmul+0x1b8>
 800208a:	431c      	orrs	r4, r3
 800208c:	9b00      	ldr	r3, [sp, #0]
 800208e:	9a01      	ldr	r2, [sp, #4]
 8002090:	4699      	mov	r9, r3
 8002092:	e5ae      	b.n	8001bf2 <__aeabi_dmul+0xba>
 8002094:	4b1a      	ldr	r3, [pc, #104]	@ (8002100 <__aeabi_dmul+0x5c8>)
 8002096:	4652      	mov	r2, sl
 8002098:	18c3      	adds	r3, r0, r3
 800209a:	4640      	mov	r0, r8
 800209c:	409a      	lsls	r2, r3
 800209e:	40c8      	lsrs	r0, r1
 80020a0:	4302      	orrs	r2, r0
 80020a2:	4640      	mov	r0, r8
 80020a4:	4098      	lsls	r0, r3
 80020a6:	0003      	movs	r3, r0
 80020a8:	1e58      	subs	r0, r3, #1
 80020aa:	4183      	sbcs	r3, r0
 80020ac:	4654      	mov	r4, sl
 80020ae:	431a      	orrs	r2, r3
 80020b0:	40cc      	lsrs	r4, r1
 80020b2:	0753      	lsls	r3, r2, #29
 80020b4:	d009      	beq.n	80020ca <__aeabi_dmul+0x592>
 80020b6:	230f      	movs	r3, #15
 80020b8:	4013      	ands	r3, r2
 80020ba:	2b04      	cmp	r3, #4
 80020bc:	d005      	beq.n	80020ca <__aeabi_dmul+0x592>
 80020be:	1d13      	adds	r3, r2, #4
 80020c0:	4293      	cmp	r3, r2
 80020c2:	4192      	sbcs	r2, r2
 80020c4:	4252      	negs	r2, r2
 80020c6:	18a4      	adds	r4, r4, r2
 80020c8:	001a      	movs	r2, r3
 80020ca:	0223      	lsls	r3, r4, #8
 80020cc:	d508      	bpl.n	80020e0 <__aeabi_dmul+0x5a8>
 80020ce:	2301      	movs	r3, #1
 80020d0:	2400      	movs	r4, #0
 80020d2:	2200      	movs	r2, #0
 80020d4:	e58e      	b.n	8001bf4 <__aeabi_dmul+0xbc>
 80020d6:	4689      	mov	r9, r1
 80020d8:	2400      	movs	r4, #0
 80020da:	e58b      	b.n	8001bf4 <__aeabi_dmul+0xbc>
 80020dc:	2300      	movs	r3, #0
 80020de:	e7a5      	b.n	800202c <__aeabi_dmul+0x4f4>
 80020e0:	0763      	lsls	r3, r4, #29
 80020e2:	0264      	lsls	r4, r4, #9
 80020e4:	0b24      	lsrs	r4, r4, #12
 80020e6:	e7a1      	b.n	800202c <__aeabi_dmul+0x4f4>
 80020e8:	9b00      	ldr	r3, [sp, #0]
 80020ea:	46a2      	mov	sl, r4
 80020ec:	4699      	mov	r9, r3
 80020ee:	9b01      	ldr	r3, [sp, #4]
 80020f0:	4698      	mov	r8, r3
 80020f2:	e737      	b.n	8001f64 <__aeabi_dmul+0x42c>
 80020f4:	fffffc0d 	.word	0xfffffc0d
 80020f8:	000007ff 	.word	0x000007ff
 80020fc:	0000043e 	.word	0x0000043e
 8002100:	0000041e 	.word	0x0000041e

08002104 <__aeabi_f2d>:
 8002104:	b570      	push	{r4, r5, r6, lr}
 8002106:	0242      	lsls	r2, r0, #9
 8002108:	0043      	lsls	r3, r0, #1
 800210a:	0fc4      	lsrs	r4, r0, #31
 800210c:	20fe      	movs	r0, #254	@ 0xfe
 800210e:	0e1b      	lsrs	r3, r3, #24
 8002110:	1c59      	adds	r1, r3, #1
 8002112:	0a55      	lsrs	r5, r2, #9
 8002114:	4208      	tst	r0, r1
 8002116:	d00c      	beq.n	8002132 <__aeabi_f2d+0x2e>
 8002118:	21e0      	movs	r1, #224	@ 0xe0
 800211a:	0089      	lsls	r1, r1, #2
 800211c:	468c      	mov	ip, r1
 800211e:	076d      	lsls	r5, r5, #29
 8002120:	0b12      	lsrs	r2, r2, #12
 8002122:	4463      	add	r3, ip
 8002124:	051b      	lsls	r3, r3, #20
 8002126:	4313      	orrs	r3, r2
 8002128:	07e4      	lsls	r4, r4, #31
 800212a:	4323      	orrs	r3, r4
 800212c:	0028      	movs	r0, r5
 800212e:	0019      	movs	r1, r3
 8002130:	bd70      	pop	{r4, r5, r6, pc}
 8002132:	2b00      	cmp	r3, #0
 8002134:	d114      	bne.n	8002160 <__aeabi_f2d+0x5c>
 8002136:	2d00      	cmp	r5, #0
 8002138:	d01b      	beq.n	8002172 <__aeabi_f2d+0x6e>
 800213a:	0028      	movs	r0, r5
 800213c:	f000 f8ac 	bl	8002298 <__clzsi2>
 8002140:	280a      	cmp	r0, #10
 8002142:	dc1c      	bgt.n	800217e <__aeabi_f2d+0x7a>
 8002144:	230b      	movs	r3, #11
 8002146:	002a      	movs	r2, r5
 8002148:	1a1b      	subs	r3, r3, r0
 800214a:	40da      	lsrs	r2, r3
 800214c:	0003      	movs	r3, r0
 800214e:	3315      	adds	r3, #21
 8002150:	409d      	lsls	r5, r3
 8002152:	4b0e      	ldr	r3, [pc, #56]	@ (800218c <__aeabi_f2d+0x88>)
 8002154:	0312      	lsls	r2, r2, #12
 8002156:	1a1b      	subs	r3, r3, r0
 8002158:	055b      	lsls	r3, r3, #21
 800215a:	0b12      	lsrs	r2, r2, #12
 800215c:	0d5b      	lsrs	r3, r3, #21
 800215e:	e7e1      	b.n	8002124 <__aeabi_f2d+0x20>
 8002160:	2d00      	cmp	r5, #0
 8002162:	d009      	beq.n	8002178 <__aeabi_f2d+0x74>
 8002164:	0b13      	lsrs	r3, r2, #12
 8002166:	2280      	movs	r2, #128	@ 0x80
 8002168:	0312      	lsls	r2, r2, #12
 800216a:	431a      	orrs	r2, r3
 800216c:	076d      	lsls	r5, r5, #29
 800216e:	4b08      	ldr	r3, [pc, #32]	@ (8002190 <__aeabi_f2d+0x8c>)
 8002170:	e7d8      	b.n	8002124 <__aeabi_f2d+0x20>
 8002172:	2300      	movs	r3, #0
 8002174:	2200      	movs	r2, #0
 8002176:	e7d5      	b.n	8002124 <__aeabi_f2d+0x20>
 8002178:	2200      	movs	r2, #0
 800217a:	4b05      	ldr	r3, [pc, #20]	@ (8002190 <__aeabi_f2d+0x8c>)
 800217c:	e7d2      	b.n	8002124 <__aeabi_f2d+0x20>
 800217e:	0003      	movs	r3, r0
 8002180:	002a      	movs	r2, r5
 8002182:	3b0b      	subs	r3, #11
 8002184:	409a      	lsls	r2, r3
 8002186:	2500      	movs	r5, #0
 8002188:	e7e3      	b.n	8002152 <__aeabi_f2d+0x4e>
 800218a:	46c0      	nop			@ (mov r8, r8)
 800218c:	00000389 	.word	0x00000389
 8002190:	000007ff 	.word	0x000007ff

08002194 <__aeabi_d2f>:
 8002194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002196:	004b      	lsls	r3, r1, #1
 8002198:	030f      	lsls	r7, r1, #12
 800219a:	0d5b      	lsrs	r3, r3, #21
 800219c:	4c3a      	ldr	r4, [pc, #232]	@ (8002288 <__aeabi_d2f+0xf4>)
 800219e:	0f45      	lsrs	r5, r0, #29
 80021a0:	b083      	sub	sp, #12
 80021a2:	0a7f      	lsrs	r7, r7, #9
 80021a4:	1c5e      	adds	r6, r3, #1
 80021a6:	432f      	orrs	r7, r5
 80021a8:	9000      	str	r0, [sp, #0]
 80021aa:	9101      	str	r1, [sp, #4]
 80021ac:	0fca      	lsrs	r2, r1, #31
 80021ae:	00c5      	lsls	r5, r0, #3
 80021b0:	4226      	tst	r6, r4
 80021b2:	d00b      	beq.n	80021cc <__aeabi_d2f+0x38>
 80021b4:	4935      	ldr	r1, [pc, #212]	@ (800228c <__aeabi_d2f+0xf8>)
 80021b6:	185c      	adds	r4, r3, r1
 80021b8:	2cfe      	cmp	r4, #254	@ 0xfe
 80021ba:	dd13      	ble.n	80021e4 <__aeabi_d2f+0x50>
 80021bc:	20ff      	movs	r0, #255	@ 0xff
 80021be:	2300      	movs	r3, #0
 80021c0:	05c0      	lsls	r0, r0, #23
 80021c2:	4318      	orrs	r0, r3
 80021c4:	07d2      	lsls	r2, r2, #31
 80021c6:	4310      	orrs	r0, r2
 80021c8:	b003      	add	sp, #12
 80021ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021cc:	433d      	orrs	r5, r7
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <__aeabi_d2f+0x42>
 80021d2:	2000      	movs	r0, #0
 80021d4:	e7f4      	b.n	80021c0 <__aeabi_d2f+0x2c>
 80021d6:	2d00      	cmp	r5, #0
 80021d8:	d0f0      	beq.n	80021bc <__aeabi_d2f+0x28>
 80021da:	2380      	movs	r3, #128	@ 0x80
 80021dc:	03db      	lsls	r3, r3, #15
 80021de:	20ff      	movs	r0, #255	@ 0xff
 80021e0:	433b      	orrs	r3, r7
 80021e2:	e7ed      	b.n	80021c0 <__aeabi_d2f+0x2c>
 80021e4:	2c00      	cmp	r4, #0
 80021e6:	dd0c      	ble.n	8002202 <__aeabi_d2f+0x6e>
 80021e8:	9b00      	ldr	r3, [sp, #0]
 80021ea:	00ff      	lsls	r7, r7, #3
 80021ec:	019b      	lsls	r3, r3, #6
 80021ee:	1e58      	subs	r0, r3, #1
 80021f0:	4183      	sbcs	r3, r0
 80021f2:	0f69      	lsrs	r1, r5, #29
 80021f4:	433b      	orrs	r3, r7
 80021f6:	430b      	orrs	r3, r1
 80021f8:	0759      	lsls	r1, r3, #29
 80021fa:	d127      	bne.n	800224c <__aeabi_d2f+0xb8>
 80021fc:	08db      	lsrs	r3, r3, #3
 80021fe:	b2e0      	uxtb	r0, r4
 8002200:	e7de      	b.n	80021c0 <__aeabi_d2f+0x2c>
 8002202:	0021      	movs	r1, r4
 8002204:	3117      	adds	r1, #23
 8002206:	db31      	blt.n	800226c <__aeabi_d2f+0xd8>
 8002208:	2180      	movs	r1, #128	@ 0x80
 800220a:	201e      	movs	r0, #30
 800220c:	0409      	lsls	r1, r1, #16
 800220e:	4339      	orrs	r1, r7
 8002210:	1b00      	subs	r0, r0, r4
 8002212:	281f      	cmp	r0, #31
 8002214:	dd2d      	ble.n	8002272 <__aeabi_d2f+0xde>
 8002216:	2602      	movs	r6, #2
 8002218:	4276      	negs	r6, r6
 800221a:	1b34      	subs	r4, r6, r4
 800221c:	000e      	movs	r6, r1
 800221e:	40e6      	lsrs	r6, r4
 8002220:	0034      	movs	r4, r6
 8002222:	2820      	cmp	r0, #32
 8002224:	d004      	beq.n	8002230 <__aeabi_d2f+0x9c>
 8002226:	481a      	ldr	r0, [pc, #104]	@ (8002290 <__aeabi_d2f+0xfc>)
 8002228:	4684      	mov	ip, r0
 800222a:	4463      	add	r3, ip
 800222c:	4099      	lsls	r1, r3
 800222e:	430d      	orrs	r5, r1
 8002230:	002b      	movs	r3, r5
 8002232:	1e59      	subs	r1, r3, #1
 8002234:	418b      	sbcs	r3, r1
 8002236:	4323      	orrs	r3, r4
 8002238:	0759      	lsls	r1, r3, #29
 800223a:	d003      	beq.n	8002244 <__aeabi_d2f+0xb0>
 800223c:	210f      	movs	r1, #15
 800223e:	4019      	ands	r1, r3
 8002240:	2904      	cmp	r1, #4
 8002242:	d10b      	bne.n	800225c <__aeabi_d2f+0xc8>
 8002244:	019b      	lsls	r3, r3, #6
 8002246:	2000      	movs	r0, #0
 8002248:	0a5b      	lsrs	r3, r3, #9
 800224a:	e7b9      	b.n	80021c0 <__aeabi_d2f+0x2c>
 800224c:	210f      	movs	r1, #15
 800224e:	4019      	ands	r1, r3
 8002250:	2904      	cmp	r1, #4
 8002252:	d104      	bne.n	800225e <__aeabi_d2f+0xca>
 8002254:	019b      	lsls	r3, r3, #6
 8002256:	0a5b      	lsrs	r3, r3, #9
 8002258:	b2e0      	uxtb	r0, r4
 800225a:	e7b1      	b.n	80021c0 <__aeabi_d2f+0x2c>
 800225c:	2400      	movs	r4, #0
 800225e:	3304      	adds	r3, #4
 8002260:	0159      	lsls	r1, r3, #5
 8002262:	d5f7      	bpl.n	8002254 <__aeabi_d2f+0xc0>
 8002264:	3401      	adds	r4, #1
 8002266:	2300      	movs	r3, #0
 8002268:	b2e0      	uxtb	r0, r4
 800226a:	e7a9      	b.n	80021c0 <__aeabi_d2f+0x2c>
 800226c:	2000      	movs	r0, #0
 800226e:	2300      	movs	r3, #0
 8002270:	e7a6      	b.n	80021c0 <__aeabi_d2f+0x2c>
 8002272:	4c08      	ldr	r4, [pc, #32]	@ (8002294 <__aeabi_d2f+0x100>)
 8002274:	191c      	adds	r4, r3, r4
 8002276:	002b      	movs	r3, r5
 8002278:	40a5      	lsls	r5, r4
 800227a:	40c3      	lsrs	r3, r0
 800227c:	40a1      	lsls	r1, r4
 800227e:	1e68      	subs	r0, r5, #1
 8002280:	4185      	sbcs	r5, r0
 8002282:	4329      	orrs	r1, r5
 8002284:	430b      	orrs	r3, r1
 8002286:	e7d7      	b.n	8002238 <__aeabi_d2f+0xa4>
 8002288:	000007fe 	.word	0x000007fe
 800228c:	fffffc80 	.word	0xfffffc80
 8002290:	fffffca2 	.word	0xfffffca2
 8002294:	fffffc82 	.word	0xfffffc82

08002298 <__clzsi2>:
 8002298:	211c      	movs	r1, #28
 800229a:	2301      	movs	r3, #1
 800229c:	041b      	lsls	r3, r3, #16
 800229e:	4298      	cmp	r0, r3
 80022a0:	d301      	bcc.n	80022a6 <__clzsi2+0xe>
 80022a2:	0c00      	lsrs	r0, r0, #16
 80022a4:	3910      	subs	r1, #16
 80022a6:	0a1b      	lsrs	r3, r3, #8
 80022a8:	4298      	cmp	r0, r3
 80022aa:	d301      	bcc.n	80022b0 <__clzsi2+0x18>
 80022ac:	0a00      	lsrs	r0, r0, #8
 80022ae:	3908      	subs	r1, #8
 80022b0:	091b      	lsrs	r3, r3, #4
 80022b2:	4298      	cmp	r0, r3
 80022b4:	d301      	bcc.n	80022ba <__clzsi2+0x22>
 80022b6:	0900      	lsrs	r0, r0, #4
 80022b8:	3904      	subs	r1, #4
 80022ba:	a202      	add	r2, pc, #8	@ (adr r2, 80022c4 <__clzsi2+0x2c>)
 80022bc:	5c10      	ldrb	r0, [r2, r0]
 80022be:	1840      	adds	r0, r0, r1
 80022c0:	4770      	bx	lr
 80022c2:	46c0      	nop			@ (mov r8, r8)
 80022c4:	02020304 	.word	0x02020304
 80022c8:	01010101 	.word	0x01010101
	...

080022d4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80022da:	1d3b      	adds	r3, r7, #4
 80022dc:	0018      	movs	r0, r3
 80022de:	230c      	movs	r3, #12
 80022e0:	001a      	movs	r2, r3
 80022e2:	2100      	movs	r1, #0
 80022e4:	f00a fa56 	bl	800c794 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80022e8:	4b67      	ldr	r3, [pc, #412]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 80022ea:	4a68      	ldr	r2, [pc, #416]	@ (800248c <MX_ADC1_Init+0x1b8>)
 80022ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80022ee:	4b66      	ldr	r3, [pc, #408]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 80022f0:	2280      	movs	r2, #128	@ 0x80
 80022f2:	05d2      	lsls	r2, r2, #23
 80022f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80022f6:	4b64      	ldr	r3, [pc, #400]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80022fc:	4b62      	ldr	r3, [pc, #392]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 80022fe:	2200      	movs	r2, #0
 8002300:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8002302:	4b61      	ldr	r3, [pc, #388]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 8002304:	2280      	movs	r2, #128	@ 0x80
 8002306:	0612      	lsls	r2, r2, #24
 8002308:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800230a:	4b5f      	ldr	r3, [pc, #380]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 800230c:	2208      	movs	r2, #8
 800230e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002310:	4b5d      	ldr	r3, [pc, #372]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 8002312:	2200      	movs	r2, #0
 8002314:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8002316:	4b5c      	ldr	r3, [pc, #368]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 8002318:	2200      	movs	r2, #0
 800231a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800231c:	4b5a      	ldr	r3, [pc, #360]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 800231e:	2200      	movs	r2, #0
 8002320:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8002322:	4b59      	ldr	r3, [pc, #356]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 8002324:	2201      	movs	r2, #1
 8002326:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002328:	4b57      	ldr	r3, [pc, #348]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 800232a:	2220      	movs	r2, #32
 800232c:	2100      	movs	r1, #0
 800232e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8002330:	4b55      	ldr	r3, [pc, #340]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 8002332:	2298      	movs	r2, #152	@ 0x98
 8002334:	00d2      	lsls	r2, r2, #3
 8002336:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002338:	4b53      	ldr	r3, [pc, #332]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 800233a:	2280      	movs	r2, #128	@ 0x80
 800233c:	00d2      	lsls	r2, r2, #3
 800233e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002340:	4b51      	ldr	r3, [pc, #324]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 8002342:	222c      	movs	r2, #44	@ 0x2c
 8002344:	2101      	movs	r1, #1
 8002346:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002348:	4b4f      	ldr	r3, [pc, #316]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 800234a:	2280      	movs	r2, #128	@ 0x80
 800234c:	0152      	lsls	r2, r2, #5
 800234e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 8002350:	4b4d      	ldr	r3, [pc, #308]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 8002352:	2205      	movs	r2, #5
 8002354:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002356:	4b4c      	ldr	r3, [pc, #304]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 8002358:	223c      	movs	r2, #60	@ 0x3c
 800235a:	2100      	movs	r1, #0
 800235c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800235e:	4b4a      	ldr	r3, [pc, #296]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 8002360:	2200      	movs	r2, #0
 8002362:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002364:	4b48      	ldr	r3, [pc, #288]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 8002366:	0018      	movs	r0, r3
 8002368:	f000 fde2 	bl	8002f30 <HAL_ADC_Init>
 800236c:	1e03      	subs	r3, r0, #0
 800236e:	d001      	beq.n	8002374 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8002370:	f000 fa0d 	bl	800278e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002374:	1d3b      	adds	r3, r7, #4
 8002376:	2201      	movs	r2, #1
 8002378:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800237a:	1d3b      	adds	r3, r7, #4
 800237c:	2201      	movs	r2, #1
 800237e:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002380:	1d3a      	adds	r2, r7, #4
 8002382:	4b41      	ldr	r3, [pc, #260]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 8002384:	0011      	movs	r1, r2
 8002386:	0018      	movs	r0, r3
 8002388:	f001 f818 	bl	80033bc <HAL_ADC_ConfigChannel>
 800238c:	1e03      	subs	r3, r0, #0
 800238e:	d001      	beq.n	8002394 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8002390:	f000 f9fd 	bl	800278e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002394:	1d3b      	adds	r3, r7, #4
 8002396:	4a3e      	ldr	r2, [pc, #248]	@ (8002490 <MX_ADC1_Init+0x1bc>)
 8002398:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800239a:	1d3a      	adds	r2, r7, #4
 800239c:	4b3a      	ldr	r3, [pc, #232]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 800239e:	0011      	movs	r1, r2
 80023a0:	0018      	movs	r0, r3
 80023a2:	f001 f80b 	bl	80033bc <HAL_ADC_ConfigChannel>
 80023a6:	1e03      	subs	r3, r0, #0
 80023a8:	d001      	beq.n	80023ae <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 80023aa:	f000 f9f0 	bl	800278e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80023ae:	1d3b      	adds	r3, r7, #4
 80023b0:	4a38      	ldr	r2, [pc, #224]	@ (8002494 <MX_ADC1_Init+0x1c0>)
 80023b2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023b4:	1d3a      	adds	r2, r7, #4
 80023b6:	4b34      	ldr	r3, [pc, #208]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 80023b8:	0011      	movs	r1, r2
 80023ba:	0018      	movs	r0, r3
 80023bc:	f000 fffe 	bl	80033bc <HAL_ADC_ConfigChannel>
 80023c0:	1e03      	subs	r3, r0, #0
 80023c2:	d001      	beq.n	80023c8 <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 80023c4:	f000 f9e3 	bl	800278e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80023c8:	1d3b      	adds	r3, r7, #4
 80023ca:	4a33      	ldr	r2, [pc, #204]	@ (8002498 <MX_ADC1_Init+0x1c4>)
 80023cc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023ce:	1d3a      	adds	r2, r7, #4
 80023d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 80023d2:	0011      	movs	r1, r2
 80023d4:	0018      	movs	r0, r3
 80023d6:	f000 fff1 	bl	80033bc <HAL_ADC_ConfigChannel>
 80023da:	1e03      	subs	r3, r0, #0
 80023dc:	d001      	beq.n	80023e2 <MX_ADC1_Init+0x10e>
  {
    Error_Handler();
 80023de:	f000 f9d6 	bl	800278e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80023e2:	1d3b      	adds	r3, r7, #4
 80023e4:	4a2d      	ldr	r2, [pc, #180]	@ (800249c <MX_ADC1_Init+0x1c8>)
 80023e6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023e8:	1d3a      	adds	r2, r7, #4
 80023ea:	4b27      	ldr	r3, [pc, #156]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 80023ec:	0011      	movs	r1, r2
 80023ee:	0018      	movs	r0, r3
 80023f0:	f000 ffe4 	bl	80033bc <HAL_ADC_ConfigChannel>
 80023f4:	1e03      	subs	r3, r0, #0
 80023f6:	d001      	beq.n	80023fc <MX_ADC1_Init+0x128>
  {
    Error_Handler();
 80023f8:	f000 f9c9 	bl	800278e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80023fc:	1d3b      	adds	r3, r7, #4
 80023fe:	4a28      	ldr	r2, [pc, #160]	@ (80024a0 <MX_ADC1_Init+0x1cc>)
 8002400:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002402:	1d3a      	adds	r2, r7, #4
 8002404:	4b20      	ldr	r3, [pc, #128]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 8002406:	0011      	movs	r1, r2
 8002408:	0018      	movs	r0, r3
 800240a:	f000 ffd7 	bl	80033bc <HAL_ADC_ConfigChannel>
 800240e:	1e03      	subs	r3, r0, #0
 8002410:	d001      	beq.n	8002416 <MX_ADC1_Init+0x142>
  {
    Error_Handler();
 8002412:	f000 f9bc 	bl	800278e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002416:	1d3b      	adds	r3, r7, #4
 8002418:	4a22      	ldr	r2, [pc, #136]	@ (80024a4 <MX_ADC1_Init+0x1d0>)
 800241a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800241c:	1d3a      	adds	r2, r7, #4
 800241e:	4b1a      	ldr	r3, [pc, #104]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 8002420:	0011      	movs	r1, r2
 8002422:	0018      	movs	r0, r3
 8002424:	f000 ffca 	bl	80033bc <HAL_ADC_ConfigChannel>
 8002428:	1e03      	subs	r3, r0, #0
 800242a:	d001      	beq.n	8002430 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 800242c:	f000 f9af 	bl	800278e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002430:	1d3b      	adds	r3, r7, #4
 8002432:	4a1d      	ldr	r2, [pc, #116]	@ (80024a8 <MX_ADC1_Init+0x1d4>)
 8002434:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002436:	1d3a      	adds	r2, r7, #4
 8002438:	4b13      	ldr	r3, [pc, #76]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 800243a:	0011      	movs	r1, r2
 800243c:	0018      	movs	r0, r3
 800243e:	f000 ffbd 	bl	80033bc <HAL_ADC_ConfigChannel>
 8002442:	1e03      	subs	r3, r0, #0
 8002444:	d001      	beq.n	800244a <MX_ADC1_Init+0x176>
  {
    Error_Handler();
 8002446:	f000 f9a2 	bl	800278e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800244a:	1d3b      	adds	r3, r7, #4
 800244c:	4a17      	ldr	r2, [pc, #92]	@ (80024ac <MX_ADC1_Init+0x1d8>)
 800244e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002450:	1d3a      	adds	r2, r7, #4
 8002452:	4b0d      	ldr	r3, [pc, #52]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 8002454:	0011      	movs	r1, r2
 8002456:	0018      	movs	r0, r3
 8002458:	f000 ffb0 	bl	80033bc <HAL_ADC_ConfigChannel>
 800245c:	1e03      	subs	r3, r0, #0
 800245e:	d001      	beq.n	8002464 <MX_ADC1_Init+0x190>
  {
    Error_Handler();
 8002460:	f000 f995 	bl	800278e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002464:	1d3b      	adds	r3, r7, #4
 8002466:	4a12      	ldr	r2, [pc, #72]	@ (80024b0 <MX_ADC1_Init+0x1dc>)
 8002468:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800246a:	1d3a      	adds	r2, r7, #4
 800246c:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <MX_ADC1_Init+0x1b4>)
 800246e:	0011      	movs	r1, r2
 8002470:	0018      	movs	r0, r3
 8002472:	f000 ffa3 	bl	80033bc <HAL_ADC_ConfigChannel>
 8002476:	1e03      	subs	r3, r0, #0
 8002478:	d001      	beq.n	800247e <MX_ADC1_Init+0x1aa>
  {
    Error_Handler();
 800247a:	f000 f988 	bl	800278e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800247e:	46c0      	nop			@ (mov r8, r8)
 8002480:	46bd      	mov	sp, r7
 8002482:	b004      	add	sp, #16
 8002484:	bd80      	pop	{r7, pc}
 8002486:	46c0      	nop			@ (mov r8, r8)
 8002488:	200000b4 	.word	0x200000b4
 800248c:	40012400 	.word	0x40012400
 8002490:	04000002 	.word	0x04000002
 8002494:	08000004 	.word	0x08000004
 8002498:	0c000008 	.word	0x0c000008
 800249c:	10000010 	.word	0x10000010
 80024a0:	14000020 	.word	0x14000020
 80024a4:	18000040 	.word	0x18000040
 80024a8:	1c000080 	.word	0x1c000080
 80024ac:	20000100 	.word	0x20000100
 80024b0:	24000200 	.word	0x24000200

080024b4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80024b4:	b590      	push	{r4, r7, lr}
 80024b6:	b08b      	sub	sp, #44	@ 0x2c
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024bc:	2414      	movs	r4, #20
 80024be:	193b      	adds	r3, r7, r4
 80024c0:	0018      	movs	r0, r3
 80024c2:	2314      	movs	r3, #20
 80024c4:	001a      	movs	r2, r3
 80024c6:	2100      	movs	r1, #0
 80024c8:	f00a f964 	bl	800c794 <memset>
  if(adcHandle->Instance==ADC1)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a3b      	ldr	r2, [pc, #236]	@ (80025c0 <HAL_ADC_MspInit+0x10c>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d16f      	bne.n	80025b6 <HAL_ADC_MspInit+0x102>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80024d6:	4b3b      	ldr	r3, [pc, #236]	@ (80025c4 <HAL_ADC_MspInit+0x110>)
 80024d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024da:	4b3a      	ldr	r3, [pc, #232]	@ (80025c4 <HAL_ADC_MspInit+0x110>)
 80024dc:	2180      	movs	r1, #128	@ 0x80
 80024de:	0349      	lsls	r1, r1, #13
 80024e0:	430a      	orrs	r2, r1
 80024e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80024e4:	4b37      	ldr	r3, [pc, #220]	@ (80025c4 <HAL_ADC_MspInit+0x110>)
 80024e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024e8:	2380      	movs	r3, #128	@ 0x80
 80024ea:	035b      	lsls	r3, r3, #13
 80024ec:	4013      	ands	r3, r2
 80024ee:	613b      	str	r3, [r7, #16]
 80024f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f2:	4b34      	ldr	r3, [pc, #208]	@ (80025c4 <HAL_ADC_MspInit+0x110>)
 80024f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024f6:	4b33      	ldr	r3, [pc, #204]	@ (80025c4 <HAL_ADC_MspInit+0x110>)
 80024f8:	2101      	movs	r1, #1
 80024fa:	430a      	orrs	r2, r1
 80024fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80024fe:	4b31      	ldr	r3, [pc, #196]	@ (80025c4 <HAL_ADC_MspInit+0x110>)
 8002500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002502:	2201      	movs	r2, #1
 8002504:	4013      	ands	r3, r2
 8002506:	60fb      	str	r3, [r7, #12]
 8002508:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800250a:	4b2e      	ldr	r3, [pc, #184]	@ (80025c4 <HAL_ADC_MspInit+0x110>)
 800250c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800250e:	4b2d      	ldr	r3, [pc, #180]	@ (80025c4 <HAL_ADC_MspInit+0x110>)
 8002510:	2102      	movs	r1, #2
 8002512:	430a      	orrs	r2, r1
 8002514:	635a      	str	r2, [r3, #52]	@ 0x34
 8002516:	4b2b      	ldr	r3, [pc, #172]	@ (80025c4 <HAL_ADC_MspInit+0x110>)
 8002518:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800251a:	2202      	movs	r2, #2
 800251c:	4013      	ands	r3, r2
 800251e:	60bb      	str	r3, [r7, #8]
 8002520:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002522:	193b      	adds	r3, r7, r4
 8002524:	22ff      	movs	r2, #255	@ 0xff
 8002526:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002528:	193b      	adds	r3, r7, r4
 800252a:	2203      	movs	r2, #3
 800252c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252e:	193b      	adds	r3, r7, r4
 8002530:	2200      	movs	r2, #0
 8002532:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002534:	193a      	adds	r2, r7, r4
 8002536:	23a0      	movs	r3, #160	@ 0xa0
 8002538:	05db      	lsls	r3, r3, #23
 800253a:	0011      	movs	r1, r2
 800253c:	0018      	movs	r0, r3
 800253e:	f002 f9bd 	bl	80048bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002542:	193b      	adds	r3, r7, r4
 8002544:	2203      	movs	r2, #3
 8002546:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002548:	193b      	adds	r3, r7, r4
 800254a:	2203      	movs	r2, #3
 800254c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254e:	193b      	adds	r3, r7, r4
 8002550:	2200      	movs	r2, #0
 8002552:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002554:	193b      	adds	r3, r7, r4
 8002556:	4a1c      	ldr	r2, [pc, #112]	@ (80025c8 <HAL_ADC_MspInit+0x114>)
 8002558:	0019      	movs	r1, r3
 800255a:	0010      	movs	r0, r2
 800255c:	f002 f9ae 	bl	80048bc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8002560:	4b1a      	ldr	r3, [pc, #104]	@ (80025cc <HAL_ADC_MspInit+0x118>)
 8002562:	4a1b      	ldr	r2, [pc, #108]	@ (80025d0 <HAL_ADC_MspInit+0x11c>)
 8002564:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002566:	4b19      	ldr	r3, [pc, #100]	@ (80025cc <HAL_ADC_MspInit+0x118>)
 8002568:	2205      	movs	r2, #5
 800256a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800256c:	4b17      	ldr	r3, [pc, #92]	@ (80025cc <HAL_ADC_MspInit+0x118>)
 800256e:	2200      	movs	r2, #0
 8002570:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002572:	4b16      	ldr	r3, [pc, #88]	@ (80025cc <HAL_ADC_MspInit+0x118>)
 8002574:	2200      	movs	r2, #0
 8002576:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002578:	4b14      	ldr	r3, [pc, #80]	@ (80025cc <HAL_ADC_MspInit+0x118>)
 800257a:	2280      	movs	r2, #128	@ 0x80
 800257c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800257e:	4b13      	ldr	r3, [pc, #76]	@ (80025cc <HAL_ADC_MspInit+0x118>)
 8002580:	2280      	movs	r2, #128	@ 0x80
 8002582:	0052      	lsls	r2, r2, #1
 8002584:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002586:	4b11      	ldr	r3, [pc, #68]	@ (80025cc <HAL_ADC_MspInit+0x118>)
 8002588:	2280      	movs	r2, #128	@ 0x80
 800258a:	00d2      	lsls	r2, r2, #3
 800258c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800258e:	4b0f      	ldr	r3, [pc, #60]	@ (80025cc <HAL_ADC_MspInit+0x118>)
 8002590:	2220      	movs	r2, #32
 8002592:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002594:	4b0d      	ldr	r3, [pc, #52]	@ (80025cc <HAL_ADC_MspInit+0x118>)
 8002596:	2200      	movs	r2, #0
 8002598:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800259a:	4b0c      	ldr	r3, [pc, #48]	@ (80025cc <HAL_ADC_MspInit+0x118>)
 800259c:	0018      	movs	r0, r3
 800259e:	f001 fcc9 	bl	8003f34 <HAL_DMA_Init>
 80025a2:	1e03      	subs	r3, r0, #0
 80025a4:	d001      	beq.n	80025aa <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 80025a6:	f000 f8f2 	bl	800278e <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a07      	ldr	r2, [pc, #28]	@ (80025cc <HAL_ADC_MspInit+0x118>)
 80025ae:	651a      	str	r2, [r3, #80]	@ 0x50
 80025b0:	4b06      	ldr	r3, [pc, #24]	@ (80025cc <HAL_ADC_MspInit+0x118>)
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80025b6:	46c0      	nop			@ (mov r8, r8)
 80025b8:	46bd      	mov	sp, r7
 80025ba:	b00b      	add	sp, #44	@ 0x2c
 80025bc:	bd90      	pop	{r4, r7, pc}
 80025be:	46c0      	nop			@ (mov r8, r8)
 80025c0:	40012400 	.word	0x40012400
 80025c4:	40021000 	.word	0x40021000
 80025c8:	50000400 	.word	0x50000400
 80025cc:	20000118 	.word	0x20000118
 80025d0:	40020030 	.word	0x40020030

080025d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80025da:	4b10      	ldr	r3, [pc, #64]	@ (800261c <MX_DMA_Init+0x48>)
 80025dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80025de:	4b0f      	ldr	r3, [pc, #60]	@ (800261c <MX_DMA_Init+0x48>)
 80025e0:	2101      	movs	r1, #1
 80025e2:	430a      	orrs	r2, r1
 80025e4:	639a      	str	r2, [r3, #56]	@ 0x38
 80025e6:	4b0d      	ldr	r3, [pc, #52]	@ (800261c <MX_DMA_Init+0x48>)
 80025e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025ea:	2201      	movs	r2, #1
 80025ec:	4013      	ands	r3, r2
 80025ee:	607b      	str	r3, [r7, #4]
 80025f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80025f2:	2200      	movs	r2, #0
 80025f4:	2100      	movs	r1, #0
 80025f6:	2009      	movs	r0, #9
 80025f8:	f001 fc6a 	bl	8003ed0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80025fc:	2009      	movs	r0, #9
 80025fe:	f001 fc7c 	bl	8003efa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8002602:	2200      	movs	r2, #0
 8002604:	2100      	movs	r1, #0
 8002606:	200a      	movs	r0, #10
 8002608:	f001 fc62 	bl	8003ed0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800260c:	200a      	movs	r0, #10
 800260e:	f001 fc74 	bl	8003efa <HAL_NVIC_EnableIRQ>

}
 8002612:	46c0      	nop			@ (mov r8, r8)
 8002614:	46bd      	mov	sp, r7
 8002616:	b002      	add	sp, #8
 8002618:	bd80      	pop	{r7, pc}
 800261a:	46c0      	nop			@ (mov r8, r8)
 800261c:	40021000 	.word	0x40021000

08002620 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002620:	b590      	push	{r4, r7, lr}
 8002622:	b089      	sub	sp, #36	@ 0x24
 8002624:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002626:	240c      	movs	r4, #12
 8002628:	193b      	adds	r3, r7, r4
 800262a:	0018      	movs	r0, r3
 800262c:	2314      	movs	r3, #20
 800262e:	001a      	movs	r2, r3
 8002630:	2100      	movs	r1, #0
 8002632:	f00a f8af 	bl	800c794 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002636:	4b1a      	ldr	r3, [pc, #104]	@ (80026a0 <MX_GPIO_Init+0x80>)
 8002638:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800263a:	4b19      	ldr	r3, [pc, #100]	@ (80026a0 <MX_GPIO_Init+0x80>)
 800263c:	2101      	movs	r1, #1
 800263e:	430a      	orrs	r2, r1
 8002640:	635a      	str	r2, [r3, #52]	@ 0x34
 8002642:	4b17      	ldr	r3, [pc, #92]	@ (80026a0 <MX_GPIO_Init+0x80>)
 8002644:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002646:	2201      	movs	r2, #1
 8002648:	4013      	ands	r3, r2
 800264a:	60bb      	str	r3, [r7, #8]
 800264c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800264e:	4b14      	ldr	r3, [pc, #80]	@ (80026a0 <MX_GPIO_Init+0x80>)
 8002650:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002652:	4b13      	ldr	r3, [pc, #76]	@ (80026a0 <MX_GPIO_Init+0x80>)
 8002654:	2102      	movs	r1, #2
 8002656:	430a      	orrs	r2, r1
 8002658:	635a      	str	r2, [r3, #52]	@ 0x34
 800265a:	4b11      	ldr	r3, [pc, #68]	@ (80026a0 <MX_GPIO_Init+0x80>)
 800265c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800265e:	2202      	movs	r2, #2
 8002660:	4013      	ands	r3, r2
 8002662:	607b      	str	r3, [r7, #4]
 8002664:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_RESET);
 8002666:	4b0f      	ldr	r3, [pc, #60]	@ (80026a4 <MX_GPIO_Init+0x84>)
 8002668:	2200      	movs	r2, #0
 800266a:	2108      	movs	r1, #8
 800266c:	0018      	movs	r0, r3
 800266e:	f002 fa89 	bl	8004b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DIR_Pin */
  GPIO_InitStruct.Pin = DIR_Pin;
 8002672:	0021      	movs	r1, r4
 8002674:	187b      	adds	r3, r7, r1
 8002676:	2208      	movs	r2, #8
 8002678:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800267a:	187b      	adds	r3, r7, r1
 800267c:	2201      	movs	r2, #1
 800267e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002680:	187b      	adds	r3, r7, r1
 8002682:	2200      	movs	r2, #0
 8002684:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002686:	187b      	adds	r3, r7, r1
 8002688:	2200      	movs	r2, #0
 800268a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DIR_GPIO_Port, &GPIO_InitStruct);
 800268c:	187b      	adds	r3, r7, r1
 800268e:	4a05      	ldr	r2, [pc, #20]	@ (80026a4 <MX_GPIO_Init+0x84>)
 8002690:	0019      	movs	r1, r3
 8002692:	0010      	movs	r0, r2
 8002694:	f002 f912 	bl	80048bc <HAL_GPIO_Init>

}
 8002698:	46c0      	nop			@ (mov r8, r8)
 800269a:	46bd      	mov	sp, r7
 800269c:	b009      	add	sp, #36	@ 0x24
 800269e:	bd90      	pop	{r4, r7, pc}
 80026a0:	40021000 	.word	0x40021000
 80026a4:	50000400 	.word	0x50000400

080026a8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026ac:	f000 fa62 	bl	8002b74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026b0:	f000 f813 	bl	80026da <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026b4:	f7ff ffb4 	bl	8002620 <MX_GPIO_Init>
  MX_DMA_Init();
 80026b8:	f7ff ff8c 	bl	80025d4 <MX_DMA_Init>
  MX_ADC1_Init();
 80026bc:	f7ff fe0a 	bl	80022d4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80026c0:	f000 f948 	bl	8002954 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80026c4:	f000 f8d2 	bl	800286c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  if (lg_sensor_init() != 0)
 80026c8:	f004 ff30 	bl	800752c <lg_sensor_init>
 80026cc:	1e03      	subs	r3, r0, #0
 80026ce:	d001      	beq.n	80026d4 <main+0x2c>
  {
    Error_Handler();
 80026d0:	f000 f85d 	bl	800278e <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    lg_sensor_run();
 80026d4:	f004 ff67 	bl	80075a6 <lg_sensor_run>
 80026d8:	e7fc      	b.n	80026d4 <main+0x2c>

080026da <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80026da:	b590      	push	{r4, r7, lr}
 80026dc:	b093      	sub	sp, #76	@ 0x4c
 80026de:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026e0:	2414      	movs	r4, #20
 80026e2:	193b      	adds	r3, r7, r4
 80026e4:	0018      	movs	r0, r3
 80026e6:	2334      	movs	r3, #52	@ 0x34
 80026e8:	001a      	movs	r2, r3
 80026ea:	2100      	movs	r1, #0
 80026ec:	f00a f852 	bl	800c794 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026f0:	1d3b      	adds	r3, r7, #4
 80026f2:	0018      	movs	r0, r3
 80026f4:	2310      	movs	r3, #16
 80026f6:	001a      	movs	r2, r3
 80026f8:	2100      	movs	r1, #0
 80026fa:	f00a f84b 	bl	800c794 <memset>

  /** Configure the main internal regulator output voltage
   */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026fe:	2380      	movs	r3, #128	@ 0x80
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	0018      	movs	r0, r3
 8002704:	f002 fa5c 	bl	8004bc0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002708:	193b      	adds	r3, r7, r4
 800270a:	2202      	movs	r2, #2
 800270c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800270e:	193b      	adds	r3, r7, r4
 8002710:	2280      	movs	r2, #128	@ 0x80
 8002712:	0052      	lsls	r2, r2, #1
 8002714:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002716:	0021      	movs	r1, r4
 8002718:	187b      	adds	r3, r7, r1
 800271a:	2200      	movs	r2, #0
 800271c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800271e:	187b      	adds	r3, r7, r1
 8002720:	2240      	movs	r2, #64	@ 0x40
 8002722:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002724:	187b      	adds	r3, r7, r1
 8002726:	2202      	movs	r2, #2
 8002728:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800272a:	187b      	adds	r3, r7, r1
 800272c:	2202      	movs	r2, #2
 800272e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002730:	187b      	adds	r3, r7, r1
 8002732:	2200      	movs	r2, #0
 8002734:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002736:	187b      	adds	r3, r7, r1
 8002738:	2208      	movs	r2, #8
 800273a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800273c:	187b      	adds	r3, r7, r1
 800273e:	2280      	movs	r2, #128	@ 0x80
 8002740:	0292      	lsls	r2, r2, #10
 8002742:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002744:	187b      	adds	r3, r7, r1
 8002746:	2280      	movs	r2, #128	@ 0x80
 8002748:	0592      	lsls	r2, r2, #22
 800274a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800274c:	187b      	adds	r3, r7, r1
 800274e:	0018      	movs	r0, r3
 8002750:	f002 fa82 	bl	8004c58 <HAL_RCC_OscConfig>
 8002754:	1e03      	subs	r3, r0, #0
 8002756:	d001      	beq.n	800275c <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002758:	f000 f819 	bl	800278e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 800275c:	1d3b      	adds	r3, r7, #4
 800275e:	2207      	movs	r2, #7
 8002760:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002762:	1d3b      	adds	r3, r7, #4
 8002764:	2202      	movs	r2, #2
 8002766:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002768:	1d3b      	adds	r3, r7, #4
 800276a:	2200      	movs	r2, #0
 800276c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800276e:	1d3b      	adds	r3, r7, #4
 8002770:	2200      	movs	r2, #0
 8002772:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002774:	1d3b      	adds	r3, r7, #4
 8002776:	2102      	movs	r1, #2
 8002778:	0018      	movs	r0, r3
 800277a:	f002 fd7d 	bl	8005278 <HAL_RCC_ClockConfig>
 800277e:	1e03      	subs	r3, r0, #0
 8002780:	d001      	beq.n	8002786 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8002782:	f000 f804 	bl	800278e <Error_Handler>
  }
}
 8002786:	46c0      	nop			@ (mov r8, r8)
 8002788:	46bd      	mov	sp, r7
 800278a:	b013      	add	sp, #76	@ 0x4c
 800278c:	bd90      	pop	{r4, r7, pc}

0800278e <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002792:	b672      	cpsid	i
}
 8002794:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002796:	46c0      	nop			@ (mov r8, r8)
 8002798:	e7fd      	b.n	8002796 <Error_Handler+0x8>
	...

0800279c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027a2:	4b0f      	ldr	r3, [pc, #60]	@ (80027e0 <HAL_MspInit+0x44>)
 80027a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027a6:	4b0e      	ldr	r3, [pc, #56]	@ (80027e0 <HAL_MspInit+0x44>)
 80027a8:	2101      	movs	r1, #1
 80027aa:	430a      	orrs	r2, r1
 80027ac:	641a      	str	r2, [r3, #64]	@ 0x40
 80027ae:	4b0c      	ldr	r3, [pc, #48]	@ (80027e0 <HAL_MspInit+0x44>)
 80027b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b2:	2201      	movs	r2, #1
 80027b4:	4013      	ands	r3, r2
 80027b6:	607b      	str	r3, [r7, #4]
 80027b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027ba:	4b09      	ldr	r3, [pc, #36]	@ (80027e0 <HAL_MspInit+0x44>)
 80027bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027be:	4b08      	ldr	r3, [pc, #32]	@ (80027e0 <HAL_MspInit+0x44>)
 80027c0:	2180      	movs	r1, #128	@ 0x80
 80027c2:	0549      	lsls	r1, r1, #21
 80027c4:	430a      	orrs	r2, r1
 80027c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80027c8:	4b05      	ldr	r3, [pc, #20]	@ (80027e0 <HAL_MspInit+0x44>)
 80027ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027cc:	2380      	movs	r3, #128	@ 0x80
 80027ce:	055b      	lsls	r3, r3, #21
 80027d0:	4013      	ands	r3, r2
 80027d2:	603b      	str	r3, [r7, #0]
 80027d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027d6:	46c0      	nop			@ (mov r8, r8)
 80027d8:	46bd      	mov	sp, r7
 80027da:	b002      	add	sp, #8
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	46c0      	nop			@ (mov r8, r8)
 80027e0:	40021000 	.word	0x40021000

080027e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80027e8:	46c0      	nop			@ (mov r8, r8)
 80027ea:	e7fd      	b.n	80027e8 <NMI_Handler+0x4>

080027ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027f0:	46c0      	nop			@ (mov r8, r8)
 80027f2:	e7fd      	b.n	80027f0 <HardFault_Handler+0x4>

080027f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80027f8:	46c0      	nop			@ (mov r8, r8)
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027fe:	b580      	push	{r7, lr}
 8002800:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002802:	46c0      	nop			@ (mov r8, r8)
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800280c:	f000 fa1c 	bl	8002c48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002810:	46c0      	nop			@ (mov r8, r8)
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
	...

08002818 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800281c:	4b03      	ldr	r3, [pc, #12]	@ (800282c <DMA1_Channel1_IRQHandler+0x14>)
 800281e:	0018      	movs	r0, r3
 8002820:	f001 fd64 	bl	80042ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002824:	46c0      	nop			@ (mov r8, r8)
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	46c0      	nop			@ (mov r8, r8)
 800282c:	20000254 	.word	0x20000254

08002830 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002834:	4b03      	ldr	r3, [pc, #12]	@ (8002844 <DMA1_Channel2_3_IRQHandler+0x14>)
 8002836:	0018      	movs	r0, r3
 8002838:	f001 fd58 	bl	80042ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800283c:	46c0      	nop			@ (mov r8, r8)
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	46c0      	nop			@ (mov r8, r8)
 8002844:	20000118 	.word	0x20000118

08002848 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800284c:	4b03      	ldr	r3, [pc, #12]	@ (800285c <USART1_IRQHandler+0x14>)
 800284e:	0018      	movs	r0, r3
 8002850:	f003 fbc8 	bl	8005fe4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002854:	46c0      	nop			@ (mov r8, r8)
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	46c0      	nop			@ (mov r8, r8)
 800285c:	200001c0 	.word	0x200001c0

08002860 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002864:	46c0      	nop			@ (mov r8, r8)
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
	...

0800286c <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b088      	sub	sp, #32
 8002870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002872:	2310      	movs	r3, #16
 8002874:	18fb      	adds	r3, r7, r3
 8002876:	0018      	movs	r0, r3
 8002878:	2310      	movs	r3, #16
 800287a:	001a      	movs	r2, r3
 800287c:	2100      	movs	r1, #0
 800287e:	f009 ff89 	bl	800c794 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002882:	1d3b      	adds	r3, r7, #4
 8002884:	0018      	movs	r0, r3
 8002886:	230c      	movs	r3, #12
 8002888:	001a      	movs	r2, r3
 800288a:	2100      	movs	r1, #0
 800288c:	f009 ff82 	bl	800c794 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002890:	4b1e      	ldr	r3, [pc, #120]	@ (800290c <MX_TIM3_Init+0xa0>)
 8002892:	4a1f      	ldr	r2, [pc, #124]	@ (8002910 <MX_TIM3_Init+0xa4>)
 8002894:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 8002896:	4b1d      	ldr	r3, [pc, #116]	@ (800290c <MX_TIM3_Init+0xa0>)
 8002898:	223f      	movs	r2, #63	@ 0x3f
 800289a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800289c:	4b1b      	ldr	r3, [pc, #108]	@ (800290c <MX_TIM3_Init+0xa0>)
 800289e:	2200      	movs	r2, #0
 80028a0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80028a2:	4b1a      	ldr	r3, [pc, #104]	@ (800290c <MX_TIM3_Init+0xa0>)
 80028a4:	4a1b      	ldr	r2, [pc, #108]	@ (8002914 <MX_TIM3_Init+0xa8>)
 80028a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028a8:	4b18      	ldr	r3, [pc, #96]	@ (800290c <MX_TIM3_Init+0xa0>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028ae:	4b17      	ldr	r3, [pc, #92]	@ (800290c <MX_TIM3_Init+0xa0>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028b4:	4b15      	ldr	r3, [pc, #84]	@ (800290c <MX_TIM3_Init+0xa0>)
 80028b6:	0018      	movs	r0, r3
 80028b8:	f002 ffae 	bl	8005818 <HAL_TIM_Base_Init>
 80028bc:	1e03      	subs	r3, r0, #0
 80028be:	d001      	beq.n	80028c4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80028c0:	f7ff ff65 	bl	800278e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028c4:	2110      	movs	r1, #16
 80028c6:	187b      	adds	r3, r7, r1
 80028c8:	2280      	movs	r2, #128	@ 0x80
 80028ca:	0152      	lsls	r2, r2, #5
 80028cc:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028ce:	187a      	adds	r2, r7, r1
 80028d0:	4b0e      	ldr	r3, [pc, #56]	@ (800290c <MX_TIM3_Init+0xa0>)
 80028d2:	0011      	movs	r1, r2
 80028d4:	0018      	movs	r0, r3
 80028d6:	f003 f83d 	bl	8005954 <HAL_TIM_ConfigClockSource>
 80028da:	1e03      	subs	r3, r0, #0
 80028dc:	d001      	beq.n	80028e2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80028de:	f7ff ff56 	bl	800278e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80028e2:	1d3b      	adds	r3, r7, #4
 80028e4:	2220      	movs	r2, #32
 80028e6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028e8:	1d3b      	adds	r3, r7, #4
 80028ea:	2200      	movs	r2, #0
 80028ec:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028ee:	1d3a      	adds	r2, r7, #4
 80028f0:	4b06      	ldr	r3, [pc, #24]	@ (800290c <MX_TIM3_Init+0xa0>)
 80028f2:	0011      	movs	r1, r2
 80028f4:	0018      	movs	r0, r3
 80028f6:	f003 fa19 	bl	8005d2c <HAL_TIMEx_MasterConfigSynchronization>
 80028fa:	1e03      	subs	r3, r0, #0
 80028fc:	d001      	beq.n	8002902 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80028fe:	f7ff ff46 	bl	800278e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002902:	46c0      	nop			@ (mov r8, r8)
 8002904:	46bd      	mov	sp, r7
 8002906:	b008      	add	sp, #32
 8002908:	bd80      	pop	{r7, pc}
 800290a:	46c0      	nop			@ (mov r8, r8)
 800290c:	20000174 	.word	0x20000174
 8002910:	40000400 	.word	0x40000400
 8002914:	000003e7 	.word	0x000003e7

08002918 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a09      	ldr	r2, [pc, #36]	@ (800294c <HAL_TIM_Base_MspInit+0x34>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d10b      	bne.n	8002942 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800292a:	4b09      	ldr	r3, [pc, #36]	@ (8002950 <HAL_TIM_Base_MspInit+0x38>)
 800292c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800292e:	4b08      	ldr	r3, [pc, #32]	@ (8002950 <HAL_TIM_Base_MspInit+0x38>)
 8002930:	2102      	movs	r1, #2
 8002932:	430a      	orrs	r2, r1
 8002934:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002936:	4b06      	ldr	r3, [pc, #24]	@ (8002950 <HAL_TIM_Base_MspInit+0x38>)
 8002938:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800293a:	2202      	movs	r2, #2
 800293c:	4013      	ands	r3, r2
 800293e:	60fb      	str	r3, [r7, #12]
 8002940:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002942:	46c0      	nop			@ (mov r8, r8)
 8002944:	46bd      	mov	sp, r7
 8002946:	b004      	add	sp, #16
 8002948:	bd80      	pop	{r7, pc}
 800294a:	46c0      	nop			@ (mov r8, r8)
 800294c:	40000400 	.word	0x40000400
 8002950:	40021000 	.word	0x40021000

08002954 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002958:	4b23      	ldr	r3, [pc, #140]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 800295a:	4a24      	ldr	r2, [pc, #144]	@ (80029ec <MX_USART1_UART_Init+0x98>)
 800295c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800295e:	4b22      	ldr	r3, [pc, #136]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 8002960:	22e1      	movs	r2, #225	@ 0xe1
 8002962:	0252      	lsls	r2, r2, #9
 8002964:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002966:	4b20      	ldr	r3, [pc, #128]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 8002968:	2200      	movs	r2, #0
 800296a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800296c:	4b1e      	ldr	r3, [pc, #120]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 800296e:	2200      	movs	r2, #0
 8002970:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002972:	4b1d      	ldr	r3, [pc, #116]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 8002974:	2200      	movs	r2, #0
 8002976:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002978:	4b1b      	ldr	r3, [pc, #108]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 800297a:	220c      	movs	r2, #12
 800297c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800297e:	4b1a      	ldr	r3, [pc, #104]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 8002980:	2200      	movs	r2, #0
 8002982:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002984:	4b18      	ldr	r3, [pc, #96]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 8002986:	2200      	movs	r2, #0
 8002988:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800298a:	4b17      	ldr	r3, [pc, #92]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 800298c:	2200      	movs	r2, #0
 800298e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002990:	4b15      	ldr	r3, [pc, #84]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 8002992:	2200      	movs	r2, #0
 8002994:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002996:	4b14      	ldr	r3, [pc, #80]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 8002998:	2200      	movs	r2, #0
 800299a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800299c:	4b12      	ldr	r3, [pc, #72]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 800299e:	0018      	movs	r0, r3
 80029a0:	f003 fa26 	bl	8005df0 <HAL_UART_Init>
 80029a4:	1e03      	subs	r3, r0, #0
 80029a6:	d001      	beq.n	80029ac <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80029a8:	f7ff fef1 	bl	800278e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029ac:	4b0e      	ldr	r3, [pc, #56]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 80029ae:	2100      	movs	r1, #0
 80029b0:	0018      	movs	r0, r3
 80029b2:	f004 fc73 	bl	800729c <HAL_UARTEx_SetTxFifoThreshold>
 80029b6:	1e03      	subs	r3, r0, #0
 80029b8:	d001      	beq.n	80029be <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80029ba:	f7ff fee8 	bl	800278e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029be:	4b0a      	ldr	r3, [pc, #40]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 80029c0:	2100      	movs	r1, #0
 80029c2:	0018      	movs	r0, r3
 80029c4:	f004 fcaa 	bl	800731c <HAL_UARTEx_SetRxFifoThreshold>
 80029c8:	1e03      	subs	r3, r0, #0
 80029ca:	d001      	beq.n	80029d0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80029cc:	f7ff fedf 	bl	800278e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80029d0:	4b05      	ldr	r3, [pc, #20]	@ (80029e8 <MX_USART1_UART_Init+0x94>)
 80029d2:	0018      	movs	r0, r3
 80029d4:	f004 fc28 	bl	8007228 <HAL_UARTEx_DisableFifoMode>
 80029d8:	1e03      	subs	r3, r0, #0
 80029da:	d001      	beq.n	80029e0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80029dc:	f7ff fed7 	bl	800278e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029e0:	46c0      	nop			@ (mov r8, r8)
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	46c0      	nop			@ (mov r8, r8)
 80029e8:	200001c0 	.word	0x200001c0
 80029ec:	40013800 	.word	0x40013800

080029f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029f0:	b590      	push	{r4, r7, lr}
 80029f2:	b091      	sub	sp, #68	@ 0x44
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f8:	232c      	movs	r3, #44	@ 0x2c
 80029fa:	18fb      	adds	r3, r7, r3
 80029fc:	0018      	movs	r0, r3
 80029fe:	2314      	movs	r3, #20
 8002a00:	001a      	movs	r2, r3
 8002a02:	2100      	movs	r1, #0
 8002a04:	f009 fec6 	bl	800c794 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a08:	2414      	movs	r4, #20
 8002a0a:	193b      	adds	r3, r7, r4
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	2318      	movs	r3, #24
 8002a10:	001a      	movs	r2, r3
 8002a12:	2100      	movs	r1, #0
 8002a14:	f009 febe 	bl	800c794 <memset>
  if(uartHandle->Instance==USART1)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a3b      	ldr	r2, [pc, #236]	@ (8002b0c <HAL_UART_MspInit+0x11c>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d16f      	bne.n	8002b02 <HAL_UART_MspInit+0x112>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a22:	193b      	adds	r3, r7, r4
 8002a24:	2201      	movs	r2, #1
 8002a26:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002a28:	193b      	adds	r3, r7, r4
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a2e:	193b      	adds	r3, r7, r4
 8002a30:	0018      	movs	r0, r3
 8002a32:	f002 fdcb 	bl	80055cc <HAL_RCCEx_PeriphCLKConfig>
 8002a36:	1e03      	subs	r3, r0, #0
 8002a38:	d001      	beq.n	8002a3e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002a3a:	f7ff fea8 	bl	800278e <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a3e:	4b34      	ldr	r3, [pc, #208]	@ (8002b10 <HAL_UART_MspInit+0x120>)
 8002a40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a42:	4b33      	ldr	r3, [pc, #204]	@ (8002b10 <HAL_UART_MspInit+0x120>)
 8002a44:	2180      	movs	r1, #128	@ 0x80
 8002a46:	01c9      	lsls	r1, r1, #7
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a4c:	4b30      	ldr	r3, [pc, #192]	@ (8002b10 <HAL_UART_MspInit+0x120>)
 8002a4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a50:	2380      	movs	r3, #128	@ 0x80
 8002a52:	01db      	lsls	r3, r3, #7
 8002a54:	4013      	ands	r3, r2
 8002a56:	613b      	str	r3, [r7, #16]
 8002a58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a5a:	4b2d      	ldr	r3, [pc, #180]	@ (8002b10 <HAL_UART_MspInit+0x120>)
 8002a5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a5e:	4b2c      	ldr	r3, [pc, #176]	@ (8002b10 <HAL_UART_MspInit+0x120>)
 8002a60:	2102      	movs	r1, #2
 8002a62:	430a      	orrs	r2, r1
 8002a64:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a66:	4b2a      	ldr	r3, [pc, #168]	@ (8002b10 <HAL_UART_MspInit+0x120>)
 8002a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a6a:	2202      	movs	r2, #2
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	60fb      	str	r3, [r7, #12]
 8002a70:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a72:	212c      	movs	r1, #44	@ 0x2c
 8002a74:	187b      	adds	r3, r7, r1
 8002a76:	22c0      	movs	r2, #192	@ 0xc0
 8002a78:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a7a:	187b      	adds	r3, r7, r1
 8002a7c:	2202      	movs	r2, #2
 8002a7e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a80:	187b      	adds	r3, r7, r1
 8002a82:	2200      	movs	r2, #0
 8002a84:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a86:	187b      	adds	r3, r7, r1
 8002a88:	2200      	movs	r2, #0
 8002a8a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8002a8c:	187b      	adds	r3, r7, r1
 8002a8e:	2200      	movs	r2, #0
 8002a90:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a92:	187b      	adds	r3, r7, r1
 8002a94:	4a1f      	ldr	r2, [pc, #124]	@ (8002b14 <HAL_UART_MspInit+0x124>)
 8002a96:	0019      	movs	r1, r3
 8002a98:	0010      	movs	r0, r2
 8002a9a:	f001 ff0f 	bl	80048bc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8002a9e:	4b1e      	ldr	r3, [pc, #120]	@ (8002b18 <HAL_UART_MspInit+0x128>)
 8002aa0:	4a1e      	ldr	r2, [pc, #120]	@ (8002b1c <HAL_UART_MspInit+0x12c>)
 8002aa2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8002b18 <HAL_UART_MspInit+0x128>)
 8002aa6:	2232      	movs	r2, #50	@ 0x32
 8002aa8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8002b18 <HAL_UART_MspInit+0x128>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ab0:	4b19      	ldr	r3, [pc, #100]	@ (8002b18 <HAL_UART_MspInit+0x128>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002ab6:	4b18      	ldr	r3, [pc, #96]	@ (8002b18 <HAL_UART_MspInit+0x128>)
 8002ab8:	2280      	movs	r2, #128	@ 0x80
 8002aba:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002abc:	4b16      	ldr	r3, [pc, #88]	@ (8002b18 <HAL_UART_MspInit+0x128>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ac2:	4b15      	ldr	r3, [pc, #84]	@ (8002b18 <HAL_UART_MspInit+0x128>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002ac8:	4b13      	ldr	r3, [pc, #76]	@ (8002b18 <HAL_UART_MspInit+0x128>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ace:	4b12      	ldr	r3, [pc, #72]	@ (8002b18 <HAL_UART_MspInit+0x128>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002ad4:	4b10      	ldr	r3, [pc, #64]	@ (8002b18 <HAL_UART_MspInit+0x128>)
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	f001 fa2c 	bl	8003f34 <HAL_DMA_Init>
 8002adc:	1e03      	subs	r3, r0, #0
 8002ade:	d001      	beq.n	8002ae4 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 8002ae0:	f7ff fe55 	bl	800278e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2180      	movs	r1, #128	@ 0x80
 8002ae8:	4a0b      	ldr	r2, [pc, #44]	@ (8002b18 <HAL_UART_MspInit+0x128>)
 8002aea:	505a      	str	r2, [r3, r1]
 8002aec:	4b0a      	ldr	r3, [pc, #40]	@ (8002b18 <HAL_UART_MspInit+0x128>)
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002af2:	2200      	movs	r2, #0
 8002af4:	2100      	movs	r1, #0
 8002af6:	201b      	movs	r0, #27
 8002af8:	f001 f9ea 	bl	8003ed0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002afc:	201b      	movs	r0, #27
 8002afe:	f001 f9fc 	bl	8003efa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002b02:	46c0      	nop			@ (mov r8, r8)
 8002b04:	46bd      	mov	sp, r7
 8002b06:	b011      	add	sp, #68	@ 0x44
 8002b08:	bd90      	pop	{r4, r7, pc}
 8002b0a:	46c0      	nop			@ (mov r8, r8)
 8002b0c:	40013800 	.word	0x40013800
 8002b10:	40021000 	.word	0x40021000
 8002b14:	50000400 	.word	0x50000400
 8002b18:	20000254 	.word	0x20000254
 8002b1c:	40020008 	.word	0x40020008

08002b20 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002b20:	480d      	ldr	r0, [pc, #52]	@ (8002b58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002b22:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002b24:	f7ff fe9c 	bl	8002860 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b28:	480c      	ldr	r0, [pc, #48]	@ (8002b5c <LoopForever+0x6>)
  ldr r1, =_edata
 8002b2a:	490d      	ldr	r1, [pc, #52]	@ (8002b60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b64 <LoopForever+0xe>)
  movs r3, #0
 8002b2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b30:	e002      	b.n	8002b38 <LoopCopyDataInit>

08002b32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b36:	3304      	adds	r3, #4

08002b38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b3c:	d3f9      	bcc.n	8002b32 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002b68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b40:	4c0a      	ldr	r4, [pc, #40]	@ (8002b6c <LoopForever+0x16>)
  movs r3, #0
 8002b42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b44:	e001      	b.n	8002b4a <LoopFillZerobss>

08002b46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b48:	3204      	adds	r2, #4

08002b4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b4c:	d3fb      	bcc.n	8002b46 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002b4e:	f009 fe3d 	bl	800c7cc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002b52:	f7ff fda9 	bl	80026a8 <main>

08002b56 <LoopForever>:

LoopForever:
  b LoopForever
 8002b56:	e7fe      	b.n	8002b56 <LoopForever>
  ldr   r0, =_estack
 8002b58:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b60:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8002b64:	0800da1c 	.word	0x0800da1c
  ldr r2, =_sbss
 8002b68:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8002b6c:	20000fec 	.word	0x20000fec

08002b70 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b70:	e7fe      	b.n	8002b70 <ADC1_IRQHandler>
	...

08002b74 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002b7a:	1dfb      	adds	r3, r7, #7
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b80:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb0 <HAL_Init+0x3c>)
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb0 <HAL_Init+0x3c>)
 8002b86:	2180      	movs	r1, #128	@ 0x80
 8002b88:	0049      	lsls	r1, r1, #1
 8002b8a:	430a      	orrs	r2, r1
 8002b8c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b8e:	2003      	movs	r0, #3
 8002b90:	f000 f810 	bl	8002bb4 <HAL_InitTick>
 8002b94:	1e03      	subs	r3, r0, #0
 8002b96:	d003      	beq.n	8002ba0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002b98:	1dfb      	adds	r3, r7, #7
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	701a      	strb	r2, [r3, #0]
 8002b9e:	e001      	b.n	8002ba4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002ba0:	f7ff fdfc 	bl	800279c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002ba4:	1dfb      	adds	r3, r7, #7
 8002ba6:	781b      	ldrb	r3, [r3, #0]
}
 8002ba8:	0018      	movs	r0, r3
 8002baa:	46bd      	mov	sp, r7
 8002bac:	b002      	add	sp, #8
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	40022000 	.word	0x40022000

08002bb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bb4:	b590      	push	{r4, r7, lr}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002bbc:	230f      	movs	r3, #15
 8002bbe:	18fb      	adds	r3, r7, r3
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002bc4:	4b1d      	ldr	r3, [pc, #116]	@ (8002c3c <HAL_InitTick+0x88>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d02b      	beq.n	8002c24 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002bcc:	4b1c      	ldr	r3, [pc, #112]	@ (8002c40 <HAL_InitTick+0x8c>)
 8002bce:	681c      	ldr	r4, [r3, #0]
 8002bd0:	4b1a      	ldr	r3, [pc, #104]	@ (8002c3c <HAL_InitTick+0x88>)
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	0019      	movs	r1, r3
 8002bd6:	23fa      	movs	r3, #250	@ 0xfa
 8002bd8:	0098      	lsls	r0, r3, #2
 8002bda:	f7fd fa99 	bl	8000110 <__udivsi3>
 8002bde:	0003      	movs	r3, r0
 8002be0:	0019      	movs	r1, r3
 8002be2:	0020      	movs	r0, r4
 8002be4:	f7fd fa94 	bl	8000110 <__udivsi3>
 8002be8:	0003      	movs	r3, r0
 8002bea:	0018      	movs	r0, r3
 8002bec:	f001 f995 	bl	8003f1a <HAL_SYSTICK_Config>
 8002bf0:	1e03      	subs	r3, r0, #0
 8002bf2:	d112      	bne.n	8002c1a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2b03      	cmp	r3, #3
 8002bf8:	d80a      	bhi.n	8002c10 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bfa:	6879      	ldr	r1, [r7, #4]
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	425b      	negs	r3, r3
 8002c00:	2200      	movs	r2, #0
 8002c02:	0018      	movs	r0, r3
 8002c04:	f001 f964 	bl	8003ed0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c08:	4b0e      	ldr	r3, [pc, #56]	@ (8002c44 <HAL_InitTick+0x90>)
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	601a      	str	r2, [r3, #0]
 8002c0e:	e00d      	b.n	8002c2c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002c10:	230f      	movs	r3, #15
 8002c12:	18fb      	adds	r3, r7, r3
 8002c14:	2201      	movs	r2, #1
 8002c16:	701a      	strb	r2, [r3, #0]
 8002c18:	e008      	b.n	8002c2c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002c1a:	230f      	movs	r3, #15
 8002c1c:	18fb      	adds	r3, r7, r3
 8002c1e:	2201      	movs	r2, #1
 8002c20:	701a      	strb	r2, [r3, #0]
 8002c22:	e003      	b.n	8002c2c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002c24:	230f      	movs	r3, #15
 8002c26:	18fb      	adds	r3, r7, r3
 8002c28:	2201      	movs	r2, #1
 8002c2a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002c2c:	230f      	movs	r3, #15
 8002c2e:	18fb      	adds	r3, r7, r3
 8002c30:	781b      	ldrb	r3, [r3, #0]
}
 8002c32:	0018      	movs	r0, r3
 8002c34:	46bd      	mov	sp, r7
 8002c36:	b005      	add	sp, #20
 8002c38:	bd90      	pop	{r4, r7, pc}
 8002c3a:	46c0      	nop			@ (mov r8, r8)
 8002c3c:	20000008 	.word	0x20000008
 8002c40:	20000000 	.word	0x20000000
 8002c44:	20000004 	.word	0x20000004

08002c48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002c4c:	4b05      	ldr	r3, [pc, #20]	@ (8002c64 <HAL_IncTick+0x1c>)
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	001a      	movs	r2, r3
 8002c52:	4b05      	ldr	r3, [pc, #20]	@ (8002c68 <HAL_IncTick+0x20>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	18d2      	adds	r2, r2, r3
 8002c58:	4b03      	ldr	r3, [pc, #12]	@ (8002c68 <HAL_IncTick+0x20>)
 8002c5a:	601a      	str	r2, [r3, #0]
}
 8002c5c:	46c0      	nop			@ (mov r8, r8)
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	46c0      	nop			@ (mov r8, r8)
 8002c64:	20000008 	.word	0x20000008
 8002c68:	200002b0 	.word	0x200002b0

08002c6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c70:	4b02      	ldr	r3, [pc, #8]	@ (8002c7c <HAL_GetTick+0x10>)
 8002c72:	681b      	ldr	r3, [r3, #0]
}
 8002c74:	0018      	movs	r0, r3
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	46c0      	nop			@ (mov r8, r8)
 8002c7c:	200002b0 	.word	0x200002b0

08002c80 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a05      	ldr	r2, [pc, #20]	@ (8002ca4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8002c90:	401a      	ands	r2, r3
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	431a      	orrs	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	601a      	str	r2, [r3, #0]
}
 8002c9a:	46c0      	nop			@ (mov r8, r8)
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	b002      	add	sp, #8
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	46c0      	nop			@ (mov r8, r8)
 8002ca4:	fe3fffff 	.word	0xfe3fffff

08002ca8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	23e0      	movs	r3, #224	@ 0xe0
 8002cb6:	045b      	lsls	r3, r3, #17
 8002cb8:	4013      	ands	r3, r2
}
 8002cba:	0018      	movs	r0, r3
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	b002      	add	sp, #8
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	b084      	sub	sp, #16
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	60f8      	str	r0, [r7, #12]
 8002cca:	60b9      	str	r1, [r7, #8]
 8002ccc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	695b      	ldr	r3, [r3, #20]
 8002cd2:	68ba      	ldr	r2, [r7, #8]
 8002cd4:	2104      	movs	r1, #4
 8002cd6:	400a      	ands	r2, r1
 8002cd8:	2107      	movs	r1, #7
 8002cda:	4091      	lsls	r1, r2
 8002cdc:	000a      	movs	r2, r1
 8002cde:	43d2      	mvns	r2, r2
 8002ce0:	401a      	ands	r2, r3
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	2104      	movs	r1, #4
 8002ce6:	400b      	ands	r3, r1
 8002ce8:	6879      	ldr	r1, [r7, #4]
 8002cea:	4099      	lsls	r1, r3
 8002cec:	000b      	movs	r3, r1
 8002cee:	431a      	orrs	r2, r3
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002cf4:	46c0      	nop			@ (mov r8, r8)
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	b004      	add	sp, #16
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	683a      	ldr	r2, [r7, #0]
 8002d0c:	2104      	movs	r1, #4
 8002d0e:	400a      	ands	r2, r1
 8002d10:	2107      	movs	r1, #7
 8002d12:	4091      	lsls	r1, r2
 8002d14:	000a      	movs	r2, r1
 8002d16:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	2104      	movs	r1, #4
 8002d1c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002d1e:	40da      	lsrs	r2, r3
 8002d20:	0013      	movs	r3, r2
}
 8002d22:	0018      	movs	r0, r3
 8002d24:	46bd      	mov	sp, r7
 8002d26:	b002      	add	sp, #8
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b082      	sub	sp, #8
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	68da      	ldr	r2, [r3, #12]
 8002d36:	23c0      	movs	r3, #192	@ 0xc0
 8002d38:	011b      	lsls	r3, r3, #4
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	d101      	bne.n	8002d42 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e000      	b.n	8002d44 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	0018      	movs	r0, r3
 8002d46:	46bd      	mov	sp, r7
 8002d48:	b002      	add	sp, #8
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d5c:	68ba      	ldr	r2, [r7, #8]
 8002d5e:	211f      	movs	r1, #31
 8002d60:	400a      	ands	r2, r1
 8002d62:	210f      	movs	r1, #15
 8002d64:	4091      	lsls	r1, r2
 8002d66:	000a      	movs	r2, r1
 8002d68:	43d2      	mvns	r2, r2
 8002d6a:	401a      	ands	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	0e9b      	lsrs	r3, r3, #26
 8002d70:	210f      	movs	r1, #15
 8002d72:	4019      	ands	r1, r3
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	201f      	movs	r0, #31
 8002d78:	4003      	ands	r3, r0
 8002d7a:	4099      	lsls	r1, r3
 8002d7c:	000b      	movs	r3, r1
 8002d7e:	431a      	orrs	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002d84:	46c0      	nop			@ (mov r8, r8)
 8002d86:	46bd      	mov	sp, r7
 8002d88:	b004      	add	sp, #16
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	035b      	lsls	r3, r3, #13
 8002d9e:	0b5b      	lsrs	r3, r3, #13
 8002da0:	431a      	orrs	r2, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002da6:	46c0      	nop			@ (mov r8, r8)
 8002da8:	46bd      	mov	sp, r7
 8002daa:	b002      	add	sp, #8
 8002dac:	bd80      	pop	{r7, pc}

08002dae <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b082      	sub	sp, #8
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
 8002db6:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dbc:	683a      	ldr	r2, [r7, #0]
 8002dbe:	0352      	lsls	r2, r2, #13
 8002dc0:	0b52      	lsrs	r2, r2, #13
 8002dc2:	43d2      	mvns	r2, r2
 8002dc4:	401a      	ands	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002dca:	46c0      	nop			@ (mov r8, r8)
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	b002      	add	sp, #8
 8002dd0:	bd80      	pop	{r7, pc}
	...

08002dd4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	695b      	ldr	r3, [r3, #20]
 8002de4:	68ba      	ldr	r2, [r7, #8]
 8002de6:	0212      	lsls	r2, r2, #8
 8002de8:	43d2      	mvns	r2, r2
 8002dea:	401a      	ands	r2, r3
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	021b      	lsls	r3, r3, #8
 8002df0:	6879      	ldr	r1, [r7, #4]
 8002df2:	400b      	ands	r3, r1
 8002df4:	4904      	ldr	r1, [pc, #16]	@ (8002e08 <LL_ADC_SetChannelSamplingTime+0x34>)
 8002df6:	400b      	ands	r3, r1
 8002df8:	431a      	orrs	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002dfe:	46c0      	nop			@ (mov r8, r8)
 8002e00:	46bd      	mov	sp, r7
 8002e02:	b004      	add	sp, #16
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	46c0      	nop			@ (mov r8, r8)
 8002e08:	07ffff00 	.word	0x07ffff00

08002e0c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	4a05      	ldr	r2, [pc, #20]	@ (8002e30 <LL_ADC_EnableInternalRegulator+0x24>)
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	2280      	movs	r2, #128	@ 0x80
 8002e1e:	0552      	lsls	r2, r2, #21
 8002e20:	431a      	orrs	r2, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002e26:	46c0      	nop			@ (mov r8, r8)
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	b002      	add	sp, #8
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	46c0      	nop			@ (mov r8, r8)
 8002e30:	6fffffe8 	.word	0x6fffffe8

08002e34 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689a      	ldr	r2, [r3, #8]
 8002e40:	2380      	movs	r3, #128	@ 0x80
 8002e42:	055b      	lsls	r3, r3, #21
 8002e44:	401a      	ands	r2, r3
 8002e46:	2380      	movs	r3, #128	@ 0x80
 8002e48:	055b      	lsls	r3, r3, #21
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d101      	bne.n	8002e52 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e000      	b.n	8002e54 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	0018      	movs	r0, r3
 8002e56:	46bd      	mov	sp, r7
 8002e58:	b002      	add	sp, #8
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	4a04      	ldr	r2, [pc, #16]	@ (8002e7c <LL_ADC_Enable+0x20>)
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	431a      	orrs	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002e74:	46c0      	nop			@ (mov r8, r8)
 8002e76:	46bd      	mov	sp, r7
 8002e78:	b002      	add	sp, #8
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	7fffffe8 	.word	0x7fffffe8

08002e80 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	4a04      	ldr	r2, [pc, #16]	@ (8002ea0 <LL_ADC_Disable+0x20>)
 8002e8e:	4013      	ands	r3, r2
 8002e90:	2202      	movs	r2, #2
 8002e92:	431a      	orrs	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002e98:	46c0      	nop			@ (mov r8, r8)
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	b002      	add	sp, #8
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	7fffffe8 	.word	0x7fffffe8

08002ea4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d101      	bne.n	8002ebc <LL_ADC_IsEnabled+0x18>
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e000      	b.n	8002ebe <LL_ADC_IsEnabled+0x1a>
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	b002      	add	sp, #8
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b082      	sub	sp, #8
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	2202      	movs	r2, #2
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d101      	bne.n	8002ede <LL_ADC_IsDisableOngoing+0x18>
 8002eda:	2301      	movs	r3, #1
 8002edc:	e000      	b.n	8002ee0 <LL_ADC_IsDisableOngoing+0x1a>
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	b002      	add	sp, #8
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	4a04      	ldr	r2, [pc, #16]	@ (8002f08 <LL_ADC_REG_StartConversion+0x20>)
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	2204      	movs	r2, #4
 8002efa:	431a      	orrs	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002f00:	46c0      	nop			@ (mov r8, r8)
 8002f02:	46bd      	mov	sp, r7
 8002f04:	b002      	add	sp, #8
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	7fffffe8 	.word	0x7fffffe8

08002f0c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	2204      	movs	r2, #4
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	2b04      	cmp	r3, #4
 8002f1e:	d101      	bne.n	8002f24 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f20:	2301      	movs	r3, #1
 8002f22:	e000      	b.n	8002f26 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	0018      	movs	r0, r3
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	b002      	add	sp, #8
 8002f2c:	bd80      	pop	{r7, pc}
	...

08002f30 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b088      	sub	sp, #32
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f38:	231f      	movs	r3, #31
 8002f3a:	18fb      	adds	r3, r7, r3
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8002f40:	2300      	movs	r3, #0
 8002f42:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8002f44:	2300      	movs	r3, #0
 8002f46:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d101      	bne.n	8002f56 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e17f      	b.n	8003256 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10a      	bne.n	8002f74 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	0018      	movs	r0, r3
 8002f62:	f7ff faa7 	bl	80024b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2254      	movs	r2, #84	@ 0x54
 8002f70:	2100      	movs	r1, #0
 8002f72:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	0018      	movs	r0, r3
 8002f7a:	f7ff ff5b 	bl	8002e34 <LL_ADC_IsInternalRegulatorEnabled>
 8002f7e:	1e03      	subs	r3, r0, #0
 8002f80:	d115      	bne.n	8002fae <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	0018      	movs	r0, r3
 8002f88:	f7ff ff40 	bl	8002e0c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f8c:	4bb4      	ldr	r3, [pc, #720]	@ (8003260 <HAL_ADC_Init+0x330>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	49b4      	ldr	r1, [pc, #720]	@ (8003264 <HAL_ADC_Init+0x334>)
 8002f92:	0018      	movs	r0, r3
 8002f94:	f7fd f8bc 	bl	8000110 <__udivsi3>
 8002f98:	0003      	movs	r3, r0
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002fa0:	e002      	b.n	8002fa8 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d1f9      	bne.n	8002fa2 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f7ff ff3e 	bl	8002e34 <LL_ADC_IsInternalRegulatorEnabled>
 8002fb8:	1e03      	subs	r3, r0, #0
 8002fba:	d10f      	bne.n	8002fdc <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fc0:	2210      	movs	r2, #16
 8002fc2:	431a      	orrs	r2, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fcc:	2201      	movs	r2, #1
 8002fce:	431a      	orrs	r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002fd4:	231f      	movs	r3, #31
 8002fd6:	18fb      	adds	r3, r7, r3
 8002fd8:	2201      	movs	r2, #1
 8002fda:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	f7ff ff93 	bl	8002f0c <LL_ADC_REG_IsConversionOngoing>
 8002fe6:	0003      	movs	r3, r0
 8002fe8:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fee:	2210      	movs	r2, #16
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	d000      	beq.n	8002ff6 <HAL_ADC_Init+0xc6>
 8002ff4:	e122      	b.n	800323c <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d000      	beq.n	8002ffe <HAL_ADC_Init+0xce>
 8002ffc:	e11e      	b.n	800323c <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003002:	4a99      	ldr	r2, [pc, #612]	@ (8003268 <HAL_ADC_Init+0x338>)
 8003004:	4013      	ands	r3, r2
 8003006:	2202      	movs	r2, #2
 8003008:	431a      	orrs	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	0018      	movs	r0, r3
 8003014:	f7ff ff46 	bl	8002ea4 <LL_ADC_IsEnabled>
 8003018:	1e03      	subs	r3, r0, #0
 800301a:	d000      	beq.n	800301e <HAL_ADC_Init+0xee>
 800301c:	e0ad      	b.n	800317a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	7e1b      	ldrb	r3, [r3, #24]
 8003026:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003028:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	7e5b      	ldrb	r3, [r3, #25]
 800302e:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003030:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	7e9b      	ldrb	r3, [r3, #26]
 8003036:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003038:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800303e:	2b00      	cmp	r3, #0
 8003040:	d002      	beq.n	8003048 <HAL_ADC_Init+0x118>
 8003042:	2380      	movs	r3, #128	@ 0x80
 8003044:	015b      	lsls	r3, r3, #5
 8003046:	e000      	b.n	800304a <HAL_ADC_Init+0x11a>
 8003048:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800304a:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003050:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	2b00      	cmp	r3, #0
 8003058:	da04      	bge.n	8003064 <HAL_ADC_Init+0x134>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	691b      	ldr	r3, [r3, #16]
 800305e:	005b      	lsls	r3, r3, #1
 8003060:	085b      	lsrs	r3, r3, #1
 8003062:	e001      	b.n	8003068 <HAL_ADC_Init+0x138>
 8003064:	2380      	movs	r3, #128	@ 0x80
 8003066:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8003068:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	212c      	movs	r1, #44	@ 0x2c
 800306e:	5c5b      	ldrb	r3, [r3, r1]
 8003070:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003072:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	4313      	orrs	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2220      	movs	r2, #32
 800307e:	5c9b      	ldrb	r3, [r3, r2]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d115      	bne.n	80030b0 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	7e9b      	ldrb	r3, [r3, #26]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d105      	bne.n	8003098 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	2280      	movs	r2, #128	@ 0x80
 8003090:	0252      	lsls	r2, r2, #9
 8003092:	4313      	orrs	r3, r2
 8003094:	61bb      	str	r3, [r7, #24]
 8003096:	e00b      	b.n	80030b0 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800309c:	2220      	movs	r2, #32
 800309e:	431a      	orrs	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a8:	2201      	movs	r2, #1
 80030aa:	431a      	orrs	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d00a      	beq.n	80030ce <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80030bc:	23e0      	movs	r3, #224	@ 0xe0
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80030c6:	4313      	orrs	r3, r2
 80030c8:	69ba      	ldr	r2, [r7, #24]
 80030ca:	4313      	orrs	r3, r2
 80030cc:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	4a65      	ldr	r2, [pc, #404]	@ (800326c <HAL_ADC_Init+0x33c>)
 80030d6:	4013      	ands	r3, r2
 80030d8:	0019      	movs	r1, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	69ba      	ldr	r2, [r7, #24]
 80030e0:	430a      	orrs	r2, r1
 80030e2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	0f9b      	lsrs	r3, r3, #30
 80030ea:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80030f0:	4313      	orrs	r3, r2
 80030f2:	697a      	ldr	r2, [r7, #20]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	223c      	movs	r2, #60	@ 0x3c
 80030fc:	5c9b      	ldrb	r3, [r3, r2]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d111      	bne.n	8003126 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	0f9b      	lsrs	r3, r3, #30
 8003108:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800310e:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8003114:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800311a:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	4313      	orrs	r3, r2
 8003120:	2201      	movs	r2, #1
 8003122:	4313      	orrs	r3, r2
 8003124:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	691b      	ldr	r3, [r3, #16]
 800312c:	4a50      	ldr	r2, [pc, #320]	@ (8003270 <HAL_ADC_Init+0x340>)
 800312e:	4013      	ands	r3, r2
 8003130:	0019      	movs	r1, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	697a      	ldr	r2, [r7, #20]
 8003138:	430a      	orrs	r2, r1
 800313a:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685a      	ldr	r2, [r3, #4]
 8003140:	23c0      	movs	r3, #192	@ 0xc0
 8003142:	061b      	lsls	r3, r3, #24
 8003144:	429a      	cmp	r2, r3
 8003146:	d018      	beq.n	800317a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800314c:	2380      	movs	r3, #128	@ 0x80
 800314e:	05db      	lsls	r3, r3, #23
 8003150:	429a      	cmp	r2, r3
 8003152:	d012      	beq.n	800317a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003158:	2380      	movs	r3, #128	@ 0x80
 800315a:	061b      	lsls	r3, r3, #24
 800315c:	429a      	cmp	r2, r3
 800315e:	d00c      	beq.n	800317a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8003160:	4b44      	ldr	r3, [pc, #272]	@ (8003274 <HAL_ADC_Init+0x344>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a44      	ldr	r2, [pc, #272]	@ (8003278 <HAL_ADC_Init+0x348>)
 8003166:	4013      	ands	r3, r2
 8003168:	0019      	movs	r1, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685a      	ldr	r2, [r3, #4]
 800316e:	23f0      	movs	r3, #240	@ 0xf0
 8003170:	039b      	lsls	r3, r3, #14
 8003172:	401a      	ands	r2, r3
 8003174:	4b3f      	ldr	r3, [pc, #252]	@ (8003274 <HAL_ADC_Init+0x344>)
 8003176:	430a      	orrs	r2, r1
 8003178:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6818      	ldr	r0, [r3, #0]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003182:	001a      	movs	r2, r3
 8003184:	2100      	movs	r1, #0
 8003186:	f7ff fd9c 	bl	8002cc2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6818      	ldr	r0, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003192:	493a      	ldr	r1, [pc, #232]	@ (800327c <HAL_ADC_Init+0x34c>)
 8003194:	001a      	movs	r2, r3
 8003196:	f7ff fd94 	bl	8002cc2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	691b      	ldr	r3, [r3, #16]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d109      	bne.n	80031b6 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2110      	movs	r1, #16
 80031ae:	4249      	negs	r1, r1
 80031b0:	430a      	orrs	r2, r1
 80031b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80031b4:	e018      	b.n	80031e8 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	691a      	ldr	r2, [r3, #16]
 80031ba:	2380      	movs	r3, #128	@ 0x80
 80031bc:	039b      	lsls	r3, r3, #14
 80031be:	429a      	cmp	r2, r3
 80031c0:	d112      	bne.n	80031e8 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	69db      	ldr	r3, [r3, #28]
 80031cc:	3b01      	subs	r3, #1
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	221c      	movs	r2, #28
 80031d2:	4013      	ands	r3, r2
 80031d4:	2210      	movs	r2, #16
 80031d6:	4252      	negs	r2, r2
 80031d8:	409a      	lsls	r2, r3
 80031da:	0011      	movs	r1, r2
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	430a      	orrs	r2, r1
 80031e6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2100      	movs	r1, #0
 80031ee:	0018      	movs	r0, r3
 80031f0:	f7ff fd84 	bl	8002cfc <LL_ADC_GetSamplingTimeCommonChannels>
 80031f4:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d10b      	bne.n	8003216 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003208:	2203      	movs	r2, #3
 800320a:	4393      	bics	r3, r2
 800320c:	2201      	movs	r2, #1
 800320e:	431a      	orrs	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003214:	e01c      	b.n	8003250 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800321a:	2212      	movs	r2, #18
 800321c:	4393      	bics	r3, r2
 800321e:	2210      	movs	r2, #16
 8003220:	431a      	orrs	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800322a:	2201      	movs	r2, #1
 800322c:	431a      	orrs	r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8003232:	231f      	movs	r3, #31
 8003234:	18fb      	adds	r3, r7, r3
 8003236:	2201      	movs	r2, #1
 8003238:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800323a:	e009      	b.n	8003250 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003240:	2210      	movs	r2, #16
 8003242:	431a      	orrs	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003248:	231f      	movs	r3, #31
 800324a:	18fb      	adds	r3, r7, r3
 800324c:	2201      	movs	r2, #1
 800324e:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8003250:	231f      	movs	r3, #31
 8003252:	18fb      	adds	r3, r7, r3
 8003254:	781b      	ldrb	r3, [r3, #0]
}
 8003256:	0018      	movs	r0, r3
 8003258:	46bd      	mov	sp, r7
 800325a:	b008      	add	sp, #32
 800325c:	bd80      	pop	{r7, pc}
 800325e:	46c0      	nop			@ (mov r8, r8)
 8003260:	20000000 	.word	0x20000000
 8003264:	00030d40 	.word	0x00030d40
 8003268:	fffffefd 	.word	0xfffffefd
 800326c:	ffde0201 	.word	0xffde0201
 8003270:	1ffffc02 	.word	0x1ffffc02
 8003274:	40012708 	.word	0x40012708
 8003278:	ffc3ffff 	.word	0xffc3ffff
 800327c:	07ffff04 	.word	0x07ffff04

08003280 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003280:	b5b0      	push	{r4, r5, r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af00      	add	r7, sp, #0
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	0018      	movs	r0, r3
 8003292:	f7ff fe3b 	bl	8002f0c <LL_ADC_REG_IsConversionOngoing>
 8003296:	1e03      	subs	r3, r0, #0
 8003298:	d16c      	bne.n	8003374 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2254      	movs	r2, #84	@ 0x54
 800329e:	5c9b      	ldrb	r3, [r3, r2]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d101      	bne.n	80032a8 <HAL_ADC_Start_DMA+0x28>
 80032a4:	2302      	movs	r3, #2
 80032a6:	e06c      	b.n	8003382 <HAL_ADC_Start_DMA+0x102>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2254      	movs	r2, #84	@ 0x54
 80032ac:	2101      	movs	r1, #1
 80032ae:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	2201      	movs	r2, #1
 80032b8:	4013      	ands	r3, r2
 80032ba:	d113      	bne.n	80032e4 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	0018      	movs	r0, r3
 80032c2:	f7ff fdef 	bl	8002ea4 <LL_ADC_IsEnabled>
 80032c6:	1e03      	subs	r3, r0, #0
 80032c8:	d004      	beq.n	80032d4 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	0018      	movs	r0, r3
 80032d0:	f7ff fdd6 	bl	8002e80 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	68da      	ldr	r2, [r3, #12]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2101      	movs	r1, #1
 80032e0:	430a      	orrs	r2, r1
 80032e2:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80032e4:	2517      	movs	r5, #23
 80032e6:	197c      	adds	r4, r7, r5
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	0018      	movs	r0, r3
 80032ec:	f000 fa3e 	bl	800376c <ADC_Enable>
 80032f0:	0003      	movs	r3, r0
 80032f2:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80032f4:	002c      	movs	r4, r5
 80032f6:	193b      	adds	r3, r7, r4
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d13e      	bne.n	800337c <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003302:	4a22      	ldr	r2, [pc, #136]	@ (800338c <HAL_ADC_Start_DMA+0x10c>)
 8003304:	4013      	ands	r3, r2
 8003306:	2280      	movs	r2, #128	@ 0x80
 8003308:	0052      	lsls	r2, r2, #1
 800330a:	431a      	orrs	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2200      	movs	r2, #0
 8003314:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800331a:	4a1d      	ldr	r2, [pc, #116]	@ (8003390 <HAL_ADC_Start_DMA+0x110>)
 800331c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003322:	4a1c      	ldr	r2, [pc, #112]	@ (8003394 <HAL_ADC_Start_DMA+0x114>)
 8003324:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800332a:	4a1b      	ldr	r2, [pc, #108]	@ (8003398 <HAL_ADC_Start_DMA+0x118>)
 800332c:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	221c      	movs	r2, #28
 8003334:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2254      	movs	r2, #84	@ 0x54
 800333a:	2100      	movs	r1, #0
 800333c:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2110      	movs	r1, #16
 800334a:	430a      	orrs	r2, r1
 800334c:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	3340      	adds	r3, #64	@ 0x40
 8003358:	0019      	movs	r1, r3
 800335a:	68ba      	ldr	r2, [r7, #8]
 800335c:	193c      	adds	r4, r7, r4
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f000 fe72 	bl	8004048 <HAL_DMA_Start_IT>
 8003364:	0003      	movs	r3, r0
 8003366:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	0018      	movs	r0, r3
 800336e:	f7ff fdbb 	bl	8002ee8 <LL_ADC_REG_StartConversion>
 8003372:	e003      	b.n	800337c <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003374:	2317      	movs	r3, #23
 8003376:	18fb      	adds	r3, r7, r3
 8003378:	2202      	movs	r2, #2
 800337a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800337c:	2317      	movs	r3, #23
 800337e:	18fb      	adds	r3, r7, r3
 8003380:	781b      	ldrb	r3, [r3, #0]
}
 8003382:	0018      	movs	r0, r3
 8003384:	46bd      	mov	sp, r7
 8003386:	b006      	add	sp, #24
 8003388:	bdb0      	pop	{r4, r5, r7, pc}
 800338a:	46c0      	nop			@ (mov r8, r8)
 800338c:	fffff0fe 	.word	0xfffff0fe
 8003390:	08003935 	.word	0x08003935
 8003394:	080039fd 	.word	0x080039fd
 8003398:	08003a1b 	.word	0x08003a1b

0800339c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80033a4:	46c0      	nop			@ (mov r8, r8)
 80033a6:	46bd      	mov	sp, r7
 80033a8:	b002      	add	sp, #8
 80033aa:	bd80      	pop	{r7, pc}

080033ac <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80033b4:	46c0      	nop			@ (mov r8, r8)
 80033b6:	46bd      	mov	sp, r7
 80033b8:	b002      	add	sp, #8
 80033ba:	bd80      	pop	{r7, pc}

080033bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033c6:	2317      	movs	r3, #23
 80033c8:	18fb      	adds	r3, r7, r3
 80033ca:	2200      	movs	r2, #0
 80033cc:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80033ce:	2300      	movs	r3, #0
 80033d0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2254      	movs	r2, #84	@ 0x54
 80033d6:	5c9b      	ldrb	r3, [r3, r2]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d101      	bne.n	80033e0 <HAL_ADC_ConfigChannel+0x24>
 80033dc:	2302      	movs	r3, #2
 80033de:	e1c0      	b.n	8003762 <HAL_ADC_ConfigChannel+0x3a6>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2254      	movs	r2, #84	@ 0x54
 80033e4:	2101      	movs	r1, #1
 80033e6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	0018      	movs	r0, r3
 80033ee:	f7ff fd8d 	bl	8002f0c <LL_ADC_REG_IsConversionOngoing>
 80033f2:	1e03      	subs	r3, r0, #0
 80033f4:	d000      	beq.n	80033f8 <HAL_ADC_ConfigChannel+0x3c>
 80033f6:	e1a3      	b.n	8003740 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d100      	bne.n	8003402 <HAL_ADC_ConfigChannel+0x46>
 8003400:	e143      	b.n	800368a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	691a      	ldr	r2, [r3, #16]
 8003406:	2380      	movs	r3, #128	@ 0x80
 8003408:	061b      	lsls	r3, r3, #24
 800340a:	429a      	cmp	r2, r3
 800340c:	d004      	beq.n	8003418 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003412:	4ac1      	ldr	r2, [pc, #772]	@ (8003718 <HAL_ADC_ConfigChannel+0x35c>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d108      	bne.n	800342a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	0019      	movs	r1, r3
 8003422:	0010      	movs	r0, r2
 8003424:	f7ff fcb2 	bl	8002d8c <LL_ADC_REG_SetSequencerChAdd>
 8003428:	e0c9      	b.n	80035be <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	211f      	movs	r1, #31
 8003434:	400b      	ands	r3, r1
 8003436:	210f      	movs	r1, #15
 8003438:	4099      	lsls	r1, r3
 800343a:	000b      	movs	r3, r1
 800343c:	43db      	mvns	r3, r3
 800343e:	4013      	ands	r3, r2
 8003440:	0019      	movs	r1, r3
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	035b      	lsls	r3, r3, #13
 8003448:	0b5b      	lsrs	r3, r3, #13
 800344a:	d105      	bne.n	8003458 <HAL_ADC_ConfigChannel+0x9c>
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	0e9b      	lsrs	r3, r3, #26
 8003452:	221f      	movs	r2, #31
 8003454:	4013      	ands	r3, r2
 8003456:	e098      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2201      	movs	r2, #1
 800345e:	4013      	ands	r3, r2
 8003460:	d000      	beq.n	8003464 <HAL_ADC_ConfigChannel+0xa8>
 8003462:	e091      	b.n	8003588 <HAL_ADC_ConfigChannel+0x1cc>
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	2202      	movs	r2, #2
 800346a:	4013      	ands	r3, r2
 800346c:	d000      	beq.n	8003470 <HAL_ADC_ConfigChannel+0xb4>
 800346e:	e089      	b.n	8003584 <HAL_ADC_ConfigChannel+0x1c8>
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2204      	movs	r2, #4
 8003476:	4013      	ands	r3, r2
 8003478:	d000      	beq.n	800347c <HAL_ADC_ConfigChannel+0xc0>
 800347a:	e081      	b.n	8003580 <HAL_ADC_ConfigChannel+0x1c4>
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2208      	movs	r2, #8
 8003482:	4013      	ands	r3, r2
 8003484:	d000      	beq.n	8003488 <HAL_ADC_ConfigChannel+0xcc>
 8003486:	e079      	b.n	800357c <HAL_ADC_ConfigChannel+0x1c0>
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2210      	movs	r2, #16
 800348e:	4013      	ands	r3, r2
 8003490:	d000      	beq.n	8003494 <HAL_ADC_ConfigChannel+0xd8>
 8003492:	e071      	b.n	8003578 <HAL_ADC_ConfigChannel+0x1bc>
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2220      	movs	r2, #32
 800349a:	4013      	ands	r3, r2
 800349c:	d000      	beq.n	80034a0 <HAL_ADC_ConfigChannel+0xe4>
 800349e:	e069      	b.n	8003574 <HAL_ADC_ConfigChannel+0x1b8>
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2240      	movs	r2, #64	@ 0x40
 80034a6:	4013      	ands	r3, r2
 80034a8:	d000      	beq.n	80034ac <HAL_ADC_ConfigChannel+0xf0>
 80034aa:	e061      	b.n	8003570 <HAL_ADC_ConfigChannel+0x1b4>
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2280      	movs	r2, #128	@ 0x80
 80034b2:	4013      	ands	r3, r2
 80034b4:	d000      	beq.n	80034b8 <HAL_ADC_ConfigChannel+0xfc>
 80034b6:	e059      	b.n	800356c <HAL_ADC_ConfigChannel+0x1b0>
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	2380      	movs	r3, #128	@ 0x80
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	4013      	ands	r3, r2
 80034c2:	d151      	bne.n	8003568 <HAL_ADC_ConfigChannel+0x1ac>
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	2380      	movs	r3, #128	@ 0x80
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	4013      	ands	r3, r2
 80034ce:	d149      	bne.n	8003564 <HAL_ADC_ConfigChannel+0x1a8>
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	2380      	movs	r3, #128	@ 0x80
 80034d6:	00db      	lsls	r3, r3, #3
 80034d8:	4013      	ands	r3, r2
 80034da:	d141      	bne.n	8003560 <HAL_ADC_ConfigChannel+0x1a4>
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	2380      	movs	r3, #128	@ 0x80
 80034e2:	011b      	lsls	r3, r3, #4
 80034e4:	4013      	ands	r3, r2
 80034e6:	d139      	bne.n	800355c <HAL_ADC_ConfigChannel+0x1a0>
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	2380      	movs	r3, #128	@ 0x80
 80034ee:	015b      	lsls	r3, r3, #5
 80034f0:	4013      	ands	r3, r2
 80034f2:	d131      	bne.n	8003558 <HAL_ADC_ConfigChannel+0x19c>
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	2380      	movs	r3, #128	@ 0x80
 80034fa:	019b      	lsls	r3, r3, #6
 80034fc:	4013      	ands	r3, r2
 80034fe:	d129      	bne.n	8003554 <HAL_ADC_ConfigChannel+0x198>
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	2380      	movs	r3, #128	@ 0x80
 8003506:	01db      	lsls	r3, r3, #7
 8003508:	4013      	ands	r3, r2
 800350a:	d121      	bne.n	8003550 <HAL_ADC_ConfigChannel+0x194>
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	2380      	movs	r3, #128	@ 0x80
 8003512:	021b      	lsls	r3, r3, #8
 8003514:	4013      	ands	r3, r2
 8003516:	d119      	bne.n	800354c <HAL_ADC_ConfigChannel+0x190>
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	2380      	movs	r3, #128	@ 0x80
 800351e:	025b      	lsls	r3, r3, #9
 8003520:	4013      	ands	r3, r2
 8003522:	d111      	bne.n	8003548 <HAL_ADC_ConfigChannel+0x18c>
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	2380      	movs	r3, #128	@ 0x80
 800352a:	029b      	lsls	r3, r3, #10
 800352c:	4013      	ands	r3, r2
 800352e:	d109      	bne.n	8003544 <HAL_ADC_ConfigChannel+0x188>
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	2380      	movs	r3, #128	@ 0x80
 8003536:	02db      	lsls	r3, r3, #11
 8003538:	4013      	ands	r3, r2
 800353a:	d001      	beq.n	8003540 <HAL_ADC_ConfigChannel+0x184>
 800353c:	2312      	movs	r3, #18
 800353e:	e024      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003540:	2300      	movs	r3, #0
 8003542:	e022      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003544:	2311      	movs	r3, #17
 8003546:	e020      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003548:	2310      	movs	r3, #16
 800354a:	e01e      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 800354c:	230f      	movs	r3, #15
 800354e:	e01c      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003550:	230e      	movs	r3, #14
 8003552:	e01a      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003554:	230d      	movs	r3, #13
 8003556:	e018      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003558:	230c      	movs	r3, #12
 800355a:	e016      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 800355c:	230b      	movs	r3, #11
 800355e:	e014      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003560:	230a      	movs	r3, #10
 8003562:	e012      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003564:	2309      	movs	r3, #9
 8003566:	e010      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003568:	2308      	movs	r3, #8
 800356a:	e00e      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 800356c:	2307      	movs	r3, #7
 800356e:	e00c      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003570:	2306      	movs	r3, #6
 8003572:	e00a      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003574:	2305      	movs	r3, #5
 8003576:	e008      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003578:	2304      	movs	r3, #4
 800357a:	e006      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 800357c:	2303      	movs	r3, #3
 800357e:	e004      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003580:	2302      	movs	r3, #2
 8003582:	e002      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003584:	2301      	movs	r3, #1
 8003586:	e000      	b.n	800358a <HAL_ADC_ConfigChannel+0x1ce>
 8003588:	2300      	movs	r3, #0
 800358a:	683a      	ldr	r2, [r7, #0]
 800358c:	6852      	ldr	r2, [r2, #4]
 800358e:	201f      	movs	r0, #31
 8003590:	4002      	ands	r2, r0
 8003592:	4093      	lsls	r3, r2
 8003594:	000a      	movs	r2, r1
 8003596:	431a      	orrs	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	089b      	lsrs	r3, r3, #2
 80035a2:	1c5a      	adds	r2, r3, #1
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	69db      	ldr	r3, [r3, #28]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d808      	bhi.n	80035be <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6818      	ldr	r0, [r3, #0]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	6859      	ldr	r1, [r3, #4]
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	001a      	movs	r2, r3
 80035ba:	f7ff fbc7 	bl	8002d4c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6818      	ldr	r0, [r3, #0]
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	6819      	ldr	r1, [r3, #0]
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	001a      	movs	r2, r3
 80035cc:	f7ff fc02 	bl	8002dd4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	db00      	blt.n	80035da <HAL_ADC_ConfigChannel+0x21e>
 80035d8:	e0bc      	b.n	8003754 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80035da:	4b50      	ldr	r3, [pc, #320]	@ (800371c <HAL_ADC_ConfigChannel+0x360>)
 80035dc:	0018      	movs	r0, r3
 80035de:	f7ff fb63 	bl	8002ca8 <LL_ADC_GetCommonPathInternalCh>
 80035e2:	0003      	movs	r3, r0
 80035e4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a4d      	ldr	r2, [pc, #308]	@ (8003720 <HAL_ADC_ConfigChannel+0x364>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d122      	bne.n	8003636 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80035f0:	693a      	ldr	r2, [r7, #16]
 80035f2:	2380      	movs	r3, #128	@ 0x80
 80035f4:	041b      	lsls	r3, r3, #16
 80035f6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80035f8:	d11d      	bne.n	8003636 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	2280      	movs	r2, #128	@ 0x80
 80035fe:	0412      	lsls	r2, r2, #16
 8003600:	4313      	orrs	r3, r2
 8003602:	4a46      	ldr	r2, [pc, #280]	@ (800371c <HAL_ADC_ConfigChannel+0x360>)
 8003604:	0019      	movs	r1, r3
 8003606:	0010      	movs	r0, r2
 8003608:	f7ff fb3a 	bl	8002c80 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800360c:	4b45      	ldr	r3, [pc, #276]	@ (8003724 <HAL_ADC_ConfigChannel+0x368>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4945      	ldr	r1, [pc, #276]	@ (8003728 <HAL_ADC_ConfigChannel+0x36c>)
 8003612:	0018      	movs	r0, r3
 8003614:	f7fc fd7c 	bl	8000110 <__udivsi3>
 8003618:	0003      	movs	r3, r0
 800361a:	1c5a      	adds	r2, r3, #1
 800361c:	0013      	movs	r3, r2
 800361e:	005b      	lsls	r3, r3, #1
 8003620:	189b      	adds	r3, r3, r2
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003626:	e002      	b.n	800362e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	3b01      	subs	r3, #1
 800362c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1f9      	bne.n	8003628 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003634:	e08e      	b.n	8003754 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a3c      	ldr	r2, [pc, #240]	@ (800372c <HAL_ADC_ConfigChannel+0x370>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d10e      	bne.n	800365e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003640:	693a      	ldr	r2, [r7, #16]
 8003642:	2380      	movs	r3, #128	@ 0x80
 8003644:	045b      	lsls	r3, r3, #17
 8003646:	4013      	ands	r3, r2
 8003648:	d109      	bne.n	800365e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	2280      	movs	r2, #128	@ 0x80
 800364e:	0452      	lsls	r2, r2, #17
 8003650:	4313      	orrs	r3, r2
 8003652:	4a32      	ldr	r2, [pc, #200]	@ (800371c <HAL_ADC_ConfigChannel+0x360>)
 8003654:	0019      	movs	r1, r3
 8003656:	0010      	movs	r0, r2
 8003658:	f7ff fb12 	bl	8002c80 <LL_ADC_SetCommonPathInternalCh>
 800365c:	e07a      	b.n	8003754 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a33      	ldr	r2, [pc, #204]	@ (8003730 <HAL_ADC_ConfigChannel+0x374>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d000      	beq.n	800366a <HAL_ADC_ConfigChannel+0x2ae>
 8003668:	e074      	b.n	8003754 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	2380      	movs	r3, #128	@ 0x80
 800366e:	03db      	lsls	r3, r3, #15
 8003670:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003672:	d000      	beq.n	8003676 <HAL_ADC_ConfigChannel+0x2ba>
 8003674:	e06e      	b.n	8003754 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	2280      	movs	r2, #128	@ 0x80
 800367a:	03d2      	lsls	r2, r2, #15
 800367c:	4313      	orrs	r3, r2
 800367e:	4a27      	ldr	r2, [pc, #156]	@ (800371c <HAL_ADC_ConfigChannel+0x360>)
 8003680:	0019      	movs	r1, r3
 8003682:	0010      	movs	r0, r2
 8003684:	f7ff fafc 	bl	8002c80 <LL_ADC_SetCommonPathInternalCh>
 8003688:	e064      	b.n	8003754 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	691a      	ldr	r2, [r3, #16]
 800368e:	2380      	movs	r3, #128	@ 0x80
 8003690:	061b      	lsls	r3, r3, #24
 8003692:	429a      	cmp	r2, r3
 8003694:	d004      	beq.n	80036a0 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800369a:	4a1f      	ldr	r2, [pc, #124]	@ (8003718 <HAL_ADC_ConfigChannel+0x35c>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d107      	bne.n	80036b0 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	0019      	movs	r1, r3
 80036aa:	0010      	movs	r0, r2
 80036ac:	f7ff fb7f 	bl	8002dae <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	da4d      	bge.n	8003754 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036b8:	4b18      	ldr	r3, [pc, #96]	@ (800371c <HAL_ADC_ConfigChannel+0x360>)
 80036ba:	0018      	movs	r0, r3
 80036bc:	f7ff faf4 	bl	8002ca8 <LL_ADC_GetCommonPathInternalCh>
 80036c0:	0003      	movs	r3, r0
 80036c2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a15      	ldr	r2, [pc, #84]	@ (8003720 <HAL_ADC_ConfigChannel+0x364>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d108      	bne.n	80036e0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	4a18      	ldr	r2, [pc, #96]	@ (8003734 <HAL_ADC_ConfigChannel+0x378>)
 80036d2:	4013      	ands	r3, r2
 80036d4:	4a11      	ldr	r2, [pc, #68]	@ (800371c <HAL_ADC_ConfigChannel+0x360>)
 80036d6:	0019      	movs	r1, r3
 80036d8:	0010      	movs	r0, r2
 80036da:	f7ff fad1 	bl	8002c80 <LL_ADC_SetCommonPathInternalCh>
 80036de:	e039      	b.n	8003754 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a11      	ldr	r2, [pc, #68]	@ (800372c <HAL_ADC_ConfigChannel+0x370>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d108      	bne.n	80036fc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	4a12      	ldr	r2, [pc, #72]	@ (8003738 <HAL_ADC_ConfigChannel+0x37c>)
 80036ee:	4013      	ands	r3, r2
 80036f0:	4a0a      	ldr	r2, [pc, #40]	@ (800371c <HAL_ADC_ConfigChannel+0x360>)
 80036f2:	0019      	movs	r1, r3
 80036f4:	0010      	movs	r0, r2
 80036f6:	f7ff fac3 	bl	8002c80 <LL_ADC_SetCommonPathInternalCh>
 80036fa:	e02b      	b.n	8003754 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a0b      	ldr	r2, [pc, #44]	@ (8003730 <HAL_ADC_ConfigChannel+0x374>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d126      	bne.n	8003754 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	4a0c      	ldr	r2, [pc, #48]	@ (800373c <HAL_ADC_ConfigChannel+0x380>)
 800370a:	4013      	ands	r3, r2
 800370c:	4a03      	ldr	r2, [pc, #12]	@ (800371c <HAL_ADC_ConfigChannel+0x360>)
 800370e:	0019      	movs	r1, r3
 8003710:	0010      	movs	r0, r2
 8003712:	f7ff fab5 	bl	8002c80 <LL_ADC_SetCommonPathInternalCh>
 8003716:	e01d      	b.n	8003754 <HAL_ADC_ConfigChannel+0x398>
 8003718:	80000004 	.word	0x80000004
 800371c:	40012708 	.word	0x40012708
 8003720:	b0001000 	.word	0xb0001000
 8003724:	20000000 	.word	0x20000000
 8003728:	00030d40 	.word	0x00030d40
 800372c:	b8004000 	.word	0xb8004000
 8003730:	b4002000 	.word	0xb4002000
 8003734:	ff7fffff 	.word	0xff7fffff
 8003738:	feffffff 	.word	0xfeffffff
 800373c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003744:	2220      	movs	r2, #32
 8003746:	431a      	orrs	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800374c:	2317      	movs	r3, #23
 800374e:	18fb      	adds	r3, r7, r3
 8003750:	2201      	movs	r2, #1
 8003752:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2254      	movs	r2, #84	@ 0x54
 8003758:	2100      	movs	r1, #0
 800375a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800375c:	2317      	movs	r3, #23
 800375e:	18fb      	adds	r3, r7, r3
 8003760:	781b      	ldrb	r3, [r3, #0]
}
 8003762:	0018      	movs	r0, r3
 8003764:	46bd      	mov	sp, r7
 8003766:	b006      	add	sp, #24
 8003768:	bd80      	pop	{r7, pc}
 800376a:	46c0      	nop			@ (mov r8, r8)

0800376c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003774:	2300      	movs	r3, #0
 8003776:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	0018      	movs	r0, r3
 800377e:	f7ff fb91 	bl	8002ea4 <LL_ADC_IsEnabled>
 8003782:	1e03      	subs	r3, r0, #0
 8003784:	d000      	beq.n	8003788 <ADC_Enable+0x1c>
 8003786:	e069      	b.n	800385c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	4a36      	ldr	r2, [pc, #216]	@ (8003868 <ADC_Enable+0xfc>)
 8003790:	4013      	ands	r3, r2
 8003792:	d00d      	beq.n	80037b0 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003798:	2210      	movs	r2, #16
 800379a:	431a      	orrs	r2, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037a4:	2201      	movs	r2, #1
 80037a6:	431a      	orrs	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e056      	b.n	800385e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	0018      	movs	r0, r3
 80037b6:	f7ff fb51 	bl	8002e5c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80037ba:	4b2c      	ldr	r3, [pc, #176]	@ (800386c <ADC_Enable+0x100>)
 80037bc:	0018      	movs	r0, r3
 80037be:	f7ff fa73 	bl	8002ca8 <LL_ADC_GetCommonPathInternalCh>
 80037c2:	0002      	movs	r2, r0
 80037c4:	2380      	movs	r3, #128	@ 0x80
 80037c6:	041b      	lsls	r3, r3, #16
 80037c8:	4013      	ands	r3, r2
 80037ca:	d00f      	beq.n	80037ec <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037cc:	4b28      	ldr	r3, [pc, #160]	@ (8003870 <ADC_Enable+0x104>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4928      	ldr	r1, [pc, #160]	@ (8003874 <ADC_Enable+0x108>)
 80037d2:	0018      	movs	r0, r3
 80037d4:	f7fc fc9c 	bl	8000110 <__udivsi3>
 80037d8:	0003      	movs	r3, r0
 80037da:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80037dc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80037de:	e002      	b.n	80037e6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	3b01      	subs	r3, #1
 80037e4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1f9      	bne.n	80037e0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	7e5b      	ldrb	r3, [r3, #25]
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d033      	beq.n	800385c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80037f4:	f7ff fa3a 	bl	8002c6c <HAL_GetTick>
 80037f8:	0003      	movs	r3, r0
 80037fa:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80037fc:	e027      	b.n	800384e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	0018      	movs	r0, r3
 8003804:	f7ff fb4e 	bl	8002ea4 <LL_ADC_IsEnabled>
 8003808:	1e03      	subs	r3, r0, #0
 800380a:	d104      	bne.n	8003816 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	0018      	movs	r0, r3
 8003812:	f7ff fb23 	bl	8002e5c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003816:	f7ff fa29 	bl	8002c6c <HAL_GetTick>
 800381a:	0002      	movs	r2, r0
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d914      	bls.n	800384e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2201      	movs	r2, #1
 800382c:	4013      	ands	r3, r2
 800382e:	2b01      	cmp	r3, #1
 8003830:	d00d      	beq.n	800384e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003836:	2210      	movs	r2, #16
 8003838:	431a      	orrs	r2, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003842:	2201      	movs	r2, #1
 8003844:	431a      	orrs	r2, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e007      	b.n	800385e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2201      	movs	r2, #1
 8003856:	4013      	ands	r3, r2
 8003858:	2b01      	cmp	r3, #1
 800385a:	d1d0      	bne.n	80037fe <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	0018      	movs	r0, r3
 8003860:	46bd      	mov	sp, r7
 8003862:	b004      	add	sp, #16
 8003864:	bd80      	pop	{r7, pc}
 8003866:	46c0      	nop			@ (mov r8, r8)
 8003868:	80000017 	.word	0x80000017
 800386c:	40012708 	.word	0x40012708
 8003870:	20000000 	.word	0x20000000
 8003874:	00030d40 	.word	0x00030d40

08003878 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	0018      	movs	r0, r3
 8003886:	f7ff fb1e 	bl	8002ec6 <LL_ADC_IsDisableOngoing>
 800388a:	0003      	movs	r3, r0
 800388c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	0018      	movs	r0, r3
 8003894:	f7ff fb06 	bl	8002ea4 <LL_ADC_IsEnabled>
 8003898:	1e03      	subs	r3, r0, #0
 800389a:	d046      	beq.n	800392a <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d143      	bne.n	800392a <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	2205      	movs	r2, #5
 80038aa:	4013      	ands	r3, r2
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d10d      	bne.n	80038cc <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	0018      	movs	r0, r3
 80038b6:	f7ff fae3 	bl	8002e80 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2203      	movs	r2, #3
 80038c0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80038c2:	f7ff f9d3 	bl	8002c6c <HAL_GetTick>
 80038c6:	0003      	movs	r3, r0
 80038c8:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80038ca:	e028      	b.n	800391e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d0:	2210      	movs	r2, #16
 80038d2:	431a      	orrs	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038dc:	2201      	movs	r2, #1
 80038de:	431a      	orrs	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e021      	b.n	800392c <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80038e8:	f7ff f9c0 	bl	8002c6c <HAL_GetTick>
 80038ec:	0002      	movs	r2, r0
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d913      	bls.n	800391e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	2201      	movs	r2, #1
 80038fe:	4013      	ands	r3, r2
 8003900:	d00d      	beq.n	800391e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003906:	2210      	movs	r2, #16
 8003908:	431a      	orrs	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003912:	2201      	movs	r2, #1
 8003914:	431a      	orrs	r2, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e006      	b.n	800392c <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	2201      	movs	r2, #1
 8003926:	4013      	ands	r3, r2
 8003928:	d1de      	bne.n	80038e8 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800392a:	2300      	movs	r3, #0
}
 800392c:	0018      	movs	r0, r3
 800392e:	46bd      	mov	sp, r7
 8003930:	b004      	add	sp, #16
 8003932:	bd80      	pop	{r7, pc}

08003934 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003940:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003946:	2250      	movs	r2, #80	@ 0x50
 8003948:	4013      	ands	r3, r2
 800394a:	d141      	bne.n	80039d0 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003950:	2280      	movs	r2, #128	@ 0x80
 8003952:	0092      	lsls	r2, r2, #2
 8003954:	431a      	orrs	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	0018      	movs	r0, r3
 8003960:	f7ff f9e3 	bl	8002d2a <LL_ADC_REG_IsTriggerSourceSWStart>
 8003964:	1e03      	subs	r3, r0, #0
 8003966:	d02e      	beq.n	80039c6 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	7e9b      	ldrb	r3, [r3, #26]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d12a      	bne.n	80039c6 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2208      	movs	r2, #8
 8003978:	4013      	ands	r3, r2
 800397a:	2b08      	cmp	r3, #8
 800397c:	d123      	bne.n	80039c6 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	0018      	movs	r0, r3
 8003984:	f7ff fac2 	bl	8002f0c <LL_ADC_REG_IsConversionOngoing>
 8003988:	1e03      	subs	r3, r0, #0
 800398a:	d110      	bne.n	80039ae <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	685a      	ldr	r2, [r3, #4]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	210c      	movs	r1, #12
 8003998:	438a      	bics	r2, r1
 800399a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a0:	4a15      	ldr	r2, [pc, #84]	@ (80039f8 <ADC_DMAConvCplt+0xc4>)
 80039a2:	4013      	ands	r3, r2
 80039a4:	2201      	movs	r2, #1
 80039a6:	431a      	orrs	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	659a      	str	r2, [r3, #88]	@ 0x58
 80039ac:	e00b      	b.n	80039c6 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b2:	2220      	movs	r2, #32
 80039b4:	431a      	orrs	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039be:	2201      	movs	r2, #1
 80039c0:	431a      	orrs	r2, r3
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	0018      	movs	r0, r3
 80039ca:	f008 fde7 	bl	800c59c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80039ce:	e00f      	b.n	80039f0 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d4:	2210      	movs	r2, #16
 80039d6:	4013      	ands	r3, r2
 80039d8:	d004      	beq.n	80039e4 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	0018      	movs	r0, r3
 80039de:	f7ff fce5 	bl	80033ac <HAL_ADC_ErrorCallback>
}
 80039e2:	e005      	b.n	80039f0 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	0010      	movs	r0, r2
 80039ee:	4798      	blx	r3
}
 80039f0:	46c0      	nop			@ (mov r8, r8)
 80039f2:	46bd      	mov	sp, r7
 80039f4:	b004      	add	sp, #16
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	fffffefe 	.word	0xfffffefe

080039fc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a08:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	0018      	movs	r0, r3
 8003a0e:	f7ff fcc5 	bl	800339c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a12:	46c0      	nop			@ (mov r8, r8)
 8003a14:	46bd      	mov	sp, r7
 8003a16:	b004      	add	sp, #16
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b084      	sub	sp, #16
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a26:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a2c:	2240      	movs	r2, #64	@ 0x40
 8003a2e:	431a      	orrs	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a38:	2204      	movs	r2, #4
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	0018      	movs	r0, r3
 8003a44:	f7ff fcb2 	bl	80033ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a48:	46c0      	nop			@ (mov r8, r8)
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	b004      	add	sp, #16
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <LL_ADC_GetCommonClock>:
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	23f0      	movs	r3, #240	@ 0xf0
 8003a5e:	039b      	lsls	r3, r3, #14
 8003a60:	4013      	ands	r3, r2
}
 8003a62:	0018      	movs	r0, r3
 8003a64:	46bd      	mov	sp, r7
 8003a66:	b002      	add	sp, #8
 8003a68:	bd80      	pop	{r7, pc}

08003a6a <LL_ADC_GetClock>:
{
 8003a6a:	b580      	push	{r7, lr}
 8003a6c:	b082      	sub	sp, #8
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	691b      	ldr	r3, [r3, #16]
 8003a76:	0f9b      	lsrs	r3, r3, #30
 8003a78:	079b      	lsls	r3, r3, #30
}
 8003a7a:	0018      	movs	r0, r3
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	b002      	add	sp, #8
 8003a80:	bd80      	pop	{r7, pc}

08003a82 <LL_ADC_SetCalibrationFactor>:
{
 8003a82:	b580      	push	{r7, lr}
 8003a84:	b082      	sub	sp, #8
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
 8003a8a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	22b4      	movs	r2, #180	@ 0xb4
 8003a90:	589b      	ldr	r3, [r3, r2]
 8003a92:	227f      	movs	r2, #127	@ 0x7f
 8003a94:	4393      	bics	r3, r2
 8003a96:	001a      	movs	r2, r3
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	21b4      	movs	r1, #180	@ 0xb4
 8003aa0:	505a      	str	r2, [r3, r1]
}
 8003aa2:	46c0      	nop			@ (mov r8, r8)
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	b002      	add	sp, #8
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <LL_ADC_GetCalibrationFactor>:
{
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b082      	sub	sp, #8
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	22b4      	movs	r2, #180	@ 0xb4
 8003ab6:	589b      	ldr	r3, [r3, r2]
 8003ab8:	227f      	movs	r2, #127	@ 0x7f
 8003aba:	4013      	ands	r3, r2
}
 8003abc:	0018      	movs	r0, r3
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	b002      	add	sp, #8
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <LL_ADC_Enable>:
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	4a04      	ldr	r2, [pc, #16]	@ (8003ae4 <LL_ADC_Enable+0x20>)
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	609a      	str	r2, [r3, #8]
}
 8003adc:	46c0      	nop			@ (mov r8, r8)
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	b002      	add	sp, #8
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	7fffffe8 	.word	0x7fffffe8

08003ae8 <LL_ADC_Disable>:
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	4a04      	ldr	r2, [pc, #16]	@ (8003b08 <LL_ADC_Disable+0x20>)
 8003af6:	4013      	ands	r3, r2
 8003af8:	2202      	movs	r2, #2
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	609a      	str	r2, [r3, #8]
}
 8003b00:	46c0      	nop			@ (mov r8, r8)
 8003b02:	46bd      	mov	sp, r7
 8003b04:	b002      	add	sp, #8
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	7fffffe8 	.word	0x7fffffe8

08003b0c <LL_ADC_IsEnabled>:
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d101      	bne.n	8003b24 <LL_ADC_IsEnabled+0x18>
 8003b20:	2301      	movs	r3, #1
 8003b22:	e000      	b.n	8003b26 <LL_ADC_IsEnabled+0x1a>
 8003b24:	2300      	movs	r3, #0
}
 8003b26:	0018      	movs	r0, r3
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	b002      	add	sp, #8
 8003b2c:	bd80      	pop	{r7, pc}
	...

08003b30 <LL_ADC_StartCalibration>:
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	4a05      	ldr	r2, [pc, #20]	@ (8003b54 <LL_ADC_StartCalibration+0x24>)
 8003b3e:	4013      	ands	r3, r2
 8003b40:	2280      	movs	r2, #128	@ 0x80
 8003b42:	0612      	lsls	r2, r2, #24
 8003b44:	431a      	orrs	r2, r3
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	609a      	str	r2, [r3, #8]
}
 8003b4a:	46c0      	nop			@ (mov r8, r8)
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	b002      	add	sp, #8
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	46c0      	nop			@ (mov r8, r8)
 8003b54:	7fffffe8 	.word	0x7fffffe8

08003b58 <LL_ADC_IsCalibrationOnGoing>:
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	0fdb      	lsrs	r3, r3, #31
 8003b66:	07da      	lsls	r2, r3, #31
 8003b68:	2380      	movs	r3, #128	@ 0x80
 8003b6a:	061b      	lsls	r3, r3, #24
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d101      	bne.n	8003b74 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003b70:	2301      	movs	r3, #1
 8003b72:	e000      	b.n	8003b76 <LL_ADC_IsCalibrationOnGoing+0x1e>
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	0018      	movs	r0, r3
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	b002      	add	sp, #8
 8003b7c:	bd80      	pop	{r7, pc}
	...

08003b80 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003b80:	b590      	push	{r4, r7, lr}
 8003b82:	b08b      	sub	sp, #44	@ 0x2c
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2254      	movs	r2, #84	@ 0x54
 8003b94:	5c9b      	ldrb	r3, [r3, r2]
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d101      	bne.n	8003b9e <HAL_ADCEx_Calibration_Start+0x1e>
 8003b9a:	2302      	movs	r3, #2
 8003b9c:	e0dd      	b.n	8003d5a <HAL_ADCEx_Calibration_Start+0x1da>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2254      	movs	r2, #84	@ 0x54
 8003ba2:	2101      	movs	r1, #1
 8003ba4:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003ba6:	231f      	movs	r3, #31
 8003ba8:	18fc      	adds	r4, r7, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	0018      	movs	r0, r3
 8003bae:	f7ff fe63 	bl	8003878 <ADC_Disable>
 8003bb2:	0003      	movs	r3, r0
 8003bb4:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	0018      	movs	r0, r3
 8003bbc:	f7ff ffa6 	bl	8003b0c <LL_ADC_IsEnabled>
 8003bc0:	1e03      	subs	r3, r0, #0
 8003bc2:	d000      	beq.n	8003bc6 <HAL_ADCEx_Calibration_Start+0x46>
 8003bc4:	e0bc      	b.n	8003d40 <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bca:	4a66      	ldr	r2, [pc, #408]	@ (8003d64 <HAL_ADCEx_Calibration_Start+0x1e4>)
 8003bcc:	4013      	ands	r3, r2
 8003bce:	2202      	movs	r2, #2
 8003bd0:	431a      	orrs	r2, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	4a62      	ldr	r2, [pc, #392]	@ (8003d68 <HAL_ADCEx_Calibration_Start+0x1e8>)
 8003bde:	4013      	ands	r3, r2
 8003be0:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	68da      	ldr	r2, [r3, #12]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	495f      	ldr	r1, [pc, #380]	@ (8003d6c <HAL_ADCEx_Calibration_Start+0x1ec>)
 8003bee:	400a      	ands	r2, r1
 8003bf0:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bf6:	e02d      	b.n	8003c54 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	0018      	movs	r0, r3
 8003bfe:	f7ff ff97 	bl	8003b30 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003c02:	e014      	b.n	8003c2e <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	3301      	adds	r3, #1
 8003c08:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	4a58      	ldr	r2, [pc, #352]	@ (8003d70 <HAL_ADCEx_Calibration_Start+0x1f0>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d90d      	bls.n	8003c2e <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c16:	2212      	movs	r2, #18
 8003c18:	4393      	bics	r3, r2
 8003c1a:	2210      	movs	r2, #16
 8003c1c:	431a      	orrs	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2254      	movs	r2, #84	@ 0x54
 8003c26:	2100      	movs	r1, #0
 8003c28:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e095      	b.n	8003d5a <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	0018      	movs	r0, r3
 8003c34:	f7ff ff90 	bl	8003b58 <LL_ADC_IsCalibrationOnGoing>
 8003c38:	1e03      	subs	r3, r0, #0
 8003c3a:	d1e3      	bne.n	8003c04 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	0018      	movs	r0, r3
 8003c42:	f7ff ff32 	bl	8003aaa <LL_ADC_GetCalibrationFactor>
 8003c46:	0002      	movs	r2, r0
 8003c48:	6a3b      	ldr	r3, [r7, #32]
 8003c4a:	189b      	adds	r3, r3, r2
 8003c4c:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c50:	3301      	adds	r3, #1
 8003c52:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c56:	2b07      	cmp	r3, #7
 8003c58:	d9ce      	bls.n	8003bf8 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8003c5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c5c:	6a38      	ldr	r0, [r7, #32]
 8003c5e:	f7fc fa57 	bl	8000110 <__udivsi3>
 8003c62:	0003      	movs	r3, r0
 8003c64:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	0018      	movs	r0, r3
 8003c6c:	f7ff ff2a 	bl	8003ac4 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	0018      	movs	r0, r3
 8003c76:	f7ff fef8 	bl	8003a6a <LL_ADC_GetClock>
 8003c7a:	1e03      	subs	r3, r0, #0
 8003c7c:	d11b      	bne.n	8003cb6 <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c7e:	4b3d      	ldr	r3, [pc, #244]	@ (8003d74 <HAL_ADCEx_Calibration_Start+0x1f4>)
 8003c80:	0018      	movs	r0, r3
 8003c82:	f7ff fee5 	bl	8003a50 <LL_ADC_GetCommonClock>
 8003c86:	0003      	movs	r3, r0
 8003c88:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8003c8a:	697a      	ldr	r2, [r7, #20]
 8003c8c:	23e0      	movs	r3, #224	@ 0xe0
 8003c8e:	035b      	lsls	r3, r3, #13
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d310      	bcc.n	8003cb6 <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	0c9b      	lsrs	r3, r3, #18
 8003c98:	3b03      	subs	r3, #3
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	409a      	lsls	r2, r3
 8003c9e:	0013      	movs	r3, r2
 8003ca0:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	085b      	lsrs	r3, r3, #1
 8003ca6:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 8003ca8:	e002      	b.n	8003cb0 <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	3b01      	subs	r3, #1
 8003cae:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d1f9      	bne.n	8003caa <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	6a3a      	ldr	r2, [r7, #32]
 8003cbc:	0011      	movs	r1, r2
 8003cbe:	0018      	movs	r0, r3
 8003cc0:	f7ff fedf 	bl	8003a82 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	0018      	movs	r0, r3
 8003cca:	f7ff ff0d 	bl	8003ae8 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003cce:	f7fe ffcd 	bl	8002c6c <HAL_GetTick>
 8003cd2:	0003      	movs	r3, r0
 8003cd4:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003cd6:	e01b      	b.n	8003d10 <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003cd8:	f7fe ffc8 	bl	8002c6c <HAL_GetTick>
 8003cdc:	0002      	movs	r2, r0
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d914      	bls.n	8003d10 <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	0018      	movs	r0, r3
 8003cec:	f7ff ff0e 	bl	8003b0c <LL_ADC_IsEnabled>
 8003cf0:	1e03      	subs	r3, r0, #0
 8003cf2:	d00d      	beq.n	8003d10 <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cf8:	2210      	movs	r2, #16
 8003cfa:	431a      	orrs	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d04:	2201      	movs	r2, #1
 8003d06:	431a      	orrs	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e024      	b.n	8003d5a <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	0018      	movs	r0, r3
 8003d16:	f7ff fef9 	bl	8003b0c <LL_ADC_IsEnabled>
 8003d1a:	1e03      	subs	r3, r0, #0
 8003d1c:	d1dc      	bne.n	8003cd8 <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	68d9      	ldr	r1, [r3, #12]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	69ba      	ldr	r2, [r7, #24]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d32:	2203      	movs	r2, #3
 8003d34:	4393      	bics	r3, r2
 8003d36:	2201      	movs	r2, #1
 8003d38:	431a      	orrs	r2, r3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	659a      	str	r2, [r3, #88]	@ 0x58
 8003d3e:	e005      	b.n	8003d4c <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d44:	2210      	movs	r2, #16
 8003d46:	431a      	orrs	r2, r3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2254      	movs	r2, #84	@ 0x54
 8003d50:	2100      	movs	r1, #0
 8003d52:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8003d54:	231f      	movs	r3, #31
 8003d56:	18fb      	adds	r3, r7, r3
 8003d58:	781b      	ldrb	r3, [r3, #0]
}
 8003d5a:	0018      	movs	r0, r3
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	b00b      	add	sp, #44	@ 0x2c
 8003d60:	bd90      	pop	{r4, r7, pc}
 8003d62:	46c0      	nop			@ (mov r8, r8)
 8003d64:	fffffefd 	.word	0xfffffefd
 8003d68:	00008003 	.word	0x00008003
 8003d6c:	ffff7ffc 	.word	0xffff7ffc
 8003d70:	0002f1ff 	.word	0x0002f1ff
 8003d74:	40012708 	.word	0x40012708

08003d78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	0002      	movs	r2, r0
 8003d80:	1dfb      	adds	r3, r7, #7
 8003d82:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003d84:	1dfb      	adds	r3, r7, #7
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	2b7f      	cmp	r3, #127	@ 0x7f
 8003d8a:	d809      	bhi.n	8003da0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d8c:	1dfb      	adds	r3, r7, #7
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	001a      	movs	r2, r3
 8003d92:	231f      	movs	r3, #31
 8003d94:	401a      	ands	r2, r3
 8003d96:	4b04      	ldr	r3, [pc, #16]	@ (8003da8 <__NVIC_EnableIRQ+0x30>)
 8003d98:	2101      	movs	r1, #1
 8003d9a:	4091      	lsls	r1, r2
 8003d9c:	000a      	movs	r2, r1
 8003d9e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003da0:	46c0      	nop			@ (mov r8, r8)
 8003da2:	46bd      	mov	sp, r7
 8003da4:	b002      	add	sp, #8
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	e000e100 	.word	0xe000e100

08003dac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dac:	b590      	push	{r4, r7, lr}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	0002      	movs	r2, r0
 8003db4:	6039      	str	r1, [r7, #0]
 8003db6:	1dfb      	adds	r3, r7, #7
 8003db8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003dba:	1dfb      	adds	r3, r7, #7
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	2b7f      	cmp	r3, #127	@ 0x7f
 8003dc0:	d828      	bhi.n	8003e14 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003dc2:	4a2f      	ldr	r2, [pc, #188]	@ (8003e80 <__NVIC_SetPriority+0xd4>)
 8003dc4:	1dfb      	adds	r3, r7, #7
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	b25b      	sxtb	r3, r3
 8003dca:	089b      	lsrs	r3, r3, #2
 8003dcc:	33c0      	adds	r3, #192	@ 0xc0
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	589b      	ldr	r3, [r3, r2]
 8003dd2:	1dfa      	adds	r2, r7, #7
 8003dd4:	7812      	ldrb	r2, [r2, #0]
 8003dd6:	0011      	movs	r1, r2
 8003dd8:	2203      	movs	r2, #3
 8003dda:	400a      	ands	r2, r1
 8003ddc:	00d2      	lsls	r2, r2, #3
 8003dde:	21ff      	movs	r1, #255	@ 0xff
 8003de0:	4091      	lsls	r1, r2
 8003de2:	000a      	movs	r2, r1
 8003de4:	43d2      	mvns	r2, r2
 8003de6:	401a      	ands	r2, r3
 8003de8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	019b      	lsls	r3, r3, #6
 8003dee:	22ff      	movs	r2, #255	@ 0xff
 8003df0:	401a      	ands	r2, r3
 8003df2:	1dfb      	adds	r3, r7, #7
 8003df4:	781b      	ldrb	r3, [r3, #0]
 8003df6:	0018      	movs	r0, r3
 8003df8:	2303      	movs	r3, #3
 8003dfa:	4003      	ands	r3, r0
 8003dfc:	00db      	lsls	r3, r3, #3
 8003dfe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e00:	481f      	ldr	r0, [pc, #124]	@ (8003e80 <__NVIC_SetPriority+0xd4>)
 8003e02:	1dfb      	adds	r3, r7, #7
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	b25b      	sxtb	r3, r3
 8003e08:	089b      	lsrs	r3, r3, #2
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	33c0      	adds	r3, #192	@ 0xc0
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003e12:	e031      	b.n	8003e78 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e14:	4a1b      	ldr	r2, [pc, #108]	@ (8003e84 <__NVIC_SetPriority+0xd8>)
 8003e16:	1dfb      	adds	r3, r7, #7
 8003e18:	781b      	ldrb	r3, [r3, #0]
 8003e1a:	0019      	movs	r1, r3
 8003e1c:	230f      	movs	r3, #15
 8003e1e:	400b      	ands	r3, r1
 8003e20:	3b08      	subs	r3, #8
 8003e22:	089b      	lsrs	r3, r3, #2
 8003e24:	3306      	adds	r3, #6
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	18d3      	adds	r3, r2, r3
 8003e2a:	3304      	adds	r3, #4
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	1dfa      	adds	r2, r7, #7
 8003e30:	7812      	ldrb	r2, [r2, #0]
 8003e32:	0011      	movs	r1, r2
 8003e34:	2203      	movs	r2, #3
 8003e36:	400a      	ands	r2, r1
 8003e38:	00d2      	lsls	r2, r2, #3
 8003e3a:	21ff      	movs	r1, #255	@ 0xff
 8003e3c:	4091      	lsls	r1, r2
 8003e3e:	000a      	movs	r2, r1
 8003e40:	43d2      	mvns	r2, r2
 8003e42:	401a      	ands	r2, r3
 8003e44:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	019b      	lsls	r3, r3, #6
 8003e4a:	22ff      	movs	r2, #255	@ 0xff
 8003e4c:	401a      	ands	r2, r3
 8003e4e:	1dfb      	adds	r3, r7, #7
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	0018      	movs	r0, r3
 8003e54:	2303      	movs	r3, #3
 8003e56:	4003      	ands	r3, r0
 8003e58:	00db      	lsls	r3, r3, #3
 8003e5a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e5c:	4809      	ldr	r0, [pc, #36]	@ (8003e84 <__NVIC_SetPriority+0xd8>)
 8003e5e:	1dfb      	adds	r3, r7, #7
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	001c      	movs	r4, r3
 8003e64:	230f      	movs	r3, #15
 8003e66:	4023      	ands	r3, r4
 8003e68:	3b08      	subs	r3, #8
 8003e6a:	089b      	lsrs	r3, r3, #2
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	3306      	adds	r3, #6
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	18c3      	adds	r3, r0, r3
 8003e74:	3304      	adds	r3, #4
 8003e76:	601a      	str	r2, [r3, #0]
}
 8003e78:	46c0      	nop			@ (mov r8, r8)
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	b003      	add	sp, #12
 8003e7e:	bd90      	pop	{r4, r7, pc}
 8003e80:	e000e100 	.word	0xe000e100
 8003e84:	e000ed00 	.word	0xe000ed00

08003e88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	1e5a      	subs	r2, r3, #1
 8003e94:	2380      	movs	r3, #128	@ 0x80
 8003e96:	045b      	lsls	r3, r3, #17
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d301      	bcc.n	8003ea0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e010      	b.n	8003ec2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8003ecc <SysTick_Config+0x44>)
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	3a01      	subs	r2, #1
 8003ea6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	425b      	negs	r3, r3
 8003eac:	2103      	movs	r1, #3
 8003eae:	0018      	movs	r0, r3
 8003eb0:	f7ff ff7c 	bl	8003dac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003eb4:	4b05      	ldr	r3, [pc, #20]	@ (8003ecc <SysTick_Config+0x44>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003eba:	4b04      	ldr	r3, [pc, #16]	@ (8003ecc <SysTick_Config+0x44>)
 8003ebc:	2207      	movs	r2, #7
 8003ebe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	0018      	movs	r0, r3
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	b002      	add	sp, #8
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	46c0      	nop			@ (mov r8, r8)
 8003ecc:	e000e010 	.word	0xe000e010

08003ed0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	607a      	str	r2, [r7, #4]
 8003eda:	210f      	movs	r1, #15
 8003edc:	187b      	adds	r3, r7, r1
 8003ede:	1c02      	adds	r2, r0, #0
 8003ee0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003ee2:	68ba      	ldr	r2, [r7, #8]
 8003ee4:	187b      	adds	r3, r7, r1
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	b25b      	sxtb	r3, r3
 8003eea:	0011      	movs	r1, r2
 8003eec:	0018      	movs	r0, r3
 8003eee:	f7ff ff5d 	bl	8003dac <__NVIC_SetPriority>
}
 8003ef2:	46c0      	nop			@ (mov r8, r8)
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	b004      	add	sp, #16
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b082      	sub	sp, #8
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	0002      	movs	r2, r0
 8003f02:	1dfb      	adds	r3, r7, #7
 8003f04:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f06:	1dfb      	adds	r3, r7, #7
 8003f08:	781b      	ldrb	r3, [r3, #0]
 8003f0a:	b25b      	sxtb	r3, r3
 8003f0c:	0018      	movs	r0, r3
 8003f0e:	f7ff ff33 	bl	8003d78 <__NVIC_EnableIRQ>
}
 8003f12:	46c0      	nop			@ (mov r8, r8)
 8003f14:	46bd      	mov	sp, r7
 8003f16:	b002      	add	sp, #8
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f1a:	b580      	push	{r7, lr}
 8003f1c:	b082      	sub	sp, #8
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	0018      	movs	r0, r3
 8003f26:	f7ff ffaf 	bl	8003e88 <SysTick_Config>
 8003f2a:	0003      	movs	r3, r0
}
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	b002      	add	sp, #8
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b082      	sub	sp, #8
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d101      	bne.n	8003f46 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e077      	b.n	8004036 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a3d      	ldr	r2, [pc, #244]	@ (8004040 <HAL_DMA_Init+0x10c>)
 8003f4c:	4694      	mov	ip, r2
 8003f4e:	4463      	add	r3, ip
 8003f50:	2114      	movs	r1, #20
 8003f52:	0018      	movs	r0, r3
 8003f54:	f7fc f8dc 	bl	8000110 <__udivsi3>
 8003f58:	0003      	movs	r3, r0
 8003f5a:	009a      	lsls	r2, r3, #2
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2225      	movs	r2, #37	@ 0x25
 8003f64:	2102      	movs	r1, #2
 8003f66:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4934      	ldr	r1, [pc, #208]	@ (8004044 <HAL_DMA_Init+0x110>)
 8003f74:	400a      	ands	r2, r1
 8003f76:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	6819      	ldr	r1, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	689a      	ldr	r2, [r3, #8]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	431a      	orrs	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	691b      	ldr	r3, [r3, #16]
 8003f8c:	431a      	orrs	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	431a      	orrs	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	431a      	orrs	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	431a      	orrs	r2, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6a1b      	ldr	r3, [r3, #32]
 8003fa4:	431a      	orrs	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	430a      	orrs	r2, r1
 8003fac:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	f000 fa8d 	bl	80044d0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	689a      	ldr	r2, [r3, #8]
 8003fba:	2380      	movs	r3, #128	@ 0x80
 8003fbc:	01db      	lsls	r3, r3, #7
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d102      	bne.n	8003fc8 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685a      	ldr	r2, [r3, #4]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fd0:	213f      	movs	r1, #63	@ 0x3f
 8003fd2:	400a      	ands	r2, r1
 8003fd4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003fde:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d011      	beq.n	800400c <HAL_DMA_Init+0xd8>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	2b04      	cmp	r3, #4
 8003fee:	d80d      	bhi.n	800400c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	0018      	movs	r0, r3
 8003ff4:	f000 fa98 	bl	8004528 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004004:	687a      	ldr	r2, [r7, #4]
 8004006:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004008:	605a      	str	r2, [r3, #4]
 800400a:	e008      	b.n	800401e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2225      	movs	r2, #37	@ 0x25
 8004028:	2101      	movs	r1, #1
 800402a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2224      	movs	r2, #36	@ 0x24
 8004030:	2100      	movs	r1, #0
 8004032:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	0018      	movs	r0, r3
 8004038:	46bd      	mov	sp, r7
 800403a:	b002      	add	sp, #8
 800403c:	bd80      	pop	{r7, pc}
 800403e:	46c0      	nop			@ (mov r8, r8)
 8004040:	bffdfff8 	.word	0xbffdfff8
 8004044:	ffff800f 	.word	0xffff800f

08004048 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b086      	sub	sp, #24
 800404c:	af00      	add	r7, sp, #0
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	60b9      	str	r1, [r7, #8]
 8004052:	607a      	str	r2, [r7, #4]
 8004054:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004056:	2317      	movs	r3, #23
 8004058:	18fb      	adds	r3, r7, r3
 800405a:	2200      	movs	r2, #0
 800405c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2224      	movs	r2, #36	@ 0x24
 8004062:	5c9b      	ldrb	r3, [r3, r2]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d101      	bne.n	800406c <HAL_DMA_Start_IT+0x24>
 8004068:	2302      	movs	r3, #2
 800406a:	e06f      	b.n	800414c <HAL_DMA_Start_IT+0x104>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2224      	movs	r2, #36	@ 0x24
 8004070:	2101      	movs	r1, #1
 8004072:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2225      	movs	r2, #37	@ 0x25
 8004078:	5c9b      	ldrb	r3, [r3, r2]
 800407a:	b2db      	uxtb	r3, r3
 800407c:	2b01      	cmp	r3, #1
 800407e:	d157      	bne.n	8004130 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2225      	movs	r2, #37	@ 0x25
 8004084:	2102      	movs	r1, #2
 8004086:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2101      	movs	r1, #1
 800409a:	438a      	bics	r2, r1
 800409c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	68b9      	ldr	r1, [r7, #8]
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f000 f9d3 	bl	8004450 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d008      	beq.n	80040c4 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	210e      	movs	r1, #14
 80040be:	430a      	orrs	r2, r1
 80040c0:	601a      	str	r2, [r3, #0]
 80040c2:	e00f      	b.n	80040e4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2104      	movs	r1, #4
 80040d0:	438a      	bics	r2, r1
 80040d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	210a      	movs	r1, #10
 80040e0:	430a      	orrs	r2, r1
 80040e2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	2380      	movs	r3, #128	@ 0x80
 80040ec:	025b      	lsls	r3, r3, #9
 80040ee:	4013      	ands	r3, r2
 80040f0:	d008      	beq.n	8004104 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040fc:	2180      	movs	r1, #128	@ 0x80
 80040fe:	0049      	lsls	r1, r1, #1
 8004100:	430a      	orrs	r2, r1
 8004102:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004108:	2b00      	cmp	r3, #0
 800410a:	d008      	beq.n	800411e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004116:	2180      	movs	r1, #128	@ 0x80
 8004118:	0049      	lsls	r1, r1, #1
 800411a:	430a      	orrs	r2, r1
 800411c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2101      	movs	r1, #1
 800412a:	430a      	orrs	r2, r1
 800412c:	601a      	str	r2, [r3, #0]
 800412e:	e00a      	b.n	8004146 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2280      	movs	r2, #128	@ 0x80
 8004134:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2224      	movs	r2, #36	@ 0x24
 800413a:	2100      	movs	r1, #0
 800413c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800413e:	2317      	movs	r3, #23
 8004140:	18fb      	adds	r3, r7, r3
 8004142:	2201      	movs	r2, #1
 8004144:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8004146:	2317      	movs	r3, #23
 8004148:	18fb      	adds	r3, r7, r3
 800414a:	781b      	ldrb	r3, [r3, #0]
}
 800414c:	0018      	movs	r0, r3
 800414e:	46bd      	mov	sp, r7
 8004150:	b006      	add	sp, #24
 8004152:	bd80      	pop	{r7, pc}

08004154 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d101      	bne.n	8004166 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e050      	b.n	8004208 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2225      	movs	r2, #37	@ 0x25
 800416a:	5c9b      	ldrb	r3, [r3, r2]
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b02      	cmp	r3, #2
 8004170:	d008      	beq.n	8004184 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2204      	movs	r2, #4
 8004176:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2224      	movs	r2, #36	@ 0x24
 800417c:	2100      	movs	r1, #0
 800417e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e041      	b.n	8004208 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	210e      	movs	r1, #14
 8004190:	438a      	bics	r2, r1
 8004192:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800419e:	491c      	ldr	r1, [pc, #112]	@ (8004210 <HAL_DMA_Abort+0xbc>)
 80041a0:	400a      	ands	r2, r1
 80041a2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2101      	movs	r1, #1
 80041b0:	438a      	bics	r2, r1
 80041b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80041b4:	4b17      	ldr	r3, [pc, #92]	@ (8004214 <HAL_DMA_Abort+0xc0>)
 80041b6:	6859      	ldr	r1, [r3, #4]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041bc:	221c      	movs	r2, #28
 80041be:	4013      	ands	r3, r2
 80041c0:	2201      	movs	r2, #1
 80041c2:	409a      	lsls	r2, r3
 80041c4:	4b13      	ldr	r3, [pc, #76]	@ (8004214 <HAL_DMA_Abort+0xc0>)
 80041c6:	430a      	orrs	r2, r1
 80041c8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80041d2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d00c      	beq.n	80041f6 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041e6:	490a      	ldr	r1, [pc, #40]	@ (8004210 <HAL_DMA_Abort+0xbc>)
 80041e8:	400a      	ands	r2, r1
 80041ea:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80041f4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2225      	movs	r2, #37	@ 0x25
 80041fa:	2101      	movs	r1, #1
 80041fc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2224      	movs	r2, #36	@ 0x24
 8004202:	2100      	movs	r1, #0
 8004204:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	0018      	movs	r0, r3
 800420a:	46bd      	mov	sp, r7
 800420c:	b002      	add	sp, #8
 800420e:	bd80      	pop	{r7, pc}
 8004210:	fffffeff 	.word	0xfffffeff
 8004214:	40020000 	.word	0x40020000

08004218 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004220:	210f      	movs	r1, #15
 8004222:	187b      	adds	r3, r7, r1
 8004224:	2200      	movs	r2, #0
 8004226:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2225      	movs	r2, #37	@ 0x25
 800422c:	5c9b      	ldrb	r3, [r3, r2]
 800422e:	b2db      	uxtb	r3, r3
 8004230:	2b02      	cmp	r3, #2
 8004232:	d006      	beq.n	8004242 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2204      	movs	r2, #4
 8004238:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800423a:	187b      	adds	r3, r7, r1
 800423c:	2201      	movs	r2, #1
 800423e:	701a      	strb	r2, [r3, #0]
 8004240:	e049      	b.n	80042d6 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	210e      	movs	r1, #14
 800424e:	438a      	bics	r2, r1
 8004250:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2101      	movs	r1, #1
 800425e:	438a      	bics	r2, r1
 8004260:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426c:	491d      	ldr	r1, [pc, #116]	@ (80042e4 <HAL_DMA_Abort_IT+0xcc>)
 800426e:	400a      	ands	r2, r1
 8004270:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8004272:	4b1d      	ldr	r3, [pc, #116]	@ (80042e8 <HAL_DMA_Abort_IT+0xd0>)
 8004274:	6859      	ldr	r1, [r3, #4]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427a:	221c      	movs	r2, #28
 800427c:	4013      	ands	r3, r2
 800427e:	2201      	movs	r2, #1
 8004280:	409a      	lsls	r2, r3
 8004282:	4b19      	ldr	r3, [pc, #100]	@ (80042e8 <HAL_DMA_Abort_IT+0xd0>)
 8004284:	430a      	orrs	r2, r1
 8004286:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004290:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00c      	beq.n	80042b4 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042a4:	490f      	ldr	r1, [pc, #60]	@ (80042e4 <HAL_DMA_Abort_IT+0xcc>)
 80042a6:	400a      	ands	r2, r1
 80042a8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80042b2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2225      	movs	r2, #37	@ 0x25
 80042b8:	2101      	movs	r1, #1
 80042ba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2224      	movs	r2, #36	@ 0x24
 80042c0:	2100      	movs	r1, #0
 80042c2:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d004      	beq.n	80042d6 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	0010      	movs	r0, r2
 80042d4:	4798      	blx	r3
    }
  }
  return status;
 80042d6:	230f      	movs	r3, #15
 80042d8:	18fb      	adds	r3, r7, r3
 80042da:	781b      	ldrb	r3, [r3, #0]
}
 80042dc:	0018      	movs	r0, r3
 80042de:	46bd      	mov	sp, r7
 80042e0:	b004      	add	sp, #16
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	fffffeff 	.word	0xfffffeff
 80042e8:	40020000 	.word	0x40020000

080042ec <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80042f4:	4b55      	ldr	r3, [pc, #340]	@ (800444c <HAL_DMA_IRQHandler+0x160>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004306:	221c      	movs	r2, #28
 8004308:	4013      	ands	r3, r2
 800430a:	2204      	movs	r2, #4
 800430c:	409a      	lsls	r2, r3
 800430e:	0013      	movs	r3, r2
 8004310:	68fa      	ldr	r2, [r7, #12]
 8004312:	4013      	ands	r3, r2
 8004314:	d027      	beq.n	8004366 <HAL_DMA_IRQHandler+0x7a>
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	2204      	movs	r2, #4
 800431a:	4013      	ands	r3, r2
 800431c:	d023      	beq.n	8004366 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2220      	movs	r2, #32
 8004326:	4013      	ands	r3, r2
 8004328:	d107      	bne.n	800433a <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2104      	movs	r1, #4
 8004336:	438a      	bics	r2, r1
 8004338:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800433a:	4b44      	ldr	r3, [pc, #272]	@ (800444c <HAL_DMA_IRQHandler+0x160>)
 800433c:	6859      	ldr	r1, [r3, #4]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004342:	221c      	movs	r2, #28
 8004344:	4013      	ands	r3, r2
 8004346:	2204      	movs	r2, #4
 8004348:	409a      	lsls	r2, r3
 800434a:	4b40      	ldr	r3, [pc, #256]	@ (800444c <HAL_DMA_IRQHandler+0x160>)
 800434c:	430a      	orrs	r2, r1
 800434e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004354:	2b00      	cmp	r3, #0
 8004356:	d100      	bne.n	800435a <HAL_DMA_IRQHandler+0x6e>
 8004358:	e073      	b.n	8004442 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	0010      	movs	r0, r2
 8004362:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004364:	e06d      	b.n	8004442 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436a:	221c      	movs	r2, #28
 800436c:	4013      	ands	r3, r2
 800436e:	2202      	movs	r2, #2
 8004370:	409a      	lsls	r2, r3
 8004372:	0013      	movs	r3, r2
 8004374:	68fa      	ldr	r2, [r7, #12]
 8004376:	4013      	ands	r3, r2
 8004378:	d02e      	beq.n	80043d8 <HAL_DMA_IRQHandler+0xec>
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	2202      	movs	r2, #2
 800437e:	4013      	ands	r3, r2
 8004380:	d02a      	beq.n	80043d8 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2220      	movs	r2, #32
 800438a:	4013      	ands	r3, r2
 800438c:	d10b      	bne.n	80043a6 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	210a      	movs	r1, #10
 800439a:	438a      	bics	r2, r1
 800439c:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2225      	movs	r2, #37	@ 0x25
 80043a2:	2101      	movs	r1, #1
 80043a4:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80043a6:	4b29      	ldr	r3, [pc, #164]	@ (800444c <HAL_DMA_IRQHandler+0x160>)
 80043a8:	6859      	ldr	r1, [r3, #4]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ae:	221c      	movs	r2, #28
 80043b0:	4013      	ands	r3, r2
 80043b2:	2202      	movs	r2, #2
 80043b4:	409a      	lsls	r2, r3
 80043b6:	4b25      	ldr	r3, [pc, #148]	@ (800444c <HAL_DMA_IRQHandler+0x160>)
 80043b8:	430a      	orrs	r2, r1
 80043ba:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2224      	movs	r2, #36	@ 0x24
 80043c0:	2100      	movs	r1, #0
 80043c2:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d03a      	beq.n	8004442 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	0010      	movs	r0, r2
 80043d4:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80043d6:	e034      	b.n	8004442 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043dc:	221c      	movs	r2, #28
 80043de:	4013      	ands	r3, r2
 80043e0:	2208      	movs	r2, #8
 80043e2:	409a      	lsls	r2, r3
 80043e4:	0013      	movs	r3, r2
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	4013      	ands	r3, r2
 80043ea:	d02b      	beq.n	8004444 <HAL_DMA_IRQHandler+0x158>
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	2208      	movs	r2, #8
 80043f0:	4013      	ands	r3, r2
 80043f2:	d027      	beq.n	8004444 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	210e      	movs	r1, #14
 8004400:	438a      	bics	r2, r1
 8004402:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004404:	4b11      	ldr	r3, [pc, #68]	@ (800444c <HAL_DMA_IRQHandler+0x160>)
 8004406:	6859      	ldr	r1, [r3, #4]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440c:	221c      	movs	r2, #28
 800440e:	4013      	ands	r3, r2
 8004410:	2201      	movs	r2, #1
 8004412:	409a      	lsls	r2, r3
 8004414:	4b0d      	ldr	r3, [pc, #52]	@ (800444c <HAL_DMA_IRQHandler+0x160>)
 8004416:	430a      	orrs	r2, r1
 8004418:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2225      	movs	r2, #37	@ 0x25
 8004424:	2101      	movs	r1, #1
 8004426:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2224      	movs	r2, #36	@ 0x24
 800442c:	2100      	movs	r1, #0
 800442e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004434:	2b00      	cmp	r3, #0
 8004436:	d005      	beq.n	8004444 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	0010      	movs	r0, r2
 8004440:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004442:	46c0      	nop			@ (mov r8, r8)
 8004444:	46c0      	nop			@ (mov r8, r8)
}
 8004446:	46bd      	mov	sp, r7
 8004448:	b004      	add	sp, #16
 800444a:	bd80      	pop	{r7, pc}
 800444c:	40020000 	.word	0x40020000

08004450 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
 800445c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004462:	68fa      	ldr	r2, [r7, #12]
 8004464:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004466:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800446c:	2b00      	cmp	r3, #0
 800446e:	d004      	beq.n	800447a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004474:	68fa      	ldr	r2, [r7, #12]
 8004476:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004478:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800447a:	4b14      	ldr	r3, [pc, #80]	@ (80044cc <DMA_SetConfig+0x7c>)
 800447c:	6859      	ldr	r1, [r3, #4]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004482:	221c      	movs	r2, #28
 8004484:	4013      	ands	r3, r2
 8004486:	2201      	movs	r2, #1
 8004488:	409a      	lsls	r2, r3
 800448a:	4b10      	ldr	r3, [pc, #64]	@ (80044cc <DMA_SetConfig+0x7c>)
 800448c:	430a      	orrs	r2, r1
 800448e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	683a      	ldr	r2, [r7, #0]
 8004496:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	2b10      	cmp	r3, #16
 800449e:	d108      	bne.n	80044b2 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68ba      	ldr	r2, [r7, #8]
 80044ae:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80044b0:	e007      	b.n	80044c2 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	68ba      	ldr	r2, [r7, #8]
 80044b8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	60da      	str	r2, [r3, #12]
}
 80044c2:	46c0      	nop			@ (mov r8, r8)
 80044c4:	46bd      	mov	sp, r7
 80044c6:	b004      	add	sp, #16
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	46c0      	nop			@ (mov r8, r8)
 80044cc:	40020000 	.word	0x40020000

080044d0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044dc:	089b      	lsrs	r3, r3, #2
 80044de:	4a10      	ldr	r2, [pc, #64]	@ (8004520 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80044e0:	4694      	mov	ip, r2
 80044e2:	4463      	add	r3, ip
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	001a      	movs	r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	001a      	movs	r2, r3
 80044f2:	23ff      	movs	r3, #255	@ 0xff
 80044f4:	4013      	ands	r3, r2
 80044f6:	3b08      	subs	r3, #8
 80044f8:	2114      	movs	r1, #20
 80044fa:	0018      	movs	r0, r3
 80044fc:	f7fb fe08 	bl	8000110 <__udivsi3>
 8004500:	0003      	movs	r3, r0
 8004502:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a07      	ldr	r2, [pc, #28]	@ (8004524 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8004508:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	221f      	movs	r2, #31
 800450e:	4013      	ands	r3, r2
 8004510:	2201      	movs	r2, #1
 8004512:	409a      	lsls	r2, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8004518:	46c0      	nop			@ (mov r8, r8)
 800451a:	46bd      	mov	sp, r7
 800451c:	b004      	add	sp, #16
 800451e:	bd80      	pop	{r7, pc}
 8004520:	10008200 	.word	0x10008200
 8004524:	40020880 	.word	0x40020880

08004528 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	223f      	movs	r2, #63	@ 0x3f
 8004536:	4013      	ands	r3, r2
 8004538:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	4a0a      	ldr	r2, [pc, #40]	@ (8004568 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800453e:	4694      	mov	ip, r2
 8004540:	4463      	add	r3, ip
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	001a      	movs	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a07      	ldr	r2, [pc, #28]	@ (800456c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800454e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	3b01      	subs	r3, #1
 8004554:	2203      	movs	r2, #3
 8004556:	4013      	ands	r3, r2
 8004558:	2201      	movs	r2, #1
 800455a:	409a      	lsls	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8004560:	46c0      	nop			@ (mov r8, r8)
 8004562:	46bd      	mov	sp, r7
 8004564:	b004      	add	sp, #16
 8004566:	bd80      	pop	{r7, pc}
 8004568:	1000823f 	.word	0x1000823f
 800456c:	40020940 	.word	0x40020940

08004570 <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004570:	b5b0      	push	{r4, r5, r7, lr}
 8004572:	b086      	sub	sp, #24
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	603a      	str	r2, [r7, #0]
 800457c:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800457e:	4b21      	ldr	r3, [pc, #132]	@ (8004604 <HAL_FLASH_Program+0x94>)
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	2b01      	cmp	r3, #1
 8004584:	d101      	bne.n	800458a <HAL_FLASH_Program+0x1a>
 8004586:	2302      	movs	r3, #2
 8004588:	e038      	b.n	80045fc <HAL_FLASH_Program+0x8c>
 800458a:	4b1e      	ldr	r3, [pc, #120]	@ (8004604 <HAL_FLASH_Program+0x94>)
 800458c:	2201      	movs	r2, #1
 800458e:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004590:	4b1c      	ldr	r3, [pc, #112]	@ (8004604 <HAL_FLASH_Program+0x94>)
 8004592:	2200      	movs	r2, #0
 8004594:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004596:	2517      	movs	r5, #23
 8004598:	197c      	adds	r4, r7, r5
 800459a:	23fa      	movs	r3, #250	@ 0xfa
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	0018      	movs	r0, r3
 80045a0:	f000 f87a 	bl	8004698 <FLASH_WaitForLastOperation>
 80045a4:	0003      	movs	r3, r0
 80045a6:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80045a8:	197b      	adds	r3, r7, r5
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d11f      	bne.n	80045f0 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d106      	bne.n	80045c4 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80045b6:	683a      	ldr	r2, [r7, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	68b9      	ldr	r1, [r7, #8]
 80045bc:	0008      	movs	r0, r1
 80045be:	f000 f8b9 	bl	8004734 <FLASH_Program_DoubleWord>
 80045c2:	e005      	b.n	80045d0 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80045c4:	683a      	ldr	r2, [r7, #0]
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	0011      	movs	r1, r2
 80045ca:	0018      	movs	r0, r3
 80045cc:	f008 ff38 	bl	800d440 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80045d0:	2317      	movs	r3, #23
 80045d2:	18fc      	adds	r4, r7, r3
 80045d4:	23fa      	movs	r3, #250	@ 0xfa
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	0018      	movs	r0, r3
 80045da:	f000 f85d 	bl	8004698 <FLASH_WaitForLastOperation>
 80045de:	0003      	movs	r3, r0
 80045e0:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 80045e2:	4b09      	ldr	r3, [pc, #36]	@ (8004608 <HAL_FLASH_Program+0x98>)
 80045e4:	695a      	ldr	r2, [r3, #20]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	43d9      	mvns	r1, r3
 80045ea:	4b07      	ldr	r3, [pc, #28]	@ (8004608 <HAL_FLASH_Program+0x98>)
 80045ec:	400a      	ands	r2, r1
 80045ee:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80045f0:	4b04      	ldr	r3, [pc, #16]	@ (8004604 <HAL_FLASH_Program+0x94>)
 80045f2:	2200      	movs	r2, #0
 80045f4:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80045f6:	2317      	movs	r3, #23
 80045f8:	18fb      	adds	r3, r7, r3
 80045fa:	781b      	ldrb	r3, [r3, #0]
}
 80045fc:	0018      	movs	r0, r3
 80045fe:	46bd      	mov	sp, r7
 8004600:	b006      	add	sp, #24
 8004602:	bdb0      	pop	{r4, r5, r7, pc}
 8004604:	200002b4 	.word	0x200002b4
 8004608:	40022000 	.word	0x40022000

0800460c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b082      	sub	sp, #8
 8004610:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004612:	1dfb      	adds	r3, r7, #7
 8004614:	2200      	movs	r2, #0
 8004616:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8004618:	4b0b      	ldr	r3, [pc, #44]	@ (8004648 <HAL_FLASH_Unlock+0x3c>)
 800461a:	695b      	ldr	r3, [r3, #20]
 800461c:	2b00      	cmp	r3, #0
 800461e:	da0c      	bge.n	800463a <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004620:	4b09      	ldr	r3, [pc, #36]	@ (8004648 <HAL_FLASH_Unlock+0x3c>)
 8004622:	4a0a      	ldr	r2, [pc, #40]	@ (800464c <HAL_FLASH_Unlock+0x40>)
 8004624:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004626:	4b08      	ldr	r3, [pc, #32]	@ (8004648 <HAL_FLASH_Unlock+0x3c>)
 8004628:	4a09      	ldr	r2, [pc, #36]	@ (8004650 <HAL_FLASH_Unlock+0x44>)
 800462a:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800462c:	4b06      	ldr	r3, [pc, #24]	@ (8004648 <HAL_FLASH_Unlock+0x3c>)
 800462e:	695b      	ldr	r3, [r3, #20]
 8004630:	2b00      	cmp	r3, #0
 8004632:	da02      	bge.n	800463a <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8004634:	1dfb      	adds	r3, r7, #7
 8004636:	2201      	movs	r2, #1
 8004638:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800463a:	1dfb      	adds	r3, r7, #7
 800463c:	781b      	ldrb	r3, [r3, #0]
}
 800463e:	0018      	movs	r0, r3
 8004640:	46bd      	mov	sp, r7
 8004642:	b002      	add	sp, #8
 8004644:	bd80      	pop	{r7, pc}
 8004646:	46c0      	nop			@ (mov r8, r8)
 8004648:	40022000 	.word	0x40022000
 800464c:	45670123 	.word	0x45670123
 8004650:	cdef89ab 	.word	0xcdef89ab

08004654 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b082      	sub	sp, #8
 8004658:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800465a:	1dfb      	adds	r3, r7, #7
 800465c:	2201      	movs	r2, #1
 800465e:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004660:	23fa      	movs	r3, #250	@ 0xfa
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	0018      	movs	r0, r3
 8004666:	f000 f817 	bl	8004698 <FLASH_WaitForLastOperation>

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800466a:	4b0a      	ldr	r3, [pc, #40]	@ (8004694 <HAL_FLASH_Lock+0x40>)
 800466c:	695a      	ldr	r2, [r3, #20]
 800466e:	4b09      	ldr	r3, [pc, #36]	@ (8004694 <HAL_FLASH_Lock+0x40>)
 8004670:	2180      	movs	r1, #128	@ 0x80
 8004672:	0609      	lsls	r1, r1, #24
 8004674:	430a      	orrs	r2, r1
 8004676:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8004678:	4b06      	ldr	r3, [pc, #24]	@ (8004694 <HAL_FLASH_Lock+0x40>)
 800467a:	695b      	ldr	r3, [r3, #20]
 800467c:	2b00      	cmp	r3, #0
 800467e:	da02      	bge.n	8004686 <HAL_FLASH_Lock+0x32>
  {
    status = HAL_OK;
 8004680:	1dfb      	adds	r3, r7, #7
 8004682:	2200      	movs	r2, #0
 8004684:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8004686:	1dfb      	adds	r3, r7, #7
 8004688:	781b      	ldrb	r3, [r3, #0]
}
 800468a:	0018      	movs	r0, r3
 800468c:	46bd      	mov	sp, r7
 800468e:	b002      	add	sp, #8
 8004690:	bd80      	pop	{r7, pc}
 8004692:	46c0      	nop			@ (mov r8, r8)
 8004694:	40022000 	.word	0x40022000

08004698 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 80046a0:	f7fe fae4 	bl	8002c6c <HAL_GetTick>
 80046a4:	0003      	movs	r3, r0
 80046a6:	60fb      	str	r3, [r7, #12]
     flag will be set */

#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
#else
  error = FLASH_SR_BSY1;
 80046a8:	2380      	movs	r3, #128	@ 0x80
 80046aa:	025b      	lsls	r3, r3, #9
 80046ac:	60bb      	str	r3, [r7, #8]
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 80046ae:	e00c      	b.n	80046ca <FLASH_WaitForLastOperation+0x32>
  {
    if(Timeout != HAL_MAX_DELAY)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3301      	adds	r3, #1
 80046b4:	d009      	beq.n	80046ca <FLASH_WaitForLastOperation+0x32>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 80046b6:	f7fe fad9 	bl	8002c6c <HAL_GetTick>
 80046ba:	0002      	movs	r2, r0
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	687a      	ldr	r2, [r7, #4]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d801      	bhi.n	80046ca <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e028      	b.n	800471c <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & error) != 0x00U)
 80046ca:	4b16      	ldr	r3, [pc, #88]	@ (8004724 <FLASH_WaitForLastOperation+0x8c>)
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	68ba      	ldr	r2, [r7, #8]
 80046d0:	4013      	ands	r3, r2
 80046d2:	d1ed      	bne.n	80046b0 <FLASH_WaitForLastOperation+0x18>
      }
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 80046d4:	4b13      	ldr	r3, [pc, #76]	@ (8004724 <FLASH_WaitForLastOperation+0x8c>)
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	4a13      	ldr	r2, [pc, #76]	@ (8004728 <FLASH_WaitForLastOperation+0x90>)
 80046da:	4013      	ands	r3, r2
 80046dc:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 80046de:	4b11      	ldr	r3, [pc, #68]	@ (8004724 <FLASH_WaitForLastOperation+0x8c>)
 80046e0:	4a12      	ldr	r2, [pc, #72]	@ (800472c <FLASH_WaitForLastOperation+0x94>)
 80046e2:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d011      	beq.n	800470e <FLASH_WaitForLastOperation+0x76>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 80046ea:	4b11      	ldr	r3, [pc, #68]	@ (8004730 <FLASH_WaitForLastOperation+0x98>)
 80046ec:	68ba      	ldr	r2, [r7, #8]
 80046ee:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e013      	b.n	800471c <FLASH_WaitForLastOperation+0x84>
  }

  /* Wait for control register to be written */
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
  {
    if(Timeout != HAL_MAX_DELAY)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	3301      	adds	r3, #1
 80046f8:	d009      	beq.n	800470e <FLASH_WaitForLastOperation+0x76>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 80046fa:	f7fe fab7 	bl	8002c6c <HAL_GetTick>
 80046fe:	0002      	movs	r2, r0
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	687a      	ldr	r2, [r7, #4]
 8004706:	429a      	cmp	r2, r3
 8004708:	d801      	bhi.n	800470e <FLASH_WaitForLastOperation+0x76>
      {
        return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e006      	b.n	800471c <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800470e:	4b05      	ldr	r3, [pc, #20]	@ (8004724 <FLASH_WaitForLastOperation+0x8c>)
 8004710:	691a      	ldr	r2, [r3, #16]
 8004712:	2380      	movs	r3, #128	@ 0x80
 8004714:	02db      	lsls	r3, r3, #11
 8004716:	4013      	ands	r3, r2
 8004718:	d1ec      	bne.n	80046f4 <FLASH_WaitForLastOperation+0x5c>
      }
    }
  }

  return HAL_OK;
 800471a:	2300      	movs	r3, #0
}
 800471c:	0018      	movs	r0, r3
 800471e:	46bd      	mov	sp, r7
 8004720:	b004      	add	sp, #16
 8004722:	bd80      	pop	{r7, pc}
 8004724:	40022000 	.word	0x40022000
 8004728:	000083fa 	.word	0x000083fa
 800472c:	000083fb 	.word	0x000083fb
 8004730:	200002b4 	.word	0x200002b4

08004734 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004734:	b5b0      	push	{r4, r5, r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	603a      	str	r2, [r7, #0]
 800473e:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004740:	4b0b      	ldr	r3, [pc, #44]	@ (8004770 <FLASH_Program_DoubleWord+0x3c>)
 8004742:	695a      	ldr	r2, [r3, #20]
 8004744:	4b0a      	ldr	r3, [pc, #40]	@ (8004770 <FLASH_Program_DoubleWord+0x3c>)
 8004746:	2101      	movs	r1, #1
 8004748:	430a      	orrs	r2, r1
 800474a:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	683a      	ldr	r2, [r7, #0]
 8004750:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8004752:	f3bf 8f6f 	isb	sy
}
 8004756:	46c0      	nop			@ (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	001c      	movs	r4, r3
 800475c:	2300      	movs	r3, #0
 800475e:	001d      	movs	r5, r3
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	3304      	adds	r3, #4
 8004764:	0022      	movs	r2, r4
 8004766:	601a      	str	r2, [r3, #0]
}
 8004768:	46c0      	nop			@ (mov r8, r8)
 800476a:	46bd      	mov	sp, r7
 800476c:	b004      	add	sp, #16
 800476e:	bdb0      	pop	{r4, r5, r7, pc}
 8004770:	40022000 	.word	0x40022000

08004774 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004774:	b5b0      	push	{r4, r5, r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800477e:	4b35      	ldr	r3, [pc, #212]	@ (8004854 <HAL_FLASHEx_Erase+0xe0>)
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	2b01      	cmp	r3, #1
 8004784:	d101      	bne.n	800478a <HAL_FLASHEx_Erase+0x16>
 8004786:	2302      	movs	r3, #2
 8004788:	e05f      	b.n	800484a <HAL_FLASHEx_Erase+0xd6>
 800478a:	4b32      	ldr	r3, [pc, #200]	@ (8004854 <HAL_FLASHEx_Erase+0xe0>)
 800478c:	2201      	movs	r2, #1
 800478e:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004790:	4b30      	ldr	r3, [pc, #192]	@ (8004854 <HAL_FLASHEx_Erase+0xe0>)
 8004792:	2200      	movs	r2, #0
 8004794:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004796:	250f      	movs	r5, #15
 8004798:	197c      	adds	r4, r7, r5
 800479a:	23fa      	movs	r3, #250	@ 0xfa
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	0018      	movs	r0, r3
 80047a0:	f7ff ff7a 	bl	8004698 <FLASH_WaitForLastOperation>
 80047a4:	0003      	movs	r3, r0
 80047a6:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80047a8:	002c      	movs	r4, r5
 80047aa:	193b      	adds	r3, r7, r4
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d145      	bne.n	800483e <HAL_FLASHEx_Erase+0xca>
  {
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2204      	movs	r2, #4
 80047b6:	605a      	str	r2, [r3, #4]
#endif /* FLASH_DBANK_SUPPORT */

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2b04      	cmp	r3, #4
 80047be:	d10d      	bne.n	80047dc <HAL_FLASHEx_Erase+0x68>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase(pEraseInit->Banks);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	0018      	movs	r0, r3
 80047c6:	f000 f849 	bl	800485c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80047ca:	193c      	adds	r4, r7, r4
 80047cc:	23fa      	movs	r3, #250	@ 0xfa
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	0018      	movs	r0, r3
 80047d2:	f7ff ff61 	bl	8004698 <FLASH_WaitForLastOperation>
 80047d6:	0003      	movs	r3, r0
 80047d8:	7023      	strb	r3, [r4, #0]
 80047da:	e030      	b.n	800483e <HAL_FLASHEx_Erase+0xca>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	2201      	movs	r2, #1
 80047e0:	4252      	negs	r2, r2
 80047e2:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	60bb      	str	r3, [r7, #8]
 80047ea:	e01a      	b.n	8004822 <HAL_FLASHEx_Erase+0xae>
      {
        /* Start erase page */
        FLASH_PageErase(pEraseInit->Banks, index);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	0011      	movs	r1, r2
 80047f4:	0018      	movs	r0, r3
 80047f6:	f000 f845 	bl	8004884 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80047fa:	250f      	movs	r5, #15
 80047fc:	197c      	adds	r4, r7, r5
 80047fe:	23fa      	movs	r3, #250	@ 0xfa
 8004800:	009b      	lsls	r3, r3, #2
 8004802:	0018      	movs	r0, r3
 8004804:	f7ff ff48 	bl	8004698 <FLASH_WaitForLastOperation>
 8004808:	0003      	movs	r3, r0
 800480a:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 800480c:	197b      	adds	r3, r7, r5
 800480e:	781b      	ldrb	r3, [r3, #0]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d003      	beq.n	800481c <HAL_FLASHEx_Erase+0xa8>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	68ba      	ldr	r2, [r7, #8]
 8004818:	601a      	str	r2, [r3, #0]
          break;
 800481a:	e00a      	b.n	8004832 <HAL_FLASHEx_Erase+0xbe>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	3301      	adds	r3, #1
 8004820:	60bb      	str	r3, [r7, #8]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	689a      	ldr	r2, [r3, #8]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	18d3      	adds	r3, r2, r3
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	429a      	cmp	r2, r3
 8004830:	d3dc      	bcc.n	80047ec <HAL_FLASHEx_Erase+0x78>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8004832:	4b09      	ldr	r3, [pc, #36]	@ (8004858 <HAL_FLASHEx_Erase+0xe4>)
 8004834:	695a      	ldr	r2, [r3, #20]
 8004836:	4b08      	ldr	r3, [pc, #32]	@ (8004858 <HAL_FLASHEx_Erase+0xe4>)
 8004838:	2102      	movs	r1, #2
 800483a:	438a      	bics	r2, r1
 800483c:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800483e:	4b05      	ldr	r3, [pc, #20]	@ (8004854 <HAL_FLASHEx_Erase+0xe0>)
 8004840:	2200      	movs	r2, #0
 8004842:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8004844:	230f      	movs	r3, #15
 8004846:	18fb      	adds	r3, r7, r3
 8004848:	781b      	ldrb	r3, [r3, #0]
}
 800484a:	0018      	movs	r0, r3
 800484c:	46bd      	mov	sp, r7
 800484e:	b004      	add	sp, #16
 8004850:	bdb0      	pop	{r4, r5, r7, pc}
 8004852:	46c0      	nop			@ (mov r8, r8)
 8004854:	200002b4 	.word	0x200002b4
 8004858:	40022000 	.word	0x40022000

0800485c <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased*
  * @note (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 8004864:	4b06      	ldr	r3, [pc, #24]	@ (8004880 <FLASH_MassErase+0x24>)
 8004866:	695a      	ldr	r2, [r3, #20]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	431a      	orrs	r2, r3
 800486c:	4b04      	ldr	r3, [pc, #16]	@ (8004880 <FLASH_MassErase+0x24>)
 800486e:	2180      	movs	r1, #128	@ 0x80
 8004870:	0249      	lsls	r1, r1, #9
 8004872:	430a      	orrs	r2, r1
 8004874:	615a      	str	r2, [r3, #20]
}
 8004876:	46c0      	nop			@ (mov r8, r8)
 8004878:	46bd      	mov	sp, r7
 800487a:	b002      	add	sp, #8
 800487c:	bd80      	pop	{r7, pc}
 800487e:	46c0      	nop			@ (mov r8, r8)
 8004880:	40022000 	.word	0x40022000

08004884 <FLASH_PageErase>:
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @note (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Banks, uint32_t Page)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b084      	sub	sp, #16
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 800488e:	4b08      	ldr	r3, [pc, #32]	@ (80048b0 <FLASH_PageErase+0x2c>)
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	4a08      	ldr	r2, [pc, #32]	@ (80048b4 <FLASH_PageErase+0x30>)
 8004894:	4013      	ands	r3, r2
 8004896:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	00da      	lsls	r2, r3, #3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	431a      	orrs	r2, r3
 80048a0:	4b03      	ldr	r3, [pc, #12]	@ (80048b0 <FLASH_PageErase+0x2c>)
 80048a2:	4905      	ldr	r1, [pc, #20]	@ (80048b8 <FLASH_PageErase+0x34>)
 80048a4:	430a      	orrs	r2, r1
 80048a6:	615a      	str	r2, [r3, #20]
}
 80048a8:	46c0      	nop			@ (mov r8, r8)
 80048aa:	46bd      	mov	sp, r7
 80048ac:	b004      	add	sp, #16
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	40022000 	.word	0x40022000
 80048b4:	ffffe007 	.word	0xffffe007
 80048b8:	00010002 	.word	0x00010002

080048bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b086      	sub	sp, #24
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80048c6:	2300      	movs	r3, #0
 80048c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048ca:	e147      	b.n	8004b5c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2101      	movs	r1, #1
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	4091      	lsls	r1, r2
 80048d6:	000a      	movs	r2, r1
 80048d8:	4013      	ands	r3, r2
 80048da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d100      	bne.n	80048e4 <HAL_GPIO_Init+0x28>
 80048e2:	e138      	b.n	8004b56 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	2203      	movs	r2, #3
 80048ea:	4013      	ands	r3, r2
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d005      	beq.n	80048fc <HAL_GPIO_Init+0x40>
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	2203      	movs	r2, #3
 80048f6:	4013      	ands	r3, r2
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	d130      	bne.n	800495e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	005b      	lsls	r3, r3, #1
 8004906:	2203      	movs	r2, #3
 8004908:	409a      	lsls	r2, r3
 800490a:	0013      	movs	r3, r2
 800490c:	43da      	mvns	r2, r3
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	4013      	ands	r3, r2
 8004912:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	68da      	ldr	r2, [r3, #12]
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	005b      	lsls	r3, r3, #1
 800491c:	409a      	lsls	r2, r3
 800491e:	0013      	movs	r3, r2
 8004920:	693a      	ldr	r2, [r7, #16]
 8004922:	4313      	orrs	r3, r2
 8004924:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	693a      	ldr	r2, [r7, #16]
 800492a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004932:	2201      	movs	r2, #1
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	409a      	lsls	r2, r3
 8004938:	0013      	movs	r3, r2
 800493a:	43da      	mvns	r2, r3
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	4013      	ands	r3, r2
 8004940:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	091b      	lsrs	r3, r3, #4
 8004948:	2201      	movs	r2, #1
 800494a:	401a      	ands	r2, r3
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	409a      	lsls	r2, r3
 8004950:	0013      	movs	r3, r2
 8004952:	693a      	ldr	r2, [r7, #16]
 8004954:	4313      	orrs	r3, r2
 8004956:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	693a      	ldr	r2, [r7, #16]
 800495c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	2203      	movs	r2, #3
 8004964:	4013      	ands	r3, r2
 8004966:	2b03      	cmp	r3, #3
 8004968:	d017      	beq.n	800499a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	005b      	lsls	r3, r3, #1
 8004974:	2203      	movs	r2, #3
 8004976:	409a      	lsls	r2, r3
 8004978:	0013      	movs	r3, r2
 800497a:	43da      	mvns	r2, r3
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	4013      	ands	r3, r2
 8004980:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	689a      	ldr	r2, [r3, #8]
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	005b      	lsls	r3, r3, #1
 800498a:	409a      	lsls	r2, r3
 800498c:	0013      	movs	r3, r2
 800498e:	693a      	ldr	r2, [r7, #16]
 8004990:	4313      	orrs	r3, r2
 8004992:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	2203      	movs	r2, #3
 80049a0:	4013      	ands	r3, r2
 80049a2:	2b02      	cmp	r3, #2
 80049a4:	d123      	bne.n	80049ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	08da      	lsrs	r2, r3, #3
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	3208      	adds	r2, #8
 80049ae:	0092      	lsls	r2, r2, #2
 80049b0:	58d3      	ldr	r3, [r2, r3]
 80049b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	2207      	movs	r2, #7
 80049b8:	4013      	ands	r3, r2
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	220f      	movs	r2, #15
 80049be:	409a      	lsls	r2, r3
 80049c0:	0013      	movs	r3, r2
 80049c2:	43da      	mvns	r2, r3
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	4013      	ands	r3, r2
 80049c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	691a      	ldr	r2, [r3, #16]
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	2107      	movs	r1, #7
 80049d2:	400b      	ands	r3, r1
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	409a      	lsls	r2, r3
 80049d8:	0013      	movs	r3, r2
 80049da:	693a      	ldr	r2, [r7, #16]
 80049dc:	4313      	orrs	r3, r2
 80049de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	08da      	lsrs	r2, r3, #3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	3208      	adds	r2, #8
 80049e8:	0092      	lsls	r2, r2, #2
 80049ea:	6939      	ldr	r1, [r7, #16]
 80049ec:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	005b      	lsls	r3, r3, #1
 80049f8:	2203      	movs	r2, #3
 80049fa:	409a      	lsls	r2, r3
 80049fc:	0013      	movs	r3, r2
 80049fe:	43da      	mvns	r2, r3
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	4013      	ands	r3, r2
 8004a04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	2203      	movs	r2, #3
 8004a0c:	401a      	ands	r2, r3
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	409a      	lsls	r2, r3
 8004a14:	0013      	movs	r3, r2
 8004a16:	693a      	ldr	r2, [r7, #16]
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	693a      	ldr	r2, [r7, #16]
 8004a20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	685a      	ldr	r2, [r3, #4]
 8004a26:	23c0      	movs	r3, #192	@ 0xc0
 8004a28:	029b      	lsls	r3, r3, #10
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	d100      	bne.n	8004a30 <HAL_GPIO_Init+0x174>
 8004a2e:	e092      	b.n	8004b56 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004a30:	4a50      	ldr	r2, [pc, #320]	@ (8004b74 <HAL_GPIO_Init+0x2b8>)
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	089b      	lsrs	r3, r3, #2
 8004a36:	3318      	adds	r3, #24
 8004a38:	009b      	lsls	r3, r3, #2
 8004a3a:	589b      	ldr	r3, [r3, r2]
 8004a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	2203      	movs	r2, #3
 8004a42:	4013      	ands	r3, r2
 8004a44:	00db      	lsls	r3, r3, #3
 8004a46:	220f      	movs	r2, #15
 8004a48:	409a      	lsls	r2, r3
 8004a4a:	0013      	movs	r3, r2
 8004a4c:	43da      	mvns	r2, r3
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	4013      	ands	r3, r2
 8004a52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	23a0      	movs	r3, #160	@ 0xa0
 8004a58:	05db      	lsls	r3, r3, #23
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d013      	beq.n	8004a86 <HAL_GPIO_Init+0x1ca>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a45      	ldr	r2, [pc, #276]	@ (8004b78 <HAL_GPIO_Init+0x2bc>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d00d      	beq.n	8004a82 <HAL_GPIO_Init+0x1c6>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4a44      	ldr	r2, [pc, #272]	@ (8004b7c <HAL_GPIO_Init+0x2c0>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d007      	beq.n	8004a7e <HAL_GPIO_Init+0x1c2>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4a43      	ldr	r2, [pc, #268]	@ (8004b80 <HAL_GPIO_Init+0x2c4>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d101      	bne.n	8004a7a <HAL_GPIO_Init+0x1be>
 8004a76:	2303      	movs	r3, #3
 8004a78:	e006      	b.n	8004a88 <HAL_GPIO_Init+0x1cc>
 8004a7a:	2305      	movs	r3, #5
 8004a7c:	e004      	b.n	8004a88 <HAL_GPIO_Init+0x1cc>
 8004a7e:	2302      	movs	r3, #2
 8004a80:	e002      	b.n	8004a88 <HAL_GPIO_Init+0x1cc>
 8004a82:	2301      	movs	r3, #1
 8004a84:	e000      	b.n	8004a88 <HAL_GPIO_Init+0x1cc>
 8004a86:	2300      	movs	r3, #0
 8004a88:	697a      	ldr	r2, [r7, #20]
 8004a8a:	2103      	movs	r1, #3
 8004a8c:	400a      	ands	r2, r1
 8004a8e:	00d2      	lsls	r2, r2, #3
 8004a90:	4093      	lsls	r3, r2
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004a98:	4936      	ldr	r1, [pc, #216]	@ (8004b74 <HAL_GPIO_Init+0x2b8>)
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	089b      	lsrs	r3, r3, #2
 8004a9e:	3318      	adds	r3, #24
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	693a      	ldr	r2, [r7, #16]
 8004aa4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004aa6:	4b33      	ldr	r3, [pc, #204]	@ (8004b74 <HAL_GPIO_Init+0x2b8>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	43da      	mvns	r2, r3
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	685a      	ldr	r2, [r3, #4]
 8004aba:	2380      	movs	r3, #128	@ 0x80
 8004abc:	035b      	lsls	r3, r3, #13
 8004abe:	4013      	ands	r3, r2
 8004ac0:	d003      	beq.n	8004aca <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8004ac2:	693a      	ldr	r2, [r7, #16]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004aca:	4b2a      	ldr	r3, [pc, #168]	@ (8004b74 <HAL_GPIO_Init+0x2b8>)
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004ad0:	4b28      	ldr	r3, [pc, #160]	@ (8004b74 <HAL_GPIO_Init+0x2b8>)
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	43da      	mvns	r2, r3
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	4013      	ands	r3, r2
 8004ade:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	685a      	ldr	r2, [r3, #4]
 8004ae4:	2380      	movs	r3, #128	@ 0x80
 8004ae6:	039b      	lsls	r3, r3, #14
 8004ae8:	4013      	ands	r3, r2
 8004aea:	d003      	beq.n	8004af4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004af4:	4b1f      	ldr	r3, [pc, #124]	@ (8004b74 <HAL_GPIO_Init+0x2b8>)
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004afa:	4a1e      	ldr	r2, [pc, #120]	@ (8004b74 <HAL_GPIO_Init+0x2b8>)
 8004afc:	2384      	movs	r3, #132	@ 0x84
 8004afe:	58d3      	ldr	r3, [r2, r3]
 8004b00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	43da      	mvns	r2, r3
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	4013      	ands	r3, r2
 8004b0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685a      	ldr	r2, [r3, #4]
 8004b10:	2380      	movs	r3, #128	@ 0x80
 8004b12:	029b      	lsls	r3, r3, #10
 8004b14:	4013      	ands	r3, r2
 8004b16:	d003      	beq.n	8004b20 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004b20:	4914      	ldr	r1, [pc, #80]	@ (8004b74 <HAL_GPIO_Init+0x2b8>)
 8004b22:	2284      	movs	r2, #132	@ 0x84
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004b28:	4a12      	ldr	r2, [pc, #72]	@ (8004b74 <HAL_GPIO_Init+0x2b8>)
 8004b2a:	2380      	movs	r3, #128	@ 0x80
 8004b2c:	58d3      	ldr	r3, [r2, r3]
 8004b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	43da      	mvns	r2, r3
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	4013      	ands	r3, r2
 8004b38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	685a      	ldr	r2, [r3, #4]
 8004b3e:	2380      	movs	r3, #128	@ 0x80
 8004b40:	025b      	lsls	r3, r3, #9
 8004b42:	4013      	ands	r3, r2
 8004b44:	d003      	beq.n	8004b4e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004b4e:	4909      	ldr	r1, [pc, #36]	@ (8004b74 <HAL_GPIO_Init+0x2b8>)
 8004b50:	2280      	movs	r2, #128	@ 0x80
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	3301      	adds	r3, #1
 8004b5a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	40da      	lsrs	r2, r3
 8004b64:	1e13      	subs	r3, r2, #0
 8004b66:	d000      	beq.n	8004b6a <HAL_GPIO_Init+0x2ae>
 8004b68:	e6b0      	b.n	80048cc <HAL_GPIO_Init+0x10>
  }
}
 8004b6a:	46c0      	nop			@ (mov r8, r8)
 8004b6c:	46c0      	nop			@ (mov r8, r8)
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	b006      	add	sp, #24
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	40021800 	.word	0x40021800
 8004b78:	50000400 	.word	0x50000400
 8004b7c:	50000800 	.word	0x50000800
 8004b80:	50000c00 	.word	0x50000c00

08004b84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	0008      	movs	r0, r1
 8004b8e:	0011      	movs	r1, r2
 8004b90:	1cbb      	adds	r3, r7, #2
 8004b92:	1c02      	adds	r2, r0, #0
 8004b94:	801a      	strh	r2, [r3, #0]
 8004b96:	1c7b      	adds	r3, r7, #1
 8004b98:	1c0a      	adds	r2, r1, #0
 8004b9a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b9c:	1c7b      	adds	r3, r7, #1
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d004      	beq.n	8004bae <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ba4:	1cbb      	adds	r3, r7, #2
 8004ba6:	881a      	ldrh	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004bac:	e003      	b.n	8004bb6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004bae:	1cbb      	adds	r3, r7, #2
 8004bb0:	881a      	ldrh	r2, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004bb6:	46c0      	nop			@ (mov r8, r8)
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	b002      	add	sp, #8
 8004bbc:	bd80      	pop	{r7, pc}
	...

08004bc0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004bc8:	4b19      	ldr	r3, [pc, #100]	@ (8004c30 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a19      	ldr	r2, [pc, #100]	@ (8004c34 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004bce:	4013      	ands	r3, r2
 8004bd0:	0019      	movs	r1, r3
 8004bd2:	4b17      	ldr	r3, [pc, #92]	@ (8004c30 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	430a      	orrs	r2, r1
 8004bd8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	2380      	movs	r3, #128	@ 0x80
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d11f      	bne.n	8004c24 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004be4:	4b14      	ldr	r3, [pc, #80]	@ (8004c38 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	0013      	movs	r3, r2
 8004bea:	005b      	lsls	r3, r3, #1
 8004bec:	189b      	adds	r3, r3, r2
 8004bee:	005b      	lsls	r3, r3, #1
 8004bf0:	4912      	ldr	r1, [pc, #72]	@ (8004c3c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004bf2:	0018      	movs	r0, r3
 8004bf4:	f7fb fa8c 	bl	8000110 <__udivsi3>
 8004bf8:	0003      	movs	r3, r0
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004bfe:	e008      	b.n	8004c12 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d003      	beq.n	8004c0e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	3b01      	subs	r3, #1
 8004c0a:	60fb      	str	r3, [r7, #12]
 8004c0c:	e001      	b.n	8004c12 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	e009      	b.n	8004c26 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004c12:	4b07      	ldr	r3, [pc, #28]	@ (8004c30 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004c14:	695a      	ldr	r2, [r3, #20]
 8004c16:	2380      	movs	r3, #128	@ 0x80
 8004c18:	00db      	lsls	r3, r3, #3
 8004c1a:	401a      	ands	r2, r3
 8004c1c:	2380      	movs	r3, #128	@ 0x80
 8004c1e:	00db      	lsls	r3, r3, #3
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d0ed      	beq.n	8004c00 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	0018      	movs	r0, r3
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	b004      	add	sp, #16
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	46c0      	nop			@ (mov r8, r8)
 8004c30:	40007000 	.word	0x40007000
 8004c34:	fffff9ff 	.word	0xfffff9ff
 8004c38:	20000000 	.word	0x20000000
 8004c3c:	000f4240 	.word	0x000f4240

08004c40 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004c44:	4b03      	ldr	r3, [pc, #12]	@ (8004c54 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004c46:	689a      	ldr	r2, [r3, #8]
 8004c48:	23e0      	movs	r3, #224	@ 0xe0
 8004c4a:	01db      	lsls	r3, r3, #7
 8004c4c:	4013      	ands	r3, r2
}
 8004c4e:	0018      	movs	r0, r3
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	40021000 	.word	0x40021000

08004c58 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b088      	sub	sp, #32
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d101      	bne.n	8004c6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e2f3      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	4013      	ands	r3, r2
 8004c72:	d100      	bne.n	8004c76 <HAL_RCC_OscConfig+0x1e>
 8004c74:	e07c      	b.n	8004d70 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c76:	4bc3      	ldr	r3, [pc, #780]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	2238      	movs	r2, #56	@ 0x38
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c80:	4bc0      	ldr	r3, [pc, #768]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	2203      	movs	r2, #3
 8004c86:	4013      	ands	r3, r2
 8004c88:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	2b10      	cmp	r3, #16
 8004c8e:	d102      	bne.n	8004c96 <HAL_RCC_OscConfig+0x3e>
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	2b03      	cmp	r3, #3
 8004c94:	d002      	beq.n	8004c9c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	2b08      	cmp	r3, #8
 8004c9a:	d10b      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c9c:	4bb9      	ldr	r3, [pc, #740]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	2380      	movs	r3, #128	@ 0x80
 8004ca2:	029b      	lsls	r3, r3, #10
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	d062      	beq.n	8004d6e <HAL_RCC_OscConfig+0x116>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d15e      	bne.n	8004d6e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e2ce      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	685a      	ldr	r2, [r3, #4]
 8004cb8:	2380      	movs	r3, #128	@ 0x80
 8004cba:	025b      	lsls	r3, r3, #9
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d107      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x78>
 8004cc0:	4bb0      	ldr	r3, [pc, #704]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	4baf      	ldr	r3, [pc, #700]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004cc6:	2180      	movs	r1, #128	@ 0x80
 8004cc8:	0249      	lsls	r1, r1, #9
 8004cca:	430a      	orrs	r2, r1
 8004ccc:	601a      	str	r2, [r3, #0]
 8004cce:	e020      	b.n	8004d12 <HAL_RCC_OscConfig+0xba>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	685a      	ldr	r2, [r3, #4]
 8004cd4:	23a0      	movs	r3, #160	@ 0xa0
 8004cd6:	02db      	lsls	r3, r3, #11
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d10e      	bne.n	8004cfa <HAL_RCC_OscConfig+0xa2>
 8004cdc:	4ba9      	ldr	r3, [pc, #676]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	4ba8      	ldr	r3, [pc, #672]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004ce2:	2180      	movs	r1, #128	@ 0x80
 8004ce4:	02c9      	lsls	r1, r1, #11
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	601a      	str	r2, [r3, #0]
 8004cea:	4ba6      	ldr	r3, [pc, #664]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	4ba5      	ldr	r3, [pc, #660]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004cf0:	2180      	movs	r1, #128	@ 0x80
 8004cf2:	0249      	lsls	r1, r1, #9
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	601a      	str	r2, [r3, #0]
 8004cf8:	e00b      	b.n	8004d12 <HAL_RCC_OscConfig+0xba>
 8004cfa:	4ba2      	ldr	r3, [pc, #648]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	4ba1      	ldr	r3, [pc, #644]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004d00:	49a1      	ldr	r1, [pc, #644]	@ (8004f88 <HAL_RCC_OscConfig+0x330>)
 8004d02:	400a      	ands	r2, r1
 8004d04:	601a      	str	r2, [r3, #0]
 8004d06:	4b9f      	ldr	r3, [pc, #636]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	4b9e      	ldr	r3, [pc, #632]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004d0c:	499f      	ldr	r1, [pc, #636]	@ (8004f8c <HAL_RCC_OscConfig+0x334>)
 8004d0e:	400a      	ands	r2, r1
 8004d10:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d014      	beq.n	8004d44 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d1a:	f7fd ffa7 	bl	8002c6c <HAL_GetTick>
 8004d1e:	0003      	movs	r3, r0
 8004d20:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d22:	e008      	b.n	8004d36 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d24:	f7fd ffa2 	bl	8002c6c <HAL_GetTick>
 8004d28:	0002      	movs	r2, r0
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	2b64      	cmp	r3, #100	@ 0x64
 8004d30:	d901      	bls.n	8004d36 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8004d32:	2303      	movs	r3, #3
 8004d34:	e28d      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d36:	4b93      	ldr	r3, [pc, #588]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	2380      	movs	r3, #128	@ 0x80
 8004d3c:	029b      	lsls	r3, r3, #10
 8004d3e:	4013      	ands	r3, r2
 8004d40:	d0f0      	beq.n	8004d24 <HAL_RCC_OscConfig+0xcc>
 8004d42:	e015      	b.n	8004d70 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d44:	f7fd ff92 	bl	8002c6c <HAL_GetTick>
 8004d48:	0003      	movs	r3, r0
 8004d4a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d4c:	e008      	b.n	8004d60 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d4e:	f7fd ff8d 	bl	8002c6c <HAL_GetTick>
 8004d52:	0002      	movs	r2, r0
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	2b64      	cmp	r3, #100	@ 0x64
 8004d5a:	d901      	bls.n	8004d60 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e278      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d60:	4b88      	ldr	r3, [pc, #544]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	2380      	movs	r3, #128	@ 0x80
 8004d66:	029b      	lsls	r3, r3, #10
 8004d68:	4013      	ands	r3, r2
 8004d6a:	d1f0      	bne.n	8004d4e <HAL_RCC_OscConfig+0xf6>
 8004d6c:	e000      	b.n	8004d70 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d6e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2202      	movs	r2, #2
 8004d76:	4013      	ands	r3, r2
 8004d78:	d100      	bne.n	8004d7c <HAL_RCC_OscConfig+0x124>
 8004d7a:	e099      	b.n	8004eb0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d7c:	4b81      	ldr	r3, [pc, #516]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	2238      	movs	r2, #56	@ 0x38
 8004d82:	4013      	ands	r3, r2
 8004d84:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d86:	4b7f      	ldr	r3, [pc, #508]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	2203      	movs	r2, #3
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	2b10      	cmp	r3, #16
 8004d94:	d102      	bne.n	8004d9c <HAL_RCC_OscConfig+0x144>
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d002      	beq.n	8004da2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d135      	bne.n	8004e0e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004da2:	4b78      	ldr	r3, [pc, #480]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	2380      	movs	r3, #128	@ 0x80
 8004da8:	00db      	lsls	r3, r3, #3
 8004daa:	4013      	ands	r3, r2
 8004dac:	d005      	beq.n	8004dba <HAL_RCC_OscConfig+0x162>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d101      	bne.n	8004dba <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e24b      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dba:	4b72      	ldr	r3, [pc, #456]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	4a74      	ldr	r2, [pc, #464]	@ (8004f90 <HAL_RCC_OscConfig+0x338>)
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	0019      	movs	r1, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	021a      	lsls	r2, r3, #8
 8004dca:	4b6e      	ldr	r3, [pc, #440]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d112      	bne.n	8004dfc <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004dd6:	4b6b      	ldr	r3, [pc, #428]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a6e      	ldr	r2, [pc, #440]	@ (8004f94 <HAL_RCC_OscConfig+0x33c>)
 8004ddc:	4013      	ands	r3, r2
 8004dde:	0019      	movs	r1, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	691a      	ldr	r2, [r3, #16]
 8004de4:	4b67      	ldr	r3, [pc, #412]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004de6:	430a      	orrs	r2, r1
 8004de8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004dea:	4b66      	ldr	r3, [pc, #408]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	0adb      	lsrs	r3, r3, #11
 8004df0:	2207      	movs	r2, #7
 8004df2:	4013      	ands	r3, r2
 8004df4:	4a68      	ldr	r2, [pc, #416]	@ (8004f98 <HAL_RCC_OscConfig+0x340>)
 8004df6:	40da      	lsrs	r2, r3
 8004df8:	4b68      	ldr	r3, [pc, #416]	@ (8004f9c <HAL_RCC_OscConfig+0x344>)
 8004dfa:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004dfc:	4b68      	ldr	r3, [pc, #416]	@ (8004fa0 <HAL_RCC_OscConfig+0x348>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	0018      	movs	r0, r3
 8004e02:	f7fd fed7 	bl	8002bb4 <HAL_InitTick>
 8004e06:	1e03      	subs	r3, r0, #0
 8004e08:	d051      	beq.n	8004eae <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e221      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d030      	beq.n	8004e78 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004e16:	4b5b      	ldr	r3, [pc, #364]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a5e      	ldr	r2, [pc, #376]	@ (8004f94 <HAL_RCC_OscConfig+0x33c>)
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	0019      	movs	r1, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	691a      	ldr	r2, [r3, #16]
 8004e24:	4b57      	ldr	r3, [pc, #348]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004e26:	430a      	orrs	r2, r1
 8004e28:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004e2a:	4b56      	ldr	r3, [pc, #344]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	4b55      	ldr	r3, [pc, #340]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004e30:	2180      	movs	r1, #128	@ 0x80
 8004e32:	0049      	lsls	r1, r1, #1
 8004e34:	430a      	orrs	r2, r1
 8004e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e38:	f7fd ff18 	bl	8002c6c <HAL_GetTick>
 8004e3c:	0003      	movs	r3, r0
 8004e3e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e40:	e008      	b.n	8004e54 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e42:	f7fd ff13 	bl	8002c6c <HAL_GetTick>
 8004e46:	0002      	movs	r2, r0
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	d901      	bls.n	8004e54 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e1fe      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e54:	4b4b      	ldr	r3, [pc, #300]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	2380      	movs	r3, #128	@ 0x80
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	d0f0      	beq.n	8004e42 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e60:	4b48      	ldr	r3, [pc, #288]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	4a4a      	ldr	r2, [pc, #296]	@ (8004f90 <HAL_RCC_OscConfig+0x338>)
 8004e66:	4013      	ands	r3, r2
 8004e68:	0019      	movs	r1, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	695b      	ldr	r3, [r3, #20]
 8004e6e:	021a      	lsls	r2, r3, #8
 8004e70:	4b44      	ldr	r3, [pc, #272]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004e72:	430a      	orrs	r2, r1
 8004e74:	605a      	str	r2, [r3, #4]
 8004e76:	e01b      	b.n	8004eb0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004e78:	4b42      	ldr	r3, [pc, #264]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	4b41      	ldr	r3, [pc, #260]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004e7e:	4949      	ldr	r1, [pc, #292]	@ (8004fa4 <HAL_RCC_OscConfig+0x34c>)
 8004e80:	400a      	ands	r2, r1
 8004e82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e84:	f7fd fef2 	bl	8002c6c <HAL_GetTick>
 8004e88:	0003      	movs	r3, r0
 8004e8a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e8c:	e008      	b.n	8004ea0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e8e:	f7fd feed 	bl	8002c6c <HAL_GetTick>
 8004e92:	0002      	movs	r2, r0
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	1ad3      	subs	r3, r2, r3
 8004e98:	2b02      	cmp	r3, #2
 8004e9a:	d901      	bls.n	8004ea0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e1d8      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ea0:	4b38      	ldr	r3, [pc, #224]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	2380      	movs	r3, #128	@ 0x80
 8004ea6:	00db      	lsls	r3, r3, #3
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	d1f0      	bne.n	8004e8e <HAL_RCC_OscConfig+0x236>
 8004eac:	e000      	b.n	8004eb0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004eae:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2208      	movs	r2, #8
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	d047      	beq.n	8004f4a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004eba:	4b32      	ldr	r3, [pc, #200]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	2238      	movs	r2, #56	@ 0x38
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	2b18      	cmp	r3, #24
 8004ec4:	d10a      	bne.n	8004edc <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004ec6:	4b2f      	ldr	r3, [pc, #188]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eca:	2202      	movs	r2, #2
 8004ecc:	4013      	ands	r3, r2
 8004ece:	d03c      	beq.n	8004f4a <HAL_RCC_OscConfig+0x2f2>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	699b      	ldr	r3, [r3, #24]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d138      	bne.n	8004f4a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e1ba      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	699b      	ldr	r3, [r3, #24]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d019      	beq.n	8004f18 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004ee4:	4b27      	ldr	r3, [pc, #156]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004ee6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004ee8:	4b26      	ldr	r3, [pc, #152]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004eea:	2101      	movs	r1, #1
 8004eec:	430a      	orrs	r2, r1
 8004eee:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ef0:	f7fd febc 	bl	8002c6c <HAL_GetTick>
 8004ef4:	0003      	movs	r3, r0
 8004ef6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ef8:	e008      	b.n	8004f0c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004efa:	f7fd feb7 	bl	8002c6c <HAL_GetTick>
 8004efe:	0002      	movs	r2, r0
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d901      	bls.n	8004f0c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	e1a2      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004f0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f10:	2202      	movs	r2, #2
 8004f12:	4013      	ands	r3, r2
 8004f14:	d0f1      	beq.n	8004efa <HAL_RCC_OscConfig+0x2a2>
 8004f16:	e018      	b.n	8004f4a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004f18:	4b1a      	ldr	r3, [pc, #104]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004f1a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004f1c:	4b19      	ldr	r3, [pc, #100]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004f1e:	2101      	movs	r1, #1
 8004f20:	438a      	bics	r2, r1
 8004f22:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f24:	f7fd fea2 	bl	8002c6c <HAL_GetTick>
 8004f28:	0003      	movs	r3, r0
 8004f2a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f2c:	e008      	b.n	8004f40 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f2e:	f7fd fe9d 	bl	8002c6c <HAL_GetTick>
 8004f32:	0002      	movs	r2, r0
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d901      	bls.n	8004f40 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e188      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f40:	4b10      	ldr	r3, [pc, #64]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004f42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f44:	2202      	movs	r2, #2
 8004f46:	4013      	ands	r3, r2
 8004f48:	d1f1      	bne.n	8004f2e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	2204      	movs	r2, #4
 8004f50:	4013      	ands	r3, r2
 8004f52:	d100      	bne.n	8004f56 <HAL_RCC_OscConfig+0x2fe>
 8004f54:	e0c6      	b.n	80050e4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f56:	231f      	movs	r3, #31
 8004f58:	18fb      	adds	r3, r7, r3
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004f5e:	4b09      	ldr	r3, [pc, #36]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	2238      	movs	r2, #56	@ 0x38
 8004f64:	4013      	ands	r3, r2
 8004f66:	2b20      	cmp	r3, #32
 8004f68:	d11e      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004f6a:	4b06      	ldr	r3, [pc, #24]	@ (8004f84 <HAL_RCC_OscConfig+0x32c>)
 8004f6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f6e:	2202      	movs	r2, #2
 8004f70:	4013      	ands	r3, r2
 8004f72:	d100      	bne.n	8004f76 <HAL_RCC_OscConfig+0x31e>
 8004f74:	e0b6      	b.n	80050e4 <HAL_RCC_OscConfig+0x48c>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d000      	beq.n	8004f80 <HAL_RCC_OscConfig+0x328>
 8004f7e:	e0b1      	b.n	80050e4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e166      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
 8004f84:	40021000 	.word	0x40021000
 8004f88:	fffeffff 	.word	0xfffeffff
 8004f8c:	fffbffff 	.word	0xfffbffff
 8004f90:	ffff80ff 	.word	0xffff80ff
 8004f94:	ffffc7ff 	.word	0xffffc7ff
 8004f98:	00f42400 	.word	0x00f42400
 8004f9c:	20000000 	.word	0x20000000
 8004fa0:	20000004 	.word	0x20000004
 8004fa4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004fa8:	4bac      	ldr	r3, [pc, #688]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 8004faa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fac:	2380      	movs	r3, #128	@ 0x80
 8004fae:	055b      	lsls	r3, r3, #21
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	d101      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x360>
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e000      	b.n	8004fba <HAL_RCC_OscConfig+0x362>
 8004fb8:	2300      	movs	r3, #0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d011      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004fbe:	4ba7      	ldr	r3, [pc, #668]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 8004fc0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fc2:	4ba6      	ldr	r3, [pc, #664]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 8004fc4:	2180      	movs	r1, #128	@ 0x80
 8004fc6:	0549      	lsls	r1, r1, #21
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004fcc:	4ba3      	ldr	r3, [pc, #652]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 8004fce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fd0:	2380      	movs	r3, #128	@ 0x80
 8004fd2:	055b      	lsls	r3, r3, #21
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	60fb      	str	r3, [r7, #12]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004fda:	231f      	movs	r3, #31
 8004fdc:	18fb      	adds	r3, r7, r3
 8004fde:	2201      	movs	r2, #1
 8004fe0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fe2:	4b9f      	ldr	r3, [pc, #636]	@ (8005260 <HAL_RCC_OscConfig+0x608>)
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	2380      	movs	r3, #128	@ 0x80
 8004fe8:	005b      	lsls	r3, r3, #1
 8004fea:	4013      	ands	r3, r2
 8004fec:	d11a      	bne.n	8005024 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004fee:	4b9c      	ldr	r3, [pc, #624]	@ (8005260 <HAL_RCC_OscConfig+0x608>)
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	4b9b      	ldr	r3, [pc, #620]	@ (8005260 <HAL_RCC_OscConfig+0x608>)
 8004ff4:	2180      	movs	r1, #128	@ 0x80
 8004ff6:	0049      	lsls	r1, r1, #1
 8004ff8:	430a      	orrs	r2, r1
 8004ffa:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004ffc:	f7fd fe36 	bl	8002c6c <HAL_GetTick>
 8005000:	0003      	movs	r3, r0
 8005002:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005004:	e008      	b.n	8005018 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005006:	f7fd fe31 	bl	8002c6c <HAL_GetTick>
 800500a:	0002      	movs	r2, r0
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	2b02      	cmp	r3, #2
 8005012:	d901      	bls.n	8005018 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005014:	2303      	movs	r3, #3
 8005016:	e11c      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005018:	4b91      	ldr	r3, [pc, #580]	@ (8005260 <HAL_RCC_OscConfig+0x608>)
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	2380      	movs	r3, #128	@ 0x80
 800501e:	005b      	lsls	r3, r3, #1
 8005020:	4013      	ands	r3, r2
 8005022:	d0f0      	beq.n	8005006 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	2b01      	cmp	r3, #1
 800502a:	d106      	bne.n	800503a <HAL_RCC_OscConfig+0x3e2>
 800502c:	4b8b      	ldr	r3, [pc, #556]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 800502e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005030:	4b8a      	ldr	r3, [pc, #552]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 8005032:	2101      	movs	r1, #1
 8005034:	430a      	orrs	r2, r1
 8005036:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005038:	e01c      	b.n	8005074 <HAL_RCC_OscConfig+0x41c>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	2b05      	cmp	r3, #5
 8005040:	d10c      	bne.n	800505c <HAL_RCC_OscConfig+0x404>
 8005042:	4b86      	ldr	r3, [pc, #536]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 8005044:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005046:	4b85      	ldr	r3, [pc, #532]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 8005048:	2104      	movs	r1, #4
 800504a:	430a      	orrs	r2, r1
 800504c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800504e:	4b83      	ldr	r3, [pc, #524]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 8005050:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005052:	4b82      	ldr	r3, [pc, #520]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 8005054:	2101      	movs	r1, #1
 8005056:	430a      	orrs	r2, r1
 8005058:	65da      	str	r2, [r3, #92]	@ 0x5c
 800505a:	e00b      	b.n	8005074 <HAL_RCC_OscConfig+0x41c>
 800505c:	4b7f      	ldr	r3, [pc, #508]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 800505e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005060:	4b7e      	ldr	r3, [pc, #504]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 8005062:	2101      	movs	r1, #1
 8005064:	438a      	bics	r2, r1
 8005066:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005068:	4b7c      	ldr	r3, [pc, #496]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 800506a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800506c:	4b7b      	ldr	r3, [pc, #492]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 800506e:	2104      	movs	r1, #4
 8005070:	438a      	bics	r2, r1
 8005072:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d014      	beq.n	80050a6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800507c:	f7fd fdf6 	bl	8002c6c <HAL_GetTick>
 8005080:	0003      	movs	r3, r0
 8005082:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005084:	e009      	b.n	800509a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005086:	f7fd fdf1 	bl	8002c6c <HAL_GetTick>
 800508a:	0002      	movs	r2, r0
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	1ad3      	subs	r3, r2, r3
 8005090:	4a74      	ldr	r2, [pc, #464]	@ (8005264 <HAL_RCC_OscConfig+0x60c>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d901      	bls.n	800509a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e0db      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800509a:	4b70      	ldr	r3, [pc, #448]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 800509c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800509e:	2202      	movs	r2, #2
 80050a0:	4013      	ands	r3, r2
 80050a2:	d0f0      	beq.n	8005086 <HAL_RCC_OscConfig+0x42e>
 80050a4:	e013      	b.n	80050ce <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a6:	f7fd fde1 	bl	8002c6c <HAL_GetTick>
 80050aa:	0003      	movs	r3, r0
 80050ac:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050ae:	e009      	b.n	80050c4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050b0:	f7fd fddc 	bl	8002c6c <HAL_GetTick>
 80050b4:	0002      	movs	r2, r0
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	4a6a      	ldr	r2, [pc, #424]	@ (8005264 <HAL_RCC_OscConfig+0x60c>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d901      	bls.n	80050c4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	e0c6      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050c4:	4b65      	ldr	r3, [pc, #404]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 80050c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050c8:	2202      	movs	r2, #2
 80050ca:	4013      	ands	r3, r2
 80050cc:	d1f0      	bne.n	80050b0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80050ce:	231f      	movs	r3, #31
 80050d0:	18fb      	adds	r3, r7, r3
 80050d2:	781b      	ldrb	r3, [r3, #0]
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d105      	bne.n	80050e4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80050d8:	4b60      	ldr	r3, [pc, #384]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 80050da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050dc:	4b5f      	ldr	r3, [pc, #380]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 80050de:	4962      	ldr	r1, [pc, #392]	@ (8005268 <HAL_RCC_OscConfig+0x610>)
 80050e0:	400a      	ands	r2, r1
 80050e2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	69db      	ldr	r3, [r3, #28]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d100      	bne.n	80050ee <HAL_RCC_OscConfig+0x496>
 80050ec:	e0b0      	b.n	8005250 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050ee:	4b5b      	ldr	r3, [pc, #364]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	2238      	movs	r2, #56	@ 0x38
 80050f4:	4013      	ands	r3, r2
 80050f6:	2b10      	cmp	r3, #16
 80050f8:	d100      	bne.n	80050fc <HAL_RCC_OscConfig+0x4a4>
 80050fa:	e078      	b.n	80051ee <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	69db      	ldr	r3, [r3, #28]
 8005100:	2b02      	cmp	r3, #2
 8005102:	d153      	bne.n	80051ac <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005104:	4b55      	ldr	r3, [pc, #340]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	4b54      	ldr	r3, [pc, #336]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 800510a:	4958      	ldr	r1, [pc, #352]	@ (800526c <HAL_RCC_OscConfig+0x614>)
 800510c:	400a      	ands	r2, r1
 800510e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005110:	f7fd fdac 	bl	8002c6c <HAL_GetTick>
 8005114:	0003      	movs	r3, r0
 8005116:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005118:	e008      	b.n	800512c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800511a:	f7fd fda7 	bl	8002c6c <HAL_GetTick>
 800511e:	0002      	movs	r2, r0
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b02      	cmp	r3, #2
 8005126:	d901      	bls.n	800512c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e092      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800512c:	4b4b      	ldr	r3, [pc, #300]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	2380      	movs	r3, #128	@ 0x80
 8005132:	049b      	lsls	r3, r3, #18
 8005134:	4013      	ands	r3, r2
 8005136:	d1f0      	bne.n	800511a <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005138:	4b48      	ldr	r3, [pc, #288]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	4a4c      	ldr	r2, [pc, #304]	@ (8005270 <HAL_RCC_OscConfig+0x618>)
 800513e:	4013      	ands	r3, r2
 8005140:	0019      	movs	r1, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a1a      	ldr	r2, [r3, #32]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514a:	431a      	orrs	r2, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005150:	021b      	lsls	r3, r3, #8
 8005152:	431a      	orrs	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005158:	431a      	orrs	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800515e:	431a      	orrs	r2, r3
 8005160:	4b3e      	ldr	r3, [pc, #248]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 8005162:	430a      	orrs	r2, r1
 8005164:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005166:	4b3d      	ldr	r3, [pc, #244]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	4b3c      	ldr	r3, [pc, #240]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 800516c:	2180      	movs	r1, #128	@ 0x80
 800516e:	0449      	lsls	r1, r1, #17
 8005170:	430a      	orrs	r2, r1
 8005172:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005174:	4b39      	ldr	r3, [pc, #228]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 8005176:	68da      	ldr	r2, [r3, #12]
 8005178:	4b38      	ldr	r3, [pc, #224]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 800517a:	2180      	movs	r1, #128	@ 0x80
 800517c:	0549      	lsls	r1, r1, #21
 800517e:	430a      	orrs	r2, r1
 8005180:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005182:	f7fd fd73 	bl	8002c6c <HAL_GetTick>
 8005186:	0003      	movs	r3, r0
 8005188:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800518a:	e008      	b.n	800519e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800518c:	f7fd fd6e 	bl	8002c6c <HAL_GetTick>
 8005190:	0002      	movs	r2, r0
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	2b02      	cmp	r3, #2
 8005198:	d901      	bls.n	800519e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800519a:	2303      	movs	r3, #3
 800519c:	e059      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800519e:	4b2f      	ldr	r3, [pc, #188]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	2380      	movs	r3, #128	@ 0x80
 80051a4:	049b      	lsls	r3, r3, #18
 80051a6:	4013      	ands	r3, r2
 80051a8:	d0f0      	beq.n	800518c <HAL_RCC_OscConfig+0x534>
 80051aa:	e051      	b.n	8005250 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051ac:	4b2b      	ldr	r3, [pc, #172]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	4b2a      	ldr	r3, [pc, #168]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 80051b2:	492e      	ldr	r1, [pc, #184]	@ (800526c <HAL_RCC_OscConfig+0x614>)
 80051b4:	400a      	ands	r2, r1
 80051b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b8:	f7fd fd58 	bl	8002c6c <HAL_GetTick>
 80051bc:	0003      	movs	r3, r0
 80051be:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051c0:	e008      	b.n	80051d4 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051c2:	f7fd fd53 	bl	8002c6c <HAL_GetTick>
 80051c6:	0002      	movs	r2, r0
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	2b02      	cmp	r3, #2
 80051ce:	d901      	bls.n	80051d4 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80051d0:	2303      	movs	r3, #3
 80051d2:	e03e      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051d4:	4b21      	ldr	r3, [pc, #132]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	2380      	movs	r3, #128	@ 0x80
 80051da:	049b      	lsls	r3, r3, #18
 80051dc:	4013      	ands	r3, r2
 80051de:	d1f0      	bne.n	80051c2 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80051e0:	4b1e      	ldr	r3, [pc, #120]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 80051e2:	68da      	ldr	r2, [r3, #12]
 80051e4:	4b1d      	ldr	r3, [pc, #116]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 80051e6:	4923      	ldr	r1, [pc, #140]	@ (8005274 <HAL_RCC_OscConfig+0x61c>)
 80051e8:	400a      	ands	r2, r1
 80051ea:	60da      	str	r2, [r3, #12]
 80051ec:	e030      	b.n	8005250 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	69db      	ldr	r3, [r3, #28]
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d101      	bne.n	80051fa <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e02b      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80051fa:	4b18      	ldr	r3, [pc, #96]	@ (800525c <HAL_RCC_OscConfig+0x604>)
 80051fc:	68db      	ldr	r3, [r3, #12]
 80051fe:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	2203      	movs	r2, #3
 8005204:	401a      	ands	r2, r3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	429a      	cmp	r2, r3
 800520c:	d11e      	bne.n	800524c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	2270      	movs	r2, #112	@ 0x70
 8005212:	401a      	ands	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005218:	429a      	cmp	r2, r3
 800521a:	d117      	bne.n	800524c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	23fe      	movs	r3, #254	@ 0xfe
 8005220:	01db      	lsls	r3, r3, #7
 8005222:	401a      	ands	r2, r3
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005228:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800522a:	429a      	cmp	r2, r3
 800522c:	d10e      	bne.n	800524c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800522e:	697a      	ldr	r2, [r7, #20]
 8005230:	23f8      	movs	r3, #248	@ 0xf8
 8005232:	039b      	lsls	r3, r3, #14
 8005234:	401a      	ands	r2, r3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800523a:	429a      	cmp	r2, r3
 800523c:	d106      	bne.n	800524c <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	0f5b      	lsrs	r3, r3, #29
 8005242:	075a      	lsls	r2, r3, #29
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005248:	429a      	cmp	r2, r3
 800524a:	d001      	beq.n	8005250 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e000      	b.n	8005252 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	0018      	movs	r0, r3
 8005254:	46bd      	mov	sp, r7
 8005256:	b008      	add	sp, #32
 8005258:	bd80      	pop	{r7, pc}
 800525a:	46c0      	nop			@ (mov r8, r8)
 800525c:	40021000 	.word	0x40021000
 8005260:	40007000 	.word	0x40007000
 8005264:	00001388 	.word	0x00001388
 8005268:	efffffff 	.word	0xefffffff
 800526c:	feffffff 	.word	0xfeffffff
 8005270:	1fc1808c 	.word	0x1fc1808c
 8005274:	effefffc 	.word	0xeffefffc

08005278 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d101      	bne.n	800528c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e0e9      	b.n	8005460 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800528c:	4b76      	ldr	r3, [pc, #472]	@ (8005468 <HAL_RCC_ClockConfig+0x1f0>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2207      	movs	r2, #7
 8005292:	4013      	ands	r3, r2
 8005294:	683a      	ldr	r2, [r7, #0]
 8005296:	429a      	cmp	r2, r3
 8005298:	d91e      	bls.n	80052d8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800529a:	4b73      	ldr	r3, [pc, #460]	@ (8005468 <HAL_RCC_ClockConfig+0x1f0>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	2207      	movs	r2, #7
 80052a0:	4393      	bics	r3, r2
 80052a2:	0019      	movs	r1, r3
 80052a4:	4b70      	ldr	r3, [pc, #448]	@ (8005468 <HAL_RCC_ClockConfig+0x1f0>)
 80052a6:	683a      	ldr	r2, [r7, #0]
 80052a8:	430a      	orrs	r2, r1
 80052aa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80052ac:	f7fd fcde 	bl	8002c6c <HAL_GetTick>
 80052b0:	0003      	movs	r3, r0
 80052b2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80052b4:	e009      	b.n	80052ca <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052b6:	f7fd fcd9 	bl	8002c6c <HAL_GetTick>
 80052ba:	0002      	movs	r2, r0
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	1ad3      	subs	r3, r2, r3
 80052c0:	4a6a      	ldr	r2, [pc, #424]	@ (800546c <HAL_RCC_ClockConfig+0x1f4>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d901      	bls.n	80052ca <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80052c6:	2303      	movs	r3, #3
 80052c8:	e0ca      	b.n	8005460 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80052ca:	4b67      	ldr	r3, [pc, #412]	@ (8005468 <HAL_RCC_ClockConfig+0x1f0>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2207      	movs	r2, #7
 80052d0:	4013      	ands	r3, r2
 80052d2:	683a      	ldr	r2, [r7, #0]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d1ee      	bne.n	80052b6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2202      	movs	r2, #2
 80052de:	4013      	ands	r3, r2
 80052e0:	d015      	beq.n	800530e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2204      	movs	r2, #4
 80052e8:	4013      	ands	r3, r2
 80052ea:	d006      	beq.n	80052fa <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80052ec:	4b60      	ldr	r3, [pc, #384]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 80052ee:	689a      	ldr	r2, [r3, #8]
 80052f0:	4b5f      	ldr	r3, [pc, #380]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 80052f2:	21e0      	movs	r1, #224	@ 0xe0
 80052f4:	01c9      	lsls	r1, r1, #7
 80052f6:	430a      	orrs	r2, r1
 80052f8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052fa:	4b5d      	ldr	r3, [pc, #372]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	4a5d      	ldr	r2, [pc, #372]	@ (8005474 <HAL_RCC_ClockConfig+0x1fc>)
 8005300:	4013      	ands	r3, r2
 8005302:	0019      	movs	r1, r3
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689a      	ldr	r2, [r3, #8]
 8005308:	4b59      	ldr	r3, [pc, #356]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 800530a:	430a      	orrs	r2, r1
 800530c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2201      	movs	r2, #1
 8005314:	4013      	ands	r3, r2
 8005316:	d057      	beq.n	80053c8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	2b01      	cmp	r3, #1
 800531e:	d107      	bne.n	8005330 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005320:	4b53      	ldr	r3, [pc, #332]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	2380      	movs	r3, #128	@ 0x80
 8005326:	029b      	lsls	r3, r3, #10
 8005328:	4013      	ands	r3, r2
 800532a:	d12b      	bne.n	8005384 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e097      	b.n	8005460 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	2b02      	cmp	r3, #2
 8005336:	d107      	bne.n	8005348 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005338:	4b4d      	ldr	r3, [pc, #308]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	2380      	movs	r3, #128	@ 0x80
 800533e:	049b      	lsls	r3, r3, #18
 8005340:	4013      	ands	r3, r2
 8005342:	d11f      	bne.n	8005384 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e08b      	b.n	8005460 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d107      	bne.n	8005360 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005350:	4b47      	ldr	r3, [pc, #284]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	2380      	movs	r3, #128	@ 0x80
 8005356:	00db      	lsls	r3, r3, #3
 8005358:	4013      	ands	r3, r2
 800535a:	d113      	bne.n	8005384 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	e07f      	b.n	8005460 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	2b03      	cmp	r3, #3
 8005366:	d106      	bne.n	8005376 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005368:	4b41      	ldr	r3, [pc, #260]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 800536a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800536c:	2202      	movs	r2, #2
 800536e:	4013      	ands	r3, r2
 8005370:	d108      	bne.n	8005384 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e074      	b.n	8005460 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005376:	4b3e      	ldr	r3, [pc, #248]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 8005378:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800537a:	2202      	movs	r2, #2
 800537c:	4013      	ands	r3, r2
 800537e:	d101      	bne.n	8005384 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e06d      	b.n	8005460 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005384:	4b3a      	ldr	r3, [pc, #232]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	2207      	movs	r2, #7
 800538a:	4393      	bics	r3, r2
 800538c:	0019      	movs	r1, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	685a      	ldr	r2, [r3, #4]
 8005392:	4b37      	ldr	r3, [pc, #220]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 8005394:	430a      	orrs	r2, r1
 8005396:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005398:	f7fd fc68 	bl	8002c6c <HAL_GetTick>
 800539c:	0003      	movs	r3, r0
 800539e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053a0:	e009      	b.n	80053b6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053a2:	f7fd fc63 	bl	8002c6c <HAL_GetTick>
 80053a6:	0002      	movs	r2, r0
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	1ad3      	subs	r3, r2, r3
 80053ac:	4a2f      	ldr	r2, [pc, #188]	@ (800546c <HAL_RCC_ClockConfig+0x1f4>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d901      	bls.n	80053b6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e054      	b.n	8005460 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053b6:	4b2e      	ldr	r3, [pc, #184]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	2238      	movs	r2, #56	@ 0x38
 80053bc:	401a      	ands	r2, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	00db      	lsls	r3, r3, #3
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d1ec      	bne.n	80053a2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80053c8:	4b27      	ldr	r3, [pc, #156]	@ (8005468 <HAL_RCC_ClockConfig+0x1f0>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2207      	movs	r2, #7
 80053ce:	4013      	ands	r3, r2
 80053d0:	683a      	ldr	r2, [r7, #0]
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d21e      	bcs.n	8005414 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053d6:	4b24      	ldr	r3, [pc, #144]	@ (8005468 <HAL_RCC_ClockConfig+0x1f0>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	2207      	movs	r2, #7
 80053dc:	4393      	bics	r3, r2
 80053de:	0019      	movs	r1, r3
 80053e0:	4b21      	ldr	r3, [pc, #132]	@ (8005468 <HAL_RCC_ClockConfig+0x1f0>)
 80053e2:	683a      	ldr	r2, [r7, #0]
 80053e4:	430a      	orrs	r2, r1
 80053e6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80053e8:	f7fd fc40 	bl	8002c6c <HAL_GetTick>
 80053ec:	0003      	movs	r3, r0
 80053ee:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80053f0:	e009      	b.n	8005406 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053f2:	f7fd fc3b 	bl	8002c6c <HAL_GetTick>
 80053f6:	0002      	movs	r2, r0
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	1ad3      	subs	r3, r2, r3
 80053fc:	4a1b      	ldr	r2, [pc, #108]	@ (800546c <HAL_RCC_ClockConfig+0x1f4>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d901      	bls.n	8005406 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005402:	2303      	movs	r3, #3
 8005404:	e02c      	b.n	8005460 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005406:	4b18      	ldr	r3, [pc, #96]	@ (8005468 <HAL_RCC_ClockConfig+0x1f0>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	2207      	movs	r2, #7
 800540c:	4013      	ands	r3, r2
 800540e:	683a      	ldr	r2, [r7, #0]
 8005410:	429a      	cmp	r2, r3
 8005412:	d1ee      	bne.n	80053f2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2204      	movs	r2, #4
 800541a:	4013      	ands	r3, r2
 800541c:	d009      	beq.n	8005432 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800541e:	4b14      	ldr	r3, [pc, #80]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	4a15      	ldr	r2, [pc, #84]	@ (8005478 <HAL_RCC_ClockConfig+0x200>)
 8005424:	4013      	ands	r3, r2
 8005426:	0019      	movs	r1, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	68da      	ldr	r2, [r3, #12]
 800542c:	4b10      	ldr	r3, [pc, #64]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 800542e:	430a      	orrs	r2, r1
 8005430:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005432:	f000 f829 	bl	8005488 <HAL_RCC_GetSysClockFreq>
 8005436:	0001      	movs	r1, r0
 8005438:	4b0d      	ldr	r3, [pc, #52]	@ (8005470 <HAL_RCC_ClockConfig+0x1f8>)
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	0a1b      	lsrs	r3, r3, #8
 800543e:	220f      	movs	r2, #15
 8005440:	401a      	ands	r2, r3
 8005442:	4b0e      	ldr	r3, [pc, #56]	@ (800547c <HAL_RCC_ClockConfig+0x204>)
 8005444:	0092      	lsls	r2, r2, #2
 8005446:	58d3      	ldr	r3, [r2, r3]
 8005448:	221f      	movs	r2, #31
 800544a:	4013      	ands	r3, r2
 800544c:	000a      	movs	r2, r1
 800544e:	40da      	lsrs	r2, r3
 8005450:	4b0b      	ldr	r3, [pc, #44]	@ (8005480 <HAL_RCC_ClockConfig+0x208>)
 8005452:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005454:	4b0b      	ldr	r3, [pc, #44]	@ (8005484 <HAL_RCC_ClockConfig+0x20c>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	0018      	movs	r0, r3
 800545a:	f7fd fbab 	bl	8002bb4 <HAL_InitTick>
 800545e:	0003      	movs	r3, r0
}
 8005460:	0018      	movs	r0, r3
 8005462:	46bd      	mov	sp, r7
 8005464:	b004      	add	sp, #16
 8005466:	bd80      	pop	{r7, pc}
 8005468:	40022000 	.word	0x40022000
 800546c:	00001388 	.word	0x00001388
 8005470:	40021000 	.word	0x40021000
 8005474:	fffff0ff 	.word	0xfffff0ff
 8005478:	ffff8fff 	.word	0xffff8fff
 800547c:	0800d50c 	.word	0x0800d50c
 8005480:	20000000 	.word	0x20000000
 8005484:	20000004 	.word	0x20000004

08005488 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800548e:	4b3c      	ldr	r3, [pc, #240]	@ (8005580 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	2238      	movs	r2, #56	@ 0x38
 8005494:	4013      	ands	r3, r2
 8005496:	d10f      	bne.n	80054b8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005498:	4b39      	ldr	r3, [pc, #228]	@ (8005580 <HAL_RCC_GetSysClockFreq+0xf8>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	0adb      	lsrs	r3, r3, #11
 800549e:	2207      	movs	r2, #7
 80054a0:	4013      	ands	r3, r2
 80054a2:	2201      	movs	r2, #1
 80054a4:	409a      	lsls	r2, r3
 80054a6:	0013      	movs	r3, r2
 80054a8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80054aa:	6839      	ldr	r1, [r7, #0]
 80054ac:	4835      	ldr	r0, [pc, #212]	@ (8005584 <HAL_RCC_GetSysClockFreq+0xfc>)
 80054ae:	f7fa fe2f 	bl	8000110 <__udivsi3>
 80054b2:	0003      	movs	r3, r0
 80054b4:	613b      	str	r3, [r7, #16]
 80054b6:	e05d      	b.n	8005574 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80054b8:	4b31      	ldr	r3, [pc, #196]	@ (8005580 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	2238      	movs	r2, #56	@ 0x38
 80054be:	4013      	ands	r3, r2
 80054c0:	2b08      	cmp	r3, #8
 80054c2:	d102      	bne.n	80054ca <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80054c4:	4b30      	ldr	r3, [pc, #192]	@ (8005588 <HAL_RCC_GetSysClockFreq+0x100>)
 80054c6:	613b      	str	r3, [r7, #16]
 80054c8:	e054      	b.n	8005574 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054ca:	4b2d      	ldr	r3, [pc, #180]	@ (8005580 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	2238      	movs	r2, #56	@ 0x38
 80054d0:	4013      	ands	r3, r2
 80054d2:	2b10      	cmp	r3, #16
 80054d4:	d138      	bne.n	8005548 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80054d6:	4b2a      	ldr	r3, [pc, #168]	@ (8005580 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	2203      	movs	r2, #3
 80054dc:	4013      	ands	r3, r2
 80054de:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80054e0:	4b27      	ldr	r3, [pc, #156]	@ (8005580 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	091b      	lsrs	r3, r3, #4
 80054e6:	2207      	movs	r2, #7
 80054e8:	4013      	ands	r3, r2
 80054ea:	3301      	adds	r3, #1
 80054ec:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2b03      	cmp	r3, #3
 80054f2:	d10d      	bne.n	8005510 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80054f4:	68b9      	ldr	r1, [r7, #8]
 80054f6:	4824      	ldr	r0, [pc, #144]	@ (8005588 <HAL_RCC_GetSysClockFreq+0x100>)
 80054f8:	f7fa fe0a 	bl	8000110 <__udivsi3>
 80054fc:	0003      	movs	r3, r0
 80054fe:	0019      	movs	r1, r3
 8005500:	4b1f      	ldr	r3, [pc, #124]	@ (8005580 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005502:	68db      	ldr	r3, [r3, #12]
 8005504:	0a1b      	lsrs	r3, r3, #8
 8005506:	227f      	movs	r2, #127	@ 0x7f
 8005508:	4013      	ands	r3, r2
 800550a:	434b      	muls	r3, r1
 800550c:	617b      	str	r3, [r7, #20]
        break;
 800550e:	e00d      	b.n	800552c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005510:	68b9      	ldr	r1, [r7, #8]
 8005512:	481c      	ldr	r0, [pc, #112]	@ (8005584 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005514:	f7fa fdfc 	bl	8000110 <__udivsi3>
 8005518:	0003      	movs	r3, r0
 800551a:	0019      	movs	r1, r3
 800551c:	4b18      	ldr	r3, [pc, #96]	@ (8005580 <HAL_RCC_GetSysClockFreq+0xf8>)
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	0a1b      	lsrs	r3, r3, #8
 8005522:	227f      	movs	r2, #127	@ 0x7f
 8005524:	4013      	ands	r3, r2
 8005526:	434b      	muls	r3, r1
 8005528:	617b      	str	r3, [r7, #20]
        break;
 800552a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800552c:	4b14      	ldr	r3, [pc, #80]	@ (8005580 <HAL_RCC_GetSysClockFreq+0xf8>)
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	0f5b      	lsrs	r3, r3, #29
 8005532:	2207      	movs	r2, #7
 8005534:	4013      	ands	r3, r2
 8005536:	3301      	adds	r3, #1
 8005538:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800553a:	6879      	ldr	r1, [r7, #4]
 800553c:	6978      	ldr	r0, [r7, #20]
 800553e:	f7fa fde7 	bl	8000110 <__udivsi3>
 8005542:	0003      	movs	r3, r0
 8005544:	613b      	str	r3, [r7, #16]
 8005546:	e015      	b.n	8005574 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005548:	4b0d      	ldr	r3, [pc, #52]	@ (8005580 <HAL_RCC_GetSysClockFreq+0xf8>)
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	2238      	movs	r2, #56	@ 0x38
 800554e:	4013      	ands	r3, r2
 8005550:	2b20      	cmp	r3, #32
 8005552:	d103      	bne.n	800555c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005554:	2380      	movs	r3, #128	@ 0x80
 8005556:	021b      	lsls	r3, r3, #8
 8005558:	613b      	str	r3, [r7, #16]
 800555a:	e00b      	b.n	8005574 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800555c:	4b08      	ldr	r3, [pc, #32]	@ (8005580 <HAL_RCC_GetSysClockFreq+0xf8>)
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	2238      	movs	r2, #56	@ 0x38
 8005562:	4013      	ands	r3, r2
 8005564:	2b18      	cmp	r3, #24
 8005566:	d103      	bne.n	8005570 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005568:	23fa      	movs	r3, #250	@ 0xfa
 800556a:	01db      	lsls	r3, r3, #7
 800556c:	613b      	str	r3, [r7, #16]
 800556e:	e001      	b.n	8005574 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005570:	2300      	movs	r3, #0
 8005572:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005574:	693b      	ldr	r3, [r7, #16]
}
 8005576:	0018      	movs	r0, r3
 8005578:	46bd      	mov	sp, r7
 800557a:	b006      	add	sp, #24
 800557c:	bd80      	pop	{r7, pc}
 800557e:	46c0      	nop			@ (mov r8, r8)
 8005580:	40021000 	.word	0x40021000
 8005584:	00f42400 	.word	0x00f42400
 8005588:	007a1200 	.word	0x007a1200

0800558c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005590:	4b02      	ldr	r3, [pc, #8]	@ (800559c <HAL_RCC_GetHCLKFreq+0x10>)
 8005592:	681b      	ldr	r3, [r3, #0]
}
 8005594:	0018      	movs	r0, r3
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
 800559a:	46c0      	nop			@ (mov r8, r8)
 800559c:	20000000 	.word	0x20000000

080055a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055a0:	b5b0      	push	{r4, r5, r7, lr}
 80055a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80055a4:	f7ff fff2 	bl	800558c <HAL_RCC_GetHCLKFreq>
 80055a8:	0004      	movs	r4, r0
 80055aa:	f7ff fb49 	bl	8004c40 <LL_RCC_GetAPB1Prescaler>
 80055ae:	0003      	movs	r3, r0
 80055b0:	0b1a      	lsrs	r2, r3, #12
 80055b2:	4b05      	ldr	r3, [pc, #20]	@ (80055c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80055b4:	0092      	lsls	r2, r2, #2
 80055b6:	58d3      	ldr	r3, [r2, r3]
 80055b8:	221f      	movs	r2, #31
 80055ba:	4013      	ands	r3, r2
 80055bc:	40dc      	lsrs	r4, r3
 80055be:	0023      	movs	r3, r4
}
 80055c0:	0018      	movs	r0, r3
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bdb0      	pop	{r4, r5, r7, pc}
 80055c6:	46c0      	nop			@ (mov r8, r8)
 80055c8:	0800d54c 	.word	0x0800d54c

080055cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b086      	sub	sp, #24
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80055d4:	2313      	movs	r3, #19
 80055d6:	18fb      	adds	r3, r7, r3
 80055d8:	2200      	movs	r2, #0
 80055da:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80055dc:	2312      	movs	r3, #18
 80055de:	18fb      	adds	r3, r7, r3
 80055e0:	2200      	movs	r2, #0
 80055e2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	2380      	movs	r3, #128	@ 0x80
 80055ea:	029b      	lsls	r3, r3, #10
 80055ec:	4013      	ands	r3, r2
 80055ee:	d100      	bne.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80055f0:	e0a3      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055f2:	2011      	movs	r0, #17
 80055f4:	183b      	adds	r3, r7, r0
 80055f6:	2200      	movs	r2, #0
 80055f8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055fa:	4b7f      	ldr	r3, [pc, #508]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80055fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055fe:	2380      	movs	r3, #128	@ 0x80
 8005600:	055b      	lsls	r3, r3, #21
 8005602:	4013      	ands	r3, r2
 8005604:	d110      	bne.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005606:	4b7c      	ldr	r3, [pc, #496]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005608:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800560a:	4b7b      	ldr	r3, [pc, #492]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800560c:	2180      	movs	r1, #128	@ 0x80
 800560e:	0549      	lsls	r1, r1, #21
 8005610:	430a      	orrs	r2, r1
 8005612:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005614:	4b78      	ldr	r3, [pc, #480]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005616:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005618:	2380      	movs	r3, #128	@ 0x80
 800561a:	055b      	lsls	r3, r3, #21
 800561c:	4013      	ands	r3, r2
 800561e:	60bb      	str	r3, [r7, #8]
 8005620:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005622:	183b      	adds	r3, r7, r0
 8005624:	2201      	movs	r2, #1
 8005626:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005628:	4b74      	ldr	r3, [pc, #464]	@ (80057fc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	4b73      	ldr	r3, [pc, #460]	@ (80057fc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800562e:	2180      	movs	r1, #128	@ 0x80
 8005630:	0049      	lsls	r1, r1, #1
 8005632:	430a      	orrs	r2, r1
 8005634:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005636:	f7fd fb19 	bl	8002c6c <HAL_GetTick>
 800563a:	0003      	movs	r3, r0
 800563c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800563e:	e00b      	b.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005640:	f7fd fb14 	bl	8002c6c <HAL_GetTick>
 8005644:	0002      	movs	r2, r0
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	2b02      	cmp	r3, #2
 800564c:	d904      	bls.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800564e:	2313      	movs	r3, #19
 8005650:	18fb      	adds	r3, r7, r3
 8005652:	2203      	movs	r2, #3
 8005654:	701a      	strb	r2, [r3, #0]
        break;
 8005656:	e005      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005658:	4b68      	ldr	r3, [pc, #416]	@ (80057fc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	2380      	movs	r3, #128	@ 0x80
 800565e:	005b      	lsls	r3, r3, #1
 8005660:	4013      	ands	r3, r2
 8005662:	d0ed      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8005664:	2313      	movs	r3, #19
 8005666:	18fb      	adds	r3, r7, r3
 8005668:	781b      	ldrb	r3, [r3, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d154      	bne.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800566e:	4b62      	ldr	r3, [pc, #392]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005670:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005672:	23c0      	movs	r3, #192	@ 0xc0
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	4013      	ands	r3, r2
 8005678:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d019      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	697a      	ldr	r2, [r7, #20]
 8005686:	429a      	cmp	r2, r3
 8005688:	d014      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800568a:	4b5b      	ldr	r3, [pc, #364]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800568c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800568e:	4a5c      	ldr	r2, [pc, #368]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8005690:	4013      	ands	r3, r2
 8005692:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005694:	4b58      	ldr	r3, [pc, #352]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005696:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005698:	4b57      	ldr	r3, [pc, #348]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800569a:	2180      	movs	r1, #128	@ 0x80
 800569c:	0249      	lsls	r1, r1, #9
 800569e:	430a      	orrs	r2, r1
 80056a0:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80056a2:	4b55      	ldr	r3, [pc, #340]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80056a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056a6:	4b54      	ldr	r3, [pc, #336]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80056a8:	4956      	ldr	r1, [pc, #344]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80056aa:	400a      	ands	r2, r1
 80056ac:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80056ae:	4b52      	ldr	r3, [pc, #328]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80056b0:	697a      	ldr	r2, [r7, #20]
 80056b2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	2201      	movs	r2, #1
 80056b8:	4013      	ands	r3, r2
 80056ba:	d016      	beq.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056bc:	f7fd fad6 	bl	8002c6c <HAL_GetTick>
 80056c0:	0003      	movs	r3, r0
 80056c2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056c4:	e00c      	b.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056c6:	f7fd fad1 	bl	8002c6c <HAL_GetTick>
 80056ca:	0002      	movs	r2, r0
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	4a4d      	ldr	r2, [pc, #308]	@ (8005808 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d904      	bls.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80056d6:	2313      	movs	r3, #19
 80056d8:	18fb      	adds	r3, r7, r3
 80056da:	2203      	movs	r2, #3
 80056dc:	701a      	strb	r2, [r3, #0]
            break;
 80056de:	e004      	b.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056e0:	4b45      	ldr	r3, [pc, #276]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80056e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056e4:	2202      	movs	r2, #2
 80056e6:	4013      	ands	r3, r2
 80056e8:	d0ed      	beq.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80056ea:	2313      	movs	r3, #19
 80056ec:	18fb      	adds	r3, r7, r3
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d10a      	bne.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056f4:	4b40      	ldr	r3, [pc, #256]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80056f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056f8:	4a41      	ldr	r2, [pc, #260]	@ (8005800 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80056fa:	4013      	ands	r3, r2
 80056fc:	0019      	movs	r1, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	695a      	ldr	r2, [r3, #20]
 8005702:	4b3d      	ldr	r3, [pc, #244]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005704:	430a      	orrs	r2, r1
 8005706:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005708:	e00c      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800570a:	2312      	movs	r3, #18
 800570c:	18fb      	adds	r3, r7, r3
 800570e:	2213      	movs	r2, #19
 8005710:	18ba      	adds	r2, r7, r2
 8005712:	7812      	ldrb	r2, [r2, #0]
 8005714:	701a      	strb	r2, [r3, #0]
 8005716:	e005      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005718:	2312      	movs	r3, #18
 800571a:	18fb      	adds	r3, r7, r3
 800571c:	2213      	movs	r2, #19
 800571e:	18ba      	adds	r2, r7, r2
 8005720:	7812      	ldrb	r2, [r2, #0]
 8005722:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005724:	2311      	movs	r3, #17
 8005726:	18fb      	adds	r3, r7, r3
 8005728:	781b      	ldrb	r3, [r3, #0]
 800572a:	2b01      	cmp	r3, #1
 800572c:	d105      	bne.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800572e:	4b32      	ldr	r3, [pc, #200]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005730:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005732:	4b31      	ldr	r3, [pc, #196]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005734:	4935      	ldr	r1, [pc, #212]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005736:	400a      	ands	r2, r1
 8005738:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	2201      	movs	r2, #1
 8005740:	4013      	ands	r3, r2
 8005742:	d009      	beq.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005744:	4b2c      	ldr	r3, [pc, #176]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005746:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005748:	2203      	movs	r2, #3
 800574a:	4393      	bics	r3, r2
 800574c:	0019      	movs	r1, r3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685a      	ldr	r2, [r3, #4]
 8005752:	4b29      	ldr	r3, [pc, #164]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005754:	430a      	orrs	r2, r1
 8005756:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2220      	movs	r2, #32
 800575e:	4013      	ands	r3, r2
 8005760:	d009      	beq.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005762:	4b25      	ldr	r3, [pc, #148]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005766:	4a2a      	ldr	r2, [pc, #168]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005768:	4013      	ands	r3, r2
 800576a:	0019      	movs	r1, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	689a      	ldr	r2, [r3, #8]
 8005770:	4b21      	ldr	r3, [pc, #132]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005772:	430a      	orrs	r2, r1
 8005774:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	2380      	movs	r3, #128	@ 0x80
 800577c:	01db      	lsls	r3, r3, #7
 800577e:	4013      	ands	r3, r2
 8005780:	d015      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005782:	4b1d      	ldr	r3, [pc, #116]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005784:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	0899      	lsrs	r1, r3, #2
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	691a      	ldr	r2, [r3, #16]
 800578e:	4b1a      	ldr	r3, [pc, #104]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005790:	430a      	orrs	r2, r1
 8005792:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	691a      	ldr	r2, [r3, #16]
 8005798:	2380      	movs	r3, #128	@ 0x80
 800579a:	05db      	lsls	r3, r3, #23
 800579c:	429a      	cmp	r2, r3
 800579e:	d106      	bne.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80057a0:	4b15      	ldr	r3, [pc, #84]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80057a2:	68da      	ldr	r2, [r3, #12]
 80057a4:	4b14      	ldr	r3, [pc, #80]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80057a6:	2180      	movs	r1, #128	@ 0x80
 80057a8:	0249      	lsls	r1, r1, #9
 80057aa:	430a      	orrs	r2, r1
 80057ac:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	2380      	movs	r3, #128	@ 0x80
 80057b4:	011b      	lsls	r3, r3, #4
 80057b6:	4013      	ands	r3, r2
 80057b8:	d016      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80057ba:	4b0f      	ldr	r3, [pc, #60]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80057bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057be:	4a15      	ldr	r2, [pc, #84]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80057c0:	4013      	ands	r3, r2
 80057c2:	0019      	movs	r1, r3
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	68da      	ldr	r2, [r3, #12]
 80057c8:	4b0b      	ldr	r3, [pc, #44]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80057ca:	430a      	orrs	r2, r1
 80057cc:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68da      	ldr	r2, [r3, #12]
 80057d2:	2380      	movs	r3, #128	@ 0x80
 80057d4:	01db      	lsls	r3, r3, #7
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d106      	bne.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80057da:	4b07      	ldr	r3, [pc, #28]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80057dc:	68da      	ldr	r2, [r3, #12]
 80057de:	4b06      	ldr	r3, [pc, #24]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80057e0:	2180      	movs	r1, #128	@ 0x80
 80057e2:	0249      	lsls	r1, r1, #9
 80057e4:	430a      	orrs	r2, r1
 80057e6:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80057e8:	2312      	movs	r3, #18
 80057ea:	18fb      	adds	r3, r7, r3
 80057ec:	781b      	ldrb	r3, [r3, #0]
}
 80057ee:	0018      	movs	r0, r3
 80057f0:	46bd      	mov	sp, r7
 80057f2:	b006      	add	sp, #24
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	46c0      	nop			@ (mov r8, r8)
 80057f8:	40021000 	.word	0x40021000
 80057fc:	40007000 	.word	0x40007000
 8005800:	fffffcff 	.word	0xfffffcff
 8005804:	fffeffff 	.word	0xfffeffff
 8005808:	00001388 	.word	0x00001388
 800580c:	efffffff 	.word	0xefffffff
 8005810:	ffffcfff 	.word	0xffffcfff
 8005814:	ffff3fff 	.word	0xffff3fff

08005818 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d101      	bne.n	800582a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e04a      	b.n	80058c0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	223d      	movs	r2, #61	@ 0x3d
 800582e:	5c9b      	ldrb	r3, [r3, r2]
 8005830:	b2db      	uxtb	r3, r3
 8005832:	2b00      	cmp	r3, #0
 8005834:	d107      	bne.n	8005846 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	223c      	movs	r2, #60	@ 0x3c
 800583a:	2100      	movs	r1, #0
 800583c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	0018      	movs	r0, r3
 8005842:	f7fd f869 	bl	8002918 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	223d      	movs	r2, #61	@ 0x3d
 800584a:	2102      	movs	r1, #2
 800584c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	3304      	adds	r3, #4
 8005856:	0019      	movs	r1, r3
 8005858:	0010      	movs	r0, r2
 800585a:	f000 f951 	bl	8005b00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2248      	movs	r2, #72	@ 0x48
 8005862:	2101      	movs	r1, #1
 8005864:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	223e      	movs	r2, #62	@ 0x3e
 800586a:	2101      	movs	r1, #1
 800586c:	5499      	strb	r1, [r3, r2]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	223f      	movs	r2, #63	@ 0x3f
 8005872:	2101      	movs	r1, #1
 8005874:	5499      	strb	r1, [r3, r2]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2240      	movs	r2, #64	@ 0x40
 800587a:	2101      	movs	r1, #1
 800587c:	5499      	strb	r1, [r3, r2]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2241      	movs	r2, #65	@ 0x41
 8005882:	2101      	movs	r1, #1
 8005884:	5499      	strb	r1, [r3, r2]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2242      	movs	r2, #66	@ 0x42
 800588a:	2101      	movs	r1, #1
 800588c:	5499      	strb	r1, [r3, r2]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2243      	movs	r2, #67	@ 0x43
 8005892:	2101      	movs	r1, #1
 8005894:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2244      	movs	r2, #68	@ 0x44
 800589a:	2101      	movs	r1, #1
 800589c:	5499      	strb	r1, [r3, r2]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2245      	movs	r2, #69	@ 0x45
 80058a2:	2101      	movs	r1, #1
 80058a4:	5499      	strb	r1, [r3, r2]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2246      	movs	r2, #70	@ 0x46
 80058aa:	2101      	movs	r1, #1
 80058ac:	5499      	strb	r1, [r3, r2]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2247      	movs	r2, #71	@ 0x47
 80058b2:	2101      	movs	r1, #1
 80058b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	223d      	movs	r2, #61	@ 0x3d
 80058ba:	2101      	movs	r1, #1
 80058bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058be:	2300      	movs	r3, #0
}
 80058c0:	0018      	movs	r0, r3
 80058c2:	46bd      	mov	sp, r7
 80058c4:	b002      	add	sp, #8
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	223d      	movs	r2, #61	@ 0x3d
 80058d4:	5c9b      	ldrb	r3, [r3, r2]
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d001      	beq.n	80058e0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e02f      	b.n	8005940 <HAL_TIM_Base_Start+0x78>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	223d      	movs	r2, #61	@ 0x3d
 80058e4:	2102      	movs	r1, #2
 80058e6:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a16      	ldr	r2, [pc, #88]	@ (8005948 <HAL_TIM_Base_Start+0x80>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d004      	beq.n	80058fc <HAL_TIM_Base_Start+0x34>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a15      	ldr	r2, [pc, #84]	@ (800594c <HAL_TIM_Base_Start+0x84>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d116      	bne.n	800592a <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	4a13      	ldr	r2, [pc, #76]	@ (8005950 <HAL_TIM_Base_Start+0x88>)
 8005904:	4013      	ands	r3, r2
 8005906:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2b06      	cmp	r3, #6
 800590c:	d016      	beq.n	800593c <HAL_TIM_Base_Start+0x74>
 800590e:	68fa      	ldr	r2, [r7, #12]
 8005910:	2380      	movs	r3, #128	@ 0x80
 8005912:	025b      	lsls	r3, r3, #9
 8005914:	429a      	cmp	r2, r3
 8005916:	d011      	beq.n	800593c <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2101      	movs	r1, #1
 8005924:	430a      	orrs	r2, r1
 8005926:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005928:	e008      	b.n	800593c <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2101      	movs	r1, #1
 8005936:	430a      	orrs	r2, r1
 8005938:	601a      	str	r2, [r3, #0]
 800593a:	e000      	b.n	800593e <HAL_TIM_Base_Start+0x76>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800593c:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800593e:	2300      	movs	r3, #0
}
 8005940:	0018      	movs	r0, r3
 8005942:	46bd      	mov	sp, r7
 8005944:	b004      	add	sp, #16
 8005946:	bd80      	pop	{r7, pc}
 8005948:	40012c00 	.word	0x40012c00
 800594c:	40000400 	.word	0x40000400
 8005950:	00010007 	.word	0x00010007

08005954 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b084      	sub	sp, #16
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
 800595c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800595e:	230f      	movs	r3, #15
 8005960:	18fb      	adds	r3, r7, r3
 8005962:	2200      	movs	r2, #0
 8005964:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	223c      	movs	r2, #60	@ 0x3c
 800596a:	5c9b      	ldrb	r3, [r3, r2]
 800596c:	2b01      	cmp	r3, #1
 800596e:	d101      	bne.n	8005974 <HAL_TIM_ConfigClockSource+0x20>
 8005970:	2302      	movs	r3, #2
 8005972:	e0bc      	b.n	8005aee <HAL_TIM_ConfigClockSource+0x19a>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	223c      	movs	r2, #60	@ 0x3c
 8005978:	2101      	movs	r1, #1
 800597a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	223d      	movs	r2, #61	@ 0x3d
 8005980:	2102      	movs	r1, #2
 8005982:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	4a5a      	ldr	r2, [pc, #360]	@ (8005af8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005990:	4013      	ands	r3, r2
 8005992:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	4a59      	ldr	r2, [pc, #356]	@ (8005afc <HAL_TIM_ConfigClockSource+0x1a8>)
 8005998:	4013      	ands	r3, r2
 800599a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	68ba      	ldr	r2, [r7, #8]
 80059a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2280      	movs	r2, #128	@ 0x80
 80059aa:	0192      	lsls	r2, r2, #6
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d040      	beq.n	8005a32 <HAL_TIM_ConfigClockSource+0xde>
 80059b0:	2280      	movs	r2, #128	@ 0x80
 80059b2:	0192      	lsls	r2, r2, #6
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d900      	bls.n	80059ba <HAL_TIM_ConfigClockSource+0x66>
 80059b8:	e088      	b.n	8005acc <HAL_TIM_ConfigClockSource+0x178>
 80059ba:	2280      	movs	r2, #128	@ 0x80
 80059bc:	0152      	lsls	r2, r2, #5
 80059be:	4293      	cmp	r3, r2
 80059c0:	d100      	bne.n	80059c4 <HAL_TIM_ConfigClockSource+0x70>
 80059c2:	e088      	b.n	8005ad6 <HAL_TIM_ConfigClockSource+0x182>
 80059c4:	2280      	movs	r2, #128	@ 0x80
 80059c6:	0152      	lsls	r2, r2, #5
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d900      	bls.n	80059ce <HAL_TIM_ConfigClockSource+0x7a>
 80059cc:	e07e      	b.n	8005acc <HAL_TIM_ConfigClockSource+0x178>
 80059ce:	2b70      	cmp	r3, #112	@ 0x70
 80059d0:	d018      	beq.n	8005a04 <HAL_TIM_ConfigClockSource+0xb0>
 80059d2:	d900      	bls.n	80059d6 <HAL_TIM_ConfigClockSource+0x82>
 80059d4:	e07a      	b.n	8005acc <HAL_TIM_ConfigClockSource+0x178>
 80059d6:	2b60      	cmp	r3, #96	@ 0x60
 80059d8:	d04f      	beq.n	8005a7a <HAL_TIM_ConfigClockSource+0x126>
 80059da:	d900      	bls.n	80059de <HAL_TIM_ConfigClockSource+0x8a>
 80059dc:	e076      	b.n	8005acc <HAL_TIM_ConfigClockSource+0x178>
 80059de:	2b50      	cmp	r3, #80	@ 0x50
 80059e0:	d03b      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x106>
 80059e2:	d900      	bls.n	80059e6 <HAL_TIM_ConfigClockSource+0x92>
 80059e4:	e072      	b.n	8005acc <HAL_TIM_ConfigClockSource+0x178>
 80059e6:	2b40      	cmp	r3, #64	@ 0x40
 80059e8:	d057      	beq.n	8005a9a <HAL_TIM_ConfigClockSource+0x146>
 80059ea:	d900      	bls.n	80059ee <HAL_TIM_ConfigClockSource+0x9a>
 80059ec:	e06e      	b.n	8005acc <HAL_TIM_ConfigClockSource+0x178>
 80059ee:	2b30      	cmp	r3, #48	@ 0x30
 80059f0:	d063      	beq.n	8005aba <HAL_TIM_ConfigClockSource+0x166>
 80059f2:	d86b      	bhi.n	8005acc <HAL_TIM_ConfigClockSource+0x178>
 80059f4:	2b20      	cmp	r3, #32
 80059f6:	d060      	beq.n	8005aba <HAL_TIM_ConfigClockSource+0x166>
 80059f8:	d868      	bhi.n	8005acc <HAL_TIM_ConfigClockSource+0x178>
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d05d      	beq.n	8005aba <HAL_TIM_ConfigClockSource+0x166>
 80059fe:	2b10      	cmp	r3, #16
 8005a00:	d05b      	beq.n	8005aba <HAL_TIM_ConfigClockSource+0x166>
 8005a02:	e063      	b.n	8005acc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a14:	f000 f96a 	bl	8005cec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	2277      	movs	r2, #119	@ 0x77
 8005a24:	4313      	orrs	r3, r2
 8005a26:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	68ba      	ldr	r2, [r7, #8]
 8005a2e:	609a      	str	r2, [r3, #8]
      break;
 8005a30:	e052      	b.n	8005ad8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a42:	f000 f953 	bl	8005cec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	689a      	ldr	r2, [r3, #8]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2180      	movs	r1, #128	@ 0x80
 8005a52:	01c9      	lsls	r1, r1, #7
 8005a54:	430a      	orrs	r2, r1
 8005a56:	609a      	str	r2, [r3, #8]
      break;
 8005a58:	e03e      	b.n	8005ad8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a66:	001a      	movs	r2, r3
 8005a68:	f000 f8c4 	bl	8005bf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2150      	movs	r1, #80	@ 0x50
 8005a72:	0018      	movs	r0, r3
 8005a74:	f000 f91e 	bl	8005cb4 <TIM_ITRx_SetConfig>
      break;
 8005a78:	e02e      	b.n	8005ad8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a86:	001a      	movs	r2, r3
 8005a88:	f000 f8e2 	bl	8005c50 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	2160      	movs	r1, #96	@ 0x60
 8005a92:	0018      	movs	r0, r3
 8005a94:	f000 f90e 	bl	8005cb4 <TIM_ITRx_SetConfig>
      break;
 8005a98:	e01e      	b.n	8005ad8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aa6:	001a      	movs	r2, r3
 8005aa8:	f000 f8a4 	bl	8005bf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2140      	movs	r1, #64	@ 0x40
 8005ab2:	0018      	movs	r0, r3
 8005ab4:	f000 f8fe 	bl	8005cb4 <TIM_ITRx_SetConfig>
      break;
 8005ab8:	e00e      	b.n	8005ad8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	0019      	movs	r1, r3
 8005ac4:	0010      	movs	r0, r2
 8005ac6:	f000 f8f5 	bl	8005cb4 <TIM_ITRx_SetConfig>
      break;
 8005aca:	e005      	b.n	8005ad8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005acc:	230f      	movs	r3, #15
 8005ace:	18fb      	adds	r3, r7, r3
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	701a      	strb	r2, [r3, #0]
      break;
 8005ad4:	e000      	b.n	8005ad8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005ad6:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	223d      	movs	r2, #61	@ 0x3d
 8005adc:	2101      	movs	r1, #1
 8005ade:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	223c      	movs	r2, #60	@ 0x3c
 8005ae4:	2100      	movs	r1, #0
 8005ae6:	5499      	strb	r1, [r3, r2]

  return status;
 8005ae8:	230f      	movs	r3, #15
 8005aea:	18fb      	adds	r3, r7, r3
 8005aec:	781b      	ldrb	r3, [r3, #0]
}
 8005aee:	0018      	movs	r0, r3
 8005af0:	46bd      	mov	sp, r7
 8005af2:	b004      	add	sp, #16
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	46c0      	nop			@ (mov r8, r8)
 8005af8:	ffceff88 	.word	0xffceff88
 8005afc:	ffff00ff 	.word	0xffff00ff

08005b00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	4a32      	ldr	r2, [pc, #200]	@ (8005bdc <TIM_Base_SetConfig+0xdc>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d003      	beq.n	8005b20 <TIM_Base_SetConfig+0x20>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4a31      	ldr	r2, [pc, #196]	@ (8005be0 <TIM_Base_SetConfig+0xe0>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d108      	bne.n	8005b32 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2270      	movs	r2, #112	@ 0x70
 8005b24:	4393      	bics	r3, r2
 8005b26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a29      	ldr	r2, [pc, #164]	@ (8005bdc <TIM_Base_SetConfig+0xdc>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d00f      	beq.n	8005b5a <TIM_Base_SetConfig+0x5a>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a28      	ldr	r2, [pc, #160]	@ (8005be0 <TIM_Base_SetConfig+0xe0>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d00b      	beq.n	8005b5a <TIM_Base_SetConfig+0x5a>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a27      	ldr	r2, [pc, #156]	@ (8005be4 <TIM_Base_SetConfig+0xe4>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d007      	beq.n	8005b5a <TIM_Base_SetConfig+0x5a>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a26      	ldr	r2, [pc, #152]	@ (8005be8 <TIM_Base_SetConfig+0xe8>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d003      	beq.n	8005b5a <TIM_Base_SetConfig+0x5a>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a25      	ldr	r2, [pc, #148]	@ (8005bec <TIM_Base_SetConfig+0xec>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d108      	bne.n	8005b6c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	4a24      	ldr	r2, [pc, #144]	@ (8005bf0 <TIM_Base_SetConfig+0xf0>)
 8005b5e:	4013      	ands	r3, r2
 8005b60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	68fa      	ldr	r2, [r7, #12]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2280      	movs	r2, #128	@ 0x80
 8005b70:	4393      	bics	r3, r2
 8005b72:	001a      	movs	r2, r3
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	695b      	ldr	r3, [r3, #20]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	68fa      	ldr	r2, [r7, #12]
 8005b80:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	689a      	ldr	r2, [r3, #8]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a11      	ldr	r2, [pc, #68]	@ (8005bdc <TIM_Base_SetConfig+0xdc>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d007      	beq.n	8005baa <TIM_Base_SetConfig+0xaa>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a12      	ldr	r2, [pc, #72]	@ (8005be8 <TIM_Base_SetConfig+0xe8>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d003      	beq.n	8005baa <TIM_Base_SetConfig+0xaa>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a11      	ldr	r2, [pc, #68]	@ (8005bec <TIM_Base_SetConfig+0xec>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d103      	bne.n	8005bb2 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	691a      	ldr	r2, [r3, #16]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	4013      	ands	r3, r2
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d106      	bne.n	8005bd2 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	691b      	ldr	r3, [r3, #16]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	4393      	bics	r3, r2
 8005bcc:	001a      	movs	r2, r3
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	611a      	str	r2, [r3, #16]
  }
}
 8005bd2:	46c0      	nop			@ (mov r8, r8)
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	b004      	add	sp, #16
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	46c0      	nop			@ (mov r8, r8)
 8005bdc:	40012c00 	.word	0x40012c00
 8005be0:	40000400 	.word	0x40000400
 8005be4:	40002000 	.word	0x40002000
 8005be8:	40014400 	.word	0x40014400
 8005bec:	40014800 	.word	0x40014800
 8005bf0:	fffffcff 	.word	0xfffffcff

08005bf4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b086      	sub	sp, #24
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6a1b      	ldr	r3, [r3, #32]
 8005c04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6a1b      	ldr	r3, [r3, #32]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	4393      	bics	r3, r2
 8005c0e:	001a      	movs	r2, r3
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	699b      	ldr	r3, [r3, #24]
 8005c18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	22f0      	movs	r2, #240	@ 0xf0
 8005c1e:	4393      	bics	r3, r2
 8005c20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	011b      	lsls	r3, r3, #4
 8005c26:	693a      	ldr	r2, [r7, #16]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	220a      	movs	r2, #10
 8005c30:	4393      	bics	r3, r2
 8005c32:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	693a      	ldr	r2, [r7, #16]
 8005c40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	697a      	ldr	r2, [r7, #20]
 8005c46:	621a      	str	r2, [r3, #32]
}
 8005c48:	46c0      	nop			@ (mov r8, r8)
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	b006      	add	sp, #24
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b086      	sub	sp, #24
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	60b9      	str	r1, [r7, #8]
 8005c5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6a1b      	ldr	r3, [r3, #32]
 8005c60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	2210      	movs	r2, #16
 8005c68:	4393      	bics	r3, r2
 8005c6a:	001a      	movs	r2, r3
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	4a0d      	ldr	r2, [pc, #52]	@ (8005cb0 <TIM_TI2_ConfigInputStage+0x60>)
 8005c7a:	4013      	ands	r3, r2
 8005c7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	031b      	lsls	r3, r3, #12
 8005c82:	693a      	ldr	r2, [r7, #16]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	22a0      	movs	r2, #160	@ 0xa0
 8005c8c:	4393      	bics	r3, r2
 8005c8e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	011b      	lsls	r3, r3, #4
 8005c94:	697a      	ldr	r2, [r7, #20]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	693a      	ldr	r2, [r7, #16]
 8005c9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	697a      	ldr	r2, [r7, #20]
 8005ca4:	621a      	str	r2, [r3, #32]
}
 8005ca6:	46c0      	nop			@ (mov r8, r8)
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	b006      	add	sp, #24
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	46c0      	nop			@ (mov r8, r8)
 8005cb0:	ffff0fff 	.word	0xffff0fff

08005cb4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b084      	sub	sp, #16
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	4a08      	ldr	r2, [pc, #32]	@ (8005ce8 <TIM_ITRx_SetConfig+0x34>)
 8005cc8:	4013      	ands	r3, r2
 8005cca:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ccc:	683a      	ldr	r2, [r7, #0]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	2207      	movs	r2, #7
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	68fa      	ldr	r2, [r7, #12]
 8005cdc:	609a      	str	r2, [r3, #8]
}
 8005cde:	46c0      	nop			@ (mov r8, r8)
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	b004      	add	sp, #16
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	46c0      	nop			@ (mov r8, r8)
 8005ce8:	ffcfff8f 	.word	0xffcfff8f

08005cec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b086      	sub	sp, #24
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	60b9      	str	r1, [r7, #8]
 8005cf6:	607a      	str	r2, [r7, #4]
 8005cf8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	4a09      	ldr	r2, [pc, #36]	@ (8005d28 <TIM_ETR_SetConfig+0x3c>)
 8005d04:	4013      	ands	r3, r2
 8005d06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	021a      	lsls	r2, r3, #8
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	431a      	orrs	r2, r3
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	697a      	ldr	r2, [r7, #20]
 8005d1e:	609a      	str	r2, [r3, #8]
}
 8005d20:	46c0      	nop			@ (mov r8, r8)
 8005d22:	46bd      	mov	sp, r7
 8005d24:	b006      	add	sp, #24
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	ffff00ff 	.word	0xffff00ff

08005d2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	223c      	movs	r2, #60	@ 0x3c
 8005d3a:	5c9b      	ldrb	r3, [r3, r2]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d101      	bne.n	8005d44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d40:	2302      	movs	r3, #2
 8005d42:	e04a      	b.n	8005dda <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	223c      	movs	r2, #60	@ 0x3c
 8005d48:	2101      	movs	r1, #1
 8005d4a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	223d      	movs	r2, #61	@ 0x3d
 8005d50:	2102      	movs	r1, #2
 8005d52:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a1e      	ldr	r2, [pc, #120]	@ (8005de4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d108      	bne.n	8005d80 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	4a1d      	ldr	r2, [pc, #116]	@ (8005de8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8005d72:	4013      	ands	r3, r2
 8005d74:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	68fa      	ldr	r2, [r7, #12]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2270      	movs	r2, #112	@ 0x70
 8005d84:	4393      	bics	r3, r2
 8005d86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a11      	ldr	r2, [pc, #68]	@ (8005de4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d004      	beq.n	8005dae <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a10      	ldr	r2, [pc, #64]	@ (8005dec <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d10c      	bne.n	8005dc8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	2280      	movs	r2, #128	@ 0x80
 8005db2:	4393      	bics	r3, r2
 8005db4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	68ba      	ldr	r2, [r7, #8]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	68ba      	ldr	r2, [r7, #8]
 8005dc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	223d      	movs	r2, #61	@ 0x3d
 8005dcc:	2101      	movs	r1, #1
 8005dce:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	223c      	movs	r2, #60	@ 0x3c
 8005dd4:	2100      	movs	r1, #0
 8005dd6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005dd8:	2300      	movs	r3, #0
}
 8005dda:	0018      	movs	r0, r3
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	b004      	add	sp, #16
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	46c0      	nop			@ (mov r8, r8)
 8005de4:	40012c00 	.word	0x40012c00
 8005de8:	ff0fffff 	.word	0xff0fffff
 8005dec:	40000400 	.word	0x40000400

08005df0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b082      	sub	sp, #8
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d101      	bne.n	8005e02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e046      	b.n	8005e90 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2288      	movs	r2, #136	@ 0x88
 8005e06:	589b      	ldr	r3, [r3, r2]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d107      	bne.n	8005e1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2284      	movs	r2, #132	@ 0x84
 8005e10:	2100      	movs	r1, #0
 8005e12:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	0018      	movs	r0, r3
 8005e18:	f7fc fdea 	bl	80029f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2288      	movs	r2, #136	@ 0x88
 8005e20:	2124      	movs	r1, #36	@ 0x24
 8005e22:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2101      	movs	r1, #1
 8005e30:	438a      	bics	r2, r1
 8005e32:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d003      	beq.n	8005e44 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	0018      	movs	r0, r3
 8005e40:	f000 fd80 	bl	8006944 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	0018      	movs	r0, r3
 8005e48:	f000 fc12 	bl	8006670 <UART_SetConfig>
 8005e4c:	0003      	movs	r3, r0
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d101      	bne.n	8005e56 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e01c      	b.n	8005e90 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	685a      	ldr	r2, [r3, #4]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	490d      	ldr	r1, [pc, #52]	@ (8005e98 <HAL_UART_Init+0xa8>)
 8005e62:	400a      	ands	r2, r1
 8005e64:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	689a      	ldr	r2, [r3, #8]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	212a      	movs	r1, #42	@ 0x2a
 8005e72:	438a      	bics	r2, r1
 8005e74:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2101      	movs	r1, #1
 8005e82:	430a      	orrs	r2, r1
 8005e84:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	0018      	movs	r0, r3
 8005e8a:	f000 fe0f 	bl	8006aac <UART_CheckIdleState>
 8005e8e:	0003      	movs	r3, r0
}
 8005e90:	0018      	movs	r0, r3
 8005e92:	46bd      	mov	sp, r7
 8005e94:	b002      	add	sp, #8
 8005e96:	bd80      	pop	{r7, pc}
 8005e98:	ffffb7ff 	.word	0xffffb7ff

08005e9c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b08a      	sub	sp, #40	@ 0x28
 8005ea0:	af02      	add	r7, sp, #8
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	603b      	str	r3, [r7, #0]
 8005ea8:	1dbb      	adds	r3, r7, #6
 8005eaa:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2288      	movs	r2, #136	@ 0x88
 8005eb0:	589b      	ldr	r3, [r3, r2]
 8005eb2:	2b20      	cmp	r3, #32
 8005eb4:	d000      	beq.n	8005eb8 <HAL_UART_Transmit+0x1c>
 8005eb6:	e090      	b.n	8005fda <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d003      	beq.n	8005ec6 <HAL_UART_Transmit+0x2a>
 8005ebe:	1dbb      	adds	r3, r7, #6
 8005ec0:	881b      	ldrh	r3, [r3, #0]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d101      	bne.n	8005eca <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e088      	b.n	8005fdc <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	689a      	ldr	r2, [r3, #8]
 8005ece:	2380      	movs	r3, #128	@ 0x80
 8005ed0:	015b      	lsls	r3, r3, #5
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d109      	bne.n	8005eea <HAL_UART_Transmit+0x4e>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d105      	bne.n	8005eea <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	4013      	ands	r3, r2
 8005ee4:	d001      	beq.n	8005eea <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e078      	b.n	8005fdc <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2290      	movs	r2, #144	@ 0x90
 8005eee:	2100      	movs	r1, #0
 8005ef0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2288      	movs	r2, #136	@ 0x88
 8005ef6:	2121      	movs	r1, #33	@ 0x21
 8005ef8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005efa:	f7fc feb7 	bl	8002c6c <HAL_GetTick>
 8005efe:	0003      	movs	r3, r0
 8005f00:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	1dba      	adds	r2, r7, #6
 8005f06:	2154      	movs	r1, #84	@ 0x54
 8005f08:	8812      	ldrh	r2, [r2, #0]
 8005f0a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	1dba      	adds	r2, r7, #6
 8005f10:	2156      	movs	r1, #86	@ 0x56
 8005f12:	8812      	ldrh	r2, [r2, #0]
 8005f14:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	689a      	ldr	r2, [r3, #8]
 8005f1a:	2380      	movs	r3, #128	@ 0x80
 8005f1c:	015b      	lsls	r3, r3, #5
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	d108      	bne.n	8005f34 <HAL_UART_Transmit+0x98>
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	691b      	ldr	r3, [r3, #16]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d104      	bne.n	8005f34 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	61bb      	str	r3, [r7, #24]
 8005f32:	e003      	b.n	8005f3c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f3c:	e030      	b.n	8005fa0 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f3e:	697a      	ldr	r2, [r7, #20]
 8005f40:	68f8      	ldr	r0, [r7, #12]
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	9300      	str	r3, [sp, #0]
 8005f46:	0013      	movs	r3, r2
 8005f48:	2200      	movs	r2, #0
 8005f4a:	2180      	movs	r1, #128	@ 0x80
 8005f4c:	f000 fe58 	bl	8006c00 <UART_WaitOnFlagUntilTimeout>
 8005f50:	1e03      	subs	r3, r0, #0
 8005f52:	d005      	beq.n	8005f60 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2288      	movs	r2, #136	@ 0x88
 8005f58:	2120      	movs	r1, #32
 8005f5a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	e03d      	b.n	8005fdc <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d10b      	bne.n	8005f7e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	881b      	ldrh	r3, [r3, #0]
 8005f6a:	001a      	movs	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	05d2      	lsls	r2, r2, #23
 8005f72:	0dd2      	lsrs	r2, r2, #23
 8005f74:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f76:	69bb      	ldr	r3, [r7, #24]
 8005f78:	3302      	adds	r3, #2
 8005f7a:	61bb      	str	r3, [r7, #24]
 8005f7c:	e007      	b.n	8005f8e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f7e:	69fb      	ldr	r3, [r7, #28]
 8005f80:	781a      	ldrb	r2, [r3, #0]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2256      	movs	r2, #86	@ 0x56
 8005f92:	5a9b      	ldrh	r3, [r3, r2]
 8005f94:	b29b      	uxth	r3, r3
 8005f96:	3b01      	subs	r3, #1
 8005f98:	b299      	uxth	r1, r3
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2256      	movs	r2, #86	@ 0x56
 8005f9e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2256      	movs	r2, #86	@ 0x56
 8005fa4:	5a9b      	ldrh	r3, [r3, r2]
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d1c8      	bne.n	8005f3e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005fac:	697a      	ldr	r2, [r7, #20]
 8005fae:	68f8      	ldr	r0, [r7, #12]
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	9300      	str	r3, [sp, #0]
 8005fb4:	0013      	movs	r3, r2
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	2140      	movs	r1, #64	@ 0x40
 8005fba:	f000 fe21 	bl	8006c00 <UART_WaitOnFlagUntilTimeout>
 8005fbe:	1e03      	subs	r3, r0, #0
 8005fc0:	d005      	beq.n	8005fce <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2288      	movs	r2, #136	@ 0x88
 8005fc6:	2120      	movs	r1, #32
 8005fc8:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e006      	b.n	8005fdc <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2288      	movs	r2, #136	@ 0x88
 8005fd2:	2120      	movs	r1, #32
 8005fd4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	e000      	b.n	8005fdc <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8005fda:	2302      	movs	r3, #2
  }
}
 8005fdc:	0018      	movs	r0, r3
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	b008      	add	sp, #32
 8005fe2:	bd80      	pop	{r7, pc}

08005fe4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005fe4:	b5b0      	push	{r4, r5, r7, lr}
 8005fe6:	b0aa      	sub	sp, #168	@ 0xa8
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	69db      	ldr	r3, [r3, #28]
 8005ff2:	22a4      	movs	r2, #164	@ 0xa4
 8005ff4:	18b9      	adds	r1, r7, r2
 8005ff6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	20a0      	movs	r0, #160	@ 0xa0
 8006000:	1839      	adds	r1, r7, r0
 8006002:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	249c      	movs	r4, #156	@ 0x9c
 800600c:	1939      	adds	r1, r7, r4
 800600e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006010:	0011      	movs	r1, r2
 8006012:	18bb      	adds	r3, r7, r2
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4aa2      	ldr	r2, [pc, #648]	@ (80062a0 <HAL_UART_IRQHandler+0x2bc>)
 8006018:	4013      	ands	r3, r2
 800601a:	2298      	movs	r2, #152	@ 0x98
 800601c:	18bd      	adds	r5, r7, r2
 800601e:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8006020:	18bb      	adds	r3, r7, r2
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d11a      	bne.n	800605e <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006028:	187b      	adds	r3, r7, r1
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2220      	movs	r2, #32
 800602e:	4013      	ands	r3, r2
 8006030:	d015      	beq.n	800605e <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006032:	183b      	adds	r3, r7, r0
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2220      	movs	r2, #32
 8006038:	4013      	ands	r3, r2
 800603a:	d105      	bne.n	8006048 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800603c:	193b      	adds	r3, r7, r4
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	2380      	movs	r3, #128	@ 0x80
 8006042:	055b      	lsls	r3, r3, #21
 8006044:	4013      	ands	r3, r2
 8006046:	d00a      	beq.n	800605e <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800604c:	2b00      	cmp	r3, #0
 800604e:	d100      	bne.n	8006052 <HAL_UART_IRQHandler+0x6e>
 8006050:	e2dc      	b.n	800660c <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	0010      	movs	r0, r2
 800605a:	4798      	blx	r3
      }
      return;
 800605c:	e2d6      	b.n	800660c <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800605e:	2398      	movs	r3, #152	@ 0x98
 8006060:	18fb      	adds	r3, r7, r3
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d100      	bne.n	800606a <HAL_UART_IRQHandler+0x86>
 8006068:	e122      	b.n	80062b0 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800606a:	239c      	movs	r3, #156	@ 0x9c
 800606c:	18fb      	adds	r3, r7, r3
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a8c      	ldr	r2, [pc, #560]	@ (80062a4 <HAL_UART_IRQHandler+0x2c0>)
 8006072:	4013      	ands	r3, r2
 8006074:	d106      	bne.n	8006084 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006076:	23a0      	movs	r3, #160	@ 0xa0
 8006078:	18fb      	adds	r3, r7, r3
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a8a      	ldr	r2, [pc, #552]	@ (80062a8 <HAL_UART_IRQHandler+0x2c4>)
 800607e:	4013      	ands	r3, r2
 8006080:	d100      	bne.n	8006084 <HAL_UART_IRQHandler+0xa0>
 8006082:	e115      	b.n	80062b0 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006084:	23a4      	movs	r3, #164	@ 0xa4
 8006086:	18fb      	adds	r3, r7, r3
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	2201      	movs	r2, #1
 800608c:	4013      	ands	r3, r2
 800608e:	d012      	beq.n	80060b6 <HAL_UART_IRQHandler+0xd2>
 8006090:	23a0      	movs	r3, #160	@ 0xa0
 8006092:	18fb      	adds	r3, r7, r3
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	2380      	movs	r3, #128	@ 0x80
 8006098:	005b      	lsls	r3, r3, #1
 800609a:	4013      	ands	r3, r2
 800609c:	d00b      	beq.n	80060b6 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2201      	movs	r2, #1
 80060a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2290      	movs	r2, #144	@ 0x90
 80060aa:	589b      	ldr	r3, [r3, r2]
 80060ac:	2201      	movs	r2, #1
 80060ae:	431a      	orrs	r2, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2190      	movs	r1, #144	@ 0x90
 80060b4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060b6:	23a4      	movs	r3, #164	@ 0xa4
 80060b8:	18fb      	adds	r3, r7, r3
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2202      	movs	r2, #2
 80060be:	4013      	ands	r3, r2
 80060c0:	d011      	beq.n	80060e6 <HAL_UART_IRQHandler+0x102>
 80060c2:	239c      	movs	r3, #156	@ 0x9c
 80060c4:	18fb      	adds	r3, r7, r3
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2201      	movs	r2, #1
 80060ca:	4013      	ands	r3, r2
 80060cc:	d00b      	beq.n	80060e6 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2202      	movs	r2, #2
 80060d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2290      	movs	r2, #144	@ 0x90
 80060da:	589b      	ldr	r3, [r3, r2]
 80060dc:	2204      	movs	r2, #4
 80060de:	431a      	orrs	r2, r3
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2190      	movs	r1, #144	@ 0x90
 80060e4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060e6:	23a4      	movs	r3, #164	@ 0xa4
 80060e8:	18fb      	adds	r3, r7, r3
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2204      	movs	r2, #4
 80060ee:	4013      	ands	r3, r2
 80060f0:	d011      	beq.n	8006116 <HAL_UART_IRQHandler+0x132>
 80060f2:	239c      	movs	r3, #156	@ 0x9c
 80060f4:	18fb      	adds	r3, r7, r3
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2201      	movs	r2, #1
 80060fa:	4013      	ands	r3, r2
 80060fc:	d00b      	beq.n	8006116 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2204      	movs	r2, #4
 8006104:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2290      	movs	r2, #144	@ 0x90
 800610a:	589b      	ldr	r3, [r3, r2]
 800610c:	2202      	movs	r2, #2
 800610e:	431a      	orrs	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2190      	movs	r1, #144	@ 0x90
 8006114:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006116:	23a4      	movs	r3, #164	@ 0xa4
 8006118:	18fb      	adds	r3, r7, r3
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2208      	movs	r2, #8
 800611e:	4013      	ands	r3, r2
 8006120:	d017      	beq.n	8006152 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006122:	23a0      	movs	r3, #160	@ 0xa0
 8006124:	18fb      	adds	r3, r7, r3
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	2220      	movs	r2, #32
 800612a:	4013      	ands	r3, r2
 800612c:	d105      	bne.n	800613a <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800612e:	239c      	movs	r3, #156	@ 0x9c
 8006130:	18fb      	adds	r3, r7, r3
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a5b      	ldr	r2, [pc, #364]	@ (80062a4 <HAL_UART_IRQHandler+0x2c0>)
 8006136:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006138:	d00b      	beq.n	8006152 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2208      	movs	r2, #8
 8006140:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2290      	movs	r2, #144	@ 0x90
 8006146:	589b      	ldr	r3, [r3, r2]
 8006148:	2208      	movs	r2, #8
 800614a:	431a      	orrs	r2, r3
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2190      	movs	r1, #144	@ 0x90
 8006150:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006152:	23a4      	movs	r3, #164	@ 0xa4
 8006154:	18fb      	adds	r3, r7, r3
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	2380      	movs	r3, #128	@ 0x80
 800615a:	011b      	lsls	r3, r3, #4
 800615c:	4013      	ands	r3, r2
 800615e:	d013      	beq.n	8006188 <HAL_UART_IRQHandler+0x1a4>
 8006160:	23a0      	movs	r3, #160	@ 0xa0
 8006162:	18fb      	adds	r3, r7, r3
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	2380      	movs	r3, #128	@ 0x80
 8006168:	04db      	lsls	r3, r3, #19
 800616a:	4013      	ands	r3, r2
 800616c:	d00c      	beq.n	8006188 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	2280      	movs	r2, #128	@ 0x80
 8006174:	0112      	lsls	r2, r2, #4
 8006176:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2290      	movs	r2, #144	@ 0x90
 800617c:	589b      	ldr	r3, [r3, r2]
 800617e:	2220      	movs	r2, #32
 8006180:	431a      	orrs	r2, r3
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2190      	movs	r1, #144	@ 0x90
 8006186:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2290      	movs	r2, #144	@ 0x90
 800618c:	589b      	ldr	r3, [r3, r2]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d100      	bne.n	8006194 <HAL_UART_IRQHandler+0x1b0>
 8006192:	e23d      	b.n	8006610 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006194:	23a4      	movs	r3, #164	@ 0xa4
 8006196:	18fb      	adds	r3, r7, r3
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	2220      	movs	r2, #32
 800619c:	4013      	ands	r3, r2
 800619e:	d015      	beq.n	80061cc <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80061a0:	23a0      	movs	r3, #160	@ 0xa0
 80061a2:	18fb      	adds	r3, r7, r3
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2220      	movs	r2, #32
 80061a8:	4013      	ands	r3, r2
 80061aa:	d106      	bne.n	80061ba <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80061ac:	239c      	movs	r3, #156	@ 0x9c
 80061ae:	18fb      	adds	r3, r7, r3
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	2380      	movs	r3, #128	@ 0x80
 80061b4:	055b      	lsls	r3, r3, #21
 80061b6:	4013      	ands	r3, r2
 80061b8:	d008      	beq.n	80061cc <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d004      	beq.n	80061cc <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061c6:	687a      	ldr	r2, [r7, #4]
 80061c8:	0010      	movs	r0, r2
 80061ca:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2290      	movs	r2, #144	@ 0x90
 80061d0:	589b      	ldr	r3, [r3, r2]
 80061d2:	2194      	movs	r1, #148	@ 0x94
 80061d4:	187a      	adds	r2, r7, r1
 80061d6:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	2240      	movs	r2, #64	@ 0x40
 80061e0:	4013      	ands	r3, r2
 80061e2:	2b40      	cmp	r3, #64	@ 0x40
 80061e4:	d004      	beq.n	80061f0 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80061e6:	187b      	adds	r3, r7, r1
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	2228      	movs	r2, #40	@ 0x28
 80061ec:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80061ee:	d04c      	beq.n	800628a <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	0018      	movs	r0, r3
 80061f4:	f000 fe5a 	bl	8006eac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	2240      	movs	r2, #64	@ 0x40
 8006200:	4013      	ands	r3, r2
 8006202:	2b40      	cmp	r3, #64	@ 0x40
 8006204:	d13c      	bne.n	8006280 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006206:	f3ef 8310 	mrs	r3, PRIMASK
 800620a:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800620c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800620e:	2090      	movs	r0, #144	@ 0x90
 8006210:	183a      	adds	r2, r7, r0
 8006212:	6013      	str	r3, [r2, #0]
 8006214:	2301      	movs	r3, #1
 8006216:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006218:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800621a:	f383 8810 	msr	PRIMASK, r3
}
 800621e:	46c0      	nop			@ (mov r8, r8)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	689a      	ldr	r2, [r3, #8]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	2140      	movs	r1, #64	@ 0x40
 800622c:	438a      	bics	r2, r1
 800622e:	609a      	str	r2, [r3, #8]
 8006230:	183b      	adds	r3, r7, r0
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006236:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006238:	f383 8810 	msr	PRIMASK, r3
}
 800623c:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2280      	movs	r2, #128	@ 0x80
 8006242:	589b      	ldr	r3, [r3, r2]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d016      	beq.n	8006276 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2280      	movs	r2, #128	@ 0x80
 800624c:	589b      	ldr	r3, [r3, r2]
 800624e:	4a17      	ldr	r2, [pc, #92]	@ (80062ac <HAL_UART_IRQHandler+0x2c8>)
 8006250:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2280      	movs	r2, #128	@ 0x80
 8006256:	589b      	ldr	r3, [r3, r2]
 8006258:	0018      	movs	r0, r3
 800625a:	f7fd ffdd 	bl	8004218 <HAL_DMA_Abort_IT>
 800625e:	1e03      	subs	r3, r0, #0
 8006260:	d01c      	beq.n	800629c <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2280      	movs	r2, #128	@ 0x80
 8006266:	589b      	ldr	r3, [r3, r2]
 8006268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	2180      	movs	r1, #128	@ 0x80
 800626e:	5852      	ldr	r2, [r2, r1]
 8006270:	0010      	movs	r0, r2
 8006272:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006274:	e012      	b.n	800629c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	0018      	movs	r0, r3
 800627a:	f000 f9f1 	bl	8006660 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800627e:	e00d      	b.n	800629c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	0018      	movs	r0, r3
 8006284:	f000 f9ec 	bl	8006660 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006288:	e008      	b.n	800629c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	0018      	movs	r0, r3
 800628e:	f000 f9e7 	bl	8006660 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2290      	movs	r2, #144	@ 0x90
 8006296:	2100      	movs	r1, #0
 8006298:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800629a:	e1b9      	b.n	8006610 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800629c:	46c0      	nop			@ (mov r8, r8)
    return;
 800629e:	e1b7      	b.n	8006610 <HAL_UART_IRQHandler+0x62c>
 80062a0:	0000080f 	.word	0x0000080f
 80062a4:	10000001 	.word	0x10000001
 80062a8:	04000120 	.word	0x04000120
 80062ac:	08007171 	.word	0x08007171

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d000      	beq.n	80062ba <HAL_UART_IRQHandler+0x2d6>
 80062b8:	e13e      	b.n	8006538 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80062ba:	23a4      	movs	r3, #164	@ 0xa4
 80062bc:	18fb      	adds	r3, r7, r3
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2210      	movs	r2, #16
 80062c2:	4013      	ands	r3, r2
 80062c4:	d100      	bne.n	80062c8 <HAL_UART_IRQHandler+0x2e4>
 80062c6:	e137      	b.n	8006538 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80062c8:	23a0      	movs	r3, #160	@ 0xa0
 80062ca:	18fb      	adds	r3, r7, r3
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2210      	movs	r2, #16
 80062d0:	4013      	ands	r3, r2
 80062d2:	d100      	bne.n	80062d6 <HAL_UART_IRQHandler+0x2f2>
 80062d4:	e130      	b.n	8006538 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	2210      	movs	r2, #16
 80062dc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	2240      	movs	r2, #64	@ 0x40
 80062e6:	4013      	ands	r3, r2
 80062e8:	2b40      	cmp	r3, #64	@ 0x40
 80062ea:	d000      	beq.n	80062ee <HAL_UART_IRQHandler+0x30a>
 80062ec:	e0a4      	b.n	8006438 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2280      	movs	r2, #128	@ 0x80
 80062f2:	589b      	ldr	r3, [r3, r2]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	685a      	ldr	r2, [r3, #4]
 80062f8:	217e      	movs	r1, #126	@ 0x7e
 80062fa:	187b      	adds	r3, r7, r1
 80062fc:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80062fe:	187b      	adds	r3, r7, r1
 8006300:	881b      	ldrh	r3, [r3, #0]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d100      	bne.n	8006308 <HAL_UART_IRQHandler+0x324>
 8006306:	e185      	b.n	8006614 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	225c      	movs	r2, #92	@ 0x5c
 800630c:	5a9b      	ldrh	r3, [r3, r2]
 800630e:	187a      	adds	r2, r7, r1
 8006310:	8812      	ldrh	r2, [r2, #0]
 8006312:	429a      	cmp	r2, r3
 8006314:	d300      	bcc.n	8006318 <HAL_UART_IRQHandler+0x334>
 8006316:	e17d      	b.n	8006614 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	187a      	adds	r2, r7, r1
 800631c:	215e      	movs	r1, #94	@ 0x5e
 800631e:	8812      	ldrh	r2, [r2, #0]
 8006320:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2280      	movs	r2, #128	@ 0x80
 8006326:	589b      	ldr	r3, [r3, r2]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2220      	movs	r2, #32
 800632e:	4013      	ands	r3, r2
 8006330:	d170      	bne.n	8006414 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006332:	f3ef 8310 	mrs	r3, PRIMASK
 8006336:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8006338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800633a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800633c:	2301      	movs	r3, #1
 800633e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006342:	f383 8810 	msr	PRIMASK, r3
}
 8006346:	46c0      	nop			@ (mov r8, r8)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	49b4      	ldr	r1, [pc, #720]	@ (8006624 <HAL_UART_IRQHandler+0x640>)
 8006354:	400a      	ands	r2, r1
 8006356:	601a      	str	r2, [r3, #0]
 8006358:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800635a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800635c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800635e:	f383 8810 	msr	PRIMASK, r3
}
 8006362:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006364:	f3ef 8310 	mrs	r3, PRIMASK
 8006368:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800636a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800636c:	677b      	str	r3, [r7, #116]	@ 0x74
 800636e:	2301      	movs	r3, #1
 8006370:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006372:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006374:	f383 8810 	msr	PRIMASK, r3
}
 8006378:	46c0      	nop			@ (mov r8, r8)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	689a      	ldr	r2, [r3, #8]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2101      	movs	r1, #1
 8006386:	438a      	bics	r2, r1
 8006388:	609a      	str	r2, [r3, #8]
 800638a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800638c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800638e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006390:	f383 8810 	msr	PRIMASK, r3
}
 8006394:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006396:	f3ef 8310 	mrs	r3, PRIMASK
 800639a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800639c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800639e:	673b      	str	r3, [r7, #112]	@ 0x70
 80063a0:	2301      	movs	r3, #1
 80063a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063a6:	f383 8810 	msr	PRIMASK, r3
}
 80063aa:	46c0      	nop			@ (mov r8, r8)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	689a      	ldr	r2, [r3, #8]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2140      	movs	r1, #64	@ 0x40
 80063b8:	438a      	bics	r2, r1
 80063ba:	609a      	str	r2, [r3, #8]
 80063bc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80063be:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063c2:	f383 8810 	msr	PRIMASK, r3
}
 80063c6:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	228c      	movs	r2, #140	@ 0x8c
 80063cc:	2120      	movs	r1, #32
 80063ce:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063d6:	f3ef 8310 	mrs	r3, PRIMASK
 80063da:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80063dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80063e0:	2301      	movs	r3, #1
 80063e2:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80063e6:	f383 8810 	msr	PRIMASK, r3
}
 80063ea:	46c0      	nop			@ (mov r8, r8)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2110      	movs	r1, #16
 80063f8:	438a      	bics	r2, r1
 80063fa:	601a      	str	r2, [r3, #0]
 80063fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006400:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006402:	f383 8810 	msr	PRIMASK, r3
}
 8006406:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2280      	movs	r2, #128	@ 0x80
 800640c:	589b      	ldr	r3, [r3, r2]
 800640e:	0018      	movs	r0, r3
 8006410:	f7fd fea0 	bl	8004154 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2202      	movs	r2, #2
 8006418:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	225c      	movs	r2, #92	@ 0x5c
 800641e:	5a9a      	ldrh	r2, [r3, r2]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	215e      	movs	r1, #94	@ 0x5e
 8006424:	5a5b      	ldrh	r3, [r3, r1]
 8006426:	b29b      	uxth	r3, r3
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	b29a      	uxth	r2, r3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	0011      	movs	r1, r2
 8006430:	0018      	movs	r0, r3
 8006432:	f005 fd33 	bl	800be9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006436:	e0ed      	b.n	8006614 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	225c      	movs	r2, #92	@ 0x5c
 800643c:	5a99      	ldrh	r1, [r3, r2]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	225e      	movs	r2, #94	@ 0x5e
 8006442:	5a9b      	ldrh	r3, [r3, r2]
 8006444:	b29a      	uxth	r2, r3
 8006446:	208e      	movs	r0, #142	@ 0x8e
 8006448:	183b      	adds	r3, r7, r0
 800644a:	1a8a      	subs	r2, r1, r2
 800644c:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	225e      	movs	r2, #94	@ 0x5e
 8006452:	5a9b      	ldrh	r3, [r3, r2]
 8006454:	b29b      	uxth	r3, r3
 8006456:	2b00      	cmp	r3, #0
 8006458:	d100      	bne.n	800645c <HAL_UART_IRQHandler+0x478>
 800645a:	e0dd      	b.n	8006618 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 800645c:	183b      	adds	r3, r7, r0
 800645e:	881b      	ldrh	r3, [r3, #0]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d100      	bne.n	8006466 <HAL_UART_IRQHandler+0x482>
 8006464:	e0d8      	b.n	8006618 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006466:	f3ef 8310 	mrs	r3, PRIMASK
 800646a:	60fb      	str	r3, [r7, #12]
  return(result);
 800646c:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800646e:	2488      	movs	r4, #136	@ 0x88
 8006470:	193a      	adds	r2, r7, r4
 8006472:	6013      	str	r3, [r2, #0]
 8006474:	2301      	movs	r3, #1
 8006476:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	f383 8810 	msr	PRIMASK, r3
}
 800647e:	46c0      	nop			@ (mov r8, r8)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4967      	ldr	r1, [pc, #412]	@ (8006628 <HAL_UART_IRQHandler+0x644>)
 800648c:	400a      	ands	r2, r1
 800648e:	601a      	str	r2, [r3, #0]
 8006490:	193b      	adds	r3, r7, r4
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	f383 8810 	msr	PRIMASK, r3
}
 800649c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800649e:	f3ef 8310 	mrs	r3, PRIMASK
 80064a2:	61bb      	str	r3, [r7, #24]
  return(result);
 80064a4:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80064a6:	2484      	movs	r4, #132	@ 0x84
 80064a8:	193a      	adds	r2, r7, r4
 80064aa:	6013      	str	r3, [r2, #0]
 80064ac:	2301      	movs	r3, #1
 80064ae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	f383 8810 	msr	PRIMASK, r3
}
 80064b6:	46c0      	nop			@ (mov r8, r8)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	689a      	ldr	r2, [r3, #8]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	495a      	ldr	r1, [pc, #360]	@ (800662c <HAL_UART_IRQHandler+0x648>)
 80064c4:	400a      	ands	r2, r1
 80064c6:	609a      	str	r2, [r3, #8]
 80064c8:	193b      	adds	r3, r7, r4
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064ce:	6a3b      	ldr	r3, [r7, #32]
 80064d0:	f383 8810 	msr	PRIMASK, r3
}
 80064d4:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	228c      	movs	r2, #140	@ 0x8c
 80064da:	2120      	movs	r1, #32
 80064dc:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064ea:	f3ef 8310 	mrs	r3, PRIMASK
 80064ee:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80064f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064f2:	2480      	movs	r4, #128	@ 0x80
 80064f4:	193a      	adds	r2, r7, r4
 80064f6:	6013      	str	r3, [r2, #0]
 80064f8:	2301      	movs	r3, #1
 80064fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064fe:	f383 8810 	msr	PRIMASK, r3
}
 8006502:	46c0      	nop			@ (mov r8, r8)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	2110      	movs	r1, #16
 8006510:	438a      	bics	r2, r1
 8006512:	601a      	str	r2, [r3, #0]
 8006514:	193b      	adds	r3, r7, r4
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800651a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800651c:	f383 8810 	msr	PRIMASK, r3
}
 8006520:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2202      	movs	r2, #2
 8006526:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006528:	183b      	adds	r3, r7, r0
 800652a:	881a      	ldrh	r2, [r3, #0]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	0011      	movs	r1, r2
 8006530:	0018      	movs	r0, r3
 8006532:	f005 fcb3 	bl	800be9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006536:	e06f      	b.n	8006618 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006538:	23a4      	movs	r3, #164	@ 0xa4
 800653a:	18fb      	adds	r3, r7, r3
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	2380      	movs	r3, #128	@ 0x80
 8006540:	035b      	lsls	r3, r3, #13
 8006542:	4013      	ands	r3, r2
 8006544:	d010      	beq.n	8006568 <HAL_UART_IRQHandler+0x584>
 8006546:	239c      	movs	r3, #156	@ 0x9c
 8006548:	18fb      	adds	r3, r7, r3
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	2380      	movs	r3, #128	@ 0x80
 800654e:	03db      	lsls	r3, r3, #15
 8006550:	4013      	ands	r3, r2
 8006552:	d009      	beq.n	8006568 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	2280      	movs	r2, #128	@ 0x80
 800655a:	0352      	lsls	r2, r2, #13
 800655c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	0018      	movs	r0, r3
 8006562:	f000 fe48 	bl	80071f6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006566:	e05a      	b.n	800661e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006568:	23a4      	movs	r3, #164	@ 0xa4
 800656a:	18fb      	adds	r3, r7, r3
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2280      	movs	r2, #128	@ 0x80
 8006570:	4013      	ands	r3, r2
 8006572:	d016      	beq.n	80065a2 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006574:	23a0      	movs	r3, #160	@ 0xa0
 8006576:	18fb      	adds	r3, r7, r3
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	2280      	movs	r2, #128	@ 0x80
 800657c:	4013      	ands	r3, r2
 800657e:	d106      	bne.n	800658e <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006580:	239c      	movs	r3, #156	@ 0x9c
 8006582:	18fb      	adds	r3, r7, r3
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	2380      	movs	r3, #128	@ 0x80
 8006588:	041b      	lsls	r3, r3, #16
 800658a:	4013      	ands	r3, r2
 800658c:	d009      	beq.n	80065a2 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006592:	2b00      	cmp	r3, #0
 8006594:	d042      	beq.n	800661c <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	0010      	movs	r0, r2
 800659e:	4798      	blx	r3
    }
    return;
 80065a0:	e03c      	b.n	800661c <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80065a2:	23a4      	movs	r3, #164	@ 0xa4
 80065a4:	18fb      	adds	r3, r7, r3
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	2240      	movs	r2, #64	@ 0x40
 80065aa:	4013      	ands	r3, r2
 80065ac:	d00a      	beq.n	80065c4 <HAL_UART_IRQHandler+0x5e0>
 80065ae:	23a0      	movs	r3, #160	@ 0xa0
 80065b0:	18fb      	adds	r3, r7, r3
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	2240      	movs	r2, #64	@ 0x40
 80065b6:	4013      	ands	r3, r2
 80065b8:	d004      	beq.n	80065c4 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	0018      	movs	r0, r3
 80065be:	f000 fdee 	bl	800719e <UART_EndTransmit_IT>
    return;
 80065c2:	e02c      	b.n	800661e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80065c4:	23a4      	movs	r3, #164	@ 0xa4
 80065c6:	18fb      	adds	r3, r7, r3
 80065c8:	681a      	ldr	r2, [r3, #0]
 80065ca:	2380      	movs	r3, #128	@ 0x80
 80065cc:	041b      	lsls	r3, r3, #16
 80065ce:	4013      	ands	r3, r2
 80065d0:	d00b      	beq.n	80065ea <HAL_UART_IRQHandler+0x606>
 80065d2:	23a0      	movs	r3, #160	@ 0xa0
 80065d4:	18fb      	adds	r3, r7, r3
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	2380      	movs	r3, #128	@ 0x80
 80065da:	05db      	lsls	r3, r3, #23
 80065dc:	4013      	ands	r3, r2
 80065de:	d004      	beq.n	80065ea <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	0018      	movs	r0, r3
 80065e4:	f000 fe17 	bl	8007216 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80065e8:	e019      	b.n	800661e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80065ea:	23a4      	movs	r3, #164	@ 0xa4
 80065ec:	18fb      	adds	r3, r7, r3
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	2380      	movs	r3, #128	@ 0x80
 80065f2:	045b      	lsls	r3, r3, #17
 80065f4:	4013      	ands	r3, r2
 80065f6:	d012      	beq.n	800661e <HAL_UART_IRQHandler+0x63a>
 80065f8:	23a0      	movs	r3, #160	@ 0xa0
 80065fa:	18fb      	adds	r3, r7, r3
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	da0d      	bge.n	800661e <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	0018      	movs	r0, r3
 8006606:	f000 fdfe 	bl	8007206 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800660a:	e008      	b.n	800661e <HAL_UART_IRQHandler+0x63a>
      return;
 800660c:	46c0      	nop			@ (mov r8, r8)
 800660e:	e006      	b.n	800661e <HAL_UART_IRQHandler+0x63a>
    return;
 8006610:	46c0      	nop			@ (mov r8, r8)
 8006612:	e004      	b.n	800661e <HAL_UART_IRQHandler+0x63a>
      return;
 8006614:	46c0      	nop			@ (mov r8, r8)
 8006616:	e002      	b.n	800661e <HAL_UART_IRQHandler+0x63a>
      return;
 8006618:	46c0      	nop			@ (mov r8, r8)
 800661a:	e000      	b.n	800661e <HAL_UART_IRQHandler+0x63a>
    return;
 800661c:	46c0      	nop			@ (mov r8, r8)
  }
}
 800661e:	46bd      	mov	sp, r7
 8006620:	b02a      	add	sp, #168	@ 0xa8
 8006622:	bdb0      	pop	{r4, r5, r7, pc}
 8006624:	fffffeff 	.word	0xfffffeff
 8006628:	fffffedf 	.word	0xfffffedf
 800662c:	effffffe 	.word	0xeffffffe

08006630 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b082      	sub	sp, #8
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006638:	46c0      	nop			@ (mov r8, r8)
 800663a:	46bd      	mov	sp, r7
 800663c:	b002      	add	sp, #8
 800663e:	bd80      	pop	{r7, pc}

08006640 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b082      	sub	sp, #8
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006648:	46c0      	nop			@ (mov r8, r8)
 800664a:	46bd      	mov	sp, r7
 800664c:	b002      	add	sp, #8
 800664e:	bd80      	pop	{r7, pc}

08006650 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b082      	sub	sp, #8
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006658:	46c0      	nop			@ (mov r8, r8)
 800665a:	46bd      	mov	sp, r7
 800665c:	b002      	add	sp, #8
 800665e:	bd80      	pop	{r7, pc}

08006660 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b082      	sub	sp, #8
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006668:	46c0      	nop			@ (mov r8, r8)
 800666a:	46bd      	mov	sp, r7
 800666c:	b002      	add	sp, #8
 800666e:	bd80      	pop	{r7, pc}

08006670 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b088      	sub	sp, #32
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006678:	231a      	movs	r3, #26
 800667a:	18fb      	adds	r3, r7, r3
 800667c:	2200      	movs	r2, #0
 800667e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	689a      	ldr	r2, [r3, #8]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	691b      	ldr	r3, [r3, #16]
 8006688:	431a      	orrs	r2, r3
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	695b      	ldr	r3, [r3, #20]
 800668e:	431a      	orrs	r2, r3
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	69db      	ldr	r3, [r3, #28]
 8006694:	4313      	orrs	r3, r2
 8006696:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4aa1      	ldr	r2, [pc, #644]	@ (8006924 <UART_SetConfig+0x2b4>)
 80066a0:	4013      	ands	r3, r2
 80066a2:	0019      	movs	r1, r3
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	69fa      	ldr	r2, [r7, #28]
 80066aa:	430a      	orrs	r2, r1
 80066ac:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	4a9c      	ldr	r2, [pc, #624]	@ (8006928 <UART_SetConfig+0x2b8>)
 80066b6:	4013      	ands	r3, r2
 80066b8:	0019      	movs	r1, r3
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	68da      	ldr	r2, [r3, #12]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	430a      	orrs	r2, r1
 80066c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	699b      	ldr	r3, [r3, #24]
 80066ca:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6a1b      	ldr	r3, [r3, #32]
 80066d0:	69fa      	ldr	r2, [r7, #28]
 80066d2:	4313      	orrs	r3, r2
 80066d4:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	4a93      	ldr	r2, [pc, #588]	@ (800692c <UART_SetConfig+0x2bc>)
 80066de:	4013      	ands	r3, r2
 80066e0:	0019      	movs	r1, r3
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	69fa      	ldr	r2, [r7, #28]
 80066e8:	430a      	orrs	r2, r1
 80066ea:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066f2:	220f      	movs	r2, #15
 80066f4:	4393      	bics	r3, r2
 80066f6:	0019      	movs	r1, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	430a      	orrs	r2, r1
 8006702:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a89      	ldr	r2, [pc, #548]	@ (8006930 <UART_SetConfig+0x2c0>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d127      	bne.n	800675e <UART_SetConfig+0xee>
 800670e:	4b89      	ldr	r3, [pc, #548]	@ (8006934 <UART_SetConfig+0x2c4>)
 8006710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006712:	2203      	movs	r2, #3
 8006714:	4013      	ands	r3, r2
 8006716:	2b03      	cmp	r3, #3
 8006718:	d017      	beq.n	800674a <UART_SetConfig+0xda>
 800671a:	d81b      	bhi.n	8006754 <UART_SetConfig+0xe4>
 800671c:	2b02      	cmp	r3, #2
 800671e:	d00a      	beq.n	8006736 <UART_SetConfig+0xc6>
 8006720:	d818      	bhi.n	8006754 <UART_SetConfig+0xe4>
 8006722:	2b00      	cmp	r3, #0
 8006724:	d002      	beq.n	800672c <UART_SetConfig+0xbc>
 8006726:	2b01      	cmp	r3, #1
 8006728:	d00a      	beq.n	8006740 <UART_SetConfig+0xd0>
 800672a:	e013      	b.n	8006754 <UART_SetConfig+0xe4>
 800672c:	231b      	movs	r3, #27
 800672e:	18fb      	adds	r3, r7, r3
 8006730:	2200      	movs	r2, #0
 8006732:	701a      	strb	r2, [r3, #0]
 8006734:	e021      	b.n	800677a <UART_SetConfig+0x10a>
 8006736:	231b      	movs	r3, #27
 8006738:	18fb      	adds	r3, r7, r3
 800673a:	2202      	movs	r2, #2
 800673c:	701a      	strb	r2, [r3, #0]
 800673e:	e01c      	b.n	800677a <UART_SetConfig+0x10a>
 8006740:	231b      	movs	r3, #27
 8006742:	18fb      	adds	r3, r7, r3
 8006744:	2204      	movs	r2, #4
 8006746:	701a      	strb	r2, [r3, #0]
 8006748:	e017      	b.n	800677a <UART_SetConfig+0x10a>
 800674a:	231b      	movs	r3, #27
 800674c:	18fb      	adds	r3, r7, r3
 800674e:	2208      	movs	r2, #8
 8006750:	701a      	strb	r2, [r3, #0]
 8006752:	e012      	b.n	800677a <UART_SetConfig+0x10a>
 8006754:	231b      	movs	r3, #27
 8006756:	18fb      	adds	r3, r7, r3
 8006758:	2210      	movs	r2, #16
 800675a:	701a      	strb	r2, [r3, #0]
 800675c:	e00d      	b.n	800677a <UART_SetConfig+0x10a>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a75      	ldr	r2, [pc, #468]	@ (8006938 <UART_SetConfig+0x2c8>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d104      	bne.n	8006772 <UART_SetConfig+0x102>
 8006768:	231b      	movs	r3, #27
 800676a:	18fb      	adds	r3, r7, r3
 800676c:	2200      	movs	r2, #0
 800676e:	701a      	strb	r2, [r3, #0]
 8006770:	e003      	b.n	800677a <UART_SetConfig+0x10a>
 8006772:	231b      	movs	r3, #27
 8006774:	18fb      	adds	r3, r7, r3
 8006776:	2210      	movs	r2, #16
 8006778:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	69da      	ldr	r2, [r3, #28]
 800677e:	2380      	movs	r3, #128	@ 0x80
 8006780:	021b      	lsls	r3, r3, #8
 8006782:	429a      	cmp	r2, r3
 8006784:	d000      	beq.n	8006788 <UART_SetConfig+0x118>
 8006786:	e065      	b.n	8006854 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8006788:	231b      	movs	r3, #27
 800678a:	18fb      	adds	r3, r7, r3
 800678c:	781b      	ldrb	r3, [r3, #0]
 800678e:	2b08      	cmp	r3, #8
 8006790:	d015      	beq.n	80067be <UART_SetConfig+0x14e>
 8006792:	dc18      	bgt.n	80067c6 <UART_SetConfig+0x156>
 8006794:	2b04      	cmp	r3, #4
 8006796:	d00d      	beq.n	80067b4 <UART_SetConfig+0x144>
 8006798:	dc15      	bgt.n	80067c6 <UART_SetConfig+0x156>
 800679a:	2b00      	cmp	r3, #0
 800679c:	d002      	beq.n	80067a4 <UART_SetConfig+0x134>
 800679e:	2b02      	cmp	r3, #2
 80067a0:	d005      	beq.n	80067ae <UART_SetConfig+0x13e>
 80067a2:	e010      	b.n	80067c6 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067a4:	f7fe fefc 	bl	80055a0 <HAL_RCC_GetPCLK1Freq>
 80067a8:	0003      	movs	r3, r0
 80067aa:	617b      	str	r3, [r7, #20]
        break;
 80067ac:	e012      	b.n	80067d4 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067ae:	4b63      	ldr	r3, [pc, #396]	@ (800693c <UART_SetConfig+0x2cc>)
 80067b0:	617b      	str	r3, [r7, #20]
        break;
 80067b2:	e00f      	b.n	80067d4 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067b4:	f7fe fe68 	bl	8005488 <HAL_RCC_GetSysClockFreq>
 80067b8:	0003      	movs	r3, r0
 80067ba:	617b      	str	r3, [r7, #20]
        break;
 80067bc:	e00a      	b.n	80067d4 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067be:	2380      	movs	r3, #128	@ 0x80
 80067c0:	021b      	lsls	r3, r3, #8
 80067c2:	617b      	str	r3, [r7, #20]
        break;
 80067c4:	e006      	b.n	80067d4 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 80067c6:	2300      	movs	r3, #0
 80067c8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80067ca:	231a      	movs	r3, #26
 80067cc:	18fb      	adds	r3, r7, r3
 80067ce:	2201      	movs	r2, #1
 80067d0:	701a      	strb	r2, [r3, #0]
        break;
 80067d2:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d100      	bne.n	80067dc <UART_SetConfig+0x16c>
 80067da:	e08d      	b.n	80068f8 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80067e0:	4b57      	ldr	r3, [pc, #348]	@ (8006940 <UART_SetConfig+0x2d0>)
 80067e2:	0052      	lsls	r2, r2, #1
 80067e4:	5ad3      	ldrh	r3, [r2, r3]
 80067e6:	0019      	movs	r1, r3
 80067e8:	6978      	ldr	r0, [r7, #20]
 80067ea:	f7f9 fc91 	bl	8000110 <__udivsi3>
 80067ee:	0003      	movs	r3, r0
 80067f0:	005a      	lsls	r2, r3, #1
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	085b      	lsrs	r3, r3, #1
 80067f8:	18d2      	adds	r2, r2, r3
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	0019      	movs	r1, r3
 8006800:	0010      	movs	r0, r2
 8006802:	f7f9 fc85 	bl	8000110 <__udivsi3>
 8006806:	0003      	movs	r3, r0
 8006808:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	2b0f      	cmp	r3, #15
 800680e:	d91c      	bls.n	800684a <UART_SetConfig+0x1da>
 8006810:	693a      	ldr	r2, [r7, #16]
 8006812:	2380      	movs	r3, #128	@ 0x80
 8006814:	025b      	lsls	r3, r3, #9
 8006816:	429a      	cmp	r2, r3
 8006818:	d217      	bcs.n	800684a <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	b29a      	uxth	r2, r3
 800681e:	200e      	movs	r0, #14
 8006820:	183b      	adds	r3, r7, r0
 8006822:	210f      	movs	r1, #15
 8006824:	438a      	bics	r2, r1
 8006826:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	085b      	lsrs	r3, r3, #1
 800682c:	b29b      	uxth	r3, r3
 800682e:	2207      	movs	r2, #7
 8006830:	4013      	ands	r3, r2
 8006832:	b299      	uxth	r1, r3
 8006834:	183b      	adds	r3, r7, r0
 8006836:	183a      	adds	r2, r7, r0
 8006838:	8812      	ldrh	r2, [r2, #0]
 800683a:	430a      	orrs	r2, r1
 800683c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	183a      	adds	r2, r7, r0
 8006844:	8812      	ldrh	r2, [r2, #0]
 8006846:	60da      	str	r2, [r3, #12]
 8006848:	e056      	b.n	80068f8 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 800684a:	231a      	movs	r3, #26
 800684c:	18fb      	adds	r3, r7, r3
 800684e:	2201      	movs	r2, #1
 8006850:	701a      	strb	r2, [r3, #0]
 8006852:	e051      	b.n	80068f8 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006854:	231b      	movs	r3, #27
 8006856:	18fb      	adds	r3, r7, r3
 8006858:	781b      	ldrb	r3, [r3, #0]
 800685a:	2b08      	cmp	r3, #8
 800685c:	d015      	beq.n	800688a <UART_SetConfig+0x21a>
 800685e:	dc18      	bgt.n	8006892 <UART_SetConfig+0x222>
 8006860:	2b04      	cmp	r3, #4
 8006862:	d00d      	beq.n	8006880 <UART_SetConfig+0x210>
 8006864:	dc15      	bgt.n	8006892 <UART_SetConfig+0x222>
 8006866:	2b00      	cmp	r3, #0
 8006868:	d002      	beq.n	8006870 <UART_SetConfig+0x200>
 800686a:	2b02      	cmp	r3, #2
 800686c:	d005      	beq.n	800687a <UART_SetConfig+0x20a>
 800686e:	e010      	b.n	8006892 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006870:	f7fe fe96 	bl	80055a0 <HAL_RCC_GetPCLK1Freq>
 8006874:	0003      	movs	r3, r0
 8006876:	617b      	str	r3, [r7, #20]
        break;
 8006878:	e012      	b.n	80068a0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800687a:	4b30      	ldr	r3, [pc, #192]	@ (800693c <UART_SetConfig+0x2cc>)
 800687c:	617b      	str	r3, [r7, #20]
        break;
 800687e:	e00f      	b.n	80068a0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006880:	f7fe fe02 	bl	8005488 <HAL_RCC_GetSysClockFreq>
 8006884:	0003      	movs	r3, r0
 8006886:	617b      	str	r3, [r7, #20]
        break;
 8006888:	e00a      	b.n	80068a0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800688a:	2380      	movs	r3, #128	@ 0x80
 800688c:	021b      	lsls	r3, r3, #8
 800688e:	617b      	str	r3, [r7, #20]
        break;
 8006890:	e006      	b.n	80068a0 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8006892:	2300      	movs	r3, #0
 8006894:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006896:	231a      	movs	r3, #26
 8006898:	18fb      	adds	r3, r7, r3
 800689a:	2201      	movs	r2, #1
 800689c:	701a      	strb	r2, [r3, #0]
        break;
 800689e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d028      	beq.n	80068f8 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80068aa:	4b25      	ldr	r3, [pc, #148]	@ (8006940 <UART_SetConfig+0x2d0>)
 80068ac:	0052      	lsls	r2, r2, #1
 80068ae:	5ad3      	ldrh	r3, [r2, r3]
 80068b0:	0019      	movs	r1, r3
 80068b2:	6978      	ldr	r0, [r7, #20]
 80068b4:	f7f9 fc2c 	bl	8000110 <__udivsi3>
 80068b8:	0003      	movs	r3, r0
 80068ba:	001a      	movs	r2, r3
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	085b      	lsrs	r3, r3, #1
 80068c2:	18d2      	adds	r2, r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	0019      	movs	r1, r3
 80068ca:	0010      	movs	r0, r2
 80068cc:	f7f9 fc20 	bl	8000110 <__udivsi3>
 80068d0:	0003      	movs	r3, r0
 80068d2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	2b0f      	cmp	r3, #15
 80068d8:	d90a      	bls.n	80068f0 <UART_SetConfig+0x280>
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	2380      	movs	r3, #128	@ 0x80
 80068de:	025b      	lsls	r3, r3, #9
 80068e0:	429a      	cmp	r2, r3
 80068e2:	d205      	bcs.n	80068f0 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	b29a      	uxth	r2, r3
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	60da      	str	r2, [r3, #12]
 80068ee:	e003      	b.n	80068f8 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 80068f0:	231a      	movs	r3, #26
 80068f2:	18fb      	adds	r3, r7, r3
 80068f4:	2201      	movs	r2, #1
 80068f6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	226a      	movs	r2, #106	@ 0x6a
 80068fc:	2101      	movs	r1, #1
 80068fe:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2268      	movs	r2, #104	@ 0x68
 8006904:	2101      	movs	r1, #1
 8006906:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006914:	231a      	movs	r3, #26
 8006916:	18fb      	adds	r3, r7, r3
 8006918:	781b      	ldrb	r3, [r3, #0]
}
 800691a:	0018      	movs	r0, r3
 800691c:	46bd      	mov	sp, r7
 800691e:	b008      	add	sp, #32
 8006920:	bd80      	pop	{r7, pc}
 8006922:	46c0      	nop			@ (mov r8, r8)
 8006924:	cfff69f3 	.word	0xcfff69f3
 8006928:	ffffcfff 	.word	0xffffcfff
 800692c:	11fff4ff 	.word	0x11fff4ff
 8006930:	40013800 	.word	0x40013800
 8006934:	40021000 	.word	0x40021000
 8006938:	40004400 	.word	0x40004400
 800693c:	00f42400 	.word	0x00f42400
 8006940:	0800d56c 	.word	0x0800d56c

08006944 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b082      	sub	sp, #8
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006950:	2208      	movs	r2, #8
 8006952:	4013      	ands	r3, r2
 8006954:	d00b      	beq.n	800696e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	4a4a      	ldr	r2, [pc, #296]	@ (8006a88 <UART_AdvFeatureConfig+0x144>)
 800695e:	4013      	ands	r3, r2
 8006960:	0019      	movs	r1, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	430a      	orrs	r2, r1
 800696c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006972:	2201      	movs	r2, #1
 8006974:	4013      	ands	r3, r2
 8006976:	d00b      	beq.n	8006990 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	4a43      	ldr	r2, [pc, #268]	@ (8006a8c <UART_AdvFeatureConfig+0x148>)
 8006980:	4013      	ands	r3, r2
 8006982:	0019      	movs	r1, r3
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	430a      	orrs	r2, r1
 800698e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006994:	2202      	movs	r2, #2
 8006996:	4013      	ands	r3, r2
 8006998:	d00b      	beq.n	80069b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	4a3b      	ldr	r2, [pc, #236]	@ (8006a90 <UART_AdvFeatureConfig+0x14c>)
 80069a2:	4013      	ands	r3, r2
 80069a4:	0019      	movs	r1, r3
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	430a      	orrs	r2, r1
 80069b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b6:	2204      	movs	r2, #4
 80069b8:	4013      	ands	r3, r2
 80069ba:	d00b      	beq.n	80069d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	4a34      	ldr	r2, [pc, #208]	@ (8006a94 <UART_AdvFeatureConfig+0x150>)
 80069c4:	4013      	ands	r3, r2
 80069c6:	0019      	movs	r1, r3
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	430a      	orrs	r2, r1
 80069d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069d8:	2210      	movs	r2, #16
 80069da:	4013      	ands	r3, r2
 80069dc:	d00b      	beq.n	80069f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	4a2c      	ldr	r2, [pc, #176]	@ (8006a98 <UART_AdvFeatureConfig+0x154>)
 80069e6:	4013      	ands	r3, r2
 80069e8:	0019      	movs	r1, r3
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	430a      	orrs	r2, r1
 80069f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069fa:	2220      	movs	r2, #32
 80069fc:	4013      	ands	r3, r2
 80069fe:	d00b      	beq.n	8006a18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	4a25      	ldr	r2, [pc, #148]	@ (8006a9c <UART_AdvFeatureConfig+0x158>)
 8006a08:	4013      	ands	r3, r2
 8006a0a:	0019      	movs	r1, r3
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	430a      	orrs	r2, r1
 8006a16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a1c:	2240      	movs	r2, #64	@ 0x40
 8006a1e:	4013      	ands	r3, r2
 8006a20:	d01d      	beq.n	8006a5e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	4a1d      	ldr	r2, [pc, #116]	@ (8006aa0 <UART_AdvFeatureConfig+0x15c>)
 8006a2a:	4013      	ands	r3, r2
 8006a2c:	0019      	movs	r1, r3
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	430a      	orrs	r2, r1
 8006a38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a3e:	2380      	movs	r3, #128	@ 0x80
 8006a40:	035b      	lsls	r3, r3, #13
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d10b      	bne.n	8006a5e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	4a15      	ldr	r2, [pc, #84]	@ (8006aa4 <UART_AdvFeatureConfig+0x160>)
 8006a4e:	4013      	ands	r3, r2
 8006a50:	0019      	movs	r1, r3
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	430a      	orrs	r2, r1
 8006a5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a62:	2280      	movs	r2, #128	@ 0x80
 8006a64:	4013      	ands	r3, r2
 8006a66:	d00b      	beq.n	8006a80 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	4a0e      	ldr	r2, [pc, #56]	@ (8006aa8 <UART_AdvFeatureConfig+0x164>)
 8006a70:	4013      	ands	r3, r2
 8006a72:	0019      	movs	r1, r3
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	430a      	orrs	r2, r1
 8006a7e:	605a      	str	r2, [r3, #4]
  }
}
 8006a80:	46c0      	nop			@ (mov r8, r8)
 8006a82:	46bd      	mov	sp, r7
 8006a84:	b002      	add	sp, #8
 8006a86:	bd80      	pop	{r7, pc}
 8006a88:	ffff7fff 	.word	0xffff7fff
 8006a8c:	fffdffff 	.word	0xfffdffff
 8006a90:	fffeffff 	.word	0xfffeffff
 8006a94:	fffbffff 	.word	0xfffbffff
 8006a98:	ffffefff 	.word	0xffffefff
 8006a9c:	ffffdfff 	.word	0xffffdfff
 8006aa0:	ffefffff 	.word	0xffefffff
 8006aa4:	ff9fffff 	.word	0xff9fffff
 8006aa8:	fff7ffff 	.word	0xfff7ffff

08006aac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b092      	sub	sp, #72	@ 0x48
 8006ab0:	af02      	add	r7, sp, #8
 8006ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2290      	movs	r2, #144	@ 0x90
 8006ab8:	2100      	movs	r1, #0
 8006aba:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006abc:	f7fc f8d6 	bl	8002c6c <HAL_GetTick>
 8006ac0:	0003      	movs	r3, r0
 8006ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	2208      	movs	r2, #8
 8006acc:	4013      	ands	r3, r2
 8006ace:	2b08      	cmp	r3, #8
 8006ad0:	d12d      	bne.n	8006b2e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ad4:	2280      	movs	r2, #128	@ 0x80
 8006ad6:	0391      	lsls	r1, r2, #14
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	4a47      	ldr	r2, [pc, #284]	@ (8006bf8 <UART_CheckIdleState+0x14c>)
 8006adc:	9200      	str	r2, [sp, #0]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f000 f88e 	bl	8006c00 <UART_WaitOnFlagUntilTimeout>
 8006ae4:	1e03      	subs	r3, r0, #0
 8006ae6:	d022      	beq.n	8006b2e <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ae8:	f3ef 8310 	mrs	r3, PRIMASK
 8006aec:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006af0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006af2:	2301      	movs	r3, #1
 8006af4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006af8:	f383 8810 	msr	PRIMASK, r3
}
 8006afc:	46c0      	nop			@ (mov r8, r8)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	2180      	movs	r1, #128	@ 0x80
 8006b0a:	438a      	bics	r2, r1
 8006b0c:	601a      	str	r2, [r3, #0]
 8006b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b14:	f383 8810 	msr	PRIMASK, r3
}
 8006b18:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2288      	movs	r2, #136	@ 0x88
 8006b1e:	2120      	movs	r1, #32
 8006b20:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2284      	movs	r2, #132	@ 0x84
 8006b26:	2100      	movs	r1, #0
 8006b28:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	e060      	b.n	8006bf0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	2204      	movs	r2, #4
 8006b36:	4013      	ands	r3, r2
 8006b38:	2b04      	cmp	r3, #4
 8006b3a:	d146      	bne.n	8006bca <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b3e:	2280      	movs	r2, #128	@ 0x80
 8006b40:	03d1      	lsls	r1, r2, #15
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	4a2c      	ldr	r2, [pc, #176]	@ (8006bf8 <UART_CheckIdleState+0x14c>)
 8006b46:	9200      	str	r2, [sp, #0]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f000 f859 	bl	8006c00 <UART_WaitOnFlagUntilTimeout>
 8006b4e:	1e03      	subs	r3, r0, #0
 8006b50:	d03b      	beq.n	8006bca <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b52:	f3ef 8310 	mrs	r3, PRIMASK
 8006b56:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b58:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	f383 8810 	msr	PRIMASK, r3
}
 8006b66:	46c0      	nop			@ (mov r8, r8)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4922      	ldr	r1, [pc, #136]	@ (8006bfc <UART_CheckIdleState+0x150>)
 8006b74:	400a      	ands	r2, r1
 8006b76:	601a      	str	r2, [r3, #0]
 8006b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b7a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	f383 8810 	msr	PRIMASK, r3
}
 8006b82:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b84:	f3ef 8310 	mrs	r3, PRIMASK
 8006b88:	61bb      	str	r3, [r7, #24]
  return(result);
 8006b8a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b8e:	2301      	movs	r3, #1
 8006b90:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b92:	69fb      	ldr	r3, [r7, #28]
 8006b94:	f383 8810 	msr	PRIMASK, r3
}
 8006b98:	46c0      	nop			@ (mov r8, r8)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	689a      	ldr	r2, [r3, #8]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	2101      	movs	r1, #1
 8006ba6:	438a      	bics	r2, r1
 8006ba8:	609a      	str	r2, [r3, #8]
 8006baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bac:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bae:	6a3b      	ldr	r3, [r7, #32]
 8006bb0:	f383 8810 	msr	PRIMASK, r3
}
 8006bb4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	228c      	movs	r2, #140	@ 0x8c
 8006bba:	2120      	movs	r1, #32
 8006bbc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2284      	movs	r2, #132	@ 0x84
 8006bc2:	2100      	movs	r1, #0
 8006bc4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	e012      	b.n	8006bf0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2288      	movs	r2, #136	@ 0x88
 8006bce:	2120      	movs	r1, #32
 8006bd0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	228c      	movs	r2, #140	@ 0x8c
 8006bd6:	2120      	movs	r1, #32
 8006bd8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2284      	movs	r2, #132	@ 0x84
 8006bea:	2100      	movs	r1, #0
 8006bec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006bee:	2300      	movs	r3, #0
}
 8006bf0:	0018      	movs	r0, r3
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	b010      	add	sp, #64	@ 0x40
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	01ffffff 	.word	0x01ffffff
 8006bfc:	fffffedf 	.word	0xfffffedf

08006c00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b084      	sub	sp, #16
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	603b      	str	r3, [r7, #0]
 8006c0c:	1dfb      	adds	r3, r7, #7
 8006c0e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c10:	e051      	b.n	8006cb6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c12:	69bb      	ldr	r3, [r7, #24]
 8006c14:	3301      	adds	r3, #1
 8006c16:	d04e      	beq.n	8006cb6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c18:	f7fc f828 	bl	8002c6c <HAL_GetTick>
 8006c1c:	0002      	movs	r2, r0
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	69ba      	ldr	r2, [r7, #24]
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d302      	bcc.n	8006c2e <UART_WaitOnFlagUntilTimeout+0x2e>
 8006c28:	69bb      	ldr	r3, [r7, #24]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d101      	bne.n	8006c32 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006c2e:	2303      	movs	r3, #3
 8006c30:	e051      	b.n	8006cd6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	2204      	movs	r2, #4
 8006c3a:	4013      	ands	r3, r2
 8006c3c:	d03b      	beq.n	8006cb6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	2b80      	cmp	r3, #128	@ 0x80
 8006c42:	d038      	beq.n	8006cb6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	2b40      	cmp	r3, #64	@ 0x40
 8006c48:	d035      	beq.n	8006cb6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	69db      	ldr	r3, [r3, #28]
 8006c50:	2208      	movs	r2, #8
 8006c52:	4013      	ands	r3, r2
 8006c54:	2b08      	cmp	r3, #8
 8006c56:	d111      	bne.n	8006c7c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	2208      	movs	r2, #8
 8006c5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	0018      	movs	r0, r3
 8006c64:	f000 f922 	bl	8006eac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2290      	movs	r2, #144	@ 0x90
 8006c6c:	2108      	movs	r1, #8
 8006c6e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2284      	movs	r2, #132	@ 0x84
 8006c74:	2100      	movs	r1, #0
 8006c76:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e02c      	b.n	8006cd6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	69da      	ldr	r2, [r3, #28]
 8006c82:	2380      	movs	r3, #128	@ 0x80
 8006c84:	011b      	lsls	r3, r3, #4
 8006c86:	401a      	ands	r2, r3
 8006c88:	2380      	movs	r3, #128	@ 0x80
 8006c8a:	011b      	lsls	r3, r3, #4
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d112      	bne.n	8006cb6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	2280      	movs	r2, #128	@ 0x80
 8006c96:	0112      	lsls	r2, r2, #4
 8006c98:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	0018      	movs	r0, r3
 8006c9e:	f000 f905 	bl	8006eac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2290      	movs	r2, #144	@ 0x90
 8006ca6:	2120      	movs	r1, #32
 8006ca8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2284      	movs	r2, #132	@ 0x84
 8006cae:	2100      	movs	r1, #0
 8006cb0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006cb2:	2303      	movs	r3, #3
 8006cb4:	e00f      	b.n	8006cd6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	69db      	ldr	r3, [r3, #28]
 8006cbc:	68ba      	ldr	r2, [r7, #8]
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	68ba      	ldr	r2, [r7, #8]
 8006cc2:	1ad3      	subs	r3, r2, r3
 8006cc4:	425a      	negs	r2, r3
 8006cc6:	4153      	adcs	r3, r2
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	001a      	movs	r2, r3
 8006ccc:	1dfb      	adds	r3, r7, #7
 8006cce:	781b      	ldrb	r3, [r3, #0]
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d09e      	beq.n	8006c12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	0018      	movs	r0, r3
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	b004      	add	sp, #16
 8006cdc:	bd80      	pop	{r7, pc}
	...

08006ce0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b090      	sub	sp, #64	@ 0x40
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	60f8      	str	r0, [r7, #12]
 8006ce8:	60b9      	str	r1, [r7, #8]
 8006cea:	1dbb      	adds	r3, r7, #6
 8006cec:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	68ba      	ldr	r2, [r7, #8]
 8006cf2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	1dba      	adds	r2, r7, #6
 8006cf8:	215c      	movs	r1, #92	@ 0x5c
 8006cfa:	8812      	ldrh	r2, [r2, #0]
 8006cfc:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2290      	movs	r2, #144	@ 0x90
 8006d02:	2100      	movs	r1, #0
 8006d04:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	228c      	movs	r2, #140	@ 0x8c
 8006d0a:	2122      	movs	r1, #34	@ 0x22
 8006d0c:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2280      	movs	r2, #128	@ 0x80
 8006d12:	589b      	ldr	r3, [r3, r2]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d02d      	beq.n	8006d74 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2280      	movs	r2, #128	@ 0x80
 8006d1c:	589b      	ldr	r3, [r3, r2]
 8006d1e:	4a40      	ldr	r2, [pc, #256]	@ (8006e20 <UART_Start_Receive_DMA+0x140>)
 8006d20:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2280      	movs	r2, #128	@ 0x80
 8006d26:	589b      	ldr	r3, [r3, r2]
 8006d28:	4a3e      	ldr	r2, [pc, #248]	@ (8006e24 <UART_Start_Receive_DMA+0x144>)
 8006d2a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2280      	movs	r2, #128	@ 0x80
 8006d30:	589b      	ldr	r3, [r3, r2]
 8006d32:	4a3d      	ldr	r2, [pc, #244]	@ (8006e28 <UART_Start_Receive_DMA+0x148>)
 8006d34:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2280      	movs	r2, #128	@ 0x80
 8006d3a:	589b      	ldr	r3, [r3, r2]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2280      	movs	r2, #128	@ 0x80
 8006d44:	5898      	ldr	r0, [r3, r2]
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	3324      	adds	r3, #36	@ 0x24
 8006d4c:	0019      	movs	r1, r3
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d52:	001a      	movs	r2, r3
 8006d54:	1dbb      	adds	r3, r7, #6
 8006d56:	881b      	ldrh	r3, [r3, #0]
 8006d58:	f7fd f976 	bl	8004048 <HAL_DMA_Start_IT>
 8006d5c:	1e03      	subs	r3, r0, #0
 8006d5e:	d009      	beq.n	8006d74 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2290      	movs	r2, #144	@ 0x90
 8006d64:	2110      	movs	r1, #16
 8006d66:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	228c      	movs	r2, #140	@ 0x8c
 8006d6c:	2120      	movs	r1, #32
 8006d6e:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8006d70:	2301      	movs	r3, #1
 8006d72:	e050      	b.n	8006e16 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	691b      	ldr	r3, [r3, #16]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d019      	beq.n	8006db0 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d7c:	f3ef 8310 	mrs	r3, PRIMASK
 8006d80:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8006d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d86:	2301      	movs	r3, #1
 8006d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d8c:	f383 8810 	msr	PRIMASK, r3
}
 8006d90:	46c0      	nop			@ (mov r8, r8)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2180      	movs	r1, #128	@ 0x80
 8006d9e:	0049      	lsls	r1, r1, #1
 8006da0:	430a      	orrs	r2, r1
 8006da2:	601a      	str	r2, [r3, #0]
 8006da4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006da6:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006daa:	f383 8810 	msr	PRIMASK, r3
}
 8006dae:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006db0:	f3ef 8310 	mrs	r3, PRIMASK
 8006db4:	613b      	str	r3, [r7, #16]
  return(result);
 8006db6:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006db8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006dba:	2301      	movs	r3, #1
 8006dbc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	f383 8810 	msr	PRIMASK, r3
}
 8006dc4:	46c0      	nop			@ (mov r8, r8)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	689a      	ldr	r2, [r3, #8]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2101      	movs	r1, #1
 8006dd2:	430a      	orrs	r2, r1
 8006dd4:	609a      	str	r2, [r3, #8]
 8006dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dd8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006dda:	69bb      	ldr	r3, [r7, #24]
 8006ddc:	f383 8810 	msr	PRIMASK, r3
}
 8006de0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006de2:	f3ef 8310 	mrs	r3, PRIMASK
 8006de6:	61fb      	str	r3, [r7, #28]
  return(result);
 8006de8:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dea:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dec:	2301      	movs	r3, #1
 8006dee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006df0:	6a3b      	ldr	r3, [r7, #32]
 8006df2:	f383 8810 	msr	PRIMASK, r3
}
 8006df6:	46c0      	nop			@ (mov r8, r8)
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	689a      	ldr	r2, [r3, #8]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	2140      	movs	r1, #64	@ 0x40
 8006e04:	430a      	orrs	r2, r1
 8006e06:	609a      	str	r2, [r3, #8]
 8006e08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e0a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0e:	f383 8810 	msr	PRIMASK, r3
}
 8006e12:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8006e14:	2300      	movs	r3, #0
}
 8006e16:	0018      	movs	r0, r3
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	b010      	add	sp, #64	@ 0x40
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	46c0      	nop			@ (mov r8, r8)
 8006e20:	08006f79 	.word	0x08006f79
 8006e24:	080070a9 	.word	0x080070a9
 8006e28:	080070eb 	.word	0x080070eb

08006e2c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b08a      	sub	sp, #40	@ 0x28
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e34:	f3ef 8310 	mrs	r3, PRIMASK
 8006e38:	60bb      	str	r3, [r7, #8]
  return(result);
 8006e3a:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006e3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e3e:	2301      	movs	r3, #1
 8006e40:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f383 8810 	msr	PRIMASK, r3
}
 8006e48:	46c0      	nop			@ (mov r8, r8)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	681a      	ldr	r2, [r3, #0]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	21c0      	movs	r1, #192	@ 0xc0
 8006e56:	438a      	bics	r2, r1
 8006e58:	601a      	str	r2, [r3, #0]
 8006e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e5c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	f383 8810 	msr	PRIMASK, r3
}
 8006e64:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e66:	f3ef 8310 	mrs	r3, PRIMASK
 8006e6a:	617b      	str	r3, [r7, #20]
  return(result);
 8006e6c:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006e6e:	623b      	str	r3, [r7, #32]
 8006e70:	2301      	movs	r3, #1
 8006e72:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e74:	69bb      	ldr	r3, [r7, #24]
 8006e76:	f383 8810 	msr	PRIMASK, r3
}
 8006e7a:	46c0      	nop			@ (mov r8, r8)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	689a      	ldr	r2, [r3, #8]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4908      	ldr	r1, [pc, #32]	@ (8006ea8 <UART_EndTxTransfer+0x7c>)
 8006e88:	400a      	ands	r2, r1
 8006e8a:	609a      	str	r2, [r3, #8]
 8006e8c:	6a3b      	ldr	r3, [r7, #32]
 8006e8e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e90:	69fb      	ldr	r3, [r7, #28]
 8006e92:	f383 8810 	msr	PRIMASK, r3
}
 8006e96:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2288      	movs	r2, #136	@ 0x88
 8006e9c:	2120      	movs	r1, #32
 8006e9e:	5099      	str	r1, [r3, r2]
}
 8006ea0:	46c0      	nop			@ (mov r8, r8)
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	b00a      	add	sp, #40	@ 0x28
 8006ea6:	bd80      	pop	{r7, pc}
 8006ea8:	ff7fffff 	.word	0xff7fffff

08006eac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b08e      	sub	sp, #56	@ 0x38
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006eb4:	f3ef 8310 	mrs	r3, PRIMASK
 8006eb8:	617b      	str	r3, [r7, #20]
  return(result);
 8006eba:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ebc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	f383 8810 	msr	PRIMASK, r3
}
 8006ec8:	46c0      	nop			@ (mov r8, r8)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4926      	ldr	r1, [pc, #152]	@ (8006f70 <UART_EndRxTransfer+0xc4>)
 8006ed6:	400a      	ands	r2, r1
 8006ed8:	601a      	str	r2, [r3, #0]
 8006eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006edc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ede:	69fb      	ldr	r3, [r7, #28]
 8006ee0:	f383 8810 	msr	PRIMASK, r3
}
 8006ee4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ee6:	f3ef 8310 	mrs	r3, PRIMASK
 8006eea:	623b      	str	r3, [r7, #32]
  return(result);
 8006eec:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006eee:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef6:	f383 8810 	msr	PRIMASK, r3
}
 8006efa:	46c0      	nop			@ (mov r8, r8)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	689a      	ldr	r2, [r3, #8]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	491b      	ldr	r1, [pc, #108]	@ (8006f74 <UART_EndRxTransfer+0xc8>)
 8006f08:	400a      	ands	r2, r1
 8006f0a:	609a      	str	r2, [r3, #8]
 8006f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f12:	f383 8810 	msr	PRIMASK, r3
}
 8006f16:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d118      	bne.n	8006f52 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f20:	f3ef 8310 	mrs	r3, PRIMASK
 8006f24:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f26:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f383 8810 	msr	PRIMASK, r3
}
 8006f34:	46c0      	nop			@ (mov r8, r8)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	2110      	movs	r1, #16
 8006f42:	438a      	bics	r2, r1
 8006f44:	601a      	str	r2, [r3, #0]
 8006f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f48:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	f383 8810 	msr	PRIMASK, r3
}
 8006f50:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	228c      	movs	r2, #140	@ 0x8c
 8006f56:	2120      	movs	r1, #32
 8006f58:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2200      	movs	r2, #0
 8006f64:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006f66:	46c0      	nop			@ (mov r8, r8)
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	b00e      	add	sp, #56	@ 0x38
 8006f6c:	bd80      	pop	{r7, pc}
 8006f6e:	46c0      	nop			@ (mov r8, r8)
 8006f70:	fffffedf 	.word	0xfffffedf
 8006f74:	effffffe 	.word	0xeffffffe

08006f78 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b094      	sub	sp, #80	@ 0x50
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f84:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	2220      	movs	r2, #32
 8006f8e:	4013      	ands	r3, r2
 8006f90:	d16f      	bne.n	8007072 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8006f92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f94:	225e      	movs	r2, #94	@ 0x5e
 8006f96:	2100      	movs	r1, #0
 8006f98:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f9a:	f3ef 8310 	mrs	r3, PRIMASK
 8006f9e:	61bb      	str	r3, [r7, #24]
  return(result);
 8006fa0:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fa2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	f383 8810 	msr	PRIMASK, r3
}
 8006fae:	46c0      	nop			@ (mov r8, r8)
 8006fb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	681a      	ldr	r2, [r3, #0]
 8006fb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	493a      	ldr	r1, [pc, #232]	@ (80070a4 <UART_DMAReceiveCplt+0x12c>)
 8006fbc:	400a      	ands	r2, r1
 8006fbe:	601a      	str	r2, [r3, #0]
 8006fc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fc2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fc4:	6a3b      	ldr	r3, [r7, #32]
 8006fc6:	f383 8810 	msr	PRIMASK, r3
}
 8006fca:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fcc:	f3ef 8310 	mrs	r3, PRIMASK
 8006fd0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fdc:	f383 8810 	msr	PRIMASK, r3
}
 8006fe0:	46c0      	nop			@ (mov r8, r8)
 8006fe2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	689a      	ldr	r2, [r3, #8]
 8006fe8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2101      	movs	r1, #1
 8006fee:	438a      	bics	r2, r1
 8006ff0:	609a      	str	r2, [r3, #8]
 8006ff2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ff8:	f383 8810 	msr	PRIMASK, r3
}
 8006ffc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ffe:	f3ef 8310 	mrs	r3, PRIMASK
 8007002:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8007004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007006:	643b      	str	r3, [r7, #64]	@ 0x40
 8007008:	2301      	movs	r3, #1
 800700a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800700c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800700e:	f383 8810 	msr	PRIMASK, r3
}
 8007012:	46c0      	nop			@ (mov r8, r8)
 8007014:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	689a      	ldr	r2, [r3, #8]
 800701a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	2140      	movs	r1, #64	@ 0x40
 8007020:	438a      	bics	r2, r1
 8007022:	609a      	str	r2, [r3, #8]
 8007024:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007026:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800702a:	f383 8810 	msr	PRIMASK, r3
}
 800702e:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007030:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007032:	228c      	movs	r2, #140	@ 0x8c
 8007034:	2120      	movs	r1, #32
 8007036:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007038:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800703a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800703c:	2b01      	cmp	r3, #1
 800703e:	d118      	bne.n	8007072 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007040:	f3ef 8310 	mrs	r3, PRIMASK
 8007044:	60fb      	str	r3, [r7, #12]
  return(result);
 8007046:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007048:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800704a:	2301      	movs	r3, #1
 800704c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	f383 8810 	msr	PRIMASK, r3
}
 8007054:	46c0      	nop			@ (mov r8, r8)
 8007056:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2110      	movs	r1, #16
 8007062:	438a      	bics	r2, r1
 8007064:	601a      	str	r2, [r3, #0]
 8007066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007068:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	f383 8810 	msr	PRIMASK, r3
}
 8007070:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007072:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007074:	2200      	movs	r2, #0
 8007076:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007078:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800707a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800707c:	2b01      	cmp	r3, #1
 800707e:	d108      	bne.n	8007092 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007080:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007082:	225c      	movs	r2, #92	@ 0x5c
 8007084:	5a9a      	ldrh	r2, [r3, r2]
 8007086:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007088:	0011      	movs	r1, r2
 800708a:	0018      	movs	r0, r3
 800708c:	f004 ff06 	bl	800be9c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007090:	e003      	b.n	800709a <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 8007092:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007094:	0018      	movs	r0, r3
 8007096:	f7ff fad3 	bl	8006640 <HAL_UART_RxCpltCallback>
}
 800709a:	46c0      	nop			@ (mov r8, r8)
 800709c:	46bd      	mov	sp, r7
 800709e:	b014      	add	sp, #80	@ 0x50
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	46c0      	nop			@ (mov r8, r8)
 80070a4:	fffffeff 	.word	0xfffffeff

080070a8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070b4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2201      	movs	r2, #1
 80070ba:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d10a      	bne.n	80070da <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	225c      	movs	r2, #92	@ 0x5c
 80070c8:	5a9b      	ldrh	r3, [r3, r2]
 80070ca:	085b      	lsrs	r3, r3, #1
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	0011      	movs	r1, r2
 80070d2:	0018      	movs	r0, r3
 80070d4:	f004 fee2 	bl	800be9c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80070d8:	e003      	b.n	80070e2 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	0018      	movs	r0, r3
 80070de:	f7ff fab7 	bl	8006650 <HAL_UART_RxHalfCpltCallback>
}
 80070e2:	46c0      	nop			@ (mov r8, r8)
 80070e4:	46bd      	mov	sp, r7
 80070e6:	b004      	add	sp, #16
 80070e8:	bd80      	pop	{r7, pc}

080070ea <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80070ea:	b580      	push	{r7, lr}
 80070ec:	b086      	sub	sp, #24
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070f6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	2288      	movs	r2, #136	@ 0x88
 80070fc:	589b      	ldr	r3, [r3, r2]
 80070fe:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	228c      	movs	r2, #140	@ 0x8c
 8007104:	589b      	ldr	r3, [r3, r2]
 8007106:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	2280      	movs	r2, #128	@ 0x80
 8007110:	4013      	ands	r3, r2
 8007112:	2b80      	cmp	r3, #128	@ 0x80
 8007114:	d10a      	bne.n	800712c <UART_DMAError+0x42>
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	2b21      	cmp	r3, #33	@ 0x21
 800711a:	d107      	bne.n	800712c <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	2256      	movs	r2, #86	@ 0x56
 8007120:	2100      	movs	r1, #0
 8007122:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	0018      	movs	r0, r3
 8007128:	f7ff fe80 	bl	8006e2c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	2240      	movs	r2, #64	@ 0x40
 8007134:	4013      	ands	r3, r2
 8007136:	2b40      	cmp	r3, #64	@ 0x40
 8007138:	d10a      	bne.n	8007150 <UART_DMAError+0x66>
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2b22      	cmp	r3, #34	@ 0x22
 800713e:	d107      	bne.n	8007150 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	225e      	movs	r2, #94	@ 0x5e
 8007144:	2100      	movs	r1, #0
 8007146:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	0018      	movs	r0, r3
 800714c:	f7ff feae 	bl	8006eac <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	2290      	movs	r2, #144	@ 0x90
 8007154:	589b      	ldr	r3, [r3, r2]
 8007156:	2210      	movs	r2, #16
 8007158:	431a      	orrs	r2, r3
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	2190      	movs	r1, #144	@ 0x90
 800715e:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	0018      	movs	r0, r3
 8007164:	f7ff fa7c 	bl	8006660 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007168:	46c0      	nop			@ (mov r8, r8)
 800716a:	46bd      	mov	sp, r7
 800716c:	b006      	add	sp, #24
 800716e:	bd80      	pop	{r7, pc}

08007170 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b084      	sub	sp, #16
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800717c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	225e      	movs	r2, #94	@ 0x5e
 8007182:	2100      	movs	r1, #0
 8007184:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2256      	movs	r2, #86	@ 0x56
 800718a:	2100      	movs	r1, #0
 800718c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	0018      	movs	r0, r3
 8007192:	f7ff fa65 	bl	8006660 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007196:	46c0      	nop			@ (mov r8, r8)
 8007198:	46bd      	mov	sp, r7
 800719a:	b004      	add	sp, #16
 800719c:	bd80      	pop	{r7, pc}

0800719e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800719e:	b580      	push	{r7, lr}
 80071a0:	b086      	sub	sp, #24
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071a6:	f3ef 8310 	mrs	r3, PRIMASK
 80071aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80071ac:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80071ae:	617b      	str	r3, [r7, #20]
 80071b0:	2301      	movs	r3, #1
 80071b2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f383 8810 	msr	PRIMASK, r3
}
 80071ba:	46c0      	nop			@ (mov r8, r8)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2140      	movs	r1, #64	@ 0x40
 80071c8:	438a      	bics	r2, r1
 80071ca:	601a      	str	r2, [r3, #0]
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	f383 8810 	msr	PRIMASK, r3
}
 80071d6:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2288      	movs	r2, #136	@ 0x88
 80071dc:	2120      	movs	r1, #32
 80071de:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2200      	movs	r2, #0
 80071e4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	0018      	movs	r0, r3
 80071ea:	f7ff fa21 	bl	8006630 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071ee:	46c0      	nop			@ (mov r8, r8)
 80071f0:	46bd      	mov	sp, r7
 80071f2:	b006      	add	sp, #24
 80071f4:	bd80      	pop	{r7, pc}

080071f6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80071f6:	b580      	push	{r7, lr}
 80071f8:	b082      	sub	sp, #8
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80071fe:	46c0      	nop			@ (mov r8, r8)
 8007200:	46bd      	mov	sp, r7
 8007202:	b002      	add	sp, #8
 8007204:	bd80      	pop	{r7, pc}

08007206 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007206:	b580      	push	{r7, lr}
 8007208:	b082      	sub	sp, #8
 800720a:	af00      	add	r7, sp, #0
 800720c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800720e:	46c0      	nop			@ (mov r8, r8)
 8007210:	46bd      	mov	sp, r7
 8007212:	b002      	add	sp, #8
 8007214:	bd80      	pop	{r7, pc}

08007216 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007216:	b580      	push	{r7, lr}
 8007218:	b082      	sub	sp, #8
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800721e:	46c0      	nop			@ (mov r8, r8)
 8007220:	46bd      	mov	sp, r7
 8007222:	b002      	add	sp, #8
 8007224:	bd80      	pop	{r7, pc}
	...

08007228 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2284      	movs	r2, #132	@ 0x84
 8007234:	5c9b      	ldrb	r3, [r3, r2]
 8007236:	2b01      	cmp	r3, #1
 8007238:	d101      	bne.n	800723e <HAL_UARTEx_DisableFifoMode+0x16>
 800723a:	2302      	movs	r3, #2
 800723c:	e027      	b.n	800728e <HAL_UARTEx_DisableFifoMode+0x66>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2284      	movs	r2, #132	@ 0x84
 8007242:	2101      	movs	r1, #1
 8007244:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2288      	movs	r2, #136	@ 0x88
 800724a:	2124      	movs	r1, #36	@ 0x24
 800724c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	2101      	movs	r1, #1
 8007262:	438a      	bics	r2, r1
 8007264:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	4a0b      	ldr	r2, [pc, #44]	@ (8007298 <HAL_UARTEx_DisableFifoMode+0x70>)
 800726a:	4013      	ands	r3, r2
 800726c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	68fa      	ldr	r2, [r7, #12]
 800727a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2288      	movs	r2, #136	@ 0x88
 8007280:	2120      	movs	r1, #32
 8007282:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2284      	movs	r2, #132	@ 0x84
 8007288:	2100      	movs	r1, #0
 800728a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	0018      	movs	r0, r3
 8007290:	46bd      	mov	sp, r7
 8007292:	b004      	add	sp, #16
 8007294:	bd80      	pop	{r7, pc}
 8007296:	46c0      	nop			@ (mov r8, r8)
 8007298:	dfffffff 	.word	0xdfffffff

0800729c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b084      	sub	sp, #16
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
 80072a4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2284      	movs	r2, #132	@ 0x84
 80072aa:	5c9b      	ldrb	r3, [r3, r2]
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	d101      	bne.n	80072b4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80072b0:	2302      	movs	r3, #2
 80072b2:	e02e      	b.n	8007312 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2284      	movs	r2, #132	@ 0x84
 80072b8:	2101      	movs	r1, #1
 80072ba:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2288      	movs	r2, #136	@ 0x88
 80072c0:	2124      	movs	r1, #36	@ 0x24
 80072c2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	2101      	movs	r1, #1
 80072d8:	438a      	bics	r2, r1
 80072da:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	00db      	lsls	r3, r3, #3
 80072e4:	08d9      	lsrs	r1, r3, #3
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	683a      	ldr	r2, [r7, #0]
 80072ec:	430a      	orrs	r2, r1
 80072ee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	0018      	movs	r0, r3
 80072f4:	f000 f8bc 	bl	8007470 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	68fa      	ldr	r2, [r7, #12]
 80072fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2288      	movs	r2, #136	@ 0x88
 8007304:	2120      	movs	r1, #32
 8007306:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2284      	movs	r2, #132	@ 0x84
 800730c:	2100      	movs	r1, #0
 800730e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007310:	2300      	movs	r3, #0
}
 8007312:	0018      	movs	r0, r3
 8007314:	46bd      	mov	sp, r7
 8007316:	b004      	add	sp, #16
 8007318:	bd80      	pop	{r7, pc}
	...

0800731c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b084      	sub	sp, #16
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
 8007324:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2284      	movs	r2, #132	@ 0x84
 800732a:	5c9b      	ldrb	r3, [r3, r2]
 800732c:	2b01      	cmp	r3, #1
 800732e:	d101      	bne.n	8007334 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007330:	2302      	movs	r3, #2
 8007332:	e02f      	b.n	8007394 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2284      	movs	r2, #132	@ 0x84
 8007338:	2101      	movs	r1, #1
 800733a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2288      	movs	r2, #136	@ 0x88
 8007340:	2124      	movs	r1, #36	@ 0x24
 8007342:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	2101      	movs	r1, #1
 8007358:	438a      	bics	r2, r1
 800735a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	4a0e      	ldr	r2, [pc, #56]	@ (800739c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007364:	4013      	ands	r3, r2
 8007366:	0019      	movs	r1, r3
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	683a      	ldr	r2, [r7, #0]
 800736e:	430a      	orrs	r2, r1
 8007370:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	0018      	movs	r0, r3
 8007376:	f000 f87b 	bl	8007470 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	68fa      	ldr	r2, [r7, #12]
 8007380:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2288      	movs	r2, #136	@ 0x88
 8007386:	2120      	movs	r1, #32
 8007388:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2284      	movs	r2, #132	@ 0x84
 800738e:	2100      	movs	r1, #0
 8007390:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007392:	2300      	movs	r3, #0
}
 8007394:	0018      	movs	r0, r3
 8007396:	46bd      	mov	sp, r7
 8007398:	b004      	add	sp, #16
 800739a:	bd80      	pop	{r7, pc}
 800739c:	f1ffffff 	.word	0xf1ffffff

080073a0 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80073a0:	b5b0      	push	{r4, r5, r7, lr}
 80073a2:	b08a      	sub	sp, #40	@ 0x28
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	60f8      	str	r0, [r7, #12]
 80073a8:	60b9      	str	r1, [r7, #8]
 80073aa:	1dbb      	adds	r3, r7, #6
 80073ac:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	228c      	movs	r2, #140	@ 0x8c
 80073b2:	589b      	ldr	r3, [r3, r2]
 80073b4:	2b20      	cmp	r3, #32
 80073b6:	d156      	bne.n	8007466 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d003      	beq.n	80073c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80073be:	1dbb      	adds	r3, r7, #6
 80073c0:	881b      	ldrh	r3, [r3, #0]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d101      	bne.n	80073ca <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	e04e      	b.n	8007468 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	689a      	ldr	r2, [r3, #8]
 80073ce:	2380      	movs	r3, #128	@ 0x80
 80073d0:	015b      	lsls	r3, r3, #5
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d109      	bne.n	80073ea <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	691b      	ldr	r3, [r3, #16]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d105      	bne.n	80073ea <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	2201      	movs	r2, #1
 80073e2:	4013      	ands	r3, r2
 80073e4:	d001      	beq.n	80073ea <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 80073e6:	2301      	movs	r3, #1
 80073e8:	e03e      	b.n	8007468 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2201      	movs	r2, #1
 80073ee:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2200      	movs	r2, #0
 80073f4:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80073f6:	2527      	movs	r5, #39	@ 0x27
 80073f8:	197c      	adds	r4, r7, r5
 80073fa:	1dbb      	adds	r3, r7, #6
 80073fc:	881a      	ldrh	r2, [r3, #0]
 80073fe:	68b9      	ldr	r1, [r7, #8]
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	0018      	movs	r0, r3
 8007404:	f7ff fc6c 	bl	8006ce0 <UART_Start_Receive_DMA>
 8007408:	0003      	movs	r3, r0
 800740a:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800740c:	197b      	adds	r3, r7, r5
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d124      	bne.n	800745e <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007418:	2b01      	cmp	r3, #1
 800741a:	d11c      	bne.n	8007456 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	2210      	movs	r2, #16
 8007422:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007424:	f3ef 8310 	mrs	r3, PRIMASK
 8007428:	617b      	str	r3, [r7, #20]
  return(result);
 800742a:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800742c:	623b      	str	r3, [r7, #32]
 800742e:	2301      	movs	r3, #1
 8007430:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007432:	69bb      	ldr	r3, [r7, #24]
 8007434:	f383 8810 	msr	PRIMASK, r3
}
 8007438:	46c0      	nop			@ (mov r8, r8)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2110      	movs	r1, #16
 8007446:	430a      	orrs	r2, r1
 8007448:	601a      	str	r2, [r3, #0]
 800744a:	6a3b      	ldr	r3, [r7, #32]
 800744c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800744e:	69fb      	ldr	r3, [r7, #28]
 8007450:	f383 8810 	msr	PRIMASK, r3
}
 8007454:	e003      	b.n	800745e <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007456:	2327      	movs	r3, #39	@ 0x27
 8007458:	18fb      	adds	r3, r7, r3
 800745a:	2201      	movs	r2, #1
 800745c:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 800745e:	2327      	movs	r3, #39	@ 0x27
 8007460:	18fb      	adds	r3, r7, r3
 8007462:	781b      	ldrb	r3, [r3, #0]
 8007464:	e000      	b.n	8007468 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8007466:	2302      	movs	r3, #2
  }
}
 8007468:	0018      	movs	r0, r3
 800746a:	46bd      	mov	sp, r7
 800746c:	b00a      	add	sp, #40	@ 0x28
 800746e:	bdb0      	pop	{r4, r5, r7, pc}

08007470 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800747c:	2b00      	cmp	r3, #0
 800747e:	d108      	bne.n	8007492 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	226a      	movs	r2, #106	@ 0x6a
 8007484:	2101      	movs	r1, #1
 8007486:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2268      	movs	r2, #104	@ 0x68
 800748c:	2101      	movs	r1, #1
 800748e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007490:	e043      	b.n	800751a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007492:	260f      	movs	r6, #15
 8007494:	19bb      	adds	r3, r7, r6
 8007496:	2208      	movs	r2, #8
 8007498:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800749a:	200e      	movs	r0, #14
 800749c:	183b      	adds	r3, r7, r0
 800749e:	2208      	movs	r2, #8
 80074a0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	0e5b      	lsrs	r3, r3, #25
 80074aa:	b2da      	uxtb	r2, r3
 80074ac:	240d      	movs	r4, #13
 80074ae:	193b      	adds	r3, r7, r4
 80074b0:	2107      	movs	r1, #7
 80074b2:	400a      	ands	r2, r1
 80074b4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	0f5b      	lsrs	r3, r3, #29
 80074be:	b2da      	uxtb	r2, r3
 80074c0:	250c      	movs	r5, #12
 80074c2:	197b      	adds	r3, r7, r5
 80074c4:	2107      	movs	r1, #7
 80074c6:	400a      	ands	r2, r1
 80074c8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80074ca:	183b      	adds	r3, r7, r0
 80074cc:	781b      	ldrb	r3, [r3, #0]
 80074ce:	197a      	adds	r2, r7, r5
 80074d0:	7812      	ldrb	r2, [r2, #0]
 80074d2:	4914      	ldr	r1, [pc, #80]	@ (8007524 <UARTEx_SetNbDataToProcess+0xb4>)
 80074d4:	5c8a      	ldrb	r2, [r1, r2]
 80074d6:	435a      	muls	r2, r3
 80074d8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80074da:	197b      	adds	r3, r7, r5
 80074dc:	781b      	ldrb	r3, [r3, #0]
 80074de:	4a12      	ldr	r2, [pc, #72]	@ (8007528 <UARTEx_SetNbDataToProcess+0xb8>)
 80074e0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80074e2:	0019      	movs	r1, r3
 80074e4:	f7f8 fe9e 	bl	8000224 <__divsi3>
 80074e8:	0003      	movs	r3, r0
 80074ea:	b299      	uxth	r1, r3
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	226a      	movs	r2, #106	@ 0x6a
 80074f0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074f2:	19bb      	adds	r3, r7, r6
 80074f4:	781b      	ldrb	r3, [r3, #0]
 80074f6:	193a      	adds	r2, r7, r4
 80074f8:	7812      	ldrb	r2, [r2, #0]
 80074fa:	490a      	ldr	r1, [pc, #40]	@ (8007524 <UARTEx_SetNbDataToProcess+0xb4>)
 80074fc:	5c8a      	ldrb	r2, [r1, r2]
 80074fe:	435a      	muls	r2, r3
 8007500:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007502:	193b      	adds	r3, r7, r4
 8007504:	781b      	ldrb	r3, [r3, #0]
 8007506:	4a08      	ldr	r2, [pc, #32]	@ (8007528 <UARTEx_SetNbDataToProcess+0xb8>)
 8007508:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800750a:	0019      	movs	r1, r3
 800750c:	f7f8 fe8a 	bl	8000224 <__divsi3>
 8007510:	0003      	movs	r3, r0
 8007512:	b299      	uxth	r1, r3
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2268      	movs	r2, #104	@ 0x68
 8007518:	5299      	strh	r1, [r3, r2]
}
 800751a:	46c0      	nop			@ (mov r8, r8)
 800751c:	46bd      	mov	sp, r7
 800751e:	b005      	add	sp, #20
 8007520:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007522:	46c0      	nop			@ (mov r8, r8)
 8007524:	0800d584 	.word	0x0800d584
 8007528:	0800d58c 	.word	0x0800d58c

0800752c <lg_sensor_init>:

/* ============================================================================
 * public functions
 * ========================================================================= */
uint8_t lg_sensor_init(void)
{
 800752c:	b5b0      	push	{r4, r5, r7, lr}
 800752e:	b08e      	sub	sp, #56	@ 0x38
 8007530:	af00      	add	r7, sp, #0
    uint8_t ret = 0;
 8007532:	2537      	movs	r5, #55	@ 0x37
 8007534:	197b      	adds	r3, r7, r5
 8007536:	2200      	movs	r2, #0
 8007538:	701a      	strb	r2, [r3, #0]
    LG_CONF_TypeDef_t conf;
    /*eeprom interface */
    ret = lg_module_eeprom_init();
 800753a:	197c      	adds	r4, r7, r5
 800753c:	f004 fab0 	bl	800baa0 <lg_module_eeprom_init>
 8007540:	0003      	movs	r3, r0
 8007542:	7023      	strb	r3, [r4, #0]

    if (ret != 0)
 8007544:	002a      	movs	r2, r5
 8007546:	18bb      	adds	r3, r7, r2
 8007548:	781b      	ldrb	r3, [r3, #0]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d002      	beq.n	8007554 <lg_sensor_init+0x28>
    {
        return ret;
 800754e:	18bb      	adds	r3, r7, r2
 8007550:	781b      	ldrb	r3, [r3, #0]
 8007552:	e024      	b.n	800759e <lg_sensor_init+0x72>
    }
    lg_module_eeprom_conf_get(&conf);
 8007554:	1d3b      	adds	r3, r7, #4
 8007556:	0018      	movs	r0, r3
 8007558:	f004 fb42 	bl	800bbe0 <lg_module_eeprom_conf_get>
    /*sensor init*/
    ret = lg_module_sensor_init(conf.fc);
 800755c:	1d3b      	adds	r3, r7, #4
 800755e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007560:	0a12      	lsrs	r2, r2, #8
 8007562:	212c      	movs	r1, #44	@ 0x2c
 8007564:	5c5b      	ldrb	r3, [r3, r1]
 8007566:	061b      	lsls	r3, r3, #24
 8007568:	4313      	orrs	r3, r2
 800756a:	2537      	movs	r5, #55	@ 0x37
 800756c:	197c      	adds	r4, r7, r5
 800756e:	1c18      	adds	r0, r3, #0
 8007570:	f004 ffac 	bl	800c4cc <lg_module_sensor_init>
 8007574:	0003      	movs	r3, r0
 8007576:	7023      	strb	r3, [r4, #0]

    if (ret != 0)
 8007578:	197b      	adds	r3, r7, r5
 800757a:	781b      	ldrb	r3, [r3, #0]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d002      	beq.n	8007586 <lg_sensor_init+0x5a>
    {
        return ret;
 8007580:	197b      	adds	r3, r7, r5
 8007582:	781b      	ldrb	r3, [r3, #0]
 8007584:	e00b      	b.n	800759e <lg_sensor_init+0x72>
    }
    /*modbus init*/
    ret = lg_module_modbus_init(conf.address);
 8007586:	1d3b      	adds	r3, r7, #4
 8007588:	2228      	movs	r2, #40	@ 0x28
 800758a:	5c9b      	ldrb	r3, [r3, r2]
 800758c:	2537      	movs	r5, #55	@ 0x37
 800758e:	197c      	adds	r4, r7, r5
 8007590:	0018      	movs	r0, r3
 8007592:	f004 fbdd 	bl	800bd50 <lg_module_modbus_init>
 8007596:	0003      	movs	r3, r0
 8007598:	7023      	strb	r3, [r4, #0]

    return ret;
 800759a:	197b      	adds	r3, r7, r5
 800759c:	781b      	ldrb	r3, [r3, #0]
}
 800759e:	0018      	movs	r0, r3
 80075a0:	46bd      	mov	sp, r7
 80075a2:	b00e      	add	sp, #56	@ 0x38
 80075a4:	bdb0      	pop	{r4, r5, r7, pc}

080075a6 <lg_sensor_run>:

void lg_sensor_run(void)
{
 80075a6:	b580      	push	{r7, lr}
 80075a8:	af00      	add	r7, sp, #0

    /*loop*/
    while (1)
    {
        /* code */
        lg_module_modbus_pool();
 80075aa:	f004 fc5f 	bl	800be6c <lg_module_modbus_pool>
 80075ae:	e7fc      	b.n	80075aa <lg_sensor_run+0x4>

080075b0 <Biquad_Init>:

#ifndef M_PI
#define M_PI 3.14159265358979323846f
#endif

void Biquad_Init(Biquad_t *f, BiquadFilterType type, float fc, float fs, float Q) {
 80075b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075b2:	b08f      	sub	sp, #60	@ 0x3c
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	607a      	str	r2, [r7, #4]
 80075ba:	603b      	str	r3, [r7, #0]
 80075bc:	260b      	movs	r6, #11
 80075be:	19bb      	adds	r3, r7, r6
 80075c0:	1c0a      	adds	r2, r1, #0
 80075c2:	701a      	strb	r2, [r3, #0]
    // Limpiamos memoria de estado
    Biquad_Reset(f);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	0018      	movs	r0, r3
 80075c8:	f000 f942 	bl	8007850 <Biquad_Reset>

    float w0 = 2.0f * M_PI * fc / fs;
 80075cc:	6878      	ldr	r0, [r7, #4]
 80075ce:	f7fa fd99 	bl	8002104 <__aeabi_f2d>
 80075d2:	4a9d      	ldr	r2, [pc, #628]	@ (8007848 <Biquad_Init+0x298>)
 80075d4:	4b9d      	ldr	r3, [pc, #628]	@ (800784c <Biquad_Init+0x29c>)
 80075d6:	f7fa faaf 	bl	8001b38 <__aeabi_dmul>
 80075da:	0002      	movs	r2, r0
 80075dc:	000b      	movs	r3, r1
 80075de:	0014      	movs	r4, r2
 80075e0:	001d      	movs	r5, r3
 80075e2:	6838      	ldr	r0, [r7, #0]
 80075e4:	f7fa fd8e 	bl	8002104 <__aeabi_f2d>
 80075e8:	0002      	movs	r2, r0
 80075ea:	000b      	movs	r3, r1
 80075ec:	0020      	movs	r0, r4
 80075ee:	0029      	movs	r1, r5
 80075f0:	f7f9 ff8a 	bl	8001508 <__aeabi_ddiv>
 80075f4:	0002      	movs	r2, r0
 80075f6:	000b      	movs	r3, r1
 80075f8:	0010      	movs	r0, r2
 80075fa:	0019      	movs	r1, r3
 80075fc:	f7fa fdca 	bl	8002194 <__aeabi_d2f>
 8007600:	1c03      	adds	r3, r0, #0
 8007602:	61fb      	str	r3, [r7, #28]
    float alpha = sinf(w0) / (2.0f * Q);
 8007604:	69fb      	ldr	r3, [r7, #28]
 8007606:	1c18      	adds	r0, r3, #0
 8007608:	f005 f942 	bl	800c890 <sinf>
 800760c:	1c04      	adds	r4, r0, #0
 800760e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007610:	1c19      	adds	r1, r3, #0
 8007612:	1c18      	adds	r0, r3, #0
 8007614:	f7f8 ff44 	bl	80004a0 <__aeabi_fadd>
 8007618:	1c03      	adds	r3, r0, #0
 800761a:	1c19      	adds	r1, r3, #0
 800761c:	1c20      	adds	r0, r4, #0
 800761e:	f7f9 f931 	bl	8000884 <__aeabi_fdiv>
 8007622:	1c03      	adds	r3, r0, #0
 8007624:	61bb      	str	r3, [r7, #24]
    float cos_w0 = cosf(w0);
 8007626:	69fb      	ldr	r3, [r7, #28]
 8007628:	1c18      	adds	r0, r3, #0
 800762a:	f005 f8fd 	bl	800c828 <cosf>
 800762e:	1c03      	adds	r3, r0, #0
 8007630:	617b      	str	r3, [r7, #20]

    // Variables temporales para coeficientes sin normalizar
    float a0_inv = 1.0f; // Inverso de a0 para normalizar
 8007632:	23fe      	movs	r3, #254	@ 0xfe
 8007634:	059b      	lsls	r3, r3, #22
 8007636:	613b      	str	r3, [r7, #16]
    float b0_t, b1_t, b2_t, a0_t, a1_t, a2_t;

    switch (type) {
 8007638:	19bb      	adds	r3, r7, r6
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	2b03      	cmp	r3, #3
 800763e:	d100      	bne.n	8007642 <Biquad_Init+0x92>
 8007640:	e09c      	b.n	800777c <Biquad_Init+0x1cc>
 8007642:	dd00      	ble.n	8007646 <Biquad_Init+0x96>
 8007644:	e0bd      	b.n	80077c2 <Biquad_Init+0x212>
 8007646:	2b02      	cmp	r3, #2
 8007648:	d100      	bne.n	800764c <Biquad_Init+0x9c>
 800764a:	e078      	b.n	800773e <Biquad_Init+0x18e>
 800764c:	dd00      	ble.n	8007650 <Biquad_Init+0xa0>
 800764e:	e0b8      	b.n	80077c2 <Biquad_Init+0x212>
 8007650:	2b00      	cmp	r3, #0
 8007652:	d002      	beq.n	800765a <Biquad_Init+0xaa>
 8007654:	2b01      	cmp	r3, #1
 8007656:	d037      	beq.n	80076c8 <Biquad_Init+0x118>
 8007658:	e0b3      	b.n	80077c2 <Biquad_Init+0x212>
        case BQ_LOWPASS:
            b0_t = (1.0f - cos_w0) / 2.0f;
 800765a:	6979      	ldr	r1, [r7, #20]
 800765c:	20fe      	movs	r0, #254	@ 0xfe
 800765e:	0580      	lsls	r0, r0, #22
 8007660:	f7f9 fc38 	bl	8000ed4 <__aeabi_fsub>
 8007664:	1c03      	adds	r3, r0, #0
 8007666:	2180      	movs	r1, #128	@ 0x80
 8007668:	05c9      	lsls	r1, r1, #23
 800766a:	1c18      	adds	r0, r3, #0
 800766c:	f7f9 f90a 	bl	8000884 <__aeabi_fdiv>
 8007670:	1c03      	adds	r3, r0, #0
 8007672:	637b      	str	r3, [r7, #52]	@ 0x34
            b1_t = 1.0f - cos_w0;
 8007674:	6979      	ldr	r1, [r7, #20]
 8007676:	20fe      	movs	r0, #254	@ 0xfe
 8007678:	0580      	lsls	r0, r0, #22
 800767a:	f7f9 fc2b 	bl	8000ed4 <__aeabi_fsub>
 800767e:	1c03      	adds	r3, r0, #0
 8007680:	633b      	str	r3, [r7, #48]	@ 0x30
            b2_t = (1.0f - cos_w0) / 2.0f;
 8007682:	6979      	ldr	r1, [r7, #20]
 8007684:	20fe      	movs	r0, #254	@ 0xfe
 8007686:	0580      	lsls	r0, r0, #22
 8007688:	f7f9 fc24 	bl	8000ed4 <__aeabi_fsub>
 800768c:	1c03      	adds	r3, r0, #0
 800768e:	2180      	movs	r1, #128	@ 0x80
 8007690:	05c9      	lsls	r1, r1, #23
 8007692:	1c18      	adds	r0, r3, #0
 8007694:	f7f9 f8f6 	bl	8000884 <__aeabi_fdiv>
 8007698:	1c03      	adds	r3, r0, #0
 800769a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            a0_t = 1.0f + alpha;
 800769c:	21fe      	movs	r1, #254	@ 0xfe
 800769e:	0589      	lsls	r1, r1, #22
 80076a0:	69b8      	ldr	r0, [r7, #24]
 80076a2:	f7f8 fefd 	bl	80004a0 <__aeabi_fadd>
 80076a6:	1c03      	adds	r3, r0, #0
 80076a8:	62bb      	str	r3, [r7, #40]	@ 0x28
            a1_t = -2.0f * cos_w0;
 80076aa:	21c0      	movs	r1, #192	@ 0xc0
 80076ac:	0609      	lsls	r1, r1, #24
 80076ae:	6978      	ldr	r0, [r7, #20]
 80076b0:	f7f9 fab6 	bl	8000c20 <__aeabi_fmul>
 80076b4:	1c03      	adds	r3, r0, #0
 80076b6:	627b      	str	r3, [r7, #36]	@ 0x24
            a2_t = 1.0f - alpha;
 80076b8:	69b9      	ldr	r1, [r7, #24]
 80076ba:	20fe      	movs	r0, #254	@ 0xfe
 80076bc:	0580      	lsls	r0, r0, #22
 80076be:	f7f9 fc09 	bl	8000ed4 <__aeabi_fsub>
 80076c2:	1c03      	adds	r3, r0, #0
 80076c4:	623b      	str	r3, [r7, #32]
            break;
 80076c6:	e08d      	b.n	80077e4 <Biquad_Init+0x234>

        case BQ_HIGHPASS:
            b0_t = (1.0f + cos_w0) / 2.0f;
 80076c8:	21fe      	movs	r1, #254	@ 0xfe
 80076ca:	0589      	lsls	r1, r1, #22
 80076cc:	6978      	ldr	r0, [r7, #20]
 80076ce:	f7f8 fee7 	bl	80004a0 <__aeabi_fadd>
 80076d2:	1c03      	adds	r3, r0, #0
 80076d4:	2180      	movs	r1, #128	@ 0x80
 80076d6:	05c9      	lsls	r1, r1, #23
 80076d8:	1c18      	adds	r0, r3, #0
 80076da:	f7f9 f8d3 	bl	8000884 <__aeabi_fdiv>
 80076de:	1c03      	adds	r3, r0, #0
 80076e0:	637b      	str	r3, [r7, #52]	@ 0x34
            b1_t = -(1.0f + cos_w0);
 80076e2:	21fe      	movs	r1, #254	@ 0xfe
 80076e4:	0589      	lsls	r1, r1, #22
 80076e6:	6978      	ldr	r0, [r7, #20]
 80076e8:	f7f8 feda 	bl	80004a0 <__aeabi_fadd>
 80076ec:	1c03      	adds	r3, r0, #0
 80076ee:	1c1a      	adds	r2, r3, #0
 80076f0:	2380      	movs	r3, #128	@ 0x80
 80076f2:	061b      	lsls	r3, r3, #24
 80076f4:	4053      	eors	r3, r2
 80076f6:	633b      	str	r3, [r7, #48]	@ 0x30
            b2_t = (1.0f + cos_w0) / 2.0f;
 80076f8:	21fe      	movs	r1, #254	@ 0xfe
 80076fa:	0589      	lsls	r1, r1, #22
 80076fc:	6978      	ldr	r0, [r7, #20]
 80076fe:	f7f8 fecf 	bl	80004a0 <__aeabi_fadd>
 8007702:	1c03      	adds	r3, r0, #0
 8007704:	2180      	movs	r1, #128	@ 0x80
 8007706:	05c9      	lsls	r1, r1, #23
 8007708:	1c18      	adds	r0, r3, #0
 800770a:	f7f9 f8bb 	bl	8000884 <__aeabi_fdiv>
 800770e:	1c03      	adds	r3, r0, #0
 8007710:	62fb      	str	r3, [r7, #44]	@ 0x2c
            a0_t = 1.0f + alpha;
 8007712:	21fe      	movs	r1, #254	@ 0xfe
 8007714:	0589      	lsls	r1, r1, #22
 8007716:	69b8      	ldr	r0, [r7, #24]
 8007718:	f7f8 fec2 	bl	80004a0 <__aeabi_fadd>
 800771c:	1c03      	adds	r3, r0, #0
 800771e:	62bb      	str	r3, [r7, #40]	@ 0x28
            a1_t = -2.0f * cos_w0;
 8007720:	21c0      	movs	r1, #192	@ 0xc0
 8007722:	0609      	lsls	r1, r1, #24
 8007724:	6978      	ldr	r0, [r7, #20]
 8007726:	f7f9 fa7b 	bl	8000c20 <__aeabi_fmul>
 800772a:	1c03      	adds	r3, r0, #0
 800772c:	627b      	str	r3, [r7, #36]	@ 0x24
            a2_t = 1.0f - alpha;
 800772e:	69b9      	ldr	r1, [r7, #24]
 8007730:	20fe      	movs	r0, #254	@ 0xfe
 8007732:	0580      	lsls	r0, r0, #22
 8007734:	f7f9 fbce 	bl	8000ed4 <__aeabi_fsub>
 8007738:	1c03      	adds	r3, r0, #0
 800773a:	623b      	str	r3, [r7, #32]
            break;
 800773c:	e052      	b.n	80077e4 <Biquad_Init+0x234>

        case BQ_BANDPASS:
            b0_t = alpha;
 800773e:	69bb      	ldr	r3, [r7, #24]
 8007740:	637b      	str	r3, [r7, #52]	@ 0x34
            b1_t = 0.0f;
 8007742:	2300      	movs	r3, #0
 8007744:	633b      	str	r3, [r7, #48]	@ 0x30
            b2_t = -alpha;
 8007746:	69bb      	ldr	r3, [r7, #24]
 8007748:	2280      	movs	r2, #128	@ 0x80
 800774a:	0612      	lsls	r2, r2, #24
 800774c:	4053      	eors	r3, r2
 800774e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            a0_t = 1.0f + alpha;
 8007750:	21fe      	movs	r1, #254	@ 0xfe
 8007752:	0589      	lsls	r1, r1, #22
 8007754:	69b8      	ldr	r0, [r7, #24]
 8007756:	f7f8 fea3 	bl	80004a0 <__aeabi_fadd>
 800775a:	1c03      	adds	r3, r0, #0
 800775c:	62bb      	str	r3, [r7, #40]	@ 0x28
            a1_t = -2.0f * cos_w0;
 800775e:	21c0      	movs	r1, #192	@ 0xc0
 8007760:	0609      	lsls	r1, r1, #24
 8007762:	6978      	ldr	r0, [r7, #20]
 8007764:	f7f9 fa5c 	bl	8000c20 <__aeabi_fmul>
 8007768:	1c03      	adds	r3, r0, #0
 800776a:	627b      	str	r3, [r7, #36]	@ 0x24
            a2_t = 1.0f - alpha;
 800776c:	69b9      	ldr	r1, [r7, #24]
 800776e:	20fe      	movs	r0, #254	@ 0xfe
 8007770:	0580      	lsls	r0, r0, #22
 8007772:	f7f9 fbaf 	bl	8000ed4 <__aeabi_fsub>
 8007776:	1c03      	adds	r3, r0, #0
 8007778:	623b      	str	r3, [r7, #32]
            break;
 800777a:	e033      	b.n	80077e4 <Biquad_Init+0x234>

        case BQ_NOTCH:
            b0_t = 1.0f;
 800777c:	23fe      	movs	r3, #254	@ 0xfe
 800777e:	059b      	lsls	r3, r3, #22
 8007780:	637b      	str	r3, [r7, #52]	@ 0x34
            b1_t = -2.0f * cos_w0;
 8007782:	21c0      	movs	r1, #192	@ 0xc0
 8007784:	0609      	lsls	r1, r1, #24
 8007786:	6978      	ldr	r0, [r7, #20]
 8007788:	f7f9 fa4a 	bl	8000c20 <__aeabi_fmul>
 800778c:	1c03      	adds	r3, r0, #0
 800778e:	633b      	str	r3, [r7, #48]	@ 0x30
            b2_t = 1.0f;
 8007790:	23fe      	movs	r3, #254	@ 0xfe
 8007792:	059b      	lsls	r3, r3, #22
 8007794:	62fb      	str	r3, [r7, #44]	@ 0x2c
            a0_t = 1.0f + alpha;
 8007796:	21fe      	movs	r1, #254	@ 0xfe
 8007798:	0589      	lsls	r1, r1, #22
 800779a:	69b8      	ldr	r0, [r7, #24]
 800779c:	f7f8 fe80 	bl	80004a0 <__aeabi_fadd>
 80077a0:	1c03      	adds	r3, r0, #0
 80077a2:	62bb      	str	r3, [r7, #40]	@ 0x28
            a1_t = -2.0f * cos_w0;
 80077a4:	21c0      	movs	r1, #192	@ 0xc0
 80077a6:	0609      	lsls	r1, r1, #24
 80077a8:	6978      	ldr	r0, [r7, #20]
 80077aa:	f7f9 fa39 	bl	8000c20 <__aeabi_fmul>
 80077ae:	1c03      	adds	r3, r0, #0
 80077b0:	627b      	str	r3, [r7, #36]	@ 0x24
            a2_t = 1.0f - alpha;
 80077b2:	69b9      	ldr	r1, [r7, #24]
 80077b4:	20fe      	movs	r0, #254	@ 0xfe
 80077b6:	0580      	lsls	r0, r0, #22
 80077b8:	f7f9 fb8c 	bl	8000ed4 <__aeabi_fsub>
 80077bc:	1c03      	adds	r3, r0, #0
 80077be:	623b      	str	r3, [r7, #32]
            break;
 80077c0:	e010      	b.n	80077e4 <Biquad_Init+0x234>

        default:
            // Por defecto Pass-Through (sin filtro)
            f->b0 = 1.0f; f->b1 = 0.0f; f->b2 = 0.0f;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	22fe      	movs	r2, #254	@ 0xfe
 80077c6:	0592      	lsls	r2, r2, #22
 80077c8:	601a      	str	r2, [r3, #0]
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2200      	movs	r2, #0
 80077ce:	605a      	str	r2, [r3, #4]
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2200      	movs	r2, #0
 80077d4:	609a      	str	r2, [r3, #8]
            f->a1 = 0.0f; f->a2 = 0.0f;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2200      	movs	r2, #0
 80077da:	60da      	str	r2, [r3, #12]
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2200      	movs	r2, #0
 80077e0:	611a      	str	r2, [r3, #16]
            return;
 80077e2:	e02e      	b.n	8007842 <Biquad_Init+0x292>
    }

    // Normalizacin: Dividimos todo por a0 (para que a0 sea 1 en la formula final)
    a0_inv = 1.0f / a0_t;
 80077e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077e6:	20fe      	movs	r0, #254	@ 0xfe
 80077e8:	0580      	lsls	r0, r0, #22
 80077ea:	f7f9 f84b 	bl	8000884 <__aeabi_fdiv>
 80077ee:	1c03      	adds	r3, r0, #0
 80077f0:	613b      	str	r3, [r7, #16]

    f->b0 = b0_t * a0_inv;
 80077f2:	6939      	ldr	r1, [r7, #16]
 80077f4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80077f6:	f7f9 fa13 	bl	8000c20 <__aeabi_fmul>
 80077fa:	1c03      	adds	r3, r0, #0
 80077fc:	1c1a      	adds	r2, r3, #0
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	601a      	str	r2, [r3, #0]
    f->b1 = b1_t * a0_inv;
 8007802:	6939      	ldr	r1, [r7, #16]
 8007804:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007806:	f7f9 fa0b 	bl	8000c20 <__aeabi_fmul>
 800780a:	1c03      	adds	r3, r0, #0
 800780c:	1c1a      	adds	r2, r3, #0
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	605a      	str	r2, [r3, #4]
    f->b2 = b2_t * a0_inv;
 8007812:	6939      	ldr	r1, [r7, #16]
 8007814:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007816:	f7f9 fa03 	bl	8000c20 <__aeabi_fmul>
 800781a:	1c03      	adds	r3, r0, #0
 800781c:	1c1a      	adds	r2, r3, #0
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	609a      	str	r2, [r3, #8]
    f->a1 = a1_t * a0_inv;
 8007822:	6939      	ldr	r1, [r7, #16]
 8007824:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007826:	f7f9 f9fb 	bl	8000c20 <__aeabi_fmul>
 800782a:	1c03      	adds	r3, r0, #0
 800782c:	1c1a      	adds	r2, r3, #0
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	60da      	str	r2, [r3, #12]
    f->a2 = a2_t * a0_inv;
 8007832:	6939      	ldr	r1, [r7, #16]
 8007834:	6a38      	ldr	r0, [r7, #32]
 8007836:	f7f9 f9f3 	bl	8000c20 <__aeabi_fmul>
 800783a:	1c03      	adds	r3, r0, #0
 800783c:	1c1a      	adds	r2, r3, #0
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	611a      	str	r2, [r3, #16]
}
 8007842:	46bd      	mov	sp, r7
 8007844:	b00f      	add	sp, #60	@ 0x3c
 8007846:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007848:	54442d18 	.word	0x54442d18
 800784c:	401921fb 	.word	0x401921fb

08007850 <Biquad_Reset>:

void Biquad_Reset(Biquad_t *f) {
 8007850:	b580      	push	{r7, lr}
 8007852:	b082      	sub	sp, #8
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
    f->x1 = 0.0f;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2200      	movs	r2, #0
 800785c:	615a      	str	r2, [r3, #20]
    f->x2 = 0.0f;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2200      	movs	r2, #0
 8007862:	619a      	str	r2, [r3, #24]
    f->y1 = 0.0f;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2200      	movs	r2, #0
 8007868:	61da      	str	r2, [r3, #28]
    f->y2 = 0.0f;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2200      	movs	r2, #0
 800786e:	621a      	str	r2, [r3, #32]
}
 8007870:	46c0      	nop			@ (mov r8, r8)
 8007872:	46bd      	mov	sp, r7
 8007874:	b002      	add	sp, #8
 8007876:	bd80      	pop	{r7, pc}

08007878 <Biquad_Apply>:

float Biquad_Apply(Biquad_t *f, float x) {
 8007878:	b590      	push	{r4, r7, lr}
 800787a:	b085      	sub	sp, #20
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	6039      	str	r1, [r7, #0]
    // Ecuacin de Diferencias: Direct Form I
    // y[n] = b0*x[n] + b1*x[n-1] + b2*x[n-2] - a1*y[n-1] - a2*y[n-2]

    float y = (f->b0 * x) + (f->b1 * f->x1) + (f->b2 * f->x2)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	6839      	ldr	r1, [r7, #0]
 8007888:	1c18      	adds	r0, r3, #0
 800788a:	f7f9 f9c9 	bl	8000c20 <__aeabi_fmul>
 800788e:	1c03      	adds	r3, r0, #0
 8007890:	1c1c      	adds	r4, r3, #0
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	685a      	ldr	r2, [r3, #4]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	695b      	ldr	r3, [r3, #20]
 800789a:	1c19      	adds	r1, r3, #0
 800789c:	1c10      	adds	r0, r2, #0
 800789e:	f7f9 f9bf 	bl	8000c20 <__aeabi_fmul>
 80078a2:	1c03      	adds	r3, r0, #0
 80078a4:	1c19      	adds	r1, r3, #0
 80078a6:	1c20      	adds	r0, r4, #0
 80078a8:	f7f8 fdfa 	bl	80004a0 <__aeabi_fadd>
 80078ac:	1c03      	adds	r3, r0, #0
 80078ae:	1c1c      	adds	r4, r3, #0
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	689a      	ldr	r2, [r3, #8]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	699b      	ldr	r3, [r3, #24]
 80078b8:	1c19      	adds	r1, r3, #0
 80078ba:	1c10      	adds	r0, r2, #0
 80078bc:	f7f9 f9b0 	bl	8000c20 <__aeabi_fmul>
 80078c0:	1c03      	adds	r3, r0, #0
 80078c2:	1c19      	adds	r1, r3, #0
 80078c4:	1c20      	adds	r0, r4, #0
 80078c6:	f7f8 fdeb 	bl	80004a0 <__aeabi_fadd>
 80078ca:	1c03      	adds	r3, r0, #0
 80078cc:	1c1c      	adds	r4, r3, #0
              - (f->a1 * f->y1) - (f->a2 * f->y2);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	68da      	ldr	r2, [r3, #12]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	69db      	ldr	r3, [r3, #28]
 80078d6:	1c19      	adds	r1, r3, #0
 80078d8:	1c10      	adds	r0, r2, #0
 80078da:	f7f9 f9a1 	bl	8000c20 <__aeabi_fmul>
 80078de:	1c03      	adds	r3, r0, #0
 80078e0:	1c19      	adds	r1, r3, #0
 80078e2:	1c20      	adds	r0, r4, #0
 80078e4:	f7f9 faf6 	bl	8000ed4 <__aeabi_fsub>
 80078e8:	1c03      	adds	r3, r0, #0
 80078ea:	1c1c      	adds	r4, r3, #0
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	691a      	ldr	r2, [r3, #16]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6a1b      	ldr	r3, [r3, #32]
 80078f4:	1c19      	adds	r1, r3, #0
 80078f6:	1c10      	adds	r0, r2, #0
 80078f8:	f7f9 f992 	bl	8000c20 <__aeabi_fmul>
 80078fc:	1c03      	adds	r3, r0, #0
    float y = (f->b0 * x) + (f->b1 * f->x1) + (f->b2 * f->x2)
 80078fe:	1c19      	adds	r1, r3, #0
 8007900:	1c20      	adds	r0, r4, #0
 8007902:	f7f9 fae7 	bl	8000ed4 <__aeabi_fsub>
 8007906:	1c03      	adds	r3, r0, #0
 8007908:	60fb      	str	r3, [r7, #12]

    // Desplazar historia (shift buffer)
    f->x2 = f->x1;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	695a      	ldr	r2, [r3, #20]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	619a      	str	r2, [r3, #24]
    f->x1 = x;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	683a      	ldr	r2, [r7, #0]
 8007916:	615a      	str	r2, [r3, #20]

    f->y2 = f->y1;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	69da      	ldr	r2, [r3, #28]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	621a      	str	r2, [r3, #32]
    f->y1 = y;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	68fa      	ldr	r2, [r7, #12]
 8007924:	61da      	str	r2, [r3, #28]

    return y;
 8007926:	68fb      	ldr	r3, [r7, #12]
}
 8007928:	1c18      	adds	r0, r3, #0
 800792a:	46bd      	mov	sp, r7
 800792c:	b005      	add	sp, #20
 800792e:	bd90      	pop	{r4, r7, pc}

08007930 <lwrb_init>:
 * \param[in]       size: Size of `buffdata` in units of bytes
 *                      Maximum number of bytes buffer can hold is `size - 1`
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwrb_init(lwrb_t* buff, void* buffdata, lwrb_sz_t size) {
 8007930:	b580      	push	{r7, lr}
 8007932:	b088      	sub	sp, #32
 8007934:	af00      	add	r7, sp, #0
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	60b9      	str	r1, [r7, #8]
 800793a:	607a      	str	r2, [r7, #4]
    if (buff == NULL || buffdata == NULL || size == 0) {
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d005      	beq.n	800794e <lwrb_init+0x1e>
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d002      	beq.n	800794e <lwrb_init+0x1e>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d101      	bne.n	8007952 <lwrb_init+0x22>
        return 0;
 800794e:	2300      	movs	r3, #0
 8007950:	e019      	b.n	8007986 <lwrb_init+0x56>
    }

    buff->evt_fn = NULL;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2200      	movs	r2, #0
 8007956:	611a      	str	r2, [r3, #16]
    buff->size = size;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	687a      	ldr	r2, [r7, #4]
 800795c:	605a      	str	r2, [r3, #4]
    buff->buff = buffdata;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	68ba      	ldr	r2, [r7, #8]
 8007962:	601a      	str	r2, [r3, #0]
    LWRB_INIT(buff->w_ptr, 0);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	330c      	adds	r3, #12
 8007968:	61fb      	str	r3, [r7, #28]
 800796a:	2300      	movs	r3, #0
 800796c:	617b      	str	r3, [r7, #20]
 800796e:	697a      	ldr	r2, [r7, #20]
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	601a      	str	r2, [r3, #0]
    LWRB_INIT(buff->r_ptr, 0);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	3308      	adds	r3, #8
 8007978:	61bb      	str	r3, [r7, #24]
 800797a:	2300      	movs	r3, #0
 800797c:	613b      	str	r3, [r7, #16]
 800797e:	693a      	ldr	r2, [r7, #16]
 8007980:	69bb      	ldr	r3, [r7, #24]
 8007982:	601a      	str	r2, [r3, #0]
    return 1;
 8007984:	2301      	movs	r3, #1
}
 8007986:	0018      	movs	r0, r3
 8007988:	46bd      	mov	sp, r7
 800798a:	b008      	add	sp, #32
 800798c:	bd80      	pop	{r7, pc}

0800798e <lwrb_write>:
 * \return          Number of bytes written to buffer.
 *                      When returned value is less than `btw`, there was no enough memory available
 *                      to copy full data array.
 */
lwrb_sz_t
lwrb_write(lwrb_t* buff, const void* data, lwrb_sz_t btw) {
 800798e:	b590      	push	{r4, r7, lr}
 8007990:	b089      	sub	sp, #36	@ 0x24
 8007992:	af02      	add	r7, sp, #8
 8007994:	60f8      	str	r0, [r7, #12]
 8007996:	60b9      	str	r1, [r7, #8]
 8007998:	607a      	str	r2, [r7, #4]
    lwrb_sz_t written = 0;
 800799a:	2300      	movs	r3, #0
 800799c:	617b      	str	r3, [r7, #20]

    if (lwrb_write_ex(buff, data, btw, &written, 0)) {
 800799e:	2314      	movs	r3, #20
 80079a0:	18fb      	adds	r3, r7, r3
 80079a2:	687a      	ldr	r2, [r7, #4]
 80079a4:	68b9      	ldr	r1, [r7, #8]
 80079a6:	68f8      	ldr	r0, [r7, #12]
 80079a8:	2400      	movs	r4, #0
 80079aa:	9400      	str	r4, [sp, #0]
 80079ac:	f000 f809 	bl	80079c2 <lwrb_write_ex>
 80079b0:	1e03      	subs	r3, r0, #0
 80079b2:	d001      	beq.n	80079b8 <lwrb_write+0x2a>
        return written;
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	e000      	b.n	80079ba <lwrb_write+0x2c>
    }
    return 0;
 80079b8:	2300      	movs	r3, #0
}
 80079ba:	0018      	movs	r0, r3
 80079bc:	46bd      	mov	sp, r7
 80079be:	b007      	add	sp, #28
 80079c0:	bd90      	pop	{r4, r7, pc}

080079c2 <lwrb_write_ex>:
 *                      \ref LWRB_FLAG_WRITE_ALL: Request to write all data (up to btw).
 *                          Will early return if no memory available
 * \return          `1` if write operation OK, `0` otherwise
 */
uint8_t
lwrb_write_ex(lwrb_t* buff, const void* data, lwrb_sz_t btw, lwrb_sz_t* bwritten, uint16_t flags) {
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b08c      	sub	sp, #48	@ 0x30
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	60f8      	str	r0, [r7, #12]
 80079ca:	60b9      	str	r1, [r7, #8]
 80079cc:	607a      	str	r2, [r7, #4]
 80079ce:	603b      	str	r3, [r7, #0]
    lwrb_sz_t tocopy = 0, free = 0, w_ptr = 0;
 80079d0:	2300      	movs	r3, #0
 80079d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079d4:	2300      	movs	r3, #0
 80079d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80079d8:	2300      	movs	r3, #0
 80079da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint8_t* d_ptr = data;
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	623b      	str	r3, [r7, #32]

    if (!BUF_IS_VALID(buff) || data == NULL || btw == 0) {
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d00d      	beq.n	8007a02 <lwrb_write_ex+0x40>
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d009      	beq.n	8007a02 <lwrb_write_ex+0x40>
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d005      	beq.n	8007a02 <lwrb_write_ex+0x40>
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d002      	beq.n	8007a02 <lwrb_write_ex+0x40>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d101      	bne.n	8007a06 <lwrb_write_ex+0x44>
        return 0;
 8007a02:	2300      	movs	r3, #0
 8007a04:	e074      	b.n	8007af0 <lwrb_write_ex+0x12e>
    }

    /* Calculate maximum number of bytes available to write */
    free = lwrb_get_free(buff);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	0018      	movs	r0, r3
 8007a0a:	f000 f92a 	bl	8007c62 <lwrb_get_free>
 8007a0e:	0003      	movs	r3, r0
 8007a10:	627b      	str	r3, [r7, #36]	@ 0x24
    /* If no memory, or if user wants to write ALL data but no enough space, exit early */
    if (free == 0 || (free < btw && (flags & LWRB_FLAG_WRITE_ALL))) {
 8007a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d009      	beq.n	8007a2c <lwrb_write_ex+0x6a>
 8007a18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	429a      	cmp	r2, r3
 8007a1e:	d207      	bcs.n	8007a30 <lwrb_write_ex+0x6e>
 8007a20:	2338      	movs	r3, #56	@ 0x38
 8007a22:	18fb      	adds	r3, r7, r3
 8007a24:	881b      	ldrh	r3, [r3, #0]
 8007a26:	2201      	movs	r2, #1
 8007a28:	4013      	ands	r3, r2
 8007a2a:	d001      	beq.n	8007a30 <lwrb_write_ex+0x6e>
        return 0;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	e05f      	b.n	8007af0 <lwrb_write_ex+0x12e>
    }
    btw = BUF_MIN(free, btw);
 8007a30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d900      	bls.n	8007a3a <lwrb_write_ex+0x78>
 8007a38:	0013      	movs	r3, r2
 8007a3a:	607b      	str	r3, [r7, #4]
    w_ptr = LWRB_LOAD(buff->w_ptr, memory_order_acquire);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	330c      	adds	r3, #12
 8007a40:	61fb      	str	r3, [r7, #28]
 8007a42:	69fb      	ldr	r3, [r7, #28]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f3bf 8f5b 	dmb	ish
 8007a4a:	617b      	str	r3, [r7, #20]
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Step 1: Write data to linear part of buffer */
    tocopy = BUF_MIN(buff->size - w_ptr, btw);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	685a      	ldr	r2, [r3, #4]
 8007a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a56:	1ad2      	subs	r2, r2, r3
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d900      	bls.n	8007a60 <lwrb_write_ex+0x9e>
 8007a5e:	0013      	movs	r3, r2
 8007a60:	62bb      	str	r3, [r7, #40]	@ 0x28
    BUF_MEMCPY(&buff->buff[w_ptr], d_ptr, tocopy);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a68:	18d3      	adds	r3, r2, r3
 8007a6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a6c:	6a39      	ldr	r1, [r7, #32]
 8007a6e:	0018      	movs	r0, r3
 8007a70:	f004 fed0 	bl	800c814 <memcpy>
    d_ptr += tocopy;
 8007a74:	6a3a      	ldr	r2, [r7, #32]
 8007a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a78:	18d3      	adds	r3, r2, r3
 8007a7a:	623b      	str	r3, [r7, #32]
    w_ptr += tocopy;
 8007a7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a80:	18d3      	adds	r3, r2, r3
 8007a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    btw -= tocopy;
 8007a84:	687a      	ldr	r2, [r7, #4]
 8007a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a88:	1ad3      	subs	r3, r2, r3
 8007a8a:	607b      	str	r3, [r7, #4]

    /* Step 2: Write data to beginning of buffer (overflow part) */
    if (btw > 0) {
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d008      	beq.n	8007aa4 <lwrb_write_ex+0xe2>
        BUF_MEMCPY(buff->buff, d_ptr, btw);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	687a      	ldr	r2, [r7, #4]
 8007a98:	6a39      	ldr	r1, [r7, #32]
 8007a9a:	0018      	movs	r0, r3
 8007a9c:	f004 feba 	bl	800c814 <memcpy>
        w_ptr = btw;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* Step 3: Check end of buffer */
    if (w_ptr >= buff->size) {
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	d301      	bcc.n	8007ab2 <lwrb_write_ex+0xf0>
        w_ptr = 0;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*
     * Write final value to the actual running variable.
     * This is to ensure no read operation can access intermediate data
     */
    LWRB_STORE(buff->w_ptr, w_ptr, memory_order_release);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	330c      	adds	r3, #12
 8007ab6:	61bb      	str	r3, [r7, #24]
 8007ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aba:	613b      	str	r3, [r7, #16]
 8007abc:	693a      	ldr	r2, [r7, #16]
 8007abe:	69bb      	ldr	r3, [r7, #24]
 8007ac0:	f3bf 8f5b 	dmb	ish
 8007ac4:	601a      	str	r2, [r3, #0]

    BUF_SEND_EVT(buff, LWRB_EVT_WRITE, tocopy + btw);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	691b      	ldr	r3, [r3, #16]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d007      	beq.n	8007ade <lwrb_write_ex+0x11c>
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	691b      	ldr	r3, [r3, #16]
 8007ad2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ad4:	687a      	ldr	r2, [r7, #4]
 8007ad6:	188a      	adds	r2, r1, r2
 8007ad8:	68f8      	ldr	r0, [r7, #12]
 8007ada:	2101      	movs	r1, #1
 8007adc:	4798      	blx	r3
    if (bwritten != NULL) {
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d004      	beq.n	8007aee <lwrb_write_ex+0x12c>
        *bwritten = tocopy + btw;
 8007ae4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	18d2      	adds	r2, r2, r3
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	601a      	str	r2, [r3, #0]
    }
    return 1;
 8007aee:	2301      	movs	r3, #1
}
 8007af0:	0018      	movs	r0, r3
 8007af2:	46bd      	mov	sp, r7
 8007af4:	b00c      	add	sp, #48	@ 0x30
 8007af6:	bd80      	pop	{r7, pc}

08007af8 <lwrb_read>:
 * \param[out]      data: Pointer to output memory to copy buffer data to
 * \param[in]       btr: Number of bytes to read
 * \return          Number of bytes read and copied to data array
 */
lwrb_sz_t
lwrb_read(lwrb_t* buff, void* data, lwrb_sz_t btr) {
 8007af8:	b590      	push	{r4, r7, lr}
 8007afa:	b089      	sub	sp, #36	@ 0x24
 8007afc:	af02      	add	r7, sp, #8
 8007afe:	60f8      	str	r0, [r7, #12]
 8007b00:	60b9      	str	r1, [r7, #8]
 8007b02:	607a      	str	r2, [r7, #4]
    lwrb_sz_t read = 0;
 8007b04:	2300      	movs	r3, #0
 8007b06:	617b      	str	r3, [r7, #20]

    if (lwrb_read_ex(buff, data, btr, &read, 0)) {
 8007b08:	2314      	movs	r3, #20
 8007b0a:	18fb      	adds	r3, r7, r3
 8007b0c:	687a      	ldr	r2, [r7, #4]
 8007b0e:	68b9      	ldr	r1, [r7, #8]
 8007b10:	68f8      	ldr	r0, [r7, #12]
 8007b12:	2400      	movs	r4, #0
 8007b14:	9400      	str	r4, [sp, #0]
 8007b16:	f000 f809 	bl	8007b2c <lwrb_read_ex>
 8007b1a:	1e03      	subs	r3, r0, #0
 8007b1c:	d001      	beq.n	8007b22 <lwrb_read+0x2a>
        return read;
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	e000      	b.n	8007b24 <lwrb_read+0x2c>
    }
    return 0;
 8007b22:	2300      	movs	r3, #0
}
 8007b24:	0018      	movs	r0, r3
 8007b26:	46bd      	mov	sp, r7
 8007b28:	b007      	add	sp, #28
 8007b2a:	bd90      	pop	{r4, r7, pc}

08007b2c <lwrb_read_ex>:
 *                      \ref LWRB_FLAG_READ_ALL: Request to read all data (up to btr).
 *                          Will early return if no enough bytes in the buffer
 * \return          `1` if read operation OK, `0` otherwise
 */
uint8_t
lwrb_read_ex(lwrb_t* buff, void* data, lwrb_sz_t btr, lwrb_sz_t* bread, uint16_t flags) {
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b08c      	sub	sp, #48	@ 0x30
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	60f8      	str	r0, [r7, #12]
 8007b34:	60b9      	str	r1, [r7, #8]
 8007b36:	607a      	str	r2, [r7, #4]
 8007b38:	603b      	str	r3, [r7, #0]
    lwrb_sz_t tocopy = 0, full = 0, r_ptr = 0;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b3e:	2300      	movs	r3, #0
 8007b40:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b42:	2300      	movs	r3, #0
 8007b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint8_t* d_ptr = data;
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	623b      	str	r3, [r7, #32]

    if (!BUF_IS_VALID(buff) || data == NULL || btr == 0) {
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d00d      	beq.n	8007b6c <lwrb_read_ex+0x40>
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d009      	beq.n	8007b6c <lwrb_read_ex+0x40>
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d005      	beq.n	8007b6c <lwrb_read_ex+0x40>
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d002      	beq.n	8007b6c <lwrb_read_ex+0x40>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d101      	bne.n	8007b70 <lwrb_read_ex+0x44>
        return 0;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	e074      	b.n	8007c5a <lwrb_read_ex+0x12e>
    }

    /* Calculate maximum number of bytes available to read */
    full = lwrb_get_full(buff);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	0018      	movs	r0, r3
 8007b74:	f000 f8b2 	bl	8007cdc <lwrb_get_full>
 8007b78:	0003      	movs	r3, r0
 8007b7a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (full == 0 || (full < btr && (flags & LWRB_FLAG_READ_ALL))) {
 8007b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d009      	beq.n	8007b96 <lwrb_read_ex+0x6a>
 8007b82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d207      	bcs.n	8007b9a <lwrb_read_ex+0x6e>
 8007b8a:	2338      	movs	r3, #56	@ 0x38
 8007b8c:	18fb      	adds	r3, r7, r3
 8007b8e:	881b      	ldrh	r3, [r3, #0]
 8007b90:	2201      	movs	r2, #1
 8007b92:	4013      	ands	r3, r2
 8007b94:	d001      	beq.n	8007b9a <lwrb_read_ex+0x6e>
        return 0;
 8007b96:	2300      	movs	r3, #0
 8007b98:	e05f      	b.n	8007c5a <lwrb_read_ex+0x12e>
    }
    btr = BUF_MIN(full, btr);
 8007b9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d900      	bls.n	8007ba4 <lwrb_read_ex+0x78>
 8007ba2:	0013      	movs	r3, r2
 8007ba4:	607b      	str	r3, [r7, #4]
    r_ptr = LWRB_LOAD(buff->r_ptr, memory_order_acquire);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	3308      	adds	r3, #8
 8007baa:	61fb      	str	r3, [r7, #28]
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f3bf 8f5b 	dmb	ish
 8007bb4:	617b      	str	r3, [r7, #20]
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Step 1: Read data from linear part of buffer */
    tocopy = BUF_MIN(buff->size - r_ptr, btr);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	685a      	ldr	r2, [r3, #4]
 8007bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bc0:	1ad2      	subs	r2, r2, r3
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d900      	bls.n	8007bca <lwrb_read_ex+0x9e>
 8007bc8:	0013      	movs	r3, r2
 8007bca:	62bb      	str	r3, [r7, #40]	@ 0x28
    BUF_MEMCPY(d_ptr, &buff->buff[r_ptr], tocopy);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bd2:	18d1      	adds	r1, r2, r3
 8007bd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007bd6:	6a3b      	ldr	r3, [r7, #32]
 8007bd8:	0018      	movs	r0, r3
 8007bda:	f004 fe1b 	bl	800c814 <memcpy>
    d_ptr += tocopy;
 8007bde:	6a3a      	ldr	r2, [r7, #32]
 8007be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007be2:	18d3      	adds	r3, r2, r3
 8007be4:	623b      	str	r3, [r7, #32]
    r_ptr += tocopy;
 8007be6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bea:	18d3      	adds	r3, r2, r3
 8007bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    btr -= tocopy;
 8007bee:	687a      	ldr	r2, [r7, #4]
 8007bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf2:	1ad3      	subs	r3, r2, r3
 8007bf4:	607b      	str	r3, [r7, #4]

    /* Step 2: Read data from beginning of buffer (overflow part) */
    if (btr > 0) {
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d008      	beq.n	8007c0e <lwrb_read_ex+0xe2>
        BUF_MEMCPY(d_ptr, buff->buff, btr);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6819      	ldr	r1, [r3, #0]
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	6a3b      	ldr	r3, [r7, #32]
 8007c04:	0018      	movs	r0, r3
 8007c06:	f004 fe05 	bl	800c814 <memcpy>
        r_ptr = btr;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* Step 3: Check end of buffer */
    if (r_ptr >= buff->size) {
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d301      	bcc.n	8007c1c <lwrb_read_ex+0xf0>
        r_ptr = 0;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*
     * Write final value to the actual running variable.
     * This is to ensure no write operation can access intermediate data
     */
    LWRB_STORE(buff->r_ptr, r_ptr, memory_order_release);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	3308      	adds	r3, #8
 8007c20:	61bb      	str	r3, [r7, #24]
 8007c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c24:	613b      	str	r3, [r7, #16]
 8007c26:	693a      	ldr	r2, [r7, #16]
 8007c28:	69bb      	ldr	r3, [r7, #24]
 8007c2a:	f3bf 8f5b 	dmb	ish
 8007c2e:	601a      	str	r2, [r3, #0]

    BUF_SEND_EVT(buff, LWRB_EVT_READ, tocopy + btr);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	691b      	ldr	r3, [r3, #16]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d007      	beq.n	8007c48 <lwrb_read_ex+0x11c>
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	691b      	ldr	r3, [r3, #16]
 8007c3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c3e:	687a      	ldr	r2, [r7, #4]
 8007c40:	188a      	adds	r2, r1, r2
 8007c42:	68f8      	ldr	r0, [r7, #12]
 8007c44:	2100      	movs	r1, #0
 8007c46:	4798      	blx	r3
    if (bread != NULL) {
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d004      	beq.n	8007c58 <lwrb_read_ex+0x12c>
        *bread = tocopy + btr;
 8007c4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	18d2      	adds	r2, r2, r3
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	601a      	str	r2, [r3, #0]
    }
    return 1;
 8007c58:	2301      	movs	r3, #1
}
 8007c5a:	0018      	movs	r0, r3
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	b00c      	add	sp, #48	@ 0x30
 8007c60:	bd80      	pop	{r7, pc}

08007c62 <lwrb_get_free>:
 * \brief           Get available size in buffer for write operation
 * \param[in]       buff: Ring buffer instance
 * \return          Number of free bytes in memory
 */
lwrb_sz_t
lwrb_get_free(const lwrb_t* buff) {
 8007c62:	b580      	push	{r7, lr}
 8007c64:	b08a      	sub	sp, #40	@ 0x28
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	6078      	str	r0, [r7, #4]
    lwrb_sz_t size = 0, w_ptr = 0, r_ptr = 0;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c6e:	2300      	movs	r3, #0
 8007c70:	623b      	str	r3, [r7, #32]
 8007c72:	2300      	movs	r3, #0
 8007c74:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff)) {
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d007      	beq.n	8007c8c <lwrb_get_free+0x2a>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d003      	beq.n	8007c8c <lwrb_get_free+0x2a>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d101      	bne.n	8007c90 <lwrb_get_free+0x2e>
        return 0;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	e021      	b.n	8007cd4 <lwrb_get_free+0x72>
     * - buff->w pointer will not change by another process/interrupt because we are in write mode just now
     * - buff->r pointer may change by another process. If it gets changed after buff->r has been loaded to local variable,
     *    buffer will see "free size" less than it actually is. This is not a problem, application can
     *    always try again to write more data to remaining free memory that was read just during copy operation
     */
    w_ptr = LWRB_LOAD(buff->w_ptr, memory_order_relaxed);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	330c      	adds	r3, #12
 8007c94:	61bb      	str	r3, [r7, #24]
 8007c96:	69bb      	ldr	r3, [r7, #24]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	613b      	str	r3, [r7, #16]
 8007c9c:	693b      	ldr	r3, [r7, #16]
 8007c9e:	623b      	str	r3, [r7, #32]
    r_ptr = LWRB_LOAD(buff->r_ptr, memory_order_relaxed);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	3308      	adds	r3, #8
 8007ca4:	617b      	str	r3, [r7, #20]
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	60fb      	str	r3, [r7, #12]
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	61fb      	str	r3, [r7, #28]

    if (w_ptr >= r_ptr) {
 8007cb0:	6a3a      	ldr	r2, [r7, #32]
 8007cb2:	69fb      	ldr	r3, [r7, #28]
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d307      	bcc.n	8007cc8 <lwrb_get_free+0x66>
        size = buff->size - (w_ptr - r_ptr);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	685a      	ldr	r2, [r3, #4]
 8007cbc:	69f9      	ldr	r1, [r7, #28]
 8007cbe:	6a3b      	ldr	r3, [r7, #32]
 8007cc0:	1acb      	subs	r3, r1, r3
 8007cc2:	18d3      	adds	r3, r2, r3
 8007cc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cc6:	e003      	b.n	8007cd0 <lwrb_get_free+0x6e>
    } else {
        size = r_ptr - w_ptr;
 8007cc8:	69fa      	ldr	r2, [r7, #28]
 8007cca:	6a3b      	ldr	r3, [r7, #32]
 8007ccc:	1ad3      	subs	r3, r2, r3
 8007cce:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Buffer free size is always 1 less than actual size */
    return size - 1;
 8007cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd2:	3b01      	subs	r3, #1
}
 8007cd4:	0018      	movs	r0, r3
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	b00a      	add	sp, #40	@ 0x28
 8007cda:	bd80      	pop	{r7, pc}

08007cdc <lwrb_get_full>:
 * \brief           Get number of bytes currently available in buffer
 * \param[in]       buff: Ring buffer instance
 * \return          Number of bytes ready to be read
 */
lwrb_sz_t
lwrb_get_full(const lwrb_t* buff) {
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b08a      	sub	sp, #40	@ 0x28
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
    lwrb_sz_t size = 0, w_ptr = 0, r_ptr = 0;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ce8:	2300      	movs	r3, #0
 8007cea:	623b      	str	r3, [r7, #32]
 8007cec:	2300      	movs	r3, #0
 8007cee:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff)) {
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d007      	beq.n	8007d06 <lwrb_get_full+0x2a>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d003      	beq.n	8007d06 <lwrb_get_full+0x2a>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d101      	bne.n	8007d0a <lwrb_get_full+0x2e>
        return 0;
 8007d06:	2300      	movs	r3, #0
 8007d08:	e020      	b.n	8007d4c <lwrb_get_full+0x70>
     * - buff->r pointer will not change by another process/interrupt because we are in read mode just now
     * - buff->w pointer may change by another process. If it gets changed after buff->w has been loaded to local variable,
     *    buffer will see "full size" less than it really is. This is not a problem, application can
     *    always try again to read more data from remaining full memory that was written just during copy operation
     */
    w_ptr = LWRB_LOAD(buff->w_ptr, memory_order_relaxed);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	330c      	adds	r3, #12
 8007d0e:	61bb      	str	r3, [r7, #24]
 8007d10:	69bb      	ldr	r3, [r7, #24]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	613b      	str	r3, [r7, #16]
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	623b      	str	r3, [r7, #32]
    r_ptr = LWRB_LOAD(buff->r_ptr, memory_order_relaxed);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	3308      	adds	r3, #8
 8007d1e:	617b      	str	r3, [r7, #20]
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	60fb      	str	r3, [r7, #12]
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	61fb      	str	r3, [r7, #28]

    if (w_ptr >= r_ptr) {
 8007d2a:	6a3a      	ldr	r2, [r7, #32]
 8007d2c:	69fb      	ldr	r3, [r7, #28]
 8007d2e:	429a      	cmp	r2, r3
 8007d30:	d304      	bcc.n	8007d3c <lwrb_get_full+0x60>
        size = w_ptr - r_ptr;
 8007d32:	6a3a      	ldr	r2, [r7, #32]
 8007d34:	69fb      	ldr	r3, [r7, #28]
 8007d36:	1ad3      	subs	r3, r2, r3
 8007d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d3a:	e006      	b.n	8007d4a <lwrb_get_full+0x6e>
    } else {
        size = buff->size - (r_ptr - w_ptr);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	685a      	ldr	r2, [r3, #4]
 8007d40:	6a39      	ldr	r1, [r7, #32]
 8007d42:	69fb      	ldr	r3, [r7, #28]
 8007d44:	1acb      	subs	r3, r1, r3
 8007d46:	18d3      	adds	r3, r2, r3
 8007d48:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    return size;
 8007d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007d4c:	0018      	movs	r0, r3
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	b00a      	add	sp, #40	@ 0x28
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <get_1>:
#else
#define NMBS_DEBUG_PRINT(...) (void) (0)
#endif


static uint8_t get_1(nmbs_t* nmbs) {
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b084      	sub	sp, #16
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
    uint8_t result = nmbs->msg.buf[nmbs->msg.buf_idx];
 8007d5c:	687a      	ldr	r2, [r7, #4]
 8007d5e:	2382      	movs	r3, #130	@ 0x82
 8007d60:	005b      	lsls	r3, r3, #1
 8007d62:	5ad3      	ldrh	r3, [r2, r3]
 8007d64:	0019      	movs	r1, r3
 8007d66:	200f      	movs	r0, #15
 8007d68:	183b      	adds	r3, r7, r0
 8007d6a:	687a      	ldr	r2, [r7, #4]
 8007d6c:	5c52      	ldrb	r2, [r2, r1]
 8007d6e:	701a      	strb	r2, [r3, #0]
    nmbs->msg.buf_idx++;
 8007d70:	687a      	ldr	r2, [r7, #4]
 8007d72:	2382      	movs	r3, #130	@ 0x82
 8007d74:	005b      	lsls	r3, r3, #1
 8007d76:	5ad3      	ldrh	r3, [r2, r3]
 8007d78:	3301      	adds	r3, #1
 8007d7a:	b299      	uxth	r1, r3
 8007d7c:	687a      	ldr	r2, [r7, #4]
 8007d7e:	2382      	movs	r3, #130	@ 0x82
 8007d80:	005b      	lsls	r3, r3, #1
 8007d82:	52d1      	strh	r1, [r2, r3]
    return result;
 8007d84:	183b      	adds	r3, r7, r0
 8007d86:	781b      	ldrb	r3, [r3, #0]
}
 8007d88:	0018      	movs	r0, r3
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	b004      	add	sp, #16
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <put_1>:


static void put_1(nmbs_t* nmbs, uint8_t data) {
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b082      	sub	sp, #8
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
 8007d98:	000a      	movs	r2, r1
 8007d9a:	1cfb      	adds	r3, r7, #3
 8007d9c:	701a      	strb	r2, [r3, #0]
    nmbs->msg.buf[nmbs->msg.buf_idx] = data;
 8007d9e:	687a      	ldr	r2, [r7, #4]
 8007da0:	2382      	movs	r3, #130	@ 0x82
 8007da2:	005b      	lsls	r3, r3, #1
 8007da4:	5ad3      	ldrh	r3, [r2, r3]
 8007da6:	0019      	movs	r1, r3
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	1cfa      	adds	r2, r7, #3
 8007dac:	7812      	ldrb	r2, [r2, #0]
 8007dae:	545a      	strb	r2, [r3, r1]
    nmbs->msg.buf_idx++;
 8007db0:	687a      	ldr	r2, [r7, #4]
 8007db2:	2382      	movs	r3, #130	@ 0x82
 8007db4:	005b      	lsls	r3, r3, #1
 8007db6:	5ad3      	ldrh	r3, [r2, r3]
 8007db8:	3301      	adds	r3, #1
 8007dba:	b299      	uxth	r1, r3
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	2382      	movs	r3, #130	@ 0x82
 8007dc0:	005b      	lsls	r3, r3, #1
 8007dc2:	52d1      	strh	r1, [r2, r3]
}
 8007dc4:	46c0      	nop			@ (mov r8, r8)
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	b002      	add	sp, #8
 8007dca:	bd80      	pop	{r7, pc}

08007dcc <discard_1>:


static void discard_1(nmbs_t* nmbs) {
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b082      	sub	sp, #8
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
    nmbs->msg.buf_idx++;
 8007dd4:	687a      	ldr	r2, [r7, #4]
 8007dd6:	2382      	movs	r3, #130	@ 0x82
 8007dd8:	005b      	lsls	r3, r3, #1
 8007dda:	5ad3      	ldrh	r3, [r2, r3]
 8007ddc:	3301      	adds	r3, #1
 8007dde:	b299      	uxth	r1, r3
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	2382      	movs	r3, #130	@ 0x82
 8007de4:	005b      	lsls	r3, r3, #1
 8007de6:	52d1      	strh	r1, [r2, r3]
}
 8007de8:	46c0      	nop			@ (mov r8, r8)
 8007dea:	46bd      	mov	sp, r7
 8007dec:	b002      	add	sp, #8
 8007dee:	bd80      	pop	{r7, pc}

08007df0 <discard_n>:


#ifndef NMBS_SERVER_DISABLED
#if !defined(NMBS_SERVER_READ_FILE_RECORD_DISABLED) || !defined(NMBS_SERVER_WRITE_FILE_RECORD_DISABLED)
static void discard_n(nmbs_t* nmbs, uint16_t n) {
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b082      	sub	sp, #8
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	000a      	movs	r2, r1
 8007dfa:	1cbb      	adds	r3, r7, #2
 8007dfc:	801a      	strh	r2, [r3, #0]
    nmbs->msg.buf_idx += n;
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	2382      	movs	r3, #130	@ 0x82
 8007e02:	005b      	lsls	r3, r3, #1
 8007e04:	5ad2      	ldrh	r2, [r2, r3]
 8007e06:	1cbb      	adds	r3, r7, #2
 8007e08:	881b      	ldrh	r3, [r3, #0]
 8007e0a:	18d3      	adds	r3, r2, r3
 8007e0c:	b299      	uxth	r1, r3
 8007e0e:	687a      	ldr	r2, [r7, #4]
 8007e10:	2382      	movs	r3, #130	@ 0x82
 8007e12:	005b      	lsls	r3, r3, #1
 8007e14:	52d1      	strh	r1, [r2, r3]
}
 8007e16:	46c0      	nop			@ (mov r8, r8)
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	b002      	add	sp, #8
 8007e1c:	bd80      	pop	{r7, pc}

08007e1e <get_2>:
#endif
#endif


static uint16_t get_2(nmbs_t* nmbs) {
 8007e1e:	b580      	push	{r7, lr}
 8007e20:	b084      	sub	sp, #16
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
    const uint16_t result =
            ((uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx]) << 8 | (uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx + 1];
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	2382      	movs	r3, #130	@ 0x82
 8007e2a:	005b      	lsls	r3, r3, #1
 8007e2c:	5ad3      	ldrh	r3, [r2, r3]
 8007e2e:	001a      	movs	r2, r3
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	5c9b      	ldrb	r3, [r3, r2]
 8007e34:	b21b      	sxth	r3, r3
 8007e36:	021b      	lsls	r3, r3, #8
 8007e38:	b21a      	sxth	r2, r3
 8007e3a:	6879      	ldr	r1, [r7, #4]
 8007e3c:	2382      	movs	r3, #130	@ 0x82
 8007e3e:	005b      	lsls	r3, r3, #1
 8007e40:	5acb      	ldrh	r3, [r1, r3]
 8007e42:	3301      	adds	r3, #1
 8007e44:	6879      	ldr	r1, [r7, #4]
 8007e46:	5ccb      	ldrb	r3, [r1, r3]
 8007e48:	b21b      	sxth	r3, r3
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	b21a      	sxth	r2, r3
    const uint16_t result =
 8007e4e:	200e      	movs	r0, #14
 8007e50:	183b      	adds	r3, r7, r0
 8007e52:	801a      	strh	r2, [r3, #0]
    nmbs->msg.buf_idx += 2;
 8007e54:	687a      	ldr	r2, [r7, #4]
 8007e56:	2382      	movs	r3, #130	@ 0x82
 8007e58:	005b      	lsls	r3, r3, #1
 8007e5a:	5ad3      	ldrh	r3, [r2, r3]
 8007e5c:	3302      	adds	r3, #2
 8007e5e:	b299      	uxth	r1, r3
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	2382      	movs	r3, #130	@ 0x82
 8007e64:	005b      	lsls	r3, r3, #1
 8007e66:	52d1      	strh	r1, [r2, r3]
    return result;
 8007e68:	183b      	adds	r3, r7, r0
 8007e6a:	881b      	ldrh	r3, [r3, #0]
}
 8007e6c:	0018      	movs	r0, r3
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	b004      	add	sp, #16
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <put_2>:


static void put_2(nmbs_t* nmbs, uint16_t data) {
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b082      	sub	sp, #8
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
 8007e7c:	000a      	movs	r2, r1
 8007e7e:	1cbb      	adds	r3, r7, #2
 8007e80:	801a      	strh	r2, [r3, #0]
    nmbs->msg.buf[nmbs->msg.buf_idx] = (uint8_t) ((data >> 8) & 0xFFU);
 8007e82:	1cbb      	adds	r3, r7, #2
 8007e84:	881b      	ldrh	r3, [r3, #0]
 8007e86:	0a1b      	lsrs	r3, r3, #8
 8007e88:	b299      	uxth	r1, r3
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	2382      	movs	r3, #130	@ 0x82
 8007e8e:	005b      	lsls	r3, r3, #1
 8007e90:	5ad3      	ldrh	r3, [r2, r3]
 8007e92:	001a      	movs	r2, r3
 8007e94:	b2c9      	uxtb	r1, r1
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	5499      	strb	r1, [r3, r2]
    nmbs->msg.buf[nmbs->msg.buf_idx + 1] = (uint8_t) data;
 8007e9a:	687a      	ldr	r2, [r7, #4]
 8007e9c:	2382      	movs	r3, #130	@ 0x82
 8007e9e:	005b      	lsls	r3, r3, #1
 8007ea0:	5ad3      	ldrh	r3, [r2, r3]
 8007ea2:	3301      	adds	r3, #1
 8007ea4:	1cba      	adds	r2, r7, #2
 8007ea6:	8812      	ldrh	r2, [r2, #0]
 8007ea8:	b2d1      	uxtb	r1, r2
 8007eaa:	687a      	ldr	r2, [r7, #4]
 8007eac:	54d1      	strb	r1, [r2, r3]
    nmbs->msg.buf_idx += 2;
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	2382      	movs	r3, #130	@ 0x82
 8007eb2:	005b      	lsls	r3, r3, #1
 8007eb4:	5ad3      	ldrh	r3, [r2, r3]
 8007eb6:	3302      	adds	r3, #2
 8007eb8:	b299      	uxth	r1, r3
 8007eba:	687a      	ldr	r2, [r7, #4]
 8007ebc:	2382      	movs	r3, #130	@ 0x82
 8007ebe:	005b      	lsls	r3, r3, #1
 8007ec0:	52d1      	strh	r1, [r2, r3]
}
 8007ec2:	46c0      	nop			@ (mov r8, r8)
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	b002      	add	sp, #8
 8007ec8:	bd80      	pop	{r7, pc}

08007eca <set_1>:


#ifndef NMBS_SERVER_DISABLED
#if !defined(NMBS_SERVER_READ_DEVICE_IDENTIFICATION_DISABLED)
static void set_1(nmbs_t* nmbs, uint8_t data, uint8_t index) {
 8007eca:	b580      	push	{r7, lr}
 8007ecc:	b082      	sub	sp, #8
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	6078      	str	r0, [r7, #4]
 8007ed2:	0008      	movs	r0, r1
 8007ed4:	0011      	movs	r1, r2
 8007ed6:	1cfb      	adds	r3, r7, #3
 8007ed8:	1c02      	adds	r2, r0, #0
 8007eda:	701a      	strb	r2, [r3, #0]
 8007edc:	1cbb      	adds	r3, r7, #2
 8007ede:	1c0a      	adds	r2, r1, #0
 8007ee0:	701a      	strb	r2, [r3, #0]
    nmbs->msg.buf[index] = data;
 8007ee2:	1cbb      	adds	r3, r7, #2
 8007ee4:	781b      	ldrb	r3, [r3, #0]
 8007ee6:	687a      	ldr	r2, [r7, #4]
 8007ee8:	1cf9      	adds	r1, r7, #3
 8007eea:	7809      	ldrb	r1, [r1, #0]
 8007eec:	54d1      	strb	r1, [r2, r3]
}
 8007eee:	46c0      	nop			@ (mov r8, r8)
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	b002      	add	sp, #8
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <set_2>:


static void set_2(nmbs_t* nmbs, uint16_t data, uint8_t index) {
 8007ef6:	b580      	push	{r7, lr}
 8007ef8:	b082      	sub	sp, #8
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	6078      	str	r0, [r7, #4]
 8007efe:	0008      	movs	r0, r1
 8007f00:	0011      	movs	r1, r2
 8007f02:	1cbb      	adds	r3, r7, #2
 8007f04:	1c02      	adds	r2, r0, #0
 8007f06:	801a      	strh	r2, [r3, #0]
 8007f08:	1c7b      	adds	r3, r7, #1
 8007f0a:	1c0a      	adds	r2, r1, #0
 8007f0c:	701a      	strb	r2, [r3, #0]
    nmbs->msg.buf[index] = (uint8_t) ((data >> 8) & 0xFFU);
 8007f0e:	1cbb      	adds	r3, r7, #2
 8007f10:	881b      	ldrh	r3, [r3, #0]
 8007f12:	0a1b      	lsrs	r3, r3, #8
 8007f14:	b29a      	uxth	r2, r3
 8007f16:	1c7b      	adds	r3, r7, #1
 8007f18:	781b      	ldrb	r3, [r3, #0]
 8007f1a:	b2d1      	uxtb	r1, r2
 8007f1c:	687a      	ldr	r2, [r7, #4]
 8007f1e:	54d1      	strb	r1, [r2, r3]
    nmbs->msg.buf[index + 1] = (uint8_t) data;
 8007f20:	1c7b      	adds	r3, r7, #1
 8007f22:	781b      	ldrb	r3, [r3, #0]
 8007f24:	3301      	adds	r3, #1
 8007f26:	1cba      	adds	r2, r7, #2
 8007f28:	8812      	ldrh	r2, [r2, #0]
 8007f2a:	b2d1      	uxtb	r1, r2
 8007f2c:	687a      	ldr	r2, [r7, #4]
 8007f2e:	54d1      	strb	r1, [r2, r3]
}
 8007f30:	46c0      	nop			@ (mov r8, r8)
 8007f32:	46bd      	mov	sp, r7
 8007f34:	b002      	add	sp, #8
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <get_n>:
#endif
#endif


static uint8_t* get_n(nmbs_t* nmbs, uint16_t n) {
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b084      	sub	sp, #16
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	000a      	movs	r2, r1
 8007f42:	1cbb      	adds	r3, r7, #2
 8007f44:	801a      	strh	r2, [r3, #0]
    uint8_t* msg_buf_ptr = nmbs->msg.buf + nmbs->msg.buf_idx;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6879      	ldr	r1, [r7, #4]
 8007f4a:	2282      	movs	r2, #130	@ 0x82
 8007f4c:	0052      	lsls	r2, r2, #1
 8007f4e:	5a8a      	ldrh	r2, [r1, r2]
 8007f50:	189b      	adds	r3, r3, r2
 8007f52:	60fb      	str	r3, [r7, #12]
    nmbs->msg.buf_idx += n;
 8007f54:	687a      	ldr	r2, [r7, #4]
 8007f56:	2382      	movs	r3, #130	@ 0x82
 8007f58:	005b      	lsls	r3, r3, #1
 8007f5a:	5ad2      	ldrh	r2, [r2, r3]
 8007f5c:	1cbb      	adds	r3, r7, #2
 8007f5e:	881b      	ldrh	r3, [r3, #0]
 8007f60:	18d3      	adds	r3, r2, r3
 8007f62:	b299      	uxth	r1, r3
 8007f64:	687a      	ldr	r2, [r7, #4]
 8007f66:	2382      	movs	r3, #130	@ 0x82
 8007f68:	005b      	lsls	r3, r3, #1
 8007f6a:	52d1      	strh	r1, [r2, r3]
    return msg_buf_ptr;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
}
 8007f6e:	0018      	movs	r0, r3
 8007f70:	46bd      	mov	sp, r7
 8007f72:	b004      	add	sp, #16
 8007f74:	bd80      	pop	{r7, pc}

08007f76 <put_n>:


#ifndef NMBS_SERVER_DISABLED
#if !defined(NMBS_SERVER_READ_DEVICE_IDENTIFICATION_DISABLED)
static void put_n(nmbs_t* nmbs, const uint8_t* data, uint8_t size) {
 8007f76:	b580      	push	{r7, lr}
 8007f78:	b084      	sub	sp, #16
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	60f8      	str	r0, [r7, #12]
 8007f7e:	60b9      	str	r1, [r7, #8]
 8007f80:	1dfb      	adds	r3, r7, #7
 8007f82:	701a      	strb	r2, [r3, #0]
    memcpy(&nmbs->msg.buf[nmbs->msg.buf_idx], data, size);
 8007f84:	68fa      	ldr	r2, [r7, #12]
 8007f86:	2382      	movs	r3, #130	@ 0x82
 8007f88:	005b      	lsls	r3, r3, #1
 8007f8a:	5ad3      	ldrh	r3, [r2, r3]
 8007f8c:	001a      	movs	r2, r3
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	1898      	adds	r0, r3, r2
 8007f92:	1dfb      	adds	r3, r7, #7
 8007f94:	781a      	ldrb	r2, [r3, #0]
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	0019      	movs	r1, r3
 8007f9a:	f004 fc3b 	bl	800c814 <memcpy>
    nmbs->msg.buf_idx += size;
 8007f9e:	68fa      	ldr	r2, [r7, #12]
 8007fa0:	2382      	movs	r3, #130	@ 0x82
 8007fa2:	005b      	lsls	r3, r3, #1
 8007fa4:	5ad2      	ldrh	r2, [r2, r3]
 8007fa6:	1dfb      	adds	r3, r7, #7
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	18d3      	adds	r3, r2, r3
 8007fae:	b299      	uxth	r1, r3
 8007fb0:	68fa      	ldr	r2, [r7, #12]
 8007fb2:	2382      	movs	r3, #130	@ 0x82
 8007fb4:	005b      	lsls	r3, r3, #1
 8007fb6:	52d1      	strh	r1, [r2, r3]
}
 8007fb8:	46c0      	nop			@ (mov r8, r8)
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	b004      	add	sp, #16
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <get_regs>:
#endif


#if !defined(NMBS_SERVER_WRITE_FILE_RECORD_DISABLED)
static uint16_t* get_regs(nmbs_t* nmbs, uint16_t n) {
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b084      	sub	sp, #16
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	000a      	movs	r2, r1
 8007fca:	1cbb      	adds	r3, r7, #2
 8007fcc:	801a      	strh	r2, [r3, #0]
    uint16_t* msg_buf_ptr = (uint16_t*) (nmbs->msg.buf + nmbs->msg.buf_idx);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6879      	ldr	r1, [r7, #4]
 8007fd2:	2282      	movs	r2, #130	@ 0x82
 8007fd4:	0052      	lsls	r2, r2, #1
 8007fd6:	5a8a      	ldrh	r2, [r1, r2]
 8007fd8:	189b      	adds	r3, r3, r2
 8007fda:	60fb      	str	r3, [r7, #12]
    nmbs->msg.buf_idx += n * 2;
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	2382      	movs	r3, #130	@ 0x82
 8007fe0:	005b      	lsls	r3, r3, #1
 8007fe2:	5ad2      	ldrh	r2, [r2, r3]
 8007fe4:	1cbb      	adds	r3, r7, #2
 8007fe6:	881b      	ldrh	r3, [r3, #0]
 8007fe8:	18db      	adds	r3, r3, r3
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	18d3      	adds	r3, r2, r3
 8007fee:	b299      	uxth	r1, r3
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	2382      	movs	r3, #130	@ 0x82
 8007ff4:	005b      	lsls	r3, r3, #1
 8007ff6:	52d1      	strh	r1, [r2, r3]
    while (n--) {
 8007ff8:	e01a      	b.n	8008030 <get_regs+0x70>
        msg_buf_ptr[n] = (msg_buf_ptr[n] << 8) | ((msg_buf_ptr[n] >> 8) & 0xFF);
 8007ffa:	1cbb      	adds	r3, r7, #2
 8007ffc:	881b      	ldrh	r3, [r3, #0]
 8007ffe:	005b      	lsls	r3, r3, #1
 8008000:	68fa      	ldr	r2, [r7, #12]
 8008002:	18d3      	adds	r3, r2, r3
 8008004:	881b      	ldrh	r3, [r3, #0]
 8008006:	b21b      	sxth	r3, r3
 8008008:	021b      	lsls	r3, r3, #8
 800800a:	b21a      	sxth	r2, r3
 800800c:	1cbb      	adds	r3, r7, #2
 800800e:	881b      	ldrh	r3, [r3, #0]
 8008010:	005b      	lsls	r3, r3, #1
 8008012:	68f9      	ldr	r1, [r7, #12]
 8008014:	18cb      	adds	r3, r1, r3
 8008016:	881b      	ldrh	r3, [r3, #0]
 8008018:	0a1b      	lsrs	r3, r3, #8
 800801a:	b29b      	uxth	r3, r3
 800801c:	b21b      	sxth	r3, r3
 800801e:	4313      	orrs	r3, r2
 8008020:	b219      	sxth	r1, r3
 8008022:	1cbb      	adds	r3, r7, #2
 8008024:	881b      	ldrh	r3, [r3, #0]
 8008026:	005b      	lsls	r3, r3, #1
 8008028:	68fa      	ldr	r2, [r7, #12]
 800802a:	18d3      	adds	r3, r2, r3
 800802c:	b28a      	uxth	r2, r1
 800802e:	801a      	strh	r2, [r3, #0]
    while (n--) {
 8008030:	1cbb      	adds	r3, r7, #2
 8008032:	881b      	ldrh	r3, [r3, #0]
 8008034:	1cba      	adds	r2, r7, #2
 8008036:	1e59      	subs	r1, r3, #1
 8008038:	8011      	strh	r1, [r2, #0]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d1dd      	bne.n	8007ffa <get_regs+0x3a>
    }
    return msg_buf_ptr;
 800803e:	68fb      	ldr	r3, [r7, #12]
}
 8008040:	0018      	movs	r0, r3
 8008042:	46bd      	mov	sp, r7
 8008044:	b004      	add	sp, #16
 8008046:	bd80      	pop	{r7, pc}

08008048 <swap_regs>:
    }
}
#endif


static void swap_regs(uint16_t* data, uint16_t n) {
 8008048:	b580      	push	{r7, lr}
 800804a:	b082      	sub	sp, #8
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	000a      	movs	r2, r1
 8008052:	1cbb      	adds	r3, r7, #2
 8008054:	801a      	strh	r2, [r3, #0]
    while (n--) {
 8008056:	e01a      	b.n	800808e <swap_regs+0x46>
        data[n] = (data[n] << 8) | ((data[n] >> 8) & 0xFF);
 8008058:	1cbb      	adds	r3, r7, #2
 800805a:	881b      	ldrh	r3, [r3, #0]
 800805c:	005b      	lsls	r3, r3, #1
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	18d3      	adds	r3, r2, r3
 8008062:	881b      	ldrh	r3, [r3, #0]
 8008064:	b21b      	sxth	r3, r3
 8008066:	021b      	lsls	r3, r3, #8
 8008068:	b21a      	sxth	r2, r3
 800806a:	1cbb      	adds	r3, r7, #2
 800806c:	881b      	ldrh	r3, [r3, #0]
 800806e:	005b      	lsls	r3, r3, #1
 8008070:	6879      	ldr	r1, [r7, #4]
 8008072:	18cb      	adds	r3, r1, r3
 8008074:	881b      	ldrh	r3, [r3, #0]
 8008076:	0a1b      	lsrs	r3, r3, #8
 8008078:	b29b      	uxth	r3, r3
 800807a:	b21b      	sxth	r3, r3
 800807c:	4313      	orrs	r3, r2
 800807e:	b219      	sxth	r1, r3
 8008080:	1cbb      	adds	r3, r7, #2
 8008082:	881b      	ldrh	r3, [r3, #0]
 8008084:	005b      	lsls	r3, r3, #1
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	18d3      	adds	r3, r2, r3
 800808a:	b28a      	uxth	r2, r1
 800808c:	801a      	strh	r2, [r3, #0]
    while (n--) {
 800808e:	1cbb      	adds	r3, r7, #2
 8008090:	881b      	ldrh	r3, [r3, #0]
 8008092:	1cba      	adds	r2, r7, #2
 8008094:	1e59      	subs	r1, r3, #1
 8008096:	8011      	strh	r1, [r2, #0]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d1dd      	bne.n	8008058 <swap_regs+0x10>
    }
}
 800809c:	46c0      	nop			@ (mov r8, r8)
 800809e:	46c0      	nop			@ (mov r8, r8)
 80080a0:	46bd      	mov	sp, r7
 80080a2:	b002      	add	sp, #8
 80080a4:	bd80      	pop	{r7, pc}

080080a6 <recv>:


static nmbs_error recv(nmbs_t* nmbs, uint16_t count) {
 80080a6:	b5b0      	push	{r4, r5, r7, lr}
 80080a8:	b084      	sub	sp, #16
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6078      	str	r0, [r7, #4]
 80080ae:	000a      	movs	r2, r1
 80080b0:	1cbb      	adds	r3, r7, #2
 80080b2:	801a      	strh	r2, [r3, #0]
    if (nmbs->msg.complete) {
 80080b4:	687a      	ldr	r2, [r7, #4]
 80080b6:	2386      	movs	r3, #134	@ 0x86
 80080b8:	005b      	lsls	r3, r3, #1
 80080ba:	5cd3      	ldrb	r3, [r2, r3]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d001      	beq.n	80080c4 <recv+0x1e>
        return NMBS_ERROR_NONE;
 80080c0:	2300      	movs	r3, #0
 80080c2:	e02f      	b.n	8008124 <recv+0x7e>
    }

    const int32_t ret =
            nmbs->platform.read(nmbs->msg.buf + nmbs->msg.buf_idx, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	23aa      	movs	r3, #170	@ 0xaa
 80080c8:	005b      	lsls	r3, r3, #1
 80080ca:	58d4      	ldr	r4, [r2, r3]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6879      	ldr	r1, [r7, #4]
 80080d0:	2282      	movs	r2, #130	@ 0x82
 80080d2:	0052      	lsls	r2, r2, #1
 80080d4:	5a8a      	ldrh	r2, [r1, r2]
 80080d6:	1898      	adds	r0, r3, r2
 80080d8:	687a      	ldr	r2, [r7, #4]
 80080da:	23a4      	movs	r3, #164	@ 0xa4
 80080dc:	005b      	lsls	r3, r3, #1
 80080de:	58d5      	ldr	r5, [r2, r3]
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	23b0      	movs	r3, #176	@ 0xb0
 80080e4:	005b      	lsls	r3, r3, #1
 80080e6:	58d2      	ldr	r2, [r2, r3]
 80080e8:	1cbb      	adds	r3, r7, #2
 80080ea:	8819      	ldrh	r1, [r3, #0]
 80080ec:	0013      	movs	r3, r2
 80080ee:	002a      	movs	r2, r5
 80080f0:	47a0      	blx	r4
 80080f2:	0003      	movs	r3, r0
 80080f4:	60fb      	str	r3, [r7, #12]

    if (ret == count)
 80080f6:	1cbb      	adds	r3, r7, #2
 80080f8:	881b      	ldrh	r3, [r3, #0]
 80080fa:	68fa      	ldr	r2, [r7, #12]
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d101      	bne.n	8008104 <recv+0x5e>
        return NMBS_ERROR_NONE;
 8008100:	2300      	movs	r3, #0
 8008102:	e00f      	b.n	8008124 <recv+0x7e>

    if (ret < count) {
 8008104:	1cbb      	adds	r3, r7, #2
 8008106:	881b      	ldrh	r3, [r3, #0]
 8008108:	68fa      	ldr	r2, [r7, #12]
 800810a:	429a      	cmp	r2, r3
 800810c:	da08      	bge.n	8008120 <recv+0x7a>
        if (ret < 0)
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2b00      	cmp	r3, #0
 8008112:	da02      	bge.n	800811a <recv+0x74>
            return NMBS_ERROR_TRANSPORT;
 8008114:	2304      	movs	r3, #4
 8008116:	425b      	negs	r3, r3
 8008118:	e004      	b.n	8008124 <recv+0x7e>

        return NMBS_ERROR_TIMEOUT;
 800811a:	2303      	movs	r3, #3
 800811c:	425b      	negs	r3, r3
 800811e:	e001      	b.n	8008124 <recv+0x7e>
    }

    return NMBS_ERROR_TRANSPORT;
 8008120:	2304      	movs	r3, #4
 8008122:	425b      	negs	r3, r3
}
 8008124:	0018      	movs	r0, r3
 8008126:	46bd      	mov	sp, r7
 8008128:	b004      	add	sp, #16
 800812a:	bdb0      	pop	{r4, r5, r7, pc}

0800812c <send>:


static nmbs_error send(const nmbs_t* nmbs, uint16_t count) {
 800812c:	b5b0      	push	{r4, r5, r7, lr}
 800812e:	b084      	sub	sp, #16
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
 8008134:	000a      	movs	r2, r1
 8008136:	1cbb      	adds	r3, r7, #2
 8008138:	801a      	strh	r2, [r3, #0]
    const int32_t ret = nmbs->platform.write(nmbs->msg.buf, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 800813a:	687a      	ldr	r2, [r7, #4]
 800813c:	23ac      	movs	r3, #172	@ 0xac
 800813e:	005b      	lsls	r3, r3, #1
 8008140:	58d4      	ldr	r4, [r2, r3]
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	687a      	ldr	r2, [r7, #4]
 8008146:	23a4      	movs	r3, #164	@ 0xa4
 8008148:	005b      	lsls	r3, r3, #1
 800814a:	58d5      	ldr	r5, [r2, r3]
 800814c:	687a      	ldr	r2, [r7, #4]
 800814e:	23b0      	movs	r3, #176	@ 0xb0
 8008150:	005b      	lsls	r3, r3, #1
 8008152:	58d2      	ldr	r2, [r2, r3]
 8008154:	1cbb      	adds	r3, r7, #2
 8008156:	8819      	ldrh	r1, [r3, #0]
 8008158:	0013      	movs	r3, r2
 800815a:	002a      	movs	r2, r5
 800815c:	47a0      	blx	r4
 800815e:	0003      	movs	r3, r0
 8008160:	60fb      	str	r3, [r7, #12]

    if (ret == count)
 8008162:	1cbb      	adds	r3, r7, #2
 8008164:	881b      	ldrh	r3, [r3, #0]
 8008166:	68fa      	ldr	r2, [r7, #12]
 8008168:	429a      	cmp	r2, r3
 800816a:	d101      	bne.n	8008170 <send+0x44>
        return NMBS_ERROR_NONE;
 800816c:	2300      	movs	r3, #0
 800816e:	e00f      	b.n	8008190 <send+0x64>

    if (ret < count) {
 8008170:	1cbb      	adds	r3, r7, #2
 8008172:	881b      	ldrh	r3, [r3, #0]
 8008174:	68fa      	ldr	r2, [r7, #12]
 8008176:	429a      	cmp	r2, r3
 8008178:	da08      	bge.n	800818c <send+0x60>
        if (ret < 0)
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2b00      	cmp	r3, #0
 800817e:	da02      	bge.n	8008186 <send+0x5a>
            return NMBS_ERROR_TRANSPORT;
 8008180:	2304      	movs	r3, #4
 8008182:	425b      	negs	r3, r3
 8008184:	e004      	b.n	8008190 <send+0x64>

        return NMBS_ERROR_TIMEOUT;
 8008186:	2303      	movs	r3, #3
 8008188:	425b      	negs	r3, r3
 800818a:	e001      	b.n	8008190 <send+0x64>
    }

    return NMBS_ERROR_TRANSPORT;
 800818c:	2304      	movs	r3, #4
 800818e:	425b      	negs	r3, r3
}
 8008190:	0018      	movs	r0, r3
 8008192:	46bd      	mov	sp, r7
 8008194:	b004      	add	sp, #16
 8008196:	bdb0      	pop	{r4, r5, r7, pc}

08008198 <flush>:


static void flush(nmbs_t* nmbs) {
 8008198:	b590      	push	{r4, r7, lr}
 800819a:	b083      	sub	sp, #12
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
    nmbs->platform.read(nmbs->msg.buf, sizeof(nmbs->msg.buf), 0, nmbs->platform.arg);
 80081a0:	687a      	ldr	r2, [r7, #4]
 80081a2:	23aa      	movs	r3, #170	@ 0xaa
 80081a4:	005b      	lsls	r3, r3, #1
 80081a6:	58d4      	ldr	r4, [r2, r3]
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	23b0      	movs	r3, #176	@ 0xb0
 80081ae:	005b      	lsls	r3, r3, #1
 80081b0:	58d3      	ldr	r3, [r2, r3]
 80081b2:	2282      	movs	r2, #130	@ 0x82
 80081b4:	0051      	lsls	r1, r2, #1
 80081b6:	2200      	movs	r2, #0
 80081b8:	47a0      	blx	r4
}
 80081ba:	46c0      	nop			@ (mov r8, r8)
 80081bc:	46bd      	mov	sp, r7
 80081be:	b003      	add	sp, #12
 80081c0:	bd90      	pop	{r4, r7, pc}

080081c2 <msg_buf_reset>:


static void msg_buf_reset(nmbs_t* nmbs) {
 80081c2:	b580      	push	{r7, lr}
 80081c4:	b082      	sub	sp, #8
 80081c6:	af00      	add	r7, sp, #0
 80081c8:	6078      	str	r0, [r7, #4]
    nmbs->msg.buf_idx = 0;
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	2382      	movs	r3, #130	@ 0x82
 80081ce:	005b      	lsls	r3, r3, #1
 80081d0:	2100      	movs	r1, #0
 80081d2:	52d1      	strh	r1, [r2, r3]
}
 80081d4:	46c0      	nop			@ (mov r8, r8)
 80081d6:	46bd      	mov	sp, r7
 80081d8:	b002      	add	sp, #8
 80081da:	bd80      	pop	{r7, pc}

080081dc <msg_state_reset>:


static void msg_state_reset(nmbs_t* nmbs) {
 80081dc:	b580      	push	{r7, lr}
 80081de:	b082      	sub	sp, #8
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
    msg_buf_reset(nmbs);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	0018      	movs	r0, r3
 80081e8:	f7ff ffeb 	bl	80081c2 <msg_buf_reset>
    nmbs->msg.unit_id = 0;
 80081ec:	687a      	ldr	r2, [r7, #4]
 80081ee:	2383      	movs	r3, #131	@ 0x83
 80081f0:	005b      	lsls	r3, r3, #1
 80081f2:	2100      	movs	r1, #0
 80081f4:	54d1      	strb	r1, [r2, r3]
    nmbs->msg.fc = 0;
 80081f6:	687a      	ldr	r2, [r7, #4]
 80081f8:	2308      	movs	r3, #8
 80081fa:	33ff      	adds	r3, #255	@ 0xff
 80081fc:	2100      	movs	r1, #0
 80081fe:	54d1      	strb	r1, [r2, r3]
    nmbs->msg.transaction_id = 0;
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	2384      	movs	r3, #132	@ 0x84
 8008204:	005b      	lsls	r3, r3, #1
 8008206:	2100      	movs	r1, #0
 8008208:	52d1      	strh	r1, [r2, r3]
    nmbs->msg.broadcast = false;
 800820a:	687a      	ldr	r2, [r7, #4]
 800820c:	2385      	movs	r3, #133	@ 0x85
 800820e:	005b      	lsls	r3, r3, #1
 8008210:	2100      	movs	r1, #0
 8008212:	54d1      	strb	r1, [r2, r3]
    nmbs->msg.ignored = false;
 8008214:	687a      	ldr	r2, [r7, #4]
 8008216:	230c      	movs	r3, #12
 8008218:	33ff      	adds	r3, #255	@ 0xff
 800821a:	2100      	movs	r1, #0
 800821c:	54d1      	strb	r1, [r2, r3]
    nmbs->msg.complete = false;
 800821e:	687a      	ldr	r2, [r7, #4]
 8008220:	2386      	movs	r3, #134	@ 0x86
 8008222:	005b      	lsls	r3, r3, #1
 8008224:	2100      	movs	r1, #0
 8008226:	54d1      	strb	r1, [r2, r3]
}
 8008228:	46c0      	nop			@ (mov r8, r8)
 800822a:	46bd      	mov	sp, r7
 800822c:	b002      	add	sp, #8
 800822e:	bd80      	pop	{r7, pc}

08008230 <nmbs_create>:
        nmbs->msg.broadcast = true;
}
#endif


nmbs_error nmbs_create(nmbs_t* nmbs, const nmbs_platform_conf* platform_conf) {
 8008230:	b590      	push	{r4, r7, lr}
 8008232:	b083      	sub	sp, #12
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
    if (!nmbs)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d102      	bne.n	8008246 <nmbs_create+0x16>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8008240:	2301      	movs	r3, #1
 8008242:	425b      	negs	r3, r3
 8008244:	e03e      	b.n	80082c4 <nmbs_create+0x94>

    memset(nmbs, 0, sizeof(nmbs_t));
 8008246:	23b6      	movs	r3, #182	@ 0xb6
 8008248:	005a      	lsls	r2, r3, #1
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2100      	movs	r1, #0
 800824e:	0018      	movs	r0, r3
 8008250:	f004 faa0 	bl	800c794 <memset>

    nmbs->byte_timeout_ms = -1;
 8008254:	687a      	ldr	r2, [r7, #4]
 8008256:	23a4      	movs	r3, #164	@ 0xa4
 8008258:	005b      	lsls	r3, r3, #1
 800825a:	2101      	movs	r1, #1
 800825c:	4249      	negs	r1, r1
 800825e:	50d1      	str	r1, [r2, r3]
    nmbs->read_timeout_ms = -1;
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	23a6      	movs	r3, #166	@ 0xa6
 8008264:	005b      	lsls	r3, r3, #1
 8008266:	2101      	movs	r1, #1
 8008268:	4249      	negs	r1, r1
 800826a:	50d1      	str	r1, [r2, r3]

    if (!platform_conf || platform_conf->initialized != 0xFFFFDEBE)
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d004      	beq.n	800827c <nmbs_create+0x4c>
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	695b      	ldr	r3, [r3, #20]
 8008276:	4a15      	ldr	r2, [pc, #84]	@ (80082cc <nmbs_create+0x9c>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d002      	beq.n	8008282 <nmbs_create+0x52>
        return NMBS_ERROR_INVALID_ARGUMENT;
 800827c:	2301      	movs	r3, #1
 800827e:	425b      	negs	r3, r3
 8008280:	e020      	b.n	80082c4 <nmbs_create+0x94>

    if (platform_conf->transport != NMBS_TRANSPORT_RTU && platform_conf->transport != NMBS_TRANSPORT_TCP)
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	781b      	ldrb	r3, [r3, #0]
 8008286:	2b01      	cmp	r3, #1
 8008288:	d006      	beq.n	8008298 <nmbs_create+0x68>
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	781b      	ldrb	r3, [r3, #0]
 800828e:	2b02      	cmp	r3, #2
 8008290:	d002      	beq.n	8008298 <nmbs_create+0x68>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8008292:	2301      	movs	r3, #1
 8008294:	425b      	negs	r3, r3
 8008296:	e015      	b.n	80082c4 <nmbs_create+0x94>

    if (!platform_conf->read || !platform_conf->write)
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d003      	beq.n	80082a8 <nmbs_create+0x78>
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	689b      	ldr	r3, [r3, #8]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d102      	bne.n	80082ae <nmbs_create+0x7e>
        return NMBS_ERROR_INVALID_ARGUMENT;
 80082a8:	2301      	movs	r3, #1
 80082aa:	425b      	negs	r3, r3
 80082ac:	e00a      	b.n	80082c4 <nmbs_create+0x94>

    nmbs->platform = *platform_conf;
 80082ae:	687a      	ldr	r2, [r7, #4]
 80082b0:	23a8      	movs	r3, #168	@ 0xa8
 80082b2:	005b      	lsls	r3, r3, #1
 80082b4:	6839      	ldr	r1, [r7, #0]
 80082b6:	18d3      	adds	r3, r2, r3
 80082b8:	000a      	movs	r2, r1
 80082ba:	ca13      	ldmia	r2!, {r0, r1, r4}
 80082bc:	c313      	stmia	r3!, {r0, r1, r4}
 80082be:	ca13      	ldmia	r2!, {r0, r1, r4}
 80082c0:	c313      	stmia	r3!, {r0, r1, r4}

    return NMBS_ERROR_NONE;
 80082c2:	2300      	movs	r3, #0
}
 80082c4:	0018      	movs	r0, r3
 80082c6:	46bd      	mov	sp, r7
 80082c8:	b003      	add	sp, #12
 80082ca:	bd90      	pop	{r4, r7, pc}
 80082cc:	ffffdebe 	.word	0xffffdebe

080082d0 <nmbs_set_read_timeout>:


void nmbs_set_read_timeout(nmbs_t* nmbs, int32_t timeout_ms) {
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b082      	sub	sp, #8
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
 80082d8:	6039      	str	r1, [r7, #0]
    nmbs->read_timeout_ms = timeout_ms;
 80082da:	687a      	ldr	r2, [r7, #4]
 80082dc:	23a6      	movs	r3, #166	@ 0xa6
 80082de:	005b      	lsls	r3, r3, #1
 80082e0:	6839      	ldr	r1, [r7, #0]
 80082e2:	50d1      	str	r1, [r2, r3]
}
 80082e4:	46c0      	nop			@ (mov r8, r8)
 80082e6:	46bd      	mov	sp, r7
 80082e8:	b002      	add	sp, #8
 80082ea:	bd80      	pop	{r7, pc}

080082ec <nmbs_set_byte_timeout>:


void nmbs_set_byte_timeout(nmbs_t* nmbs, int32_t timeout_ms) {
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b082      	sub	sp, #8
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
 80082f4:	6039      	str	r1, [r7, #0]
    nmbs->byte_timeout_ms = timeout_ms;
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	23a4      	movs	r3, #164	@ 0xa4
 80082fa:	005b      	lsls	r3, r3, #1
 80082fc:	6839      	ldr	r1, [r7, #0]
 80082fe:	50d1      	str	r1, [r2, r3]
}
 8008300:	46c0      	nop			@ (mov r8, r8)
 8008302:	46bd      	mov	sp, r7
 8008304:	b002      	add	sp, #8
 8008306:	bd80      	pop	{r7, pc}

08008308 <nmbs_platform_conf_create>:


void nmbs_platform_conf_create(nmbs_platform_conf* platform_conf) {
 8008308:	b580      	push	{r7, lr}
 800830a:	b082      	sub	sp, #8
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
    memset(platform_conf, 0, sizeof(nmbs_platform_conf));
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2218      	movs	r2, #24
 8008314:	2100      	movs	r1, #0
 8008316:	0018      	movs	r0, r3
 8008318:	f004 fa3c 	bl	800c794 <memset>
    platform_conf->crc_calc = nmbs_crc_calc;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4a04      	ldr	r2, [pc, #16]	@ (8008330 <nmbs_platform_conf_create+0x28>)
 8008320:	60da      	str	r2, [r3, #12]
    // Workaround for older user code not calling nmbs_platform_conf_create()
    platform_conf->initialized = 0xFFFFDEBE;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	4a03      	ldr	r2, [pc, #12]	@ (8008334 <nmbs_platform_conf_create+0x2c>)
 8008326:	615a      	str	r2, [r3, #20]
}
 8008328:	46c0      	nop			@ (mov r8, r8)
 800832a:	46bd      	mov	sp, r7
 800832c:	b002      	add	sp, #8
 800832e:	bd80      	pop	{r7, pc}
 8008330:	08008339 	.word	0x08008339
 8008334:	ffffdebe 	.word	0xffffdebe

08008338 <nmbs_crc_calc>:
void nmbs_set_platform_arg(nmbs_t* nmbs, void* arg) {
    nmbs->platform.arg = arg;
}


uint16_t nmbs_crc_calc(const uint8_t* data, uint32_t length, void* arg) {
 8008338:	b580      	push	{r7, lr}
 800833a:	b088      	sub	sp, #32
 800833c:	af00      	add	r7, sp, #0
 800833e:	60f8      	str	r0, [r7, #12]
 8008340:	60b9      	str	r1, [r7, #8]
 8008342:	607a      	str	r2, [r7, #4]
    NMBS_UNUSED_PARAM(arg);
    uint16_t crc = 0xFFFF;
 8008344:	231e      	movs	r3, #30
 8008346:	18fb      	adds	r3, r7, r3
 8008348:	2201      	movs	r2, #1
 800834a:	4252      	negs	r2, r2
 800834c:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < length; i++) {
 800834e:	2300      	movs	r3, #0
 8008350:	61bb      	str	r3, [r7, #24]
 8008352:	e02e      	b.n	80083b2 <nmbs_crc_calc+0x7a>
        crc ^= (uint16_t) data[i];
 8008354:	68fa      	ldr	r2, [r7, #12]
 8008356:	69bb      	ldr	r3, [r7, #24]
 8008358:	18d3      	adds	r3, r2, r3
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	0019      	movs	r1, r3
 800835e:	221e      	movs	r2, #30
 8008360:	18bb      	adds	r3, r7, r2
 8008362:	18ba      	adds	r2, r7, r2
 8008364:	8812      	ldrh	r2, [r2, #0]
 8008366:	404a      	eors	r2, r1
 8008368:	801a      	strh	r2, [r3, #0]
        for (int j = 8; j != 0; j--) {
 800836a:	2308      	movs	r3, #8
 800836c:	617b      	str	r3, [r7, #20]
 800836e:	e01a      	b.n	80083a6 <nmbs_crc_calc+0x6e>
            if ((crc & 0x0001) != 0) {
 8008370:	211e      	movs	r1, #30
 8008372:	187b      	adds	r3, r7, r1
 8008374:	881b      	ldrh	r3, [r3, #0]
 8008376:	2201      	movs	r2, #1
 8008378:	4013      	ands	r3, r2
 800837a:	d00b      	beq.n	8008394 <nmbs_crc_calc+0x5c>
                crc >>= 1;
 800837c:	187b      	adds	r3, r7, r1
 800837e:	187a      	adds	r2, r7, r1
 8008380:	8812      	ldrh	r2, [r2, #0]
 8008382:	0852      	lsrs	r2, r2, #1
 8008384:	801a      	strh	r2, [r3, #0]
                crc ^= 0xA001;
 8008386:	187b      	adds	r3, r7, r1
 8008388:	187a      	adds	r2, r7, r1
 800838a:	8812      	ldrh	r2, [r2, #0]
 800838c:	490f      	ldr	r1, [pc, #60]	@ (80083cc <nmbs_crc_calc+0x94>)
 800838e:	404a      	eors	r2, r1
 8008390:	801a      	strh	r2, [r3, #0]
 8008392:	e005      	b.n	80083a0 <nmbs_crc_calc+0x68>
            }
            else
                crc >>= 1;
 8008394:	221e      	movs	r2, #30
 8008396:	18bb      	adds	r3, r7, r2
 8008398:	18ba      	adds	r2, r7, r2
 800839a:	8812      	ldrh	r2, [r2, #0]
 800839c:	0852      	lsrs	r2, r2, #1
 800839e:	801a      	strh	r2, [r3, #0]
        for (int j = 8; j != 0; j--) {
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	3b01      	subs	r3, #1
 80083a4:	617b      	str	r3, [r7, #20]
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d1e1      	bne.n	8008370 <nmbs_crc_calc+0x38>
    for (uint32_t i = 0; i < length; i++) {
 80083ac:	69bb      	ldr	r3, [r7, #24]
 80083ae:	3301      	adds	r3, #1
 80083b0:	61bb      	str	r3, [r7, #24]
 80083b2:	69ba      	ldr	r2, [r7, #24]
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	429a      	cmp	r2, r3
 80083b8:	d3cc      	bcc.n	8008354 <nmbs_crc_calc+0x1c>
        }
    }

    return (uint16_t) (crc << 8) | (uint16_t) (crc >> 8);
 80083ba:	231e      	movs	r3, #30
 80083bc:	18fb      	adds	r3, r7, r3
 80083be:	881b      	ldrh	r3, [r3, #0]
 80083c0:	ba5b      	rev16	r3, r3
 80083c2:	b29b      	uxth	r3, r3
}
 80083c4:	0018      	movs	r0, r3
 80083c6:	46bd      	mov	sp, r7
 80083c8:	b008      	add	sp, #32
 80083ca:	bd80      	pop	{r7, pc}
 80083cc:	ffffa001 	.word	0xffffa001

080083d0 <recv_msg_footer>:

static nmbs_error recv_msg_footer(nmbs_t* nmbs) {
 80083d0:	b5b0      	push	{r4, r5, r7, lr}
 80083d2:	b084      	sub	sp, #16
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80083d8:	687a      	ldr	r2, [r7, #4]
 80083da:	23a8      	movs	r3, #168	@ 0xa8
 80083dc:	005b      	lsls	r3, r3, #1
 80083de:	5cd3      	ldrb	r3, [r2, r3]
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d137      	bne.n	8008454 <recv_msg_footer+0x84>
        const uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	23ae      	movs	r3, #174	@ 0xae
 80083e8:	005b      	lsls	r3, r3, #1
 80083ea:	58d3      	ldr	r3, [r2, r3]
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	6879      	ldr	r1, [r7, #4]
 80083f0:	2282      	movs	r2, #130	@ 0x82
 80083f2:	0052      	lsls	r2, r2, #1
 80083f4:	5a8a      	ldrh	r2, [r1, r2]
 80083f6:	0015      	movs	r5, r2
 80083f8:	6879      	ldr	r1, [r7, #4]
 80083fa:	22b0      	movs	r2, #176	@ 0xb0
 80083fc:	0052      	lsls	r2, r2, #1
 80083fe:	588a      	ldr	r2, [r1, r2]
 8008400:	210e      	movs	r1, #14
 8008402:	187c      	adds	r4, r7, r1
 8008404:	0029      	movs	r1, r5
 8008406:	4798      	blx	r3
 8008408:	0003      	movs	r3, r0
 800840a:	8023      	strh	r3, [r4, #0]

        const nmbs_error err = recv(nmbs, 2);
 800840c:	250d      	movs	r5, #13
 800840e:	197c      	adds	r4, r7, r5
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2102      	movs	r1, #2
 8008414:	0018      	movs	r0, r3
 8008416:	f7ff fe46 	bl	80080a6 <recv>
 800841a:	0003      	movs	r3, r0
 800841c:	7023      	strb	r3, [r4, #0]
        if (err != NMBS_ERROR_NONE)
 800841e:	197b      	adds	r3, r7, r5
 8008420:	781b      	ldrb	r3, [r3, #0]
 8008422:	b25b      	sxtb	r3, r3
 8008424:	2b00      	cmp	r3, #0
 8008426:	d003      	beq.n	8008430 <recv_msg_footer+0x60>
            return err;
 8008428:	197b      	adds	r3, r7, r5
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	b25b      	sxtb	r3, r3
 800842e:	e012      	b.n	8008456 <recv_msg_footer+0x86>

        const uint16_t recv_crc = get_2(nmbs);
 8008430:	250a      	movs	r5, #10
 8008432:	197c      	adds	r4, r7, r5
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	0018      	movs	r0, r3
 8008438:	f7ff fcf1 	bl	8007e1e <get_2>
 800843c:	0003      	movs	r3, r0
 800843e:	8023      	strh	r3, [r4, #0]
        if (recv_crc != crc)
 8008440:	197a      	adds	r2, r7, r5
 8008442:	230e      	movs	r3, #14
 8008444:	18fb      	adds	r3, r7, r3
 8008446:	8812      	ldrh	r2, [r2, #0]
 8008448:	881b      	ldrh	r3, [r3, #0]
 800844a:	429a      	cmp	r2, r3
 800844c:	d002      	beq.n	8008454 <recv_msg_footer+0x84>
            return NMBS_ERROR_CRC;
 800844e:	2305      	movs	r3, #5
 8008450:	425b      	negs	r3, r3
 8008452:	e000      	b.n	8008456 <recv_msg_footer+0x86>
    }

    return NMBS_ERROR_NONE;
 8008454:	2300      	movs	r3, #0
}
 8008456:	0018      	movs	r0, r3
 8008458:	46bd      	mov	sp, r7
 800845a:	b004      	add	sp, #16
 800845c:	bdb0      	pop	{r4, r5, r7, pc}

0800845e <recv_msg_header>:


static nmbs_error recv_msg_header(nmbs_t* nmbs, bool* first_byte_received) {
 800845e:	b5b0      	push	{r4, r5, r7, lr}
 8008460:	b086      	sub	sp, #24
 8008462:	af00      	add	r7, sp, #0
 8008464:	6078      	str	r0, [r7, #4]
 8008466:	6039      	str	r1, [r7, #0]
    // We wait for the read timeout here, just for the first message byte
    int32_t old_byte_timeout = nmbs->byte_timeout_ms;
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	23a4      	movs	r3, #164	@ 0xa4
 800846c:	005b      	lsls	r3, r3, #1
 800846e:	58d3      	ldr	r3, [r2, r3]
 8008470:	617b      	str	r3, [r7, #20]
    nmbs->byte_timeout_ms = nmbs->read_timeout_ms;
 8008472:	687a      	ldr	r2, [r7, #4]
 8008474:	23a6      	movs	r3, #166	@ 0xa6
 8008476:	005b      	lsls	r3, r3, #1
 8008478:	58d1      	ldr	r1, [r2, r3]
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	23a4      	movs	r3, #164	@ 0xa4
 800847e:	005b      	lsls	r3, r3, #1
 8008480:	50d1      	str	r1, [r2, r3]

    msg_state_reset(nmbs);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	0018      	movs	r0, r3
 8008486:	f7ff fea9 	bl	80081dc <msg_state_reset>

    *first_byte_received = false;
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	2200      	movs	r2, #0
 800848e:	701a      	strb	r2, [r3, #0]

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8008490:	687a      	ldr	r2, [r7, #4]
 8008492:	23a8      	movs	r3, #168	@ 0xa8
 8008494:	005b      	lsls	r3, r3, #1
 8008496:	5cd3      	ldrb	r3, [r2, r3]
 8008498:	2b01      	cmp	r3, #1
 800849a:	d140      	bne.n	800851e <recv_msg_header+0xc0>
        nmbs_error err = recv(nmbs, 1);
 800849c:	250d      	movs	r5, #13
 800849e:	197c      	adds	r4, r7, r5
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2101      	movs	r1, #1
 80084a4:	0018      	movs	r0, r3
 80084a6:	f7ff fdfe 	bl	80080a6 <recv>
 80084aa:	0003      	movs	r3, r0
 80084ac:	7023      	strb	r3, [r4, #0]

        nmbs->byte_timeout_ms = old_byte_timeout;
 80084ae:	687a      	ldr	r2, [r7, #4]
 80084b0:	23a4      	movs	r3, #164	@ 0xa4
 80084b2:	005b      	lsls	r3, r3, #1
 80084b4:	6979      	ldr	r1, [r7, #20]
 80084b6:	50d1      	str	r1, [r2, r3]

        if (err != NMBS_ERROR_NONE)
 80084b8:	197b      	adds	r3, r7, r5
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	b25b      	sxtb	r3, r3
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d003      	beq.n	80084ca <recv_msg_header+0x6c>
            return err;
 80084c2:	197b      	adds	r3, r7, r5
 80084c4:	781b      	ldrb	r3, [r3, #0]
 80084c6:	b25b      	sxtb	r3, r3
 80084c8:	e0c2      	b.n	8008650 <recv_msg_header+0x1f2>

        *first_byte_received = true;
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	2201      	movs	r2, #1
 80084ce:	701a      	strb	r2, [r3, #0]

        nmbs->msg.unit_id = get_1(nmbs);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	0018      	movs	r0, r3
 80084d4:	f7ff fc3e 	bl	8007d54 <get_1>
 80084d8:	0003      	movs	r3, r0
 80084da:	0019      	movs	r1, r3
 80084dc:	687a      	ldr	r2, [r7, #4]
 80084de:	2383      	movs	r3, #131	@ 0x83
 80084e0:	005b      	lsls	r3, r3, #1
 80084e2:	54d1      	strb	r1, [r2, r3]

        err = recv(nmbs, 1);
 80084e4:	250d      	movs	r5, #13
 80084e6:	197c      	adds	r4, r7, r5
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2101      	movs	r1, #1
 80084ec:	0018      	movs	r0, r3
 80084ee:	f7ff fdda 	bl	80080a6 <recv>
 80084f2:	0003      	movs	r3, r0
 80084f4:	7023      	strb	r3, [r4, #0]
        if (err != NMBS_ERROR_NONE)
 80084f6:	197b      	adds	r3, r7, r5
 80084f8:	781b      	ldrb	r3, [r3, #0]
 80084fa:	b25b      	sxtb	r3, r3
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d003      	beq.n	8008508 <recv_msg_header+0xaa>
            return err;
 8008500:	197b      	adds	r3, r7, r5
 8008502:	781b      	ldrb	r3, [r3, #0]
 8008504:	b25b      	sxtb	r3, r3
 8008506:	e0a3      	b.n	8008650 <recv_msg_header+0x1f2>

        nmbs->msg.fc = get_1(nmbs);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	0018      	movs	r0, r3
 800850c:	f7ff fc22 	bl	8007d54 <get_1>
 8008510:	0003      	movs	r3, r0
 8008512:	0019      	movs	r1, r3
 8008514:	687a      	ldr	r2, [r7, #4]
 8008516:	2308      	movs	r3, #8
 8008518:	33ff      	adds	r3, #255	@ 0xff
 800851a:	54d1      	strb	r1, [r2, r3]
 800851c:	e097      	b.n	800864e <recv_msg_header+0x1f0>
    }
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 800851e:	687a      	ldr	r2, [r7, #4]
 8008520:	23a8      	movs	r3, #168	@ 0xa8
 8008522:	005b      	lsls	r3, r3, #1
 8008524:	5cd3      	ldrb	r3, [r2, r3]
 8008526:	2b02      	cmp	r3, #2
 8008528:	d000      	beq.n	800852c <recv_msg_header+0xce>
 800852a:	e090      	b.n	800864e <recv_msg_header+0x1f0>
        nmbs_error err = recv(nmbs, 1);
 800852c:	2513      	movs	r5, #19
 800852e:	197c      	adds	r4, r7, r5
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2101      	movs	r1, #1
 8008534:	0018      	movs	r0, r3
 8008536:	f7ff fdb6 	bl	80080a6 <recv>
 800853a:	0003      	movs	r3, r0
 800853c:	7023      	strb	r3, [r4, #0]

        nmbs->byte_timeout_ms = old_byte_timeout;
 800853e:	687a      	ldr	r2, [r7, #4]
 8008540:	23a4      	movs	r3, #164	@ 0xa4
 8008542:	005b      	lsls	r3, r3, #1
 8008544:	6979      	ldr	r1, [r7, #20]
 8008546:	50d1      	str	r1, [r2, r3]

        if (err != NMBS_ERROR_NONE)
 8008548:	197b      	adds	r3, r7, r5
 800854a:	781b      	ldrb	r3, [r3, #0]
 800854c:	b25b      	sxtb	r3, r3
 800854e:	2b00      	cmp	r3, #0
 8008550:	d003      	beq.n	800855a <recv_msg_header+0xfc>
            return err;
 8008552:	197b      	adds	r3, r7, r5
 8008554:	781b      	ldrb	r3, [r3, #0]
 8008556:	b25b      	sxtb	r3, r3
 8008558:	e07a      	b.n	8008650 <recv_msg_header+0x1f2>

        *first_byte_received = true;
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	2201      	movs	r2, #1
 800855e:	701a      	strb	r2, [r3, #0]

        // Advance buf_idx
        discard_1(nmbs);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	0018      	movs	r0, r3
 8008564:	f7ff fc32 	bl	8007dcc <discard_1>

        err = recv(nmbs, 7);
 8008568:	2513      	movs	r5, #19
 800856a:	197c      	adds	r4, r7, r5
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2107      	movs	r1, #7
 8008570:	0018      	movs	r0, r3
 8008572:	f7ff fd98 	bl	80080a6 <recv>
 8008576:	0003      	movs	r3, r0
 8008578:	7023      	strb	r3, [r4, #0]
        if (err != NMBS_ERROR_NONE)
 800857a:	197b      	adds	r3, r7, r5
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	b25b      	sxtb	r3, r3
 8008580:	2b00      	cmp	r3, #0
 8008582:	d003      	beq.n	800858c <recv_msg_header+0x12e>
            return err;
 8008584:	197b      	adds	r3, r7, r5
 8008586:	781b      	ldrb	r3, [r3, #0]
 8008588:	b25b      	sxtb	r3, r3
 800858a:	e061      	b.n	8008650 <recv_msg_header+0x1f2>

        // Starting over
        msg_buf_reset(nmbs);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	0018      	movs	r0, r3
 8008590:	f7ff fe17 	bl	80081c2 <msg_buf_reset>

        nmbs->msg.transaction_id = get_2(nmbs);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	0018      	movs	r0, r3
 8008598:	f7ff fc41 	bl	8007e1e <get_2>
 800859c:	0003      	movs	r3, r0
 800859e:	0019      	movs	r1, r3
 80085a0:	687a      	ldr	r2, [r7, #4]
 80085a2:	2384      	movs	r3, #132	@ 0x84
 80085a4:	005b      	lsls	r3, r3, #1
 80085a6:	52d1      	strh	r1, [r2, r3]
        const uint16_t protocol_id = get_2(nmbs);
 80085a8:	2310      	movs	r3, #16
 80085aa:	18fc      	adds	r4, r7, r3
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	0018      	movs	r0, r3
 80085b0:	f7ff fc35 	bl	8007e1e <get_2>
 80085b4:	0003      	movs	r3, r0
 80085b6:	8023      	strh	r3, [r4, #0]
        const uint16_t length = get_2(nmbs);
 80085b8:	250e      	movs	r5, #14
 80085ba:	197c      	adds	r4, r7, r5
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	0018      	movs	r0, r3
 80085c0:	f7ff fc2d 	bl	8007e1e <get_2>
 80085c4:	0003      	movs	r3, r0
 80085c6:	8023      	strh	r3, [r4, #0]
        nmbs->msg.unit_id = get_1(nmbs);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	0018      	movs	r0, r3
 80085cc:	f7ff fbc2 	bl	8007d54 <get_1>
 80085d0:	0003      	movs	r3, r0
 80085d2:	0019      	movs	r1, r3
 80085d4:	687a      	ldr	r2, [r7, #4]
 80085d6:	2383      	movs	r3, #131	@ 0x83
 80085d8:	005b      	lsls	r3, r3, #1
 80085da:	54d1      	strb	r1, [r2, r3]
        nmbs->msg.fc = get_1(nmbs);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	0018      	movs	r0, r3
 80085e0:	f7ff fbb8 	bl	8007d54 <get_1>
 80085e4:	0003      	movs	r3, r0
 80085e6:	0019      	movs	r1, r3
 80085e8:	687a      	ldr	r2, [r7, #4]
 80085ea:	2308      	movs	r3, #8
 80085ec:	33ff      	adds	r3, #255	@ 0xff
 80085ee:	54d1      	strb	r1, [r2, r3]

        if (length < 2 || length > 255)
 80085f0:	197b      	adds	r3, r7, r5
 80085f2:	881b      	ldrh	r3, [r3, #0]
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d903      	bls.n	8008600 <recv_msg_header+0x1a2>
 80085f8:	197b      	adds	r3, r7, r5
 80085fa:	881b      	ldrh	r3, [r3, #0]
 80085fc:	2bff      	cmp	r3, #255	@ 0xff
 80085fe:	d902      	bls.n	8008606 <recv_msg_header+0x1a8>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 8008600:	2306      	movs	r3, #6
 8008602:	425b      	negs	r3, r3
 8008604:	e024      	b.n	8008650 <recv_msg_header+0x1f2>

        // Receive the rest of the message
        err = recv(nmbs, length - 2);
 8008606:	230e      	movs	r3, #14
 8008608:	18fb      	adds	r3, r7, r3
 800860a:	881b      	ldrh	r3, [r3, #0]
 800860c:	3b02      	subs	r3, #2
 800860e:	b29a      	uxth	r2, r3
 8008610:	2513      	movs	r5, #19
 8008612:	197c      	adds	r4, r7, r5
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	0011      	movs	r1, r2
 8008618:	0018      	movs	r0, r3
 800861a:	f7ff fd44 	bl	80080a6 <recv>
 800861e:	0003      	movs	r3, r0
 8008620:	7023      	strb	r3, [r4, #0]
        if (err != NMBS_ERROR_NONE)
 8008622:	197b      	adds	r3, r7, r5
 8008624:	781b      	ldrb	r3, [r3, #0]
 8008626:	b25b      	sxtb	r3, r3
 8008628:	2b00      	cmp	r3, #0
 800862a:	d003      	beq.n	8008634 <recv_msg_header+0x1d6>
            return err;
 800862c:	197b      	adds	r3, r7, r5
 800862e:	781b      	ldrb	r3, [r3, #0]
 8008630:	b25b      	sxtb	r3, r3
 8008632:	e00d      	b.n	8008650 <recv_msg_header+0x1f2>

        if (protocol_id != 0)
 8008634:	2310      	movs	r3, #16
 8008636:	18fb      	adds	r3, r7, r3
 8008638:	881b      	ldrh	r3, [r3, #0]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d002      	beq.n	8008644 <recv_msg_header+0x1e6>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 800863e:	2306      	movs	r3, #6
 8008640:	425b      	negs	r3, r3
 8008642:	e005      	b.n	8008650 <recv_msg_header+0x1f2>

        nmbs->msg.complete = true;
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	2386      	movs	r3, #134	@ 0x86
 8008648:	005b      	lsls	r3, r3, #1
 800864a:	2101      	movs	r1, #1
 800864c:	54d1      	strb	r1, [r2, r3]
    }

    return NMBS_ERROR_NONE;
 800864e:	2300      	movs	r3, #0
}
 8008650:	0018      	movs	r0, r3
 8008652:	46bd      	mov	sp, r7
 8008654:	b006      	add	sp, #24
 8008656:	bdb0      	pop	{r4, r5, r7, pc}

08008658 <put_msg_header>:


static void put_msg_header(nmbs_t* nmbs, uint16_t data_length) {
 8008658:	b580      	push	{r7, lr}
 800865a:	b082      	sub	sp, #8
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	000a      	movs	r2, r1
 8008662:	1cbb      	adds	r3, r7, #2
 8008664:	801a      	strh	r2, [r3, #0]
    msg_buf_reset(nmbs);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	0018      	movs	r0, r3
 800866a:	f7ff fdaa 	bl	80081c2 <msg_buf_reset>

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	23a8      	movs	r3, #168	@ 0xa8
 8008672:	005b      	lsls	r3, r3, #1
 8008674:	5cd3      	ldrb	r3, [r2, r3]
 8008676:	2b01      	cmp	r3, #1
 8008678:	d109      	bne.n	800868e <put_msg_header+0x36>
        put_1(nmbs, nmbs->msg.unit_id);
 800867a:	687a      	ldr	r2, [r7, #4]
 800867c:	2383      	movs	r3, #131	@ 0x83
 800867e:	005b      	lsls	r3, r3, #1
 8008680:	5cd2      	ldrb	r2, [r2, r3]
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	0011      	movs	r1, r2
 8008686:	0018      	movs	r0, r3
 8008688:	f7ff fb82 	bl	8007d90 <put_1>
 800868c:	e025      	b.n	80086da <put_msg_header+0x82>
    }
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	23a8      	movs	r3, #168	@ 0xa8
 8008692:	005b      	lsls	r3, r3, #1
 8008694:	5cd3      	ldrb	r3, [r2, r3]
 8008696:	2b02      	cmp	r3, #2
 8008698:	d11f      	bne.n	80086da <put_msg_header+0x82>
        put_2(nmbs, nmbs->msg.transaction_id);
 800869a:	687a      	ldr	r2, [r7, #4]
 800869c:	2384      	movs	r3, #132	@ 0x84
 800869e:	005b      	lsls	r3, r3, #1
 80086a0:	5ad2      	ldrh	r2, [r2, r3]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	0011      	movs	r1, r2
 80086a6:	0018      	movs	r0, r3
 80086a8:	f7ff fbe4 	bl	8007e74 <put_2>
        put_2(nmbs, 0);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2100      	movs	r1, #0
 80086b0:	0018      	movs	r0, r3
 80086b2:	f7ff fbdf 	bl	8007e74 <put_2>
        put_2(nmbs, (uint16_t) (1 + 1 + data_length));
 80086b6:	1cbb      	adds	r3, r7, #2
 80086b8:	881b      	ldrh	r3, [r3, #0]
 80086ba:	3302      	adds	r3, #2
 80086bc:	b29a      	uxth	r2, r3
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	0011      	movs	r1, r2
 80086c2:	0018      	movs	r0, r3
 80086c4:	f7ff fbd6 	bl	8007e74 <put_2>
        put_1(nmbs, nmbs->msg.unit_id);
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	2383      	movs	r3, #131	@ 0x83
 80086cc:	005b      	lsls	r3, r3, #1
 80086ce:	5cd2      	ldrb	r2, [r2, r3]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	0011      	movs	r1, r2
 80086d4:	0018      	movs	r0, r3
 80086d6:	f7ff fb5b 	bl	8007d90 <put_1>
    }

    put_1(nmbs, nmbs->msg.fc);
 80086da:	687a      	ldr	r2, [r7, #4]
 80086dc:	2308      	movs	r3, #8
 80086de:	33ff      	adds	r3, #255	@ 0xff
 80086e0:	5cd2      	ldrb	r2, [r2, r3]
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	0011      	movs	r1, r2
 80086e6:	0018      	movs	r0, r3
 80086e8:	f7ff fb52 	bl	8007d90 <put_1>
}
 80086ec:	46c0      	nop			@ (mov r8, r8)
 80086ee:	46bd      	mov	sp, r7
 80086f0:	b002      	add	sp, #8
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <set_msg_header_size>:


#ifndef NMBS_SERVER_DISABLED
#if !defined(NMBS_SERVER_READ_DEVICE_IDENTIFICATION_DISABLED)
static void set_msg_header_size(nmbs_t* nmbs, uint16_t data_length) {
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b082      	sub	sp, #8
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
 80086fc:	000a      	movs	r2, r1
 80086fe:	1cbb      	adds	r3, r7, #2
 8008700:	801a      	strh	r2, [r3, #0]
    if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	23a8      	movs	r3, #168	@ 0xa8
 8008706:	005b      	lsls	r3, r3, #1
 8008708:	5cd3      	ldrb	r3, [r2, r3]
 800870a:	2b02      	cmp	r3, #2
 800870c:	d10b      	bne.n	8008726 <set_msg_header_size+0x32>
        data_length += 2;
 800870e:	1cbb      	adds	r3, r7, #2
 8008710:	1cba      	adds	r2, r7, #2
 8008712:	8812      	ldrh	r2, [r2, #0]
 8008714:	3202      	adds	r2, #2
 8008716:	801a      	strh	r2, [r3, #0]
        set_2(nmbs, data_length, 4);
 8008718:	1cbb      	adds	r3, r7, #2
 800871a:	8819      	ldrh	r1, [r3, #0]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2204      	movs	r2, #4
 8008720:	0018      	movs	r0, r3
 8008722:	f7ff fbe8 	bl	8007ef6 <set_2>
    }
}
 8008726:	46c0      	nop			@ (mov r8, r8)
 8008728:	46bd      	mov	sp, r7
 800872a:	b002      	add	sp, #8
 800872c:	bd80      	pop	{r7, pc}

0800872e <send_msg>:
#endif
#endif


static nmbs_error send_msg(nmbs_t* nmbs) {
 800872e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008730:	b085      	sub	sp, #20
 8008732:	af00      	add	r7, sp, #0
 8008734:	6078      	str	r0, [r7, #4]
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8008736:	687a      	ldr	r2, [r7, #4]
 8008738:	23a8      	movs	r3, #168	@ 0xa8
 800873a:	005b      	lsls	r3, r3, #1
 800873c:	5cd3      	ldrb	r3, [r2, r3]
 800873e:	2b01      	cmp	r3, #1
 8008740:	d11a      	bne.n	8008778 <send_msg+0x4a>
        const uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 8008742:	687a      	ldr	r2, [r7, #4]
 8008744:	23ae      	movs	r3, #174	@ 0xae
 8008746:	005b      	lsls	r3, r3, #1
 8008748:	58d3      	ldr	r3, [r2, r3]
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	6879      	ldr	r1, [r7, #4]
 800874e:	2282      	movs	r2, #130	@ 0x82
 8008750:	0052      	lsls	r2, r2, #1
 8008752:	5a8a      	ldrh	r2, [r1, r2]
 8008754:	0015      	movs	r5, r2
 8008756:	6879      	ldr	r1, [r7, #4]
 8008758:	22b0      	movs	r2, #176	@ 0xb0
 800875a:	0052      	lsls	r2, r2, #1
 800875c:	588a      	ldr	r2, [r1, r2]
 800875e:	260e      	movs	r6, #14
 8008760:	19bc      	adds	r4, r7, r6
 8008762:	0029      	movs	r1, r5
 8008764:	4798      	blx	r3
 8008766:	0003      	movs	r3, r0
 8008768:	8023      	strh	r3, [r4, #0]
        put_2(nmbs, crc);
 800876a:	19bb      	adds	r3, r7, r6
 800876c:	881a      	ldrh	r2, [r3, #0]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	0011      	movs	r1, r2
 8008772:	0018      	movs	r0, r3
 8008774:	f7ff fb7e 	bl	8007e74 <put_2>
    }

    const nmbs_error err = send(nmbs, nmbs->msg.buf_idx);
 8008778:	687a      	ldr	r2, [r7, #4]
 800877a:	2382      	movs	r3, #130	@ 0x82
 800877c:	005b      	lsls	r3, r3, #1
 800877e:	5ad2      	ldrh	r2, [r2, r3]
 8008780:	250d      	movs	r5, #13
 8008782:	197c      	adds	r4, r7, r5
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	0011      	movs	r1, r2
 8008788:	0018      	movs	r0, r3
 800878a:	f7ff fccf 	bl	800812c <send>
 800878e:	0003      	movs	r3, r0
 8008790:	7023      	strb	r3, [r4, #0]

    return err;
 8008792:	197b      	adds	r3, r7, r5
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	b25b      	sxtb	r3, r3
}
 8008798:	0018      	movs	r0, r3
 800879a:	46bd      	mov	sp, r7
 800879c:	b005      	add	sp, #20
 800879e:	bdf0      	pop	{r4, r5, r6, r7, pc}

080087a0 <recv_req_header>:


#ifndef NMBS_SERVER_DISABLED
static nmbs_error recv_req_header(nmbs_t* nmbs, bool* first_byte_received) {
 80087a0:	b5b0      	push	{r4, r5, r7, lr}
 80087a2:	b084      	sub	sp, #16
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
 80087a8:	6039      	str	r1, [r7, #0]
    const nmbs_error err = recv_msg_header(nmbs, first_byte_received);
 80087aa:	250f      	movs	r5, #15
 80087ac:	197c      	adds	r4, r7, r5
 80087ae:	683a      	ldr	r2, [r7, #0]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	0011      	movs	r1, r2
 80087b4:	0018      	movs	r0, r3
 80087b6:	f7ff fe52 	bl	800845e <recv_msg_header>
 80087ba:	0003      	movs	r3, r0
 80087bc:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 80087be:	197b      	adds	r3, r7, r5
 80087c0:	781b      	ldrb	r3, [r3, #0]
 80087c2:	b25b      	sxtb	r3, r3
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d003      	beq.n	80087d0 <recv_req_header+0x30>
        return err;
 80087c8:	197b      	adds	r3, r7, r5
 80087ca:	781b      	ldrb	r3, [r3, #0]
 80087cc:	b25b      	sxtb	r3, r3
 80087ce:	e028      	b.n	8008822 <recv_req_header+0x82>

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80087d0:	687a      	ldr	r2, [r7, #4]
 80087d2:	23a8      	movs	r3, #168	@ 0xa8
 80087d4:	005b      	lsls	r3, r3, #1
 80087d6:	5cd3      	ldrb	r3, [r2, r3]
 80087d8:	2b01      	cmp	r3, #1
 80087da:	d121      	bne.n	8008820 <recv_req_header+0x80>
        // Check if request is for us
        if (nmbs->msg.unit_id == NMBS_BROADCAST_ADDRESS)
 80087dc:	687a      	ldr	r2, [r7, #4]
 80087de:	2383      	movs	r3, #131	@ 0x83
 80087e0:	005b      	lsls	r3, r3, #1
 80087e2:	5cd3      	ldrb	r3, [r2, r3]
 80087e4:	2200      	movs	r2, #0
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d105      	bne.n	80087f6 <recv_req_header+0x56>
            nmbs->msg.broadcast = true;
 80087ea:	687a      	ldr	r2, [r7, #4]
 80087ec:	2385      	movs	r3, #133	@ 0x85
 80087ee:	005b      	lsls	r3, r3, #1
 80087f0:	2101      	movs	r1, #1
 80087f2:	54d1      	strb	r1, [r2, r3]
 80087f4:	e014      	b.n	8008820 <recv_req_header+0x80>
        else if (nmbs->msg.unit_id != nmbs->address_rtu)
 80087f6:	687a      	ldr	r2, [r7, #4]
 80087f8:	2383      	movs	r3, #131	@ 0x83
 80087fa:	005b      	lsls	r3, r3, #1
 80087fc:	5cd2      	ldrb	r2, [r2, r3]
 80087fe:	6879      	ldr	r1, [r7, #4]
 8008800:	23b4      	movs	r3, #180	@ 0xb4
 8008802:	005b      	lsls	r3, r3, #1
 8008804:	5ccb      	ldrb	r3, [r1, r3]
 8008806:	429a      	cmp	r2, r3
 8008808:	d005      	beq.n	8008816 <recv_req_header+0x76>
            nmbs->msg.ignored = true;
 800880a:	687a      	ldr	r2, [r7, #4]
 800880c:	230c      	movs	r3, #12
 800880e:	33ff      	adds	r3, #255	@ 0xff
 8008810:	2101      	movs	r1, #1
 8008812:	54d1      	strb	r1, [r2, r3]
 8008814:	e004      	b.n	8008820 <recv_req_header+0x80>
        else
            nmbs->msg.ignored = false;
 8008816:	687a      	ldr	r2, [r7, #4]
 8008818:	230c      	movs	r3, #12
 800881a:	33ff      	adds	r3, #255	@ 0xff
 800881c:	2100      	movs	r1, #0
 800881e:	54d1      	strb	r1, [r2, r3]
    }

    return NMBS_ERROR_NONE;
 8008820:	2300      	movs	r3, #0
}
 8008822:	0018      	movs	r0, r3
 8008824:	46bd      	mov	sp, r7
 8008826:	b004      	add	sp, #16
 8008828:	bdb0      	pop	{r4, r5, r7, pc}

0800882a <put_res_header>:


static void put_res_header(nmbs_t* nmbs, uint16_t data_length) {
 800882a:	b580      	push	{r7, lr}
 800882c:	b082      	sub	sp, #8
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
 8008832:	000a      	movs	r2, r1
 8008834:	1cbb      	adds	r3, r7, #2
 8008836:	801a      	strh	r2, [r3, #0]
    put_msg_header(nmbs, data_length);
 8008838:	1cbb      	adds	r3, r7, #2
 800883a:	881a      	ldrh	r2, [r3, #0]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	0011      	movs	r1, r2
 8008840:	0018      	movs	r0, r3
 8008842:	f7ff ff09 	bl	8008658 <put_msg_header>
    NMBS_DEBUG_PRINT("%d NMBS res -> address_rtu %d\tfc %d\t", nmbs->address_rtu, nmbs->address_rtu, nmbs->msg.fc);
}
 8008846:	46c0      	nop			@ (mov r8, r8)
 8008848:	46bd      	mov	sp, r7
 800884a:	b002      	add	sp, #8
 800884c:	bd80      	pop	{r7, pc}

0800884e <send_exception_msg>:


static nmbs_error send_exception_msg(nmbs_t* nmbs, uint8_t exception) {
 800884e:	b580      	push	{r7, lr}
 8008850:	b082      	sub	sp, #8
 8008852:	af00      	add	r7, sp, #0
 8008854:	6078      	str	r0, [r7, #4]
 8008856:	000a      	movs	r2, r1
 8008858:	1cfb      	adds	r3, r7, #3
 800885a:	701a      	strb	r2, [r3, #0]
    if (nmbs->msg.broadcast) {
 800885c:	687a      	ldr	r2, [r7, #4]
 800885e:	2385      	movs	r3, #133	@ 0x85
 8008860:	005b      	lsls	r3, r3, #1
 8008862:	5cd3      	ldrb	r3, [r2, r3]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d001      	beq.n	800886c <send_exception_msg+0x1e>
        return NMBS_ERROR_NONE;
 8008868:	2300      	movs	r3, #0
 800886a:	e01a      	b.n	80088a2 <send_exception_msg+0x54>
    }

    nmbs->msg.fc += 0x80;
 800886c:	687a      	ldr	r2, [r7, #4]
 800886e:	2308      	movs	r3, #8
 8008870:	33ff      	adds	r3, #255	@ 0xff
 8008872:	5cd3      	ldrb	r3, [r2, r3]
 8008874:	3b80      	subs	r3, #128	@ 0x80
 8008876:	b2d9      	uxtb	r1, r3
 8008878:	687a      	ldr	r2, [r7, #4]
 800887a:	2308      	movs	r3, #8
 800887c:	33ff      	adds	r3, #255	@ 0xff
 800887e:	54d1      	strb	r1, [r2, r3]
    put_msg_header(nmbs, 1);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2101      	movs	r1, #1
 8008884:	0018      	movs	r0, r3
 8008886:	f7ff fee7 	bl	8008658 <put_msg_header>
    put_1(nmbs, exception);
 800888a:	1cfb      	adds	r3, r7, #3
 800888c:	781a      	ldrb	r2, [r3, #0]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	0011      	movs	r1, r2
 8008892:	0018      	movs	r0, r3
 8008894:	f7ff fa7c 	bl	8007d90 <put_1>

    NMBS_DEBUG_PRINT("%d NMBS res -> address_rtu %d\texception %d", nmbs->address_rtu, nmbs->address_rtu, exception);

    return send_msg(nmbs);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	0018      	movs	r0, r3
 800889c:	f7ff ff47 	bl	800872e <send_msg>
 80088a0:	0003      	movs	r3, r0
}
 80088a2:	0018      	movs	r0, r3
 80088a4:	46bd      	mov	sp, r7
 80088a6:	b002      	add	sp, #8
 80088a8:	bd80      	pop	{r7, pc}

080088aa <recv_res_header>:
#endif


static nmbs_error recv_res_header(nmbs_t* nmbs) {
 80088aa:	b5b0      	push	{r4, r5, r7, lr}
 80088ac:	b084      	sub	sp, #16
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	6078      	str	r0, [r7, #4]
    const uint16_t req_transaction_id = nmbs->msg.transaction_id;
 80088b2:	230e      	movs	r3, #14
 80088b4:	18fb      	adds	r3, r7, r3
 80088b6:	6879      	ldr	r1, [r7, #4]
 80088b8:	2284      	movs	r2, #132	@ 0x84
 80088ba:	0052      	lsls	r2, r2, #1
 80088bc:	5a8a      	ldrh	r2, [r1, r2]
 80088be:	801a      	strh	r2, [r3, #0]
    const uint8_t req_unit_id = nmbs->msg.unit_id;
 80088c0:	230d      	movs	r3, #13
 80088c2:	18fb      	adds	r3, r7, r3
 80088c4:	6879      	ldr	r1, [r7, #4]
 80088c6:	2283      	movs	r2, #131	@ 0x83
 80088c8:	0052      	lsls	r2, r2, #1
 80088ca:	5c8a      	ldrb	r2, [r1, r2]
 80088cc:	701a      	strb	r2, [r3, #0]
    const uint8_t req_fc = nmbs->msg.fc;
 80088ce:	230c      	movs	r3, #12
 80088d0:	18fb      	adds	r3, r7, r3
 80088d2:	6879      	ldr	r1, [r7, #4]
 80088d4:	2208      	movs	r2, #8
 80088d6:	32ff      	adds	r2, #255	@ 0xff
 80088d8:	5c8a      	ldrb	r2, [r1, r2]
 80088da:	701a      	strb	r2, [r3, #0]

    bool first_byte_received = false;
 80088dc:	2109      	movs	r1, #9
 80088de:	187b      	adds	r3, r7, r1
 80088e0:	2200      	movs	r2, #0
 80088e2:	701a      	strb	r2, [r3, #0]
    nmbs_error err = recv_msg_header(nmbs, &first_byte_received);
 80088e4:	250b      	movs	r5, #11
 80088e6:	197c      	adds	r4, r7, r5
 80088e8:	187a      	adds	r2, r7, r1
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	0011      	movs	r1, r2
 80088ee:	0018      	movs	r0, r3
 80088f0:	f7ff fdb5 	bl	800845e <recv_msg_header>
 80088f4:	0003      	movs	r3, r0
 80088f6:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 80088f8:	197b      	adds	r3, r7, r5
 80088fa:	781b      	ldrb	r3, [r3, #0]
 80088fc:	b25b      	sxtb	r3, r3
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d003      	beq.n	800890a <recv_res_header+0x60>
        return err;
 8008902:	197b      	adds	r3, r7, r5
 8008904:	781b      	ldrb	r3, [r3, #0]
 8008906:	b25b      	sxtb	r3, r3
 8008908:	e076      	b.n	80089f8 <recv_res_header+0x14e>

    if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	23a8      	movs	r3, #168	@ 0xa8
 800890e:	005b      	lsls	r3, r3, #1
 8008910:	5cd3      	ldrb	r3, [r2, r3]
 8008912:	2b02      	cmp	r3, #2
 8008914:	d10b      	bne.n	800892e <recv_res_header+0x84>
        if (nmbs->msg.transaction_id != req_transaction_id)
 8008916:	687a      	ldr	r2, [r7, #4]
 8008918:	2384      	movs	r3, #132	@ 0x84
 800891a:	005b      	lsls	r3, r3, #1
 800891c:	5ad3      	ldrh	r3, [r2, r3]
 800891e:	220e      	movs	r2, #14
 8008920:	18ba      	adds	r2, r7, r2
 8008922:	8812      	ldrh	r2, [r2, #0]
 8008924:	429a      	cmp	r2, r3
 8008926:	d002      	beq.n	800892e <recv_res_header+0x84>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 8008928:	2306      	movs	r3, #6
 800892a:	425b      	negs	r3, r3
 800892c:	e064      	b.n	80089f8 <recv_res_header+0x14e>
    }

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU && nmbs->msg.unit_id != req_unit_id)
 800892e:	687a      	ldr	r2, [r7, #4]
 8008930:	23a8      	movs	r3, #168	@ 0xa8
 8008932:	005b      	lsls	r3, r3, #1
 8008934:	5cd3      	ldrb	r3, [r2, r3]
 8008936:	2b01      	cmp	r3, #1
 8008938:	d10b      	bne.n	8008952 <recv_res_header+0xa8>
 800893a:	687a      	ldr	r2, [r7, #4]
 800893c:	2383      	movs	r3, #131	@ 0x83
 800893e:	005b      	lsls	r3, r3, #1
 8008940:	5cd3      	ldrb	r3, [r2, r3]
 8008942:	220d      	movs	r2, #13
 8008944:	18ba      	adds	r2, r7, r2
 8008946:	7812      	ldrb	r2, [r2, #0]
 8008948:	429a      	cmp	r2, r3
 800894a:	d002      	beq.n	8008952 <recv_res_header+0xa8>
        return NMBS_ERROR_INVALID_UNIT_ID;
 800894c:	2307      	movs	r3, #7
 800894e:	425b      	negs	r3, r3
 8008950:	e052      	b.n	80089f8 <recv_res_header+0x14e>

    if (nmbs->msg.fc != req_fc) {
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	2308      	movs	r3, #8
 8008956:	33ff      	adds	r3, #255	@ 0xff
 8008958:	5cd3      	ldrb	r3, [r2, r3]
 800895a:	210c      	movs	r1, #12
 800895c:	187a      	adds	r2, r7, r1
 800895e:	7812      	ldrb	r2, [r2, #0]
 8008960:	429a      	cmp	r2, r3
 8008962:	d048      	beq.n	80089f6 <recv_res_header+0x14c>
        if (nmbs->msg.fc - 0x80 == req_fc) {
 8008964:	687a      	ldr	r2, [r7, #4]
 8008966:	2308      	movs	r3, #8
 8008968:	33ff      	adds	r3, #255	@ 0xff
 800896a:	5cd3      	ldrb	r3, [r2, r3]
 800896c:	3b80      	subs	r3, #128	@ 0x80
 800896e:	001a      	movs	r2, r3
 8008970:	187b      	adds	r3, r7, r1
 8008972:	781b      	ldrb	r3, [r3, #0]
 8008974:	429a      	cmp	r2, r3
 8008976:	d13b      	bne.n	80089f0 <recv_res_header+0x146>
            err = recv(nmbs, 1);
 8008978:	250b      	movs	r5, #11
 800897a:	197c      	adds	r4, r7, r5
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2101      	movs	r1, #1
 8008980:	0018      	movs	r0, r3
 8008982:	f7ff fb90 	bl	80080a6 <recv>
 8008986:	0003      	movs	r3, r0
 8008988:	7023      	strb	r3, [r4, #0]
            if (err != NMBS_ERROR_NONE)
 800898a:	197b      	adds	r3, r7, r5
 800898c:	781b      	ldrb	r3, [r3, #0]
 800898e:	b25b      	sxtb	r3, r3
 8008990:	2b00      	cmp	r3, #0
 8008992:	d003      	beq.n	800899c <recv_res_header+0xf2>
                return err;
 8008994:	197b      	adds	r3, r7, r5
 8008996:	781b      	ldrb	r3, [r3, #0]
 8008998:	b25b      	sxtb	r3, r3
 800899a:	e02d      	b.n	80089f8 <recv_res_header+0x14e>

            const uint8_t exception = get_1(nmbs);
 800899c:	230a      	movs	r3, #10
 800899e:	18fc      	adds	r4, r7, r3
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	0018      	movs	r0, r3
 80089a4:	f7ff f9d6 	bl	8007d54 <get_1>
 80089a8:	0003      	movs	r3, r0
 80089aa:	7023      	strb	r3, [r4, #0]
            err = recv_msg_footer(nmbs);
 80089ac:	250b      	movs	r5, #11
 80089ae:	197c      	adds	r4, r7, r5
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	0018      	movs	r0, r3
 80089b4:	f7ff fd0c 	bl	80083d0 <recv_msg_footer>
 80089b8:	0003      	movs	r3, r0
 80089ba:	7023      	strb	r3, [r4, #0]
            if (err != NMBS_ERROR_NONE)
 80089bc:	197b      	adds	r3, r7, r5
 80089be:	781b      	ldrb	r3, [r3, #0]
 80089c0:	b25b      	sxtb	r3, r3
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d003      	beq.n	80089ce <recv_res_header+0x124>
                return err;
 80089c6:	197b      	adds	r3, r7, r5
 80089c8:	781b      	ldrb	r3, [r3, #0]
 80089ca:	b25b      	sxtb	r3, r3
 80089cc:	e014      	b.n	80089f8 <recv_res_header+0x14e>

            if (exception < 1 || exception > 4)
 80089ce:	220a      	movs	r2, #10
 80089d0:	18bb      	adds	r3, r7, r2
 80089d2:	781b      	ldrb	r3, [r3, #0]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d003      	beq.n	80089e0 <recv_res_header+0x136>
 80089d8:	18bb      	adds	r3, r7, r2
 80089da:	781b      	ldrb	r3, [r3, #0]
 80089dc:	2b04      	cmp	r3, #4
 80089de:	d902      	bls.n	80089e6 <recv_res_header+0x13c>
                return NMBS_ERROR_INVALID_RESPONSE;
 80089e0:	2302      	movs	r3, #2
 80089e2:	425b      	negs	r3, r3
 80089e4:	e008      	b.n	80089f8 <recv_res_header+0x14e>

            NMBS_DEBUG_PRINT("%d NMBS res <- address_rtu %d\texception %d\n", nmbs->address_rtu, nmbs->msg.unit_id,
                             exception);
            return (nmbs_error) exception;
 80089e6:	230a      	movs	r3, #10
 80089e8:	18fb      	adds	r3, r7, r3
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	b25b      	sxtb	r3, r3
 80089ee:	e003      	b.n	80089f8 <recv_res_header+0x14e>
        }

        return NMBS_ERROR_INVALID_RESPONSE;
 80089f0:	2302      	movs	r3, #2
 80089f2:	425b      	negs	r3, r3
 80089f4:	e000      	b.n	80089f8 <recv_res_header+0x14e>
    }

    NMBS_DEBUG_PRINT("%d NMBS res <- address_rtu %d\tfc %d\t", nmbs->address_rtu, nmbs->msg.unit_id, nmbs->msg.fc);

    return NMBS_ERROR_NONE;
 80089f6:	2300      	movs	r3, #0
}
 80089f8:	0018      	movs	r0, r3
 80089fa:	46bd      	mov	sp, r7
 80089fc:	b004      	add	sp, #16
 80089fe:	bdb0      	pop	{r4, r5, r7, pc}

08008a00 <recv_read_discrete_res>:


#if !defined(NMBS_CLIENT_DISABLED) ||                                                                                  \
        (!defined(NMBS_SERVER_DISABLED) &&                                                                             \
         (!defined(NMBS_SERVER_READ_COILS_DISABLED) || !defined(NMBS_SERVER_READ_DISCRETE_INPUTS_DISABLED)))
static nmbs_error recv_read_discrete_res(nmbs_t* nmbs, nmbs_bitfield values) {
 8008a00:	b5b0      	push	{r4, r5, r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	6039      	str	r1, [r7, #0]
    nmbs_error err = recv_res_header(nmbs);
 8008a0a:	250b      	movs	r5, #11
 8008a0c:	197c      	adds	r4, r7, r5
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	0018      	movs	r0, r3
 8008a12:	f7ff ff4a 	bl	80088aa <recv_res_header>
 8008a16:	0003      	movs	r3, r0
 8008a18:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008a1a:	197b      	adds	r3, r7, r5
 8008a1c:	781b      	ldrb	r3, [r3, #0]
 8008a1e:	b25b      	sxtb	r3, r3
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d003      	beq.n	8008a2c <recv_read_discrete_res+0x2c>
        return err;
 8008a24:	197b      	adds	r3, r7, r5
 8008a26:	781b      	ldrb	r3, [r3, #0]
 8008a28:	b25b      	sxtb	r3, r3
 8008a2a:	e065      	b.n	8008af8 <recv_read_discrete_res+0xf8>

    err = recv(nmbs, 1);
 8008a2c:	250b      	movs	r5, #11
 8008a2e:	197c      	adds	r4, r7, r5
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2101      	movs	r1, #1
 8008a34:	0018      	movs	r0, r3
 8008a36:	f7ff fb36 	bl	80080a6 <recv>
 8008a3a:	0003      	movs	r3, r0
 8008a3c:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008a3e:	197b      	adds	r3, r7, r5
 8008a40:	781b      	ldrb	r3, [r3, #0]
 8008a42:	b25b      	sxtb	r3, r3
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d003      	beq.n	8008a50 <recv_read_discrete_res+0x50>
        return err;
 8008a48:	197b      	adds	r3, r7, r5
 8008a4a:	781b      	ldrb	r3, [r3, #0]
 8008a4c:	b25b      	sxtb	r3, r3
 8008a4e:	e053      	b.n	8008af8 <recv_read_discrete_res+0xf8>

    const uint8_t coils_bytes = get_1(nmbs);
 8008a50:	250a      	movs	r5, #10
 8008a52:	197c      	adds	r4, r7, r5
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	0018      	movs	r0, r3
 8008a58:	f7ff f97c 	bl	8007d54 <get_1>
 8008a5c:	0003      	movs	r3, r0
 8008a5e:	7023      	strb	r3, [r4, #0]
    NMBS_DEBUG_PRINT("b %d\t", coils_bytes);

    if (coils_bytes > NMBS_BITFIELD_BYTES_MAX) {
 8008a60:	197b      	adds	r3, r7, r5
 8008a62:	781b      	ldrb	r3, [r3, #0]
 8008a64:	2b20      	cmp	r3, #32
 8008a66:	d902      	bls.n	8008a6e <recv_read_discrete_res+0x6e>
        return NMBS_ERROR_INVALID_RESPONSE;
 8008a68:	2302      	movs	r3, #2
 8008a6a:	425b      	negs	r3, r3
 8008a6c:	e044      	b.n	8008af8 <recv_read_discrete_res+0xf8>
    }

    err = recv(nmbs, coils_bytes);
 8008a6e:	230a      	movs	r3, #10
 8008a70:	18fb      	adds	r3, r7, r3
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	b29a      	uxth	r2, r3
 8008a76:	250b      	movs	r5, #11
 8008a78:	197c      	adds	r4, r7, r5
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	0011      	movs	r1, r2
 8008a7e:	0018      	movs	r0, r3
 8008a80:	f7ff fb11 	bl	80080a6 <recv>
 8008a84:	0003      	movs	r3, r0
 8008a86:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008a88:	197b      	adds	r3, r7, r5
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	b25b      	sxtb	r3, r3
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d003      	beq.n	8008a9a <recv_read_discrete_res+0x9a>
        return err;
 8008a92:	197b      	adds	r3, r7, r5
 8008a94:	781b      	ldrb	r3, [r3, #0]
 8008a96:	b25b      	sxtb	r3, r3
 8008a98:	e02e      	b.n	8008af8 <recv_read_discrete_res+0xf8>

    NMBS_DEBUG_PRINT("coils ");
    for (int i = 0; i < coils_bytes; i++) {
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	60fb      	str	r3, [r7, #12]
 8008a9e:	e013      	b.n	8008ac8 <recv_read_discrete_res+0xc8>
        const uint8_t coil = get_1(nmbs);
 8008aa0:	2509      	movs	r5, #9
 8008aa2:	197c      	adds	r4, r7, r5
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	0018      	movs	r0, r3
 8008aa8:	f7ff f954 	bl	8007d54 <get_1>
 8008aac:	0003      	movs	r3, r0
 8008aae:	7023      	strb	r3, [r4, #0]
        if (values)
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d005      	beq.n	8008ac2 <recv_read_discrete_res+0xc2>
            values[i] = coil;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	683a      	ldr	r2, [r7, #0]
 8008aba:	18d3      	adds	r3, r2, r3
 8008abc:	197a      	adds	r2, r7, r5
 8008abe:	7812      	ldrb	r2, [r2, #0]
 8008ac0:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < coils_bytes; i++) {
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	3301      	adds	r3, #1
 8008ac6:	60fb      	str	r3, [r7, #12]
 8008ac8:	230a      	movs	r3, #10
 8008aca:	18fb      	adds	r3, r7, r3
 8008acc:	781b      	ldrb	r3, [r3, #0]
 8008ace:	68fa      	ldr	r2, [r7, #12]
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	dbe5      	blt.n	8008aa0 <recv_read_discrete_res+0xa0>
        NMBS_DEBUG_PRINT("%d ", coil);
    }

    err = recv_msg_footer(nmbs);
 8008ad4:	250b      	movs	r5, #11
 8008ad6:	197c      	adds	r4, r7, r5
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	0018      	movs	r0, r3
 8008adc:	f7ff fc78 	bl	80083d0 <recv_msg_footer>
 8008ae0:	0003      	movs	r3, r0
 8008ae2:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008ae4:	197b      	adds	r3, r7, r5
 8008ae6:	781b      	ldrb	r3, [r3, #0]
 8008ae8:	b25b      	sxtb	r3, r3
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d003      	beq.n	8008af6 <recv_read_discrete_res+0xf6>
        return err;
 8008aee:	197b      	adds	r3, r7, r5
 8008af0:	781b      	ldrb	r3, [r3, #0]
 8008af2:	b25b      	sxtb	r3, r3
 8008af4:	e000      	b.n	8008af8 <recv_read_discrete_res+0xf8>

    return NMBS_ERROR_NONE;
 8008af6:	2300      	movs	r3, #0
}
 8008af8:	0018      	movs	r0, r3
 8008afa:	46bd      	mov	sp, r7
 8008afc:	b004      	add	sp, #16
 8008afe:	bdb0      	pop	{r4, r5, r7, pc}

08008b00 <recv_read_registers_res>:


#if !defined(NMBS_CLIENT_DISABLED) ||                                                                                  \
        (!defined(NMBS_SERVER_DISABLED) && (!defined(NMBS_SERVER_READ_HOLDING_REGISTERS_DISABLED) ||                   \
                                            !defined(NMBS_SERVER_READ_INPUT_REGISTERS_DISABLED)))
static nmbs_error recv_read_registers_res(nmbs_t* nmbs, uint16_t quantity, uint16_t* registers) {
 8008b00:	b5b0      	push	{r4, r5, r7, lr}
 8008b02:	b086      	sub	sp, #24
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	60f8      	str	r0, [r7, #12]
 8008b08:	607a      	str	r2, [r7, #4]
 8008b0a:	230a      	movs	r3, #10
 8008b0c:	18fb      	adds	r3, r7, r3
 8008b0e:	1c0a      	adds	r2, r1, #0
 8008b10:	801a      	strh	r2, [r3, #0]
    nmbs_error err = recv_res_header(nmbs);
 8008b12:	2513      	movs	r5, #19
 8008b14:	197c      	adds	r4, r7, r5
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	0018      	movs	r0, r3
 8008b1a:	f7ff fec6 	bl	80088aa <recv_res_header>
 8008b1e:	0003      	movs	r3, r0
 8008b20:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008b22:	197b      	adds	r3, r7, r5
 8008b24:	781b      	ldrb	r3, [r3, #0]
 8008b26:	b25b      	sxtb	r3, r3
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d003      	beq.n	8008b34 <recv_read_registers_res+0x34>
        return err;
 8008b2c:	197b      	adds	r3, r7, r5
 8008b2e:	781b      	ldrb	r3, [r3, #0]
 8008b30:	b25b      	sxtb	r3, r3
 8008b32:	e075      	b.n	8008c20 <recv_read_registers_res+0x120>

    err = recv(nmbs, 1);
 8008b34:	2513      	movs	r5, #19
 8008b36:	197c      	adds	r4, r7, r5
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2101      	movs	r1, #1
 8008b3c:	0018      	movs	r0, r3
 8008b3e:	f7ff fab2 	bl	80080a6 <recv>
 8008b42:	0003      	movs	r3, r0
 8008b44:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008b46:	197b      	adds	r3, r7, r5
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	b25b      	sxtb	r3, r3
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d003      	beq.n	8008b58 <recv_read_registers_res+0x58>
        return err;
 8008b50:	197b      	adds	r3, r7, r5
 8008b52:	781b      	ldrb	r3, [r3, #0]
 8008b54:	b25b      	sxtb	r3, r3
 8008b56:	e063      	b.n	8008c20 <recv_read_registers_res+0x120>

    const uint8_t registers_bytes = get_1(nmbs);
 8008b58:	2512      	movs	r5, #18
 8008b5a:	197c      	adds	r4, r7, r5
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	0018      	movs	r0, r3
 8008b60:	f7ff f8f8 	bl	8007d54 <get_1>
 8008b64:	0003      	movs	r3, r0
 8008b66:	7023      	strb	r3, [r4, #0]
    NMBS_DEBUG_PRINT("b %d\t", registers_bytes);

    if (registers_bytes > 250)
 8008b68:	197b      	adds	r3, r7, r5
 8008b6a:	781b      	ldrb	r3, [r3, #0]
 8008b6c:	2bfa      	cmp	r3, #250	@ 0xfa
 8008b6e:	d902      	bls.n	8008b76 <recv_read_registers_res+0x76>
        return NMBS_ERROR_INVALID_RESPONSE;
 8008b70:	2302      	movs	r3, #2
 8008b72:	425b      	negs	r3, r3
 8008b74:	e054      	b.n	8008c20 <recv_read_registers_res+0x120>

    err = recv(nmbs, registers_bytes);
 8008b76:	2312      	movs	r3, #18
 8008b78:	18fb      	adds	r3, r7, r3
 8008b7a:	781b      	ldrb	r3, [r3, #0]
 8008b7c:	b29a      	uxth	r2, r3
 8008b7e:	2513      	movs	r5, #19
 8008b80:	197c      	adds	r4, r7, r5
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	0011      	movs	r1, r2
 8008b86:	0018      	movs	r0, r3
 8008b88:	f7ff fa8d 	bl	80080a6 <recv>
 8008b8c:	0003      	movs	r3, r0
 8008b8e:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008b90:	197b      	adds	r3, r7, r5
 8008b92:	781b      	ldrb	r3, [r3, #0]
 8008b94:	b25b      	sxtb	r3, r3
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d003      	beq.n	8008ba2 <recv_read_registers_res+0xa2>
        return err;
 8008b9a:	197b      	adds	r3, r7, r5
 8008b9c:	781b      	ldrb	r3, [r3, #0]
 8008b9e:	b25b      	sxtb	r3, r3
 8008ba0:	e03e      	b.n	8008c20 <recv_read_registers_res+0x120>

    NMBS_DEBUG_PRINT("regs ");
    for (int i = 0; i < registers_bytes / 2; i++) {
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	617b      	str	r3, [r7, #20]
 8008ba6:	e014      	b.n	8008bd2 <recv_read_registers_res+0xd2>
        uint16_t reg = get_2(nmbs);
 8008ba8:	2510      	movs	r5, #16
 8008baa:	197c      	adds	r4, r7, r5
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	0018      	movs	r0, r3
 8008bb0:	f7ff f935 	bl	8007e1e <get_2>
 8008bb4:	0003      	movs	r3, r0
 8008bb6:	8023      	strh	r3, [r4, #0]
        if (registers)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d006      	beq.n	8008bcc <recv_read_registers_res+0xcc>
            registers[i] = reg;
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	005b      	lsls	r3, r3, #1
 8008bc2:	687a      	ldr	r2, [r7, #4]
 8008bc4:	18d3      	adds	r3, r2, r3
 8008bc6:	197a      	adds	r2, r7, r5
 8008bc8:	8812      	ldrh	r2, [r2, #0]
 8008bca:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < registers_bytes / 2; i++) {
 8008bcc:	697b      	ldr	r3, [r7, #20]
 8008bce:	3301      	adds	r3, #1
 8008bd0:	617b      	str	r3, [r7, #20]
 8008bd2:	2312      	movs	r3, #18
 8008bd4:	18fb      	adds	r3, r7, r3
 8008bd6:	781b      	ldrb	r3, [r3, #0]
 8008bd8:	085b      	lsrs	r3, r3, #1
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	001a      	movs	r2, r3
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	4293      	cmp	r3, r2
 8008be2:	dbe1      	blt.n	8008ba8 <recv_read_registers_res+0xa8>
        NMBS_DEBUG_PRINT("%d ", reg);
    }

    err = recv_msg_footer(nmbs);
 8008be4:	2513      	movs	r5, #19
 8008be6:	197c      	adds	r4, r7, r5
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	0018      	movs	r0, r3
 8008bec:	f7ff fbf0 	bl	80083d0 <recv_msg_footer>
 8008bf0:	0003      	movs	r3, r0
 8008bf2:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008bf4:	197b      	adds	r3, r7, r5
 8008bf6:	781b      	ldrb	r3, [r3, #0]
 8008bf8:	b25b      	sxtb	r3, r3
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d003      	beq.n	8008c06 <recv_read_registers_res+0x106>
        return err;
 8008bfe:	197b      	adds	r3, r7, r5
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	b25b      	sxtb	r3, r3
 8008c04:	e00c      	b.n	8008c20 <recv_read_registers_res+0x120>

    if (registers_bytes != quantity * 2)
 8008c06:	2312      	movs	r3, #18
 8008c08:	18fb      	adds	r3, r7, r3
 8008c0a:	781a      	ldrb	r2, [r3, #0]
 8008c0c:	230a      	movs	r3, #10
 8008c0e:	18fb      	adds	r3, r7, r3
 8008c10:	881b      	ldrh	r3, [r3, #0]
 8008c12:	005b      	lsls	r3, r3, #1
 8008c14:	429a      	cmp	r2, r3
 8008c16:	d002      	beq.n	8008c1e <recv_read_registers_res+0x11e>
        return NMBS_ERROR_INVALID_RESPONSE;
 8008c18:	2302      	movs	r3, #2
 8008c1a:	425b      	negs	r3, r3
 8008c1c:	e000      	b.n	8008c20 <recv_read_registers_res+0x120>

    return NMBS_ERROR_NONE;
 8008c1e:	2300      	movs	r3, #0
}
 8008c20:	0018      	movs	r0, r3
 8008c22:	46bd      	mov	sp, r7
 8008c24:	b006      	add	sp, #24
 8008c26:	bdb0      	pop	{r4, r5, r7, pc}

08008c28 <recv_write_single_coil_res>:
#endif


nmbs_error recv_write_single_coil_res(nmbs_t* nmbs, uint16_t address, uint16_t value_req) {
 8008c28:	b5b0      	push	{r4, r5, r7, lr}
 8008c2a:	b084      	sub	sp, #16
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
 8008c30:	0008      	movs	r0, r1
 8008c32:	0011      	movs	r1, r2
 8008c34:	1cbb      	adds	r3, r7, #2
 8008c36:	1c02      	adds	r2, r0, #0
 8008c38:	801a      	strh	r2, [r3, #0]
 8008c3a:	003b      	movs	r3, r7
 8008c3c:	1c0a      	adds	r2, r1, #0
 8008c3e:	801a      	strh	r2, [r3, #0]
    nmbs_error err = recv_res_header(nmbs);
 8008c40:	250f      	movs	r5, #15
 8008c42:	197c      	adds	r4, r7, r5
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	0018      	movs	r0, r3
 8008c48:	f7ff fe2f 	bl	80088aa <recv_res_header>
 8008c4c:	0003      	movs	r3, r0
 8008c4e:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008c50:	197b      	adds	r3, r7, r5
 8008c52:	781b      	ldrb	r3, [r3, #0]
 8008c54:	b25b      	sxtb	r3, r3
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d003      	beq.n	8008c62 <recv_write_single_coil_res+0x3a>
        return err;
 8008c5a:	197b      	adds	r3, r7, r5
 8008c5c:	781b      	ldrb	r3, [r3, #0]
 8008c5e:	b25b      	sxtb	r3, r3
 8008c60:	e047      	b.n	8008cf2 <recv_write_single_coil_res+0xca>

    err = recv(nmbs, 4);
 8008c62:	250f      	movs	r5, #15
 8008c64:	197c      	adds	r4, r7, r5
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2104      	movs	r1, #4
 8008c6a:	0018      	movs	r0, r3
 8008c6c:	f7ff fa1b 	bl	80080a6 <recv>
 8008c70:	0003      	movs	r3, r0
 8008c72:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008c74:	197b      	adds	r3, r7, r5
 8008c76:	781b      	ldrb	r3, [r3, #0]
 8008c78:	b25b      	sxtb	r3, r3
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d003      	beq.n	8008c86 <recv_write_single_coil_res+0x5e>
        return err;
 8008c7e:	197b      	adds	r3, r7, r5
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	b25b      	sxtb	r3, r3
 8008c84:	e035      	b.n	8008cf2 <recv_write_single_coil_res+0xca>

    const uint16_t address_res = get_2(nmbs);
 8008c86:	230c      	movs	r3, #12
 8008c88:	18fc      	adds	r4, r7, r3
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	0018      	movs	r0, r3
 8008c8e:	f7ff f8c6 	bl	8007e1e <get_2>
 8008c92:	0003      	movs	r3, r0
 8008c94:	8023      	strh	r3, [r4, #0]
    const uint16_t value_res = get_2(nmbs);
 8008c96:	230a      	movs	r3, #10
 8008c98:	18fc      	adds	r4, r7, r3
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	0018      	movs	r0, r3
 8008c9e:	f7ff f8be 	bl	8007e1e <get_2>
 8008ca2:	0003      	movs	r3, r0
 8008ca4:	8023      	strh	r3, [r4, #0]

    NMBS_DEBUG_PRINT("a %d\tvalue %d", address, value_res);

    err = recv_msg_footer(nmbs);
 8008ca6:	250f      	movs	r5, #15
 8008ca8:	197c      	adds	r4, r7, r5
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	0018      	movs	r0, r3
 8008cae:	f7ff fb8f 	bl	80083d0 <recv_msg_footer>
 8008cb2:	0003      	movs	r3, r0
 8008cb4:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008cb6:	197b      	adds	r3, r7, r5
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	b25b      	sxtb	r3, r3
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d003      	beq.n	8008cc8 <recv_write_single_coil_res+0xa0>
        return err;
 8008cc0:	197b      	adds	r3, r7, r5
 8008cc2:	781b      	ldrb	r3, [r3, #0]
 8008cc4:	b25b      	sxtb	r3, r3
 8008cc6:	e014      	b.n	8008cf2 <recv_write_single_coil_res+0xca>

    if (address_res != address)
 8008cc8:	230c      	movs	r3, #12
 8008cca:	18fa      	adds	r2, r7, r3
 8008ccc:	1cbb      	adds	r3, r7, #2
 8008cce:	8812      	ldrh	r2, [r2, #0]
 8008cd0:	881b      	ldrh	r3, [r3, #0]
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d002      	beq.n	8008cdc <recv_write_single_coil_res+0xb4>
        return NMBS_ERROR_INVALID_RESPONSE;
 8008cd6:	2302      	movs	r3, #2
 8008cd8:	425b      	negs	r3, r3
 8008cda:	e00a      	b.n	8008cf2 <recv_write_single_coil_res+0xca>

    if (value_res != value_req)
 8008cdc:	230a      	movs	r3, #10
 8008cde:	18fa      	adds	r2, r7, r3
 8008ce0:	003b      	movs	r3, r7
 8008ce2:	8812      	ldrh	r2, [r2, #0]
 8008ce4:	881b      	ldrh	r3, [r3, #0]
 8008ce6:	429a      	cmp	r2, r3
 8008ce8:	d002      	beq.n	8008cf0 <recv_write_single_coil_res+0xc8>
        return NMBS_ERROR_INVALID_RESPONSE;
 8008cea:	2302      	movs	r3, #2
 8008cec:	425b      	negs	r3, r3
 8008cee:	e000      	b.n	8008cf2 <recv_write_single_coil_res+0xca>

    return NMBS_ERROR_NONE;
 8008cf0:	2300      	movs	r3, #0
}
 8008cf2:	0018      	movs	r0, r3
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	b004      	add	sp, #16
 8008cf8:	bdb0      	pop	{r4, r5, r7, pc}

08008cfa <recv_write_single_register_res>:


nmbs_error recv_write_single_register_res(nmbs_t* nmbs, uint16_t address, uint16_t value_req) {
 8008cfa:	b5b0      	push	{r4, r5, r7, lr}
 8008cfc:	b084      	sub	sp, #16
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
 8008d02:	0008      	movs	r0, r1
 8008d04:	0011      	movs	r1, r2
 8008d06:	1cbb      	adds	r3, r7, #2
 8008d08:	1c02      	adds	r2, r0, #0
 8008d0a:	801a      	strh	r2, [r3, #0]
 8008d0c:	003b      	movs	r3, r7
 8008d0e:	1c0a      	adds	r2, r1, #0
 8008d10:	801a      	strh	r2, [r3, #0]
    nmbs_error err = recv_res_header(nmbs);
 8008d12:	250f      	movs	r5, #15
 8008d14:	197c      	adds	r4, r7, r5
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	0018      	movs	r0, r3
 8008d1a:	f7ff fdc6 	bl	80088aa <recv_res_header>
 8008d1e:	0003      	movs	r3, r0
 8008d20:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008d22:	197b      	adds	r3, r7, r5
 8008d24:	781b      	ldrb	r3, [r3, #0]
 8008d26:	b25b      	sxtb	r3, r3
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d003      	beq.n	8008d34 <recv_write_single_register_res+0x3a>
        return err;
 8008d2c:	197b      	adds	r3, r7, r5
 8008d2e:	781b      	ldrb	r3, [r3, #0]
 8008d30:	b25b      	sxtb	r3, r3
 8008d32:	e047      	b.n	8008dc4 <recv_write_single_register_res+0xca>

    err = recv(nmbs, 4);
 8008d34:	250f      	movs	r5, #15
 8008d36:	197c      	adds	r4, r7, r5
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2104      	movs	r1, #4
 8008d3c:	0018      	movs	r0, r3
 8008d3e:	f7ff f9b2 	bl	80080a6 <recv>
 8008d42:	0003      	movs	r3, r0
 8008d44:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008d46:	197b      	adds	r3, r7, r5
 8008d48:	781b      	ldrb	r3, [r3, #0]
 8008d4a:	b25b      	sxtb	r3, r3
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d003      	beq.n	8008d58 <recv_write_single_register_res+0x5e>
        return err;
 8008d50:	197b      	adds	r3, r7, r5
 8008d52:	781b      	ldrb	r3, [r3, #0]
 8008d54:	b25b      	sxtb	r3, r3
 8008d56:	e035      	b.n	8008dc4 <recv_write_single_register_res+0xca>

    const uint16_t address_res = get_2(nmbs);
 8008d58:	230c      	movs	r3, #12
 8008d5a:	18fc      	adds	r4, r7, r3
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	0018      	movs	r0, r3
 8008d60:	f7ff f85d 	bl	8007e1e <get_2>
 8008d64:	0003      	movs	r3, r0
 8008d66:	8023      	strh	r3, [r4, #0]
    const uint16_t value_res = get_2(nmbs);
 8008d68:	230a      	movs	r3, #10
 8008d6a:	18fc      	adds	r4, r7, r3
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	0018      	movs	r0, r3
 8008d70:	f7ff f855 	bl	8007e1e <get_2>
 8008d74:	0003      	movs	r3, r0
 8008d76:	8023      	strh	r3, [r4, #0]
    NMBS_DEBUG_PRINT("a %d\tvalue %d ", address, value_res);

    err = recv_msg_footer(nmbs);
 8008d78:	250f      	movs	r5, #15
 8008d7a:	197c      	adds	r4, r7, r5
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	0018      	movs	r0, r3
 8008d80:	f7ff fb26 	bl	80083d0 <recv_msg_footer>
 8008d84:	0003      	movs	r3, r0
 8008d86:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008d88:	197b      	adds	r3, r7, r5
 8008d8a:	781b      	ldrb	r3, [r3, #0]
 8008d8c:	b25b      	sxtb	r3, r3
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d003      	beq.n	8008d9a <recv_write_single_register_res+0xa0>
        return err;
 8008d92:	197b      	adds	r3, r7, r5
 8008d94:	781b      	ldrb	r3, [r3, #0]
 8008d96:	b25b      	sxtb	r3, r3
 8008d98:	e014      	b.n	8008dc4 <recv_write_single_register_res+0xca>

    if (address_res != address)
 8008d9a:	230c      	movs	r3, #12
 8008d9c:	18fa      	adds	r2, r7, r3
 8008d9e:	1cbb      	adds	r3, r7, #2
 8008da0:	8812      	ldrh	r2, [r2, #0]
 8008da2:	881b      	ldrh	r3, [r3, #0]
 8008da4:	429a      	cmp	r2, r3
 8008da6:	d002      	beq.n	8008dae <recv_write_single_register_res+0xb4>
        return NMBS_ERROR_INVALID_RESPONSE;
 8008da8:	2302      	movs	r3, #2
 8008daa:	425b      	negs	r3, r3
 8008dac:	e00a      	b.n	8008dc4 <recv_write_single_register_res+0xca>

    if (value_res != value_req)
 8008dae:	230a      	movs	r3, #10
 8008db0:	18fa      	adds	r2, r7, r3
 8008db2:	003b      	movs	r3, r7
 8008db4:	8812      	ldrh	r2, [r2, #0]
 8008db6:	881b      	ldrh	r3, [r3, #0]
 8008db8:	429a      	cmp	r2, r3
 8008dba:	d002      	beq.n	8008dc2 <recv_write_single_register_res+0xc8>
        return NMBS_ERROR_INVALID_RESPONSE;
 8008dbc:	2302      	movs	r3, #2
 8008dbe:	425b      	negs	r3, r3
 8008dc0:	e000      	b.n	8008dc4 <recv_write_single_register_res+0xca>

    return NMBS_ERROR_NONE;
 8008dc2:	2300      	movs	r3, #0
}
 8008dc4:	0018      	movs	r0, r3
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	b004      	add	sp, #16
 8008dca:	bdb0      	pop	{r4, r5, r7, pc}

08008dcc <recv_write_multiple_coils_res>:


nmbs_error recv_write_multiple_coils_res(nmbs_t* nmbs, uint16_t address, uint16_t quantity) {
 8008dcc:	b5b0      	push	{r4, r5, r7, lr}
 8008dce:	b084      	sub	sp, #16
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
 8008dd4:	0008      	movs	r0, r1
 8008dd6:	0011      	movs	r1, r2
 8008dd8:	1cbb      	adds	r3, r7, #2
 8008dda:	1c02      	adds	r2, r0, #0
 8008ddc:	801a      	strh	r2, [r3, #0]
 8008dde:	003b      	movs	r3, r7
 8008de0:	1c0a      	adds	r2, r1, #0
 8008de2:	801a      	strh	r2, [r3, #0]
    nmbs_error err = recv_res_header(nmbs);
 8008de4:	250f      	movs	r5, #15
 8008de6:	197c      	adds	r4, r7, r5
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	0018      	movs	r0, r3
 8008dec:	f7ff fd5d 	bl	80088aa <recv_res_header>
 8008df0:	0003      	movs	r3, r0
 8008df2:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008df4:	197b      	adds	r3, r7, r5
 8008df6:	781b      	ldrb	r3, [r3, #0]
 8008df8:	b25b      	sxtb	r3, r3
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d003      	beq.n	8008e06 <recv_write_multiple_coils_res+0x3a>
        return err;
 8008dfe:	197b      	adds	r3, r7, r5
 8008e00:	781b      	ldrb	r3, [r3, #0]
 8008e02:	b25b      	sxtb	r3, r3
 8008e04:	e047      	b.n	8008e96 <recv_write_multiple_coils_res+0xca>

    err = recv(nmbs, 4);
 8008e06:	250f      	movs	r5, #15
 8008e08:	197c      	adds	r4, r7, r5
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2104      	movs	r1, #4
 8008e0e:	0018      	movs	r0, r3
 8008e10:	f7ff f949 	bl	80080a6 <recv>
 8008e14:	0003      	movs	r3, r0
 8008e16:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008e18:	197b      	adds	r3, r7, r5
 8008e1a:	781b      	ldrb	r3, [r3, #0]
 8008e1c:	b25b      	sxtb	r3, r3
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d003      	beq.n	8008e2a <recv_write_multiple_coils_res+0x5e>
        return err;
 8008e22:	197b      	adds	r3, r7, r5
 8008e24:	781b      	ldrb	r3, [r3, #0]
 8008e26:	b25b      	sxtb	r3, r3
 8008e28:	e035      	b.n	8008e96 <recv_write_multiple_coils_res+0xca>

    const uint16_t address_res = get_2(nmbs);
 8008e2a:	230c      	movs	r3, #12
 8008e2c:	18fc      	adds	r4, r7, r3
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	0018      	movs	r0, r3
 8008e32:	f7fe fff4 	bl	8007e1e <get_2>
 8008e36:	0003      	movs	r3, r0
 8008e38:	8023      	strh	r3, [r4, #0]
    const uint16_t quantity_res = get_2(nmbs);
 8008e3a:	230a      	movs	r3, #10
 8008e3c:	18fc      	adds	r4, r7, r3
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	0018      	movs	r0, r3
 8008e42:	f7fe ffec 	bl	8007e1e <get_2>
 8008e46:	0003      	movs	r3, r0
 8008e48:	8023      	strh	r3, [r4, #0]
    NMBS_DEBUG_PRINT("a %d\tq %d", address_res, quantity_res);

    err = recv_msg_footer(nmbs);
 8008e4a:	250f      	movs	r5, #15
 8008e4c:	197c      	adds	r4, r7, r5
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	0018      	movs	r0, r3
 8008e52:	f7ff fabd 	bl	80083d0 <recv_msg_footer>
 8008e56:	0003      	movs	r3, r0
 8008e58:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008e5a:	197b      	adds	r3, r7, r5
 8008e5c:	781b      	ldrb	r3, [r3, #0]
 8008e5e:	b25b      	sxtb	r3, r3
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d003      	beq.n	8008e6c <recv_write_multiple_coils_res+0xa0>
        return err;
 8008e64:	197b      	adds	r3, r7, r5
 8008e66:	781b      	ldrb	r3, [r3, #0]
 8008e68:	b25b      	sxtb	r3, r3
 8008e6a:	e014      	b.n	8008e96 <recv_write_multiple_coils_res+0xca>

    if (address_res != address)
 8008e6c:	230c      	movs	r3, #12
 8008e6e:	18fa      	adds	r2, r7, r3
 8008e70:	1cbb      	adds	r3, r7, #2
 8008e72:	8812      	ldrh	r2, [r2, #0]
 8008e74:	881b      	ldrh	r3, [r3, #0]
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d002      	beq.n	8008e80 <recv_write_multiple_coils_res+0xb4>
        return NMBS_ERROR_INVALID_RESPONSE;
 8008e7a:	2302      	movs	r3, #2
 8008e7c:	425b      	negs	r3, r3
 8008e7e:	e00a      	b.n	8008e96 <recv_write_multiple_coils_res+0xca>

    if (quantity_res != quantity)
 8008e80:	230a      	movs	r3, #10
 8008e82:	18fa      	adds	r2, r7, r3
 8008e84:	003b      	movs	r3, r7
 8008e86:	8812      	ldrh	r2, [r2, #0]
 8008e88:	881b      	ldrh	r3, [r3, #0]
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	d002      	beq.n	8008e94 <recv_write_multiple_coils_res+0xc8>
        return NMBS_ERROR_INVALID_RESPONSE;
 8008e8e:	2302      	movs	r3, #2
 8008e90:	425b      	negs	r3, r3
 8008e92:	e000      	b.n	8008e96 <recv_write_multiple_coils_res+0xca>

    return NMBS_ERROR_NONE;
 8008e94:	2300      	movs	r3, #0
}
 8008e96:	0018      	movs	r0, r3
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	b004      	add	sp, #16
 8008e9c:	bdb0      	pop	{r4, r5, r7, pc}

08008e9e <recv_write_multiple_registers_res>:


nmbs_error recv_write_multiple_registers_res(nmbs_t* nmbs, uint16_t address, uint16_t quantity) {
 8008e9e:	b5b0      	push	{r4, r5, r7, lr}
 8008ea0:	b084      	sub	sp, #16
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	6078      	str	r0, [r7, #4]
 8008ea6:	0008      	movs	r0, r1
 8008ea8:	0011      	movs	r1, r2
 8008eaa:	1cbb      	adds	r3, r7, #2
 8008eac:	1c02      	adds	r2, r0, #0
 8008eae:	801a      	strh	r2, [r3, #0]
 8008eb0:	003b      	movs	r3, r7
 8008eb2:	1c0a      	adds	r2, r1, #0
 8008eb4:	801a      	strh	r2, [r3, #0]
    nmbs_error err = recv_res_header(nmbs);
 8008eb6:	250f      	movs	r5, #15
 8008eb8:	197c      	adds	r4, r7, r5
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	0018      	movs	r0, r3
 8008ebe:	f7ff fcf4 	bl	80088aa <recv_res_header>
 8008ec2:	0003      	movs	r3, r0
 8008ec4:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008ec6:	197b      	adds	r3, r7, r5
 8008ec8:	781b      	ldrb	r3, [r3, #0]
 8008eca:	b25b      	sxtb	r3, r3
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d003      	beq.n	8008ed8 <recv_write_multiple_registers_res+0x3a>
        return err;
 8008ed0:	197b      	adds	r3, r7, r5
 8008ed2:	781b      	ldrb	r3, [r3, #0]
 8008ed4:	b25b      	sxtb	r3, r3
 8008ed6:	e047      	b.n	8008f68 <recv_write_multiple_registers_res+0xca>

    err = recv(nmbs, 4);
 8008ed8:	250f      	movs	r5, #15
 8008eda:	197c      	adds	r4, r7, r5
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2104      	movs	r1, #4
 8008ee0:	0018      	movs	r0, r3
 8008ee2:	f7ff f8e0 	bl	80080a6 <recv>
 8008ee6:	0003      	movs	r3, r0
 8008ee8:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008eea:	197b      	adds	r3, r7, r5
 8008eec:	781b      	ldrb	r3, [r3, #0]
 8008eee:	b25b      	sxtb	r3, r3
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d003      	beq.n	8008efc <recv_write_multiple_registers_res+0x5e>
        return err;
 8008ef4:	197b      	adds	r3, r7, r5
 8008ef6:	781b      	ldrb	r3, [r3, #0]
 8008ef8:	b25b      	sxtb	r3, r3
 8008efa:	e035      	b.n	8008f68 <recv_write_multiple_registers_res+0xca>

    const uint16_t address_res = get_2(nmbs);
 8008efc:	230c      	movs	r3, #12
 8008efe:	18fc      	adds	r4, r7, r3
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	0018      	movs	r0, r3
 8008f04:	f7fe ff8b 	bl	8007e1e <get_2>
 8008f08:	0003      	movs	r3, r0
 8008f0a:	8023      	strh	r3, [r4, #0]
    const uint16_t quantity_res = get_2(nmbs);
 8008f0c:	230a      	movs	r3, #10
 8008f0e:	18fc      	adds	r4, r7, r3
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	0018      	movs	r0, r3
 8008f14:	f7fe ff83 	bl	8007e1e <get_2>
 8008f18:	0003      	movs	r3, r0
 8008f1a:	8023      	strh	r3, [r4, #0]
    NMBS_DEBUG_PRINT("a %d\tq %d", address_res, quantity_res);

    err = recv_msg_footer(nmbs);
 8008f1c:	250f      	movs	r5, #15
 8008f1e:	197c      	adds	r4, r7, r5
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	0018      	movs	r0, r3
 8008f24:	f7ff fa54 	bl	80083d0 <recv_msg_footer>
 8008f28:	0003      	movs	r3, r0
 8008f2a:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008f2c:	197b      	adds	r3, r7, r5
 8008f2e:	781b      	ldrb	r3, [r3, #0]
 8008f30:	b25b      	sxtb	r3, r3
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d003      	beq.n	8008f3e <recv_write_multiple_registers_res+0xa0>
        return err;
 8008f36:	197b      	adds	r3, r7, r5
 8008f38:	781b      	ldrb	r3, [r3, #0]
 8008f3a:	b25b      	sxtb	r3, r3
 8008f3c:	e014      	b.n	8008f68 <recv_write_multiple_registers_res+0xca>

    if (address_res != address)
 8008f3e:	230c      	movs	r3, #12
 8008f40:	18fa      	adds	r2, r7, r3
 8008f42:	1cbb      	adds	r3, r7, #2
 8008f44:	8812      	ldrh	r2, [r2, #0]
 8008f46:	881b      	ldrh	r3, [r3, #0]
 8008f48:	429a      	cmp	r2, r3
 8008f4a:	d002      	beq.n	8008f52 <recv_write_multiple_registers_res+0xb4>
        return NMBS_ERROR_INVALID_RESPONSE;
 8008f4c:	2302      	movs	r3, #2
 8008f4e:	425b      	negs	r3, r3
 8008f50:	e00a      	b.n	8008f68 <recv_write_multiple_registers_res+0xca>

    if (quantity_res != quantity)
 8008f52:	230a      	movs	r3, #10
 8008f54:	18fa      	adds	r2, r7, r3
 8008f56:	003b      	movs	r3, r7
 8008f58:	8812      	ldrh	r2, [r2, #0]
 8008f5a:	881b      	ldrh	r3, [r3, #0]
 8008f5c:	429a      	cmp	r2, r3
 8008f5e:	d002      	beq.n	8008f66 <recv_write_multiple_registers_res+0xc8>
        return NMBS_ERROR_INVALID_RESPONSE;
 8008f60:	2302      	movs	r3, #2
 8008f62:	425b      	negs	r3, r3
 8008f64:	e000      	b.n	8008f68 <recv_write_multiple_registers_res+0xca>

    return NMBS_ERROR_NONE;
 8008f66:	2300      	movs	r3, #0
}
 8008f68:	0018      	movs	r0, r3
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	b004      	add	sp, #16
 8008f6e:	bdb0      	pop	{r4, r5, r7, pc}

08008f70 <recv_read_file_record_res>:


nmbs_error recv_read_file_record_res(nmbs_t* nmbs, uint16_t* registers, uint16_t count) {
 8008f70:	b5b0      	push	{r4, r5, r7, lr}
 8008f72:	b086      	sub	sp, #24
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	60f8      	str	r0, [r7, #12]
 8008f78:	60b9      	str	r1, [r7, #8]
 8008f7a:	1dbb      	adds	r3, r7, #6
 8008f7c:	801a      	strh	r2, [r3, #0]
    nmbs_error err = recv_res_header(nmbs);
 8008f7e:	2517      	movs	r5, #23
 8008f80:	197c      	adds	r4, r7, r5
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	0018      	movs	r0, r3
 8008f86:	f7ff fc90 	bl	80088aa <recv_res_header>
 8008f8a:	0003      	movs	r3, r0
 8008f8c:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008f8e:	197b      	adds	r3, r7, r5
 8008f90:	781b      	ldrb	r3, [r3, #0]
 8008f92:	b25b      	sxtb	r3, r3
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d003      	beq.n	8008fa0 <recv_read_file_record_res+0x30>
        return err;
 8008f98:	197b      	adds	r3, r7, r5
 8008f9a:	781b      	ldrb	r3, [r3, #0]
 8008f9c:	b25b      	sxtb	r3, r3
 8008f9e:	e08e      	b.n	80090be <recv_read_file_record_res+0x14e>

    err = recv(nmbs, 1);
 8008fa0:	2517      	movs	r5, #23
 8008fa2:	197c      	adds	r4, r7, r5
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	2101      	movs	r1, #1
 8008fa8:	0018      	movs	r0, r3
 8008faa:	f7ff f87c 	bl	80080a6 <recv>
 8008fae:	0003      	movs	r3, r0
 8008fb0:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008fb2:	197b      	adds	r3, r7, r5
 8008fb4:	781b      	ldrb	r3, [r3, #0]
 8008fb6:	b25b      	sxtb	r3, r3
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d003      	beq.n	8008fc4 <recv_read_file_record_res+0x54>
        return err;
 8008fbc:	197b      	adds	r3, r7, r5
 8008fbe:	781b      	ldrb	r3, [r3, #0]
 8008fc0:	b25b      	sxtb	r3, r3
 8008fc2:	e07c      	b.n	80090be <recv_read_file_record_res+0x14e>

    const uint8_t response_size = get_1(nmbs);
 8008fc4:	2516      	movs	r5, #22
 8008fc6:	197c      	adds	r4, r7, r5
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	0018      	movs	r0, r3
 8008fcc:	f7fe fec2 	bl	8007d54 <get_1>
 8008fd0:	0003      	movs	r3, r0
 8008fd2:	7023      	strb	r3, [r4, #0]
    if (response_size > 250) {
 8008fd4:	197b      	adds	r3, r7, r5
 8008fd6:	781b      	ldrb	r3, [r3, #0]
 8008fd8:	2bfa      	cmp	r3, #250	@ 0xfa
 8008fda:	d902      	bls.n	8008fe2 <recv_read_file_record_res+0x72>
        return NMBS_ERROR_INVALID_RESPONSE;
 8008fdc:	2302      	movs	r3, #2
 8008fde:	425b      	negs	r3, r3
 8008fe0:	e06d      	b.n	80090be <recv_read_file_record_res+0x14e>
    }

    err = recv(nmbs, response_size);
 8008fe2:	2316      	movs	r3, #22
 8008fe4:	18fb      	adds	r3, r7, r3
 8008fe6:	781b      	ldrb	r3, [r3, #0]
 8008fe8:	b29a      	uxth	r2, r3
 8008fea:	2517      	movs	r5, #23
 8008fec:	197c      	adds	r4, r7, r5
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	0011      	movs	r1, r2
 8008ff2:	0018      	movs	r0, r3
 8008ff4:	f7ff f857 	bl	80080a6 <recv>
 8008ff8:	0003      	movs	r3, r0
 8008ffa:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8008ffc:	197b      	adds	r3, r7, r5
 8008ffe:	781b      	ldrb	r3, [r3, #0]
 8009000:	b25b      	sxtb	r3, r3
 8009002:	2b00      	cmp	r3, #0
 8009004:	d003      	beq.n	800900e <recv_read_file_record_res+0x9e>
        return err;
 8009006:	197b      	adds	r3, r7, r5
 8009008:	781b      	ldrb	r3, [r3, #0]
 800900a:	b25b      	sxtb	r3, r3
 800900c:	e057      	b.n	80090be <recv_read_file_record_res+0x14e>

    const uint8_t subreq_data_size = get_1(nmbs) - 1;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	0018      	movs	r0, r3
 8009012:	f7fe fe9f 	bl	8007d54 <get_1>
 8009016:	0003      	movs	r3, r0
 8009018:	001a      	movs	r2, r3
 800901a:	2515      	movs	r5, #21
 800901c:	197b      	adds	r3, r7, r5
 800901e:	3a01      	subs	r2, #1
 8009020:	701a      	strb	r2, [r3, #0]
    const uint8_t subreq_reference_type = get_1(nmbs);
 8009022:	2314      	movs	r3, #20
 8009024:	18fc      	adds	r4, r7, r3
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	0018      	movs	r0, r3
 800902a:	f7fe fe93 	bl	8007d54 <get_1>
 800902e:	0003      	movs	r3, r0
 8009030:	7023      	strb	r3, [r4, #0]
    uint16_t* subreq_record_data = (uint16_t*) get_n(nmbs, subreq_data_size);
 8009032:	197b      	adds	r3, r7, r5
 8009034:	781b      	ldrb	r3, [r3, #0]
 8009036:	b29a      	uxth	r2, r3
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	0011      	movs	r1, r2
 800903c:	0018      	movs	r0, r3
 800903e:	f7fe ff7b 	bl	8007f38 <get_n>
 8009042:	0003      	movs	r3, r0
 8009044:	613b      	str	r3, [r7, #16]

    err = recv_msg_footer(nmbs);
 8009046:	2517      	movs	r5, #23
 8009048:	197c      	adds	r4, r7, r5
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	0018      	movs	r0, r3
 800904e:	f7ff f9bf 	bl	80083d0 <recv_msg_footer>
 8009052:	0003      	movs	r3, r0
 8009054:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8009056:	197b      	adds	r3, r7, r5
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	b25b      	sxtb	r3, r3
 800905c:	2b00      	cmp	r3, #0
 800905e:	d003      	beq.n	8009068 <recv_read_file_record_res+0xf8>
        return err;
 8009060:	197b      	adds	r3, r7, r5
 8009062:	781b      	ldrb	r3, [r3, #0]
 8009064:	b25b      	sxtb	r3, r3
 8009066:	e02a      	b.n	80090be <recv_read_file_record_res+0x14e>

    if (registers) {
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d026      	beq.n	80090bc <recv_read_file_record_res+0x14c>
        if (subreq_reference_type != 6)
 800906e:	2314      	movs	r3, #20
 8009070:	18fb      	adds	r3, r7, r3
 8009072:	781b      	ldrb	r3, [r3, #0]
 8009074:	2b06      	cmp	r3, #6
 8009076:	d002      	beq.n	800907e <recv_read_file_record_res+0x10e>
            return NMBS_ERROR_INVALID_RESPONSE;
 8009078:	2302      	movs	r3, #2
 800907a:	425b      	negs	r3, r3
 800907c:	e01f      	b.n	80090be <recv_read_file_record_res+0x14e>

        if (count != (subreq_data_size / 2))
 800907e:	2315      	movs	r3, #21
 8009080:	18fb      	adds	r3, r7, r3
 8009082:	781b      	ldrb	r3, [r3, #0]
 8009084:	085b      	lsrs	r3, r3, #1
 8009086:	b2db      	uxtb	r3, r3
 8009088:	001a      	movs	r2, r3
 800908a:	1dbb      	adds	r3, r7, #6
 800908c:	881b      	ldrh	r3, [r3, #0]
 800908e:	4293      	cmp	r3, r2
 8009090:	d002      	beq.n	8009098 <recv_read_file_record_res+0x128>
            return NMBS_ERROR_INVALID_RESPONSE;
 8009092:	2302      	movs	r3, #2
 8009094:	425b      	negs	r3, r3
 8009096:	e012      	b.n	80090be <recv_read_file_record_res+0x14e>

        swap_regs(subreq_record_data, subreq_data_size / 2);
 8009098:	2415      	movs	r4, #21
 800909a:	193b      	adds	r3, r7, r4
 800909c:	781b      	ldrb	r3, [r3, #0]
 800909e:	085b      	lsrs	r3, r3, #1
 80090a0:	b2db      	uxtb	r3, r3
 80090a2:	001a      	movs	r2, r3
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	0011      	movs	r1, r2
 80090a8:	0018      	movs	r0, r3
 80090aa:	f7fe ffcd 	bl	8008048 <swap_regs>
        memcpy(registers, subreq_record_data, subreq_data_size);
 80090ae:	193b      	adds	r3, r7, r4
 80090b0:	781a      	ldrb	r2, [r3, #0]
 80090b2:	6939      	ldr	r1, [r7, #16]
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	0018      	movs	r0, r3
 80090b8:	f003 fbac 	bl	800c814 <memcpy>
    }

    return NMBS_ERROR_NONE;
 80090bc:	2300      	movs	r3, #0
}
 80090be:	0018      	movs	r0, r3
 80090c0:	46bd      	mov	sp, r7
 80090c2:	b006      	add	sp, #24
 80090c4:	bdb0      	pop	{r4, r5, r7, pc}

080090c6 <recv_write_file_record_res>:


nmbs_error recv_write_file_record_res(nmbs_t* nmbs, uint16_t file_number, uint16_t record_number,
                                      const uint16_t* registers, uint16_t count) {
 80090c6:	b5b0      	push	{r4, r5, r7, lr}
 80090c8:	b088      	sub	sp, #32
 80090ca:	af00      	add	r7, sp, #0
 80090cc:	60f8      	str	r0, [r7, #12]
 80090ce:	0008      	movs	r0, r1
 80090d0:	0011      	movs	r1, r2
 80090d2:	607b      	str	r3, [r7, #4]
 80090d4:	230a      	movs	r3, #10
 80090d6:	18fb      	adds	r3, r7, r3
 80090d8:	1c02      	adds	r2, r0, #0
 80090da:	801a      	strh	r2, [r3, #0]
 80090dc:	2308      	movs	r3, #8
 80090de:	18fb      	adds	r3, r7, r3
 80090e0:	1c0a      	adds	r2, r1, #0
 80090e2:	801a      	strh	r2, [r3, #0]
    nmbs_error err = recv_res_header(nmbs);
 80090e4:	251f      	movs	r5, #31
 80090e6:	197c      	adds	r4, r7, r5
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	0018      	movs	r0, r3
 80090ec:	f7ff fbdd 	bl	80088aa <recv_res_header>
 80090f0:	0003      	movs	r3, r0
 80090f2:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 80090f4:	197b      	adds	r3, r7, r5
 80090f6:	781b      	ldrb	r3, [r3, #0]
 80090f8:	b25b      	sxtb	r3, r3
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d003      	beq.n	8009106 <recv_write_file_record_res+0x40>
        return err;
 80090fe:	197b      	adds	r3, r7, r5
 8009100:	781b      	ldrb	r3, [r3, #0]
 8009102:	b25b      	sxtb	r3, r3
 8009104:	e0b8      	b.n	8009278 <recv_write_file_record_res+0x1b2>

    err = recv(nmbs, 1);
 8009106:	251f      	movs	r5, #31
 8009108:	197c      	adds	r4, r7, r5
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2101      	movs	r1, #1
 800910e:	0018      	movs	r0, r3
 8009110:	f7fe ffc9 	bl	80080a6 <recv>
 8009114:	0003      	movs	r3, r0
 8009116:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8009118:	197b      	adds	r3, r7, r5
 800911a:	781b      	ldrb	r3, [r3, #0]
 800911c:	b25b      	sxtb	r3, r3
 800911e:	2b00      	cmp	r3, #0
 8009120:	d003      	beq.n	800912a <recv_write_file_record_res+0x64>
        return err;
 8009122:	197b      	adds	r3, r7, r5
 8009124:	781b      	ldrb	r3, [r3, #0]
 8009126:	b25b      	sxtb	r3, r3
 8009128:	e0a6      	b.n	8009278 <recv_write_file_record_res+0x1b2>

    const uint8_t response_size = get_1(nmbs);
 800912a:	251e      	movs	r5, #30
 800912c:	197c      	adds	r4, r7, r5
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	0018      	movs	r0, r3
 8009132:	f7fe fe0f 	bl	8007d54 <get_1>
 8009136:	0003      	movs	r3, r0
 8009138:	7023      	strb	r3, [r4, #0]
    if (response_size > 251)
 800913a:	197b      	adds	r3, r7, r5
 800913c:	781b      	ldrb	r3, [r3, #0]
 800913e:	2bfb      	cmp	r3, #251	@ 0xfb
 8009140:	d902      	bls.n	8009148 <recv_write_file_record_res+0x82>
        return NMBS_ERROR_INVALID_RESPONSE;
 8009142:	2302      	movs	r3, #2
 8009144:	425b      	negs	r3, r3
 8009146:	e097      	b.n	8009278 <recv_write_file_record_res+0x1b2>

    err = recv(nmbs, response_size);
 8009148:	231e      	movs	r3, #30
 800914a:	18fb      	adds	r3, r7, r3
 800914c:	781b      	ldrb	r3, [r3, #0]
 800914e:	b29a      	uxth	r2, r3
 8009150:	251f      	movs	r5, #31
 8009152:	197c      	adds	r4, r7, r5
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	0011      	movs	r1, r2
 8009158:	0018      	movs	r0, r3
 800915a:	f7fe ffa4 	bl	80080a6 <recv>
 800915e:	0003      	movs	r3, r0
 8009160:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8009162:	197b      	adds	r3, r7, r5
 8009164:	781b      	ldrb	r3, [r3, #0]
 8009166:	b25b      	sxtb	r3, r3
 8009168:	2b00      	cmp	r3, #0
 800916a:	d003      	beq.n	8009174 <recv_write_file_record_res+0xae>
        return err;
 800916c:	197b      	adds	r3, r7, r5
 800916e:	781b      	ldrb	r3, [r3, #0]
 8009170:	b25b      	sxtb	r3, r3
 8009172:	e081      	b.n	8009278 <recv_write_file_record_res+0x1b2>

    const uint8_t subreq_reference_type = get_1(nmbs);
 8009174:	231d      	movs	r3, #29
 8009176:	18fc      	adds	r4, r7, r3
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	0018      	movs	r0, r3
 800917c:	f7fe fdea 	bl	8007d54 <get_1>
 8009180:	0003      	movs	r3, r0
 8009182:	7023      	strb	r3, [r4, #0]
    const uint16_t subreq_file_number = get_2(nmbs);
 8009184:	231a      	movs	r3, #26
 8009186:	18fc      	adds	r4, r7, r3
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	0018      	movs	r0, r3
 800918c:	f7fe fe47 	bl	8007e1e <get_2>
 8009190:	0003      	movs	r3, r0
 8009192:	8023      	strh	r3, [r4, #0]
    const uint16_t subreq_record_number = get_2(nmbs);
 8009194:	2318      	movs	r3, #24
 8009196:	18fc      	adds	r4, r7, r3
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	0018      	movs	r0, r3
 800919c:	f7fe fe3f 	bl	8007e1e <get_2>
 80091a0:	0003      	movs	r3, r0
 80091a2:	8023      	strh	r3, [r4, #0]
    const uint16_t subreq_record_length = get_2(nmbs);
 80091a4:	2516      	movs	r5, #22
 80091a6:	197c      	adds	r4, r7, r5
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	0018      	movs	r0, r3
 80091ac:	f7fe fe37 	bl	8007e1e <get_2>
 80091b0:	0003      	movs	r3, r0
 80091b2:	8023      	strh	r3, [r4, #0]
    NMBS_DEBUG_PRINT("a %d\tr %d\tl %d\t fwrite ", subreq_file_number, subreq_record_number, subreq_record_length);

    uint16_t subreq_data_size = subreq_record_length * 2;
 80091b4:	2114      	movs	r1, #20
 80091b6:	187a      	adds	r2, r7, r1
 80091b8:	197b      	adds	r3, r7, r5
 80091ba:	881b      	ldrh	r3, [r3, #0]
 80091bc:	18db      	adds	r3, r3, r3
 80091be:	8013      	strh	r3, [r2, #0]
    uint16_t* subreq_record_data = (uint16_t*) get_n(nmbs, subreq_data_size);
 80091c0:	187b      	adds	r3, r7, r1
 80091c2:	881a      	ldrh	r2, [r3, #0]
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	0011      	movs	r1, r2
 80091c8:	0018      	movs	r0, r3
 80091ca:	f7fe feb5 	bl	8007f38 <get_n>
 80091ce:	0003      	movs	r3, r0
 80091d0:	613b      	str	r3, [r7, #16]

    err = recv_msg_footer(nmbs);
 80091d2:	251f      	movs	r5, #31
 80091d4:	197c      	adds	r4, r7, r5
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	0018      	movs	r0, r3
 80091da:	f7ff f8f9 	bl	80083d0 <recv_msg_footer>
 80091de:	0003      	movs	r3, r0
 80091e0:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 80091e2:	197b      	adds	r3, r7, r5
 80091e4:	781b      	ldrb	r3, [r3, #0]
 80091e6:	b25b      	sxtb	r3, r3
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d003      	beq.n	80091f4 <recv_write_file_record_res+0x12e>
        return err;
 80091ec:	197b      	adds	r3, r7, r5
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	b25b      	sxtb	r3, r3
 80091f2:	e041      	b.n	8009278 <recv_write_file_record_res+0x1b2>

    if (registers) {
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d03d      	beq.n	8009276 <recv_write_file_record_res+0x1b0>
        if (subreq_reference_type != 6)
 80091fa:	231d      	movs	r3, #29
 80091fc:	18fb      	adds	r3, r7, r3
 80091fe:	781b      	ldrb	r3, [r3, #0]
 8009200:	2b06      	cmp	r3, #6
 8009202:	d002      	beq.n	800920a <recv_write_file_record_res+0x144>
            return NMBS_ERROR_INVALID_RESPONSE;
 8009204:	2302      	movs	r3, #2
 8009206:	425b      	negs	r3, r3
 8009208:	e036      	b.n	8009278 <recv_write_file_record_res+0x1b2>

        if (subreq_file_number != file_number)
 800920a:	231a      	movs	r3, #26
 800920c:	18fa      	adds	r2, r7, r3
 800920e:	230a      	movs	r3, #10
 8009210:	18fb      	adds	r3, r7, r3
 8009212:	8812      	ldrh	r2, [r2, #0]
 8009214:	881b      	ldrh	r3, [r3, #0]
 8009216:	429a      	cmp	r2, r3
 8009218:	d002      	beq.n	8009220 <recv_write_file_record_res+0x15a>
            return NMBS_ERROR_INVALID_RESPONSE;
 800921a:	2302      	movs	r3, #2
 800921c:	425b      	negs	r3, r3
 800921e:	e02b      	b.n	8009278 <recv_write_file_record_res+0x1b2>

        if (subreq_record_number != record_number)
 8009220:	2318      	movs	r3, #24
 8009222:	18fa      	adds	r2, r7, r3
 8009224:	2308      	movs	r3, #8
 8009226:	18fb      	adds	r3, r7, r3
 8009228:	8812      	ldrh	r2, [r2, #0]
 800922a:	881b      	ldrh	r3, [r3, #0]
 800922c:	429a      	cmp	r2, r3
 800922e:	d002      	beq.n	8009236 <recv_write_file_record_res+0x170>
            return NMBS_ERROR_INVALID_RESPONSE;
 8009230:	2302      	movs	r3, #2
 8009232:	425b      	negs	r3, r3
 8009234:	e020      	b.n	8009278 <recv_write_file_record_res+0x1b2>

        if (subreq_record_length != count)
 8009236:	2316      	movs	r3, #22
 8009238:	18fa      	adds	r2, r7, r3
 800923a:	2330      	movs	r3, #48	@ 0x30
 800923c:	18fb      	adds	r3, r7, r3
 800923e:	8812      	ldrh	r2, [r2, #0]
 8009240:	881b      	ldrh	r3, [r3, #0]
 8009242:	429a      	cmp	r2, r3
 8009244:	d002      	beq.n	800924c <recv_write_file_record_res+0x186>
            return NMBS_ERROR_INVALID_RESPONSE;
 8009246:	2302      	movs	r3, #2
 8009248:	425b      	negs	r3, r3
 800924a:	e015      	b.n	8009278 <recv_write_file_record_res+0x1b2>

        swap_regs(subreq_record_data, subreq_record_length);
 800924c:	2316      	movs	r3, #22
 800924e:	18fb      	adds	r3, r7, r3
 8009250:	881a      	ldrh	r2, [r3, #0]
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	0011      	movs	r1, r2
 8009256:	0018      	movs	r0, r3
 8009258:	f7fe fef6 	bl	8008048 <swap_regs>
        if (memcmp(registers, subreq_record_data, subreq_data_size) != 0)
 800925c:	2314      	movs	r3, #20
 800925e:	18fb      	adds	r3, r7, r3
 8009260:	881a      	ldrh	r2, [r3, #0]
 8009262:	6939      	ldr	r1, [r7, #16]
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	0018      	movs	r0, r3
 8009268:	f003 fa86 	bl	800c778 <memcmp>
 800926c:	1e03      	subs	r3, r0, #0
 800926e:	d002      	beq.n	8009276 <recv_write_file_record_res+0x1b0>
            return NMBS_ERROR_INVALID_RESPONSE;
 8009270:	2302      	movs	r3, #2
 8009272:	425b      	negs	r3, r3
 8009274:	e000      	b.n	8009278 <recv_write_file_record_res+0x1b2>
    }

    return NMBS_ERROR_NONE;
 8009276:	2300      	movs	r3, #0
}
 8009278:	0018      	movs	r0, r3
 800927a:	46bd      	mov	sp, r7
 800927c:	b008      	add	sp, #32
 800927e:	bdb0      	pop	{r4, r5, r7, pc}

08009280 <recv_read_device_identification_res>:

nmbs_error recv_read_device_identification_res(nmbs_t* nmbs, uint8_t buffers_count, char** buffers_out,
                                               uint8_t buffers_length, const uint8_t* order, uint8_t* ids_out,
                                               uint8_t* next_object_id_out, uint8_t* objects_count_out) {
 8009280:	b5b0      	push	{r4, r5, r7, lr}
 8009282:	b08a      	sub	sp, #40	@ 0x28
 8009284:	af00      	add	r7, sp, #0
 8009286:	60f8      	str	r0, [r7, #12]
 8009288:	0008      	movs	r0, r1
 800928a:	607a      	str	r2, [r7, #4]
 800928c:	0019      	movs	r1, r3
 800928e:	230b      	movs	r3, #11
 8009290:	18fb      	adds	r3, r7, r3
 8009292:	1c02      	adds	r2, r0, #0
 8009294:	701a      	strb	r2, [r3, #0]
 8009296:	230a      	movs	r3, #10
 8009298:	18fb      	adds	r3, r7, r3
 800929a:	1c0a      	adds	r2, r1, #0
 800929c:	701a      	strb	r2, [r3, #0]
    nmbs_error err = recv_res_header(nmbs);
 800929e:	251e      	movs	r5, #30
 80092a0:	197c      	adds	r4, r7, r5
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	0018      	movs	r0, r3
 80092a6:	f7ff fb00 	bl	80088aa <recv_res_header>
 80092aa:	0003      	movs	r3, r0
 80092ac:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 80092ae:	197b      	adds	r3, r7, r5
 80092b0:	781b      	ldrb	r3, [r3, #0]
 80092b2:	b25b      	sxtb	r3, r3
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d003      	beq.n	80092c0 <recv_read_device_identification_res+0x40>
        return err;
 80092b8:	197b      	adds	r3, r7, r5
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	b25b      	sxtb	r3, r3
 80092be:	e13b      	b.n	8009538 <recv_read_device_identification_res+0x2b8>

    err = recv(nmbs, 6);
 80092c0:	251e      	movs	r5, #30
 80092c2:	197c      	adds	r4, r7, r5
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	2106      	movs	r1, #6
 80092c8:	0018      	movs	r0, r3
 80092ca:	f7fe feec 	bl	80080a6 <recv>
 80092ce:	0003      	movs	r3, r0
 80092d0:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 80092d2:	197b      	adds	r3, r7, r5
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	b25b      	sxtb	r3, r3
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d003      	beq.n	80092e4 <recv_read_device_identification_res+0x64>
        return err;
 80092dc:	197b      	adds	r3, r7, r5
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	b25b      	sxtb	r3, r3
 80092e2:	e129      	b.n	8009538 <recv_read_device_identification_res+0x2b8>

    const uint8_t mei_type = get_1(nmbs);
 80092e4:	251d      	movs	r5, #29
 80092e6:	197c      	adds	r4, r7, r5
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	0018      	movs	r0, r3
 80092ec:	f7fe fd32 	bl	8007d54 <get_1>
 80092f0:	0003      	movs	r3, r0
 80092f2:	7023      	strb	r3, [r4, #0]
    if (mei_type != 0x0E)
 80092f4:	197b      	adds	r3, r7, r5
 80092f6:	781b      	ldrb	r3, [r3, #0]
 80092f8:	2b0e      	cmp	r3, #14
 80092fa:	d002      	beq.n	8009302 <recv_read_device_identification_res+0x82>
        return NMBS_ERROR_INVALID_RESPONSE;
 80092fc:	2302      	movs	r3, #2
 80092fe:	425b      	negs	r3, r3
 8009300:	e11a      	b.n	8009538 <recv_read_device_identification_res+0x2b8>

    const uint8_t read_device_id_code = get_1(nmbs);
 8009302:	251c      	movs	r5, #28
 8009304:	197c      	adds	r4, r7, r5
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	0018      	movs	r0, r3
 800930a:	f7fe fd23 	bl	8007d54 <get_1>
 800930e:	0003      	movs	r3, r0
 8009310:	7023      	strb	r3, [r4, #0]
    if (read_device_id_code < 1 || read_device_id_code > 4)
 8009312:	197b      	adds	r3, r7, r5
 8009314:	781b      	ldrb	r3, [r3, #0]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d003      	beq.n	8009322 <recv_read_device_identification_res+0xa2>
 800931a:	197b      	adds	r3, r7, r5
 800931c:	781b      	ldrb	r3, [r3, #0]
 800931e:	2b04      	cmp	r3, #4
 8009320:	d902      	bls.n	8009328 <recv_read_device_identification_res+0xa8>
        return NMBS_ERROR_INVALID_RESPONSE;
 8009322:	2302      	movs	r3, #2
 8009324:	425b      	negs	r3, r3
 8009326:	e107      	b.n	8009538 <recv_read_device_identification_res+0x2b8>

    const uint8_t conformity_level = get_1(nmbs);
 8009328:	251b      	movs	r5, #27
 800932a:	197c      	adds	r4, r7, r5
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	0018      	movs	r0, r3
 8009330:	f7fe fd10 	bl	8007d54 <get_1>
 8009334:	0003      	movs	r3, r0
 8009336:	7023      	strb	r3, [r4, #0]
    if (conformity_level < 1 || (conformity_level > 3 && conformity_level < 0x81) || conformity_level > 0x83)
 8009338:	197b      	adds	r3, r7, r5
 800933a:	781b      	ldrb	r3, [r3, #0]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d00c      	beq.n	800935a <recv_read_device_identification_res+0xda>
 8009340:	197b      	adds	r3, r7, r5
 8009342:	781b      	ldrb	r3, [r3, #0]
 8009344:	2b03      	cmp	r3, #3
 8009346:	d903      	bls.n	8009350 <recv_read_device_identification_res+0xd0>
 8009348:	197b      	adds	r3, r7, r5
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	2b80      	cmp	r3, #128	@ 0x80
 800934e:	d904      	bls.n	800935a <recv_read_device_identification_res+0xda>
 8009350:	231b      	movs	r3, #27
 8009352:	18fb      	adds	r3, r7, r3
 8009354:	781b      	ldrb	r3, [r3, #0]
 8009356:	2b83      	cmp	r3, #131	@ 0x83
 8009358:	d902      	bls.n	8009360 <recv_read_device_identification_res+0xe0>
        return NMBS_ERROR_INVALID_RESPONSE;
 800935a:	2302      	movs	r3, #2
 800935c:	425b      	negs	r3, r3
 800935e:	e0eb      	b.n	8009538 <recv_read_device_identification_res+0x2b8>

    const uint8_t more_follows = get_1(nmbs);
 8009360:	251a      	movs	r5, #26
 8009362:	197c      	adds	r4, r7, r5
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	0018      	movs	r0, r3
 8009368:	f7fe fcf4 	bl	8007d54 <get_1>
 800936c:	0003      	movs	r3, r0
 800936e:	7023      	strb	r3, [r4, #0]
    if (more_follows != 0 && more_follows != 0xFF)
 8009370:	197b      	adds	r3, r7, r5
 8009372:	781b      	ldrb	r3, [r3, #0]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d006      	beq.n	8009386 <recv_read_device_identification_res+0x106>
 8009378:	197b      	adds	r3, r7, r5
 800937a:	781b      	ldrb	r3, [r3, #0]
 800937c:	2bff      	cmp	r3, #255	@ 0xff
 800937e:	d002      	beq.n	8009386 <recv_read_device_identification_res+0x106>
        return NMBS_ERROR_INVALID_RESPONSE;
 8009380:	2302      	movs	r3, #2
 8009382:	425b      	negs	r3, r3
 8009384:	e0d8      	b.n	8009538 <recv_read_device_identification_res+0x2b8>

    uint8_t next_object_id = get_1(nmbs);
 8009386:	2327      	movs	r3, #39	@ 0x27
 8009388:	18fc      	adds	r4, r7, r3
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	0018      	movs	r0, r3
 800938e:	f7fe fce1 	bl	8007d54 <get_1>
 8009392:	0003      	movs	r3, r0
 8009394:	7023      	strb	r3, [r4, #0]

    const uint8_t objects_count = get_1(nmbs);
 8009396:	2519      	movs	r5, #25
 8009398:	197c      	adds	r4, r7, r5
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	0018      	movs	r0, r3
 800939e:	f7fe fcd9 	bl	8007d54 <get_1>
 80093a2:	0003      	movs	r3, r0
 80093a4:	7023      	strb	r3, [r4, #0]
    if (objects_count_out)
 80093a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d003      	beq.n	80093b4 <recv_read_device_identification_res+0x134>
        *objects_count_out = objects_count;
 80093ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093ae:	197a      	adds	r2, r7, r5
 80093b0:	7812      	ldrb	r2, [r2, #0]
 80093b2:	701a      	strb	r2, [r3, #0]

    if (buffers_count == 0) {
 80093b4:	230b      	movs	r3, #11
 80093b6:	18fb      	adds	r3, r7, r3
 80093b8:	781b      	ldrb	r3, [r3, #0]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d102      	bne.n	80093c4 <recv_read_device_identification_res+0x144>
        buffers_out = NULL;
 80093be:	2300      	movs	r3, #0
 80093c0:	607b      	str	r3, [r7, #4]
 80093c2:	e00a      	b.n	80093da <recv_read_device_identification_res+0x15a>
    }
    else if (objects_count > buffers_count)
 80093c4:	2319      	movs	r3, #25
 80093c6:	18fa      	adds	r2, r7, r3
 80093c8:	230b      	movs	r3, #11
 80093ca:	18fb      	adds	r3, r7, r3
 80093cc:	7812      	ldrb	r2, [r2, #0]
 80093ce:	781b      	ldrb	r3, [r3, #0]
 80093d0:	429a      	cmp	r2, r3
 80093d2:	d902      	bls.n	80093da <recv_read_device_identification_res+0x15a>
        return NMBS_ERROR_INVALID_ARGUMENT;
 80093d4:	2301      	movs	r3, #1
 80093d6:	425b      	negs	r3, r3
 80093d8:	e0ae      	b.n	8009538 <recv_read_device_identification_res+0x2b8>

    if (more_follows == 0)
 80093da:	231a      	movs	r3, #26
 80093dc:	18fb      	adds	r3, r7, r3
 80093de:	781b      	ldrb	r3, [r3, #0]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d103      	bne.n	80093ec <recv_read_device_identification_res+0x16c>
        next_object_id = 0x7F;    // This value is reserved in the spec, we use it to signal stream is finished
 80093e4:	2327      	movs	r3, #39	@ 0x27
 80093e6:	18fb      	adds	r3, r7, r3
 80093e8:	227f      	movs	r2, #127	@ 0x7f
 80093ea:	701a      	strb	r2, [r3, #0]

    if (next_object_id_out)
 80093ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d004      	beq.n	80093fc <recv_read_device_identification_res+0x17c>
        *next_object_id_out = next_object_id;
 80093f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093f4:	2227      	movs	r2, #39	@ 0x27
 80093f6:	18ba      	adds	r2, r7, r2
 80093f8:	7812      	ldrb	r2, [r2, #0]
 80093fa:	701a      	strb	r2, [r3, #0]

    uint8_t res_size_left = 253 - 7;
 80093fc:	2326      	movs	r3, #38	@ 0x26
 80093fe:	18fb      	adds	r3, r7, r3
 8009400:	22f6      	movs	r2, #246	@ 0xf6
 8009402:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < objects_count; i++) {
 8009404:	2300      	movs	r3, #0
 8009406:	623b      	str	r3, [r7, #32]
 8009408:	e08a      	b.n	8009520 <recv_read_device_identification_res+0x2a0>
        err = recv(nmbs, 2);
 800940a:	251e      	movs	r5, #30
 800940c:	197c      	adds	r4, r7, r5
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	2102      	movs	r1, #2
 8009412:	0018      	movs	r0, r3
 8009414:	f7fe fe47 	bl	80080a6 <recv>
 8009418:	0003      	movs	r3, r0
 800941a:	7023      	strb	r3, [r4, #0]
        if (err != NMBS_ERROR_NONE)
 800941c:	197b      	adds	r3, r7, r5
 800941e:	781b      	ldrb	r3, [r3, #0]
 8009420:	b25b      	sxtb	r3, r3
 8009422:	2b00      	cmp	r3, #0
 8009424:	d003      	beq.n	800942e <recv_read_device_identification_res+0x1ae>
            return err;
 8009426:	197b      	adds	r3, r7, r5
 8009428:	781b      	ldrb	r3, [r3, #0]
 800942a:	b25b      	sxtb	r3, r3
 800942c:	e084      	b.n	8009538 <recv_read_device_identification_res+0x2b8>

        const uint8_t object_id = get_1(nmbs);
 800942e:	2318      	movs	r3, #24
 8009430:	18fc      	adds	r4, r7, r3
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	0018      	movs	r0, r3
 8009436:	f7fe fc8d 	bl	8007d54 <get_1>
 800943a:	0003      	movs	r3, r0
 800943c:	7023      	strb	r3, [r4, #0]
        const uint8_t object_length = get_1(nmbs);
 800943e:	2517      	movs	r5, #23
 8009440:	197c      	adds	r4, r7, r5
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	0018      	movs	r0, r3
 8009446:	f7fe fc85 	bl	8007d54 <get_1>
 800944a:	0003      	movs	r3, r0
 800944c:	7023      	strb	r3, [r4, #0]
        res_size_left -= 2;
 800944e:	2126      	movs	r1, #38	@ 0x26
 8009450:	187b      	adds	r3, r7, r1
 8009452:	187a      	adds	r2, r7, r1
 8009454:	7812      	ldrb	r2, [r2, #0]
 8009456:	3a02      	subs	r2, #2
 8009458:	701a      	strb	r2, [r3, #0]

        if (object_length > res_size_left)
 800945a:	197a      	adds	r2, r7, r5
 800945c:	187b      	adds	r3, r7, r1
 800945e:	7812      	ldrb	r2, [r2, #0]
 8009460:	781b      	ldrb	r3, [r3, #0]
 8009462:	429a      	cmp	r2, r3
 8009464:	d902      	bls.n	800946c <recv_read_device_identification_res+0x1ec>
            return NMBS_ERROR_INVALID_RESPONSE;
 8009466:	2302      	movs	r3, #2
 8009468:	425b      	negs	r3, r3
 800946a:	e065      	b.n	8009538 <recv_read_device_identification_res+0x2b8>

        err = recv(nmbs, object_length);
 800946c:	2317      	movs	r3, #23
 800946e:	18fb      	adds	r3, r7, r3
 8009470:	781b      	ldrb	r3, [r3, #0]
 8009472:	b29a      	uxth	r2, r3
 8009474:	251e      	movs	r5, #30
 8009476:	197c      	adds	r4, r7, r5
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	0011      	movs	r1, r2
 800947c:	0018      	movs	r0, r3
 800947e:	f7fe fe12 	bl	80080a6 <recv>
 8009482:	0003      	movs	r3, r0
 8009484:	7023      	strb	r3, [r4, #0]
        if (err != NMBS_ERROR_NONE)
 8009486:	197b      	adds	r3, r7, r5
 8009488:	781b      	ldrb	r3, [r3, #0]
 800948a:	b25b      	sxtb	r3, r3
 800948c:	2b00      	cmp	r3, #0
 800948e:	d003      	beq.n	8009498 <recv_read_device_identification_res+0x218>
            return err;
 8009490:	197b      	adds	r3, r7, r5
 8009492:	781b      	ldrb	r3, [r3, #0]
 8009494:	b25b      	sxtb	r3, r3
 8009496:	e04f      	b.n	8009538 <recv_read_device_identification_res+0x2b8>

        const char* str = (const char*) get_n(nmbs, object_length);
 8009498:	2317      	movs	r3, #23
 800949a:	18fb      	adds	r3, r7, r3
 800949c:	781b      	ldrb	r3, [r3, #0]
 800949e:	b29a      	uxth	r2, r3
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	0011      	movs	r1, r2
 80094a4:	0018      	movs	r0, r3
 80094a6:	f7fe fd47 	bl	8007f38 <get_n>
 80094aa:	0003      	movs	r3, r0
 80094ac:	613b      	str	r3, [r7, #16]

        if (ids_out)
 80094ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d006      	beq.n	80094c2 <recv_read_device_identification_res+0x242>
            ids_out[i] = object_id;
 80094b4:	6a3b      	ldr	r3, [r7, #32]
 80094b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80094b8:	18d3      	adds	r3, r2, r3
 80094ba:	2218      	movs	r2, #24
 80094bc:	18ba      	adds	r2, r7, r2
 80094be:	7812      	ldrb	r2, [r2, #0]
 80094c0:	701a      	strb	r2, [r3, #0]

        uint8_t buf_index = i;
 80094c2:	211f      	movs	r1, #31
 80094c4:	187b      	adds	r3, r7, r1
 80094c6:	6a3a      	ldr	r2, [r7, #32]
 80094c8:	701a      	strb	r2, [r3, #0]
        if (order)
 80094ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d007      	beq.n	80094e0 <recv_read_device_identification_res+0x260>
            buf_index = order[object_id];
 80094d0:	2318      	movs	r3, #24
 80094d2:	18fb      	adds	r3, r7, r3
 80094d4:	781b      	ldrb	r3, [r3, #0]
 80094d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80094d8:	18d2      	adds	r2, r2, r3
 80094da:	187b      	adds	r3, r7, r1
 80094dc:	7812      	ldrb	r2, [r2, #0]
 80094de:	701a      	strb	r2, [r3, #0]
        if (buffers_out) {
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d019      	beq.n	800951a <recv_read_device_identification_res+0x29a>
#ifndef WIN32
            strncpy(buffers_out[buf_index], str, buffers_length);
 80094e6:	241f      	movs	r4, #31
 80094e8:	193b      	adds	r3, r7, r4
 80094ea:	781b      	ldrb	r3, [r3, #0]
 80094ec:	009b      	lsls	r3, r3, #2
 80094ee:	687a      	ldr	r2, [r7, #4]
 80094f0:	18d3      	adds	r3, r2, r3
 80094f2:	6818      	ldr	r0, [r3, #0]
 80094f4:	230a      	movs	r3, #10
 80094f6:	18fb      	adds	r3, r7, r3
 80094f8:	781a      	ldrb	r2, [r3, #0]
 80094fa:	693b      	ldr	r3, [r7, #16]
 80094fc:	0019      	movs	r1, r3
 80094fe:	f003 f951 	bl	800c7a4 <strncpy>
#else
            strncpy_s(buffers_out[buf_index], buffers_length, str, object_length);
#endif
            buffers_out[buf_index][object_length] = 0;
 8009502:	193b      	adds	r3, r7, r4
 8009504:	781b      	ldrb	r3, [r3, #0]
 8009506:	009b      	lsls	r3, r3, #2
 8009508:	687a      	ldr	r2, [r7, #4]
 800950a:	18d3      	adds	r3, r2, r3
 800950c:	681a      	ldr	r2, [r3, #0]
 800950e:	2317      	movs	r3, #23
 8009510:	18fb      	adds	r3, r7, r3
 8009512:	781b      	ldrb	r3, [r3, #0]
 8009514:	18d3      	adds	r3, r2, r3
 8009516:	2200      	movs	r2, #0
 8009518:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < objects_count; i++) {
 800951a:	6a3b      	ldr	r3, [r7, #32]
 800951c:	3301      	adds	r3, #1
 800951e:	623b      	str	r3, [r7, #32]
 8009520:	2319      	movs	r3, #25
 8009522:	18fb      	adds	r3, r7, r3
 8009524:	781b      	ldrb	r3, [r3, #0]
 8009526:	6a3a      	ldr	r2, [r7, #32]
 8009528:	429a      	cmp	r2, r3
 800952a:	da00      	bge.n	800952e <recv_read_device_identification_res+0x2ae>
 800952c:	e76d      	b.n	800940a <recv_read_device_identification_res+0x18a>
        }
    }

    return recv_msg_footer(nmbs);
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	0018      	movs	r0, r3
 8009532:	f7fe ff4d 	bl	80083d0 <recv_msg_footer>
 8009536:	0003      	movs	r3, r0
}
 8009538:	0018      	movs	r0, r3
 800953a:	46bd      	mov	sp, r7
 800953c:	b00a      	add	sp, #40	@ 0x28
 800953e:	bdb0      	pop	{r4, r5, r7, pc}

08009540 <handle_read_discrete>:


#ifndef NMBS_SERVER_DISABLED
#if !defined(NMBS_SERVER_READ_COILS_DISABLED) || !defined(NMBS_SERVER_READ_DISCRETE_INPUTS_DISABLED)
static nmbs_error handle_read_discrete(nmbs_t* nmbs,
                                       nmbs_error (*callback)(uint16_t, uint16_t, nmbs_bitfield, uint8_t, void*)) {
 8009540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009542:	b091      	sub	sp, #68	@ 0x44
 8009544:	af02      	add	r7, sp, #8
 8009546:	6078      	str	r0, [r7, #4]
 8009548:	6039      	str	r1, [r7, #0]
    nmbs_error err = recv(nmbs, 4);
 800954a:	2533      	movs	r5, #51	@ 0x33
 800954c:	197c      	adds	r4, r7, r5
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2104      	movs	r1, #4
 8009552:	0018      	movs	r0, r3
 8009554:	f7fe fda7 	bl	80080a6 <recv>
 8009558:	0003      	movs	r3, r0
 800955a:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 800955c:	197b      	adds	r3, r7, r5
 800955e:	781b      	ldrb	r3, [r3, #0]
 8009560:	b25b      	sxtb	r3, r3
 8009562:	2b00      	cmp	r3, #0
 8009564:	d003      	beq.n	800956e <handle_read_discrete+0x2e>
        return err;
 8009566:	197b      	adds	r3, r7, r5
 8009568:	781b      	ldrb	r3, [r3, #0]
 800956a:	b25b      	sxtb	r3, r3
 800956c:	e0ef      	b.n	800974e <handle_read_discrete+0x20e>

    const uint16_t address = get_2(nmbs);
 800956e:	2330      	movs	r3, #48	@ 0x30
 8009570:	18fc      	adds	r4, r7, r3
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	0018      	movs	r0, r3
 8009576:	f7fe fc52 	bl	8007e1e <get_2>
 800957a:	0003      	movs	r3, r0
 800957c:	8023      	strh	r3, [r4, #0]
    const uint16_t quantity = get_2(nmbs);
 800957e:	232e      	movs	r3, #46	@ 0x2e
 8009580:	18fc      	adds	r4, r7, r3
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	0018      	movs	r0, r3
 8009586:	f7fe fc4a 	bl	8007e1e <get_2>
 800958a:	0003      	movs	r3, r0
 800958c:	8023      	strh	r3, [r4, #0]

    NMBS_DEBUG_PRINT("a %d\tq %d", address, quantity);

    err = recv_msg_footer(nmbs);
 800958e:	2533      	movs	r5, #51	@ 0x33
 8009590:	197c      	adds	r4, r7, r5
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	0018      	movs	r0, r3
 8009596:	f7fe ff1b 	bl	80083d0 <recv_msg_footer>
 800959a:	0003      	movs	r3, r0
 800959c:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 800959e:	197b      	adds	r3, r7, r5
 80095a0:	781b      	ldrb	r3, [r3, #0]
 80095a2:	b25b      	sxtb	r3, r3
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d003      	beq.n	80095b0 <handle_read_discrete+0x70>
        return err;
 80095a8:	197b      	adds	r3, r7, r5
 80095aa:	781b      	ldrb	r3, [r3, #0]
 80095ac:	b25b      	sxtb	r3, r3
 80095ae:	e0ce      	b.n	800974e <handle_read_discrete+0x20e>

    if (!nmbs->msg.ignored) {
 80095b0:	687a      	ldr	r2, [r7, #4]
 80095b2:	230c      	movs	r3, #12
 80095b4:	33ff      	adds	r3, #255	@ 0xff
 80095b6:	5cd3      	ldrb	r3, [r2, r3]
 80095b8:	2201      	movs	r2, #1
 80095ba:	4053      	eors	r3, r2
 80095bc:	b2db      	uxtb	r3, r3
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d100      	bne.n	80095c4 <handle_read_discrete+0x84>
 80095c2:	e0bc      	b.n	800973e <handle_read_discrete+0x1fe>
        if (quantity < 1 || quantity > 2000)
 80095c4:	222e      	movs	r2, #46	@ 0x2e
 80095c6:	18bb      	adds	r3, r7, r2
 80095c8:	881b      	ldrh	r3, [r3, #0]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d005      	beq.n	80095da <handle_read_discrete+0x9a>
 80095ce:	18bb      	adds	r3, r7, r2
 80095d0:	881a      	ldrh	r2, [r3, #0]
 80095d2:	23fa      	movs	r3, #250	@ 0xfa
 80095d4:	00db      	lsls	r3, r3, #3
 80095d6:	429a      	cmp	r2, r3
 80095d8:	d906      	bls.n	80095e8 <handle_read_discrete+0xa8>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2103      	movs	r1, #3
 80095de:	0018      	movs	r0, r3
 80095e0:	f7ff f935 	bl	800884e <send_exception_msg>
 80095e4:	0003      	movs	r3, r0
 80095e6:	e0b2      	b.n	800974e <handle_read_discrete+0x20e>

        if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 80095e8:	2330      	movs	r3, #48	@ 0x30
 80095ea:	18fb      	adds	r3, r7, r3
 80095ec:	881a      	ldrh	r2, [r3, #0]
 80095ee:	232e      	movs	r3, #46	@ 0x2e
 80095f0:	18fb      	adds	r3, r7, r3
 80095f2:	881b      	ldrh	r3, [r3, #0]
 80095f4:	18d2      	adds	r2, r2, r3
 80095f6:	2380      	movs	r3, #128	@ 0x80
 80095f8:	025b      	lsls	r3, r3, #9
 80095fa:	429a      	cmp	r2, r3
 80095fc:	d906      	bls.n	800960c <handle_read_discrete+0xcc>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2102      	movs	r1, #2
 8009602:	0018      	movs	r0, r3
 8009604:	f7ff f923 	bl	800884e <send_exception_msg>
 8009608:	0003      	movs	r3, r0
 800960a:	e0a0      	b.n	800974e <handle_read_discrete+0x20e>

        if (callback) {
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d100      	bne.n	8009614 <handle_read_discrete+0xd4>
 8009612:	e08d      	b.n	8009730 <handle_read_discrete+0x1f0>
            nmbs_bitfield bitfield = {0};
 8009614:	250c      	movs	r5, #12
 8009616:	197b      	adds	r3, r7, r5
 8009618:	0018      	movs	r0, r3
 800961a:	2320      	movs	r3, #32
 800961c:	001a      	movs	r2, r3
 800961e:	2100      	movs	r1, #0
 8009620:	f003 f8b8 	bl	800c794 <memset>
            err = callback(address, quantity, bitfield, nmbs->msg.unit_id, nmbs->callbacks.arg);
 8009624:	687a      	ldr	r2, [r7, #4]
 8009626:	2383      	movs	r3, #131	@ 0x83
 8009628:	005b      	lsls	r3, r3, #1
 800962a:	5cd3      	ldrb	r3, [r2, r3]
 800962c:	469c      	mov	ip, r3
 800962e:	687a      	ldr	r2, [r7, #4]
 8009630:	23a0      	movs	r3, #160	@ 0xa0
 8009632:	005b      	lsls	r3, r3, #1
 8009634:	58d3      	ldr	r3, [r2, r3]
 8009636:	2233      	movs	r2, #51	@ 0x33
 8009638:	18bc      	adds	r4, r7, r2
 800963a:	197e      	adds	r6, r7, r5
 800963c:	212e      	movs	r1, #46	@ 0x2e
 800963e:	187a      	adds	r2, r7, r1
 8009640:	8811      	ldrh	r1, [r2, #0]
 8009642:	2030      	movs	r0, #48	@ 0x30
 8009644:	183a      	adds	r2, r7, r0
 8009646:	8810      	ldrh	r0, [r2, #0]
 8009648:	9300      	str	r3, [sp, #0]
 800964a:	683d      	ldr	r5, [r7, #0]
 800964c:	4663      	mov	r3, ip
 800964e:	0032      	movs	r2, r6
 8009650:	47a8      	blx	r5
 8009652:	0003      	movs	r3, r0
 8009654:	7023      	strb	r3, [r4, #0]
            if (err != NMBS_ERROR_NONE) {
 8009656:	2233      	movs	r2, #51	@ 0x33
 8009658:	18bb      	adds	r3, r7, r2
 800965a:	781b      	ldrb	r3, [r3, #0]
 800965c:	b25b      	sxtb	r3, r3
 800965e:	2b00      	cmp	r3, #0
 8009660:	d019      	beq.n	8009696 <handle_read_discrete+0x156>
                if (nmbs_error_is_exception(err))
 8009662:	18bb      	adds	r3, r7, r2
 8009664:	781b      	ldrb	r3, [r3, #0]
 8009666:	b25b      	sxtb	r3, r3
 8009668:	2b00      	cmp	r3, #0
 800966a:	dd0d      	ble.n	8009688 <handle_read_discrete+0x148>
 800966c:	18bb      	adds	r3, r7, r2
 800966e:	781b      	ldrb	r3, [r3, #0]
 8009670:	b25b      	sxtb	r3, r3
 8009672:	2b04      	cmp	r3, #4
 8009674:	dc08      	bgt.n	8009688 <handle_read_discrete+0x148>
                    return send_exception_msg(nmbs, err);
 8009676:	18bb      	adds	r3, r7, r2
 8009678:	781a      	ldrb	r2, [r3, #0]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	0011      	movs	r1, r2
 800967e:	0018      	movs	r0, r3
 8009680:	f7ff f8e5 	bl	800884e <send_exception_msg>
 8009684:	0003      	movs	r3, r0
 8009686:	e062      	b.n	800974e <handle_read_discrete+0x20e>

                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2104      	movs	r1, #4
 800968c:	0018      	movs	r0, r3
 800968e:	f7ff f8de 	bl	800884e <send_exception_msg>
 8009692:	0003      	movs	r3, r0
 8009694:	e05b      	b.n	800974e <handle_read_discrete+0x20e>
            }

            if (!nmbs->msg.broadcast) {
 8009696:	687a      	ldr	r2, [r7, #4]
 8009698:	2385      	movs	r3, #133	@ 0x85
 800969a:	005b      	lsls	r3, r3, #1
 800969c:	5cd3      	ldrb	r3, [r2, r3]
 800969e:	2201      	movs	r2, #1
 80096a0:	4053      	eors	r3, r2
 80096a2:	b2db      	uxtb	r3, r3
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d051      	beq.n	800974c <handle_read_discrete+0x20c>
                uint8_t discrete_bytes = (quantity + 7) / 8;
 80096a8:	232e      	movs	r3, #46	@ 0x2e
 80096aa:	18fb      	adds	r3, r7, r3
 80096ac:	881b      	ldrh	r3, [r3, #0]
 80096ae:	3307      	adds	r3, #7
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	da00      	bge.n	80096b6 <handle_read_discrete+0x176>
 80096b4:	3307      	adds	r3, #7
 80096b6:	10db      	asrs	r3, r3, #3
 80096b8:	001a      	movs	r2, r3
 80096ba:	242d      	movs	r4, #45	@ 0x2d
 80096bc:	193b      	adds	r3, r7, r4
 80096be:	701a      	strb	r2, [r3, #0]
                put_res_header(nmbs, 1 + discrete_bytes);
 80096c0:	193b      	adds	r3, r7, r4
 80096c2:	781b      	ldrb	r3, [r3, #0]
 80096c4:	b29b      	uxth	r3, r3
 80096c6:	3301      	adds	r3, #1
 80096c8:	b29a      	uxth	r2, r3
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	0011      	movs	r1, r2
 80096ce:	0018      	movs	r0, r3
 80096d0:	f7ff f8ab 	bl	800882a <put_res_header>

                put_1(nmbs, discrete_bytes);
 80096d4:	193b      	adds	r3, r7, r4
 80096d6:	781a      	ldrb	r2, [r3, #0]
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	0011      	movs	r1, r2
 80096dc:	0018      	movs	r0, r3
 80096de:	f7fe fb57 	bl	8007d90 <put_1>

                NMBS_DEBUG_PRINT("b %d\t", discrete_bytes);

                NMBS_DEBUG_PRINT("coils ");
                for (int i = 0; i < discrete_bytes; i++) {
 80096e2:	2300      	movs	r3, #0
 80096e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80096e6:	e00c      	b.n	8009702 <handle_read_discrete+0x1c2>
                    put_1(nmbs, bitfield[i]);
 80096e8:	230c      	movs	r3, #12
 80096ea:	18fa      	adds	r2, r7, r3
 80096ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096ee:	18d3      	adds	r3, r2, r3
 80096f0:	781a      	ldrb	r2, [r3, #0]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	0011      	movs	r1, r2
 80096f6:	0018      	movs	r0, r3
 80096f8:	f7fe fb4a 	bl	8007d90 <put_1>
                for (int i = 0; i < discrete_bytes; i++) {
 80096fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096fe:	3301      	adds	r3, #1
 8009700:	637b      	str	r3, [r7, #52]	@ 0x34
 8009702:	232d      	movs	r3, #45	@ 0x2d
 8009704:	18fb      	adds	r3, r7, r3
 8009706:	781b      	ldrb	r3, [r3, #0]
 8009708:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800970a:	429a      	cmp	r2, r3
 800970c:	dbec      	blt.n	80096e8 <handle_read_discrete+0x1a8>
                    NMBS_DEBUG_PRINT("%d ", bitfield[i]);
                }

                err = send_msg(nmbs);
 800970e:	2533      	movs	r5, #51	@ 0x33
 8009710:	197c      	adds	r4, r7, r5
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	0018      	movs	r0, r3
 8009716:	f7ff f80a 	bl	800872e <send_msg>
 800971a:	0003      	movs	r3, r0
 800971c:	7023      	strb	r3, [r4, #0]
                if (err != NMBS_ERROR_NONE)
 800971e:	197b      	adds	r3, r7, r5
 8009720:	781b      	ldrb	r3, [r3, #0]
 8009722:	b25b      	sxtb	r3, r3
 8009724:	2b00      	cmp	r3, #0
 8009726:	d011      	beq.n	800974c <handle_read_discrete+0x20c>
                    return err;
 8009728:	197b      	adds	r3, r7, r5
 800972a:	781b      	ldrb	r3, [r3, #0]
 800972c:	b25b      	sxtb	r3, r3
 800972e:	e00e      	b.n	800974e <handle_read_discrete+0x20e>
            }
        }
        else {
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2101      	movs	r1, #1
 8009734:	0018      	movs	r0, r3
 8009736:	f7ff f88a 	bl	800884e <send_exception_msg>
 800973a:	0003      	movs	r3, r0
 800973c:	e007      	b.n	800974e <handle_read_discrete+0x20e>
        }
    }
    else {
        return recv_read_discrete_res(nmbs, NULL);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2100      	movs	r1, #0
 8009742:	0018      	movs	r0, r3
 8009744:	f7ff f95c 	bl	8008a00 <recv_read_discrete_res>
 8009748:	0003      	movs	r3, r0
 800974a:	e000      	b.n	800974e <handle_read_discrete+0x20e>
    }

    return NMBS_ERROR_NONE;
 800974c:	2300      	movs	r3, #0
}
 800974e:	0018      	movs	r0, r3
 8009750:	46bd      	mov	sp, r7
 8009752:	b00f      	add	sp, #60	@ 0x3c
 8009754:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08009758 <handle_read_registers>:
#endif


#if !defined(NMBS_SERVER_READ_HOLDING_REGISTERS_DISABLED) || !defined(NMBS_SERVER_READ_INPUT_REGISTERS_DISABLED)
static nmbs_error handle_read_registers(nmbs_t* nmbs,
                                        nmbs_error (*callback)(uint16_t, uint16_t, uint16_t*, uint8_t, void*)) {
 8009758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800975a:	b0c7      	sub	sp, #284	@ 0x11c
 800975c:	af02      	add	r7, sp, #8
 800975e:	6078      	str	r0, [r7, #4]
 8009760:	6039      	str	r1, [r7, #0]
    nmbs_error err = recv(nmbs, 4);
 8009762:	250c      	movs	r5, #12
 8009764:	35ff      	adds	r5, #255	@ 0xff
 8009766:	197c      	adds	r4, r7, r5
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2104      	movs	r1, #4
 800976c:	0018      	movs	r0, r3
 800976e:	f7fe fc9a 	bl	80080a6 <recv>
 8009772:	0003      	movs	r3, r0
 8009774:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8009776:	197b      	adds	r3, r7, r5
 8009778:	781b      	ldrb	r3, [r3, #0]
 800977a:	b25b      	sxtb	r3, r3
 800977c:	2b00      	cmp	r3, #0
 800977e:	d003      	beq.n	8009788 <handle_read_registers+0x30>
        return err;
 8009780:	197b      	adds	r3, r7, r5
 8009782:	781b      	ldrb	r3, [r3, #0]
 8009784:	b25b      	sxtb	r3, r3
 8009786:	e108      	b.n	800999a <handle_read_registers+0x242>

    const uint16_t address = get_2(nmbs);
 8009788:	2384      	movs	r3, #132	@ 0x84
 800978a:	005b      	lsls	r3, r3, #1
 800978c:	18fc      	adds	r4, r7, r3
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	0018      	movs	r0, r3
 8009792:	f7fe fb44 	bl	8007e1e <get_2>
 8009796:	0003      	movs	r3, r0
 8009798:	8023      	strh	r3, [r4, #0]
    const uint16_t quantity = get_2(nmbs);
 800979a:	1dfc      	adds	r4, r7, #7
 800979c:	34ff      	adds	r4, #255	@ 0xff
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	0018      	movs	r0, r3
 80097a2:	f7fe fb3c 	bl	8007e1e <get_2>
 80097a6:	0003      	movs	r3, r0
 80097a8:	8023      	strh	r3, [r4, #0]

    NMBS_DEBUG_PRINT("a %d\tq %d", address, quantity);

    err = recv_msg_footer(nmbs);
 80097aa:	250c      	movs	r5, #12
 80097ac:	35ff      	adds	r5, #255	@ 0xff
 80097ae:	197c      	adds	r4, r7, r5
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	0018      	movs	r0, r3
 80097b4:	f7fe fe0c 	bl	80083d0 <recv_msg_footer>
 80097b8:	0003      	movs	r3, r0
 80097ba:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 80097bc:	197b      	adds	r3, r7, r5
 80097be:	781b      	ldrb	r3, [r3, #0]
 80097c0:	b25b      	sxtb	r3, r3
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d003      	beq.n	80097ce <handle_read_registers+0x76>
        return err;
 80097c6:	197b      	adds	r3, r7, r5
 80097c8:	781b      	ldrb	r3, [r3, #0]
 80097ca:	b25b      	sxtb	r3, r3
 80097cc:	e0e5      	b.n	800999a <handle_read_registers+0x242>

    if (!nmbs->msg.ignored) {
 80097ce:	687a      	ldr	r2, [r7, #4]
 80097d0:	230c      	movs	r3, #12
 80097d2:	33ff      	adds	r3, #255	@ 0xff
 80097d4:	5cd3      	ldrb	r3, [r2, r3]
 80097d6:	2201      	movs	r2, #1
 80097d8:	4053      	eors	r3, r2
 80097da:	b2db      	uxtb	r3, r3
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d100      	bne.n	80097e2 <handle_read_registers+0x8a>
 80097e0:	e0d0      	b.n	8009984 <handle_read_registers+0x22c>
        if (quantity < 1 || quantity > 125)
 80097e2:	1dfb      	adds	r3, r7, #7
 80097e4:	33ff      	adds	r3, #255	@ 0xff
 80097e6:	881b      	ldrh	r3, [r3, #0]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d004      	beq.n	80097f6 <handle_read_registers+0x9e>
 80097ec:	1dfb      	adds	r3, r7, #7
 80097ee:	33ff      	adds	r3, #255	@ 0xff
 80097f0:	881b      	ldrh	r3, [r3, #0]
 80097f2:	2b7d      	cmp	r3, #125	@ 0x7d
 80097f4:	d906      	bls.n	8009804 <handle_read_registers+0xac>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2103      	movs	r1, #3
 80097fa:	0018      	movs	r0, r3
 80097fc:	f7ff f827 	bl	800884e <send_exception_msg>
 8009800:	0003      	movs	r3, r0
 8009802:	e0ca      	b.n	800999a <handle_read_registers+0x242>

        if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8009804:	2384      	movs	r3, #132	@ 0x84
 8009806:	005b      	lsls	r3, r3, #1
 8009808:	18fb      	adds	r3, r7, r3
 800980a:	881a      	ldrh	r2, [r3, #0]
 800980c:	1dfb      	adds	r3, r7, #7
 800980e:	33ff      	adds	r3, #255	@ 0xff
 8009810:	881b      	ldrh	r3, [r3, #0]
 8009812:	18d2      	adds	r2, r2, r3
 8009814:	2380      	movs	r3, #128	@ 0x80
 8009816:	025b      	lsls	r3, r3, #9
 8009818:	429a      	cmp	r2, r3
 800981a:	d906      	bls.n	800982a <handle_read_registers+0xd2>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2102      	movs	r1, #2
 8009820:	0018      	movs	r0, r3
 8009822:	f7ff f814 	bl	800884e <send_exception_msg>
 8009826:	0003      	movs	r3, r0
 8009828:	e0b7      	b.n	800999a <handle_read_registers+0x242>

        if (callback) {
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d100      	bne.n	8009832 <handle_read_registers+0xda>
 8009830:	e0a1      	b.n	8009976 <handle_read_registers+0x21e>
            uint16_t regs[125] = {0};
 8009832:	4b5c      	ldr	r3, [pc, #368]	@ (80099a4 <handle_read_registers+0x24c>)
 8009834:	2288      	movs	r2, #136	@ 0x88
 8009836:	0052      	lsls	r2, r2, #1
 8009838:	189b      	adds	r3, r3, r2
 800983a:	19db      	adds	r3, r3, r7
 800983c:	0018      	movs	r0, r3
 800983e:	23fa      	movs	r3, #250	@ 0xfa
 8009840:	001a      	movs	r2, r3
 8009842:	2100      	movs	r1, #0
 8009844:	f002 ffa6 	bl	800c794 <memset>
            err = callback(address, quantity, regs, nmbs->msg.unit_id, nmbs->callbacks.arg);
 8009848:	687a      	ldr	r2, [r7, #4]
 800984a:	2383      	movs	r3, #131	@ 0x83
 800984c:	005b      	lsls	r3, r3, #1
 800984e:	5cd3      	ldrb	r3, [r2, r3]
 8009850:	469c      	mov	ip, r3
 8009852:	687a      	ldr	r2, [r7, #4]
 8009854:	23a0      	movs	r3, #160	@ 0xa0
 8009856:	005b      	lsls	r3, r3, #1
 8009858:	58d3      	ldr	r3, [r2, r3]
 800985a:	220c      	movs	r2, #12
 800985c:	32ff      	adds	r2, #255	@ 0xff
 800985e:	18bc      	adds	r4, r7, r2
 8009860:	2108      	movs	r1, #8
 8009862:	187e      	adds	r6, r7, r1
 8009864:	1dfa      	adds	r2, r7, #7
 8009866:	32ff      	adds	r2, #255	@ 0xff
 8009868:	8811      	ldrh	r1, [r2, #0]
 800986a:	2084      	movs	r0, #132	@ 0x84
 800986c:	0040      	lsls	r0, r0, #1
 800986e:	183a      	adds	r2, r7, r0
 8009870:	8810      	ldrh	r0, [r2, #0]
 8009872:	9300      	str	r3, [sp, #0]
 8009874:	683d      	ldr	r5, [r7, #0]
 8009876:	4663      	mov	r3, ip
 8009878:	0032      	movs	r2, r6
 800987a:	47a8      	blx	r5
 800987c:	0003      	movs	r3, r0
 800987e:	7023      	strb	r3, [r4, #0]
            if (err != NMBS_ERROR_NONE) {
 8009880:	220c      	movs	r2, #12
 8009882:	32ff      	adds	r2, #255	@ 0xff
 8009884:	18bb      	adds	r3, r7, r2
 8009886:	781b      	ldrb	r3, [r3, #0]
 8009888:	b25b      	sxtb	r3, r3
 800988a:	2b00      	cmp	r3, #0
 800988c:	d019      	beq.n	80098c2 <handle_read_registers+0x16a>
                if (nmbs_error_is_exception(err))
 800988e:	18bb      	adds	r3, r7, r2
 8009890:	781b      	ldrb	r3, [r3, #0]
 8009892:	b25b      	sxtb	r3, r3
 8009894:	2b00      	cmp	r3, #0
 8009896:	dd0d      	ble.n	80098b4 <handle_read_registers+0x15c>
 8009898:	18bb      	adds	r3, r7, r2
 800989a:	781b      	ldrb	r3, [r3, #0]
 800989c:	b25b      	sxtb	r3, r3
 800989e:	2b04      	cmp	r3, #4
 80098a0:	dc08      	bgt.n	80098b4 <handle_read_registers+0x15c>
                    return send_exception_msg(nmbs, err);
 80098a2:	18bb      	adds	r3, r7, r2
 80098a4:	781a      	ldrb	r2, [r3, #0]
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	0011      	movs	r1, r2
 80098aa:	0018      	movs	r0, r3
 80098ac:	f7fe ffcf 	bl	800884e <send_exception_msg>
 80098b0:	0003      	movs	r3, r0
 80098b2:	e072      	b.n	800999a <handle_read_registers+0x242>

                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2104      	movs	r1, #4
 80098b8:	0018      	movs	r0, r3
 80098ba:	f7fe ffc8 	bl	800884e <send_exception_msg>
 80098be:	0003      	movs	r3, r0
 80098c0:	e06b      	b.n	800999a <handle_read_registers+0x242>
            }

            // TODO check all these read request broadcast use cases
            if (!nmbs->msg.broadcast) {
 80098c2:	687a      	ldr	r2, [r7, #4]
 80098c4:	2385      	movs	r3, #133	@ 0x85
 80098c6:	005b      	lsls	r3, r3, #1
 80098c8:	5cd3      	ldrb	r3, [r2, r3]
 80098ca:	2201      	movs	r2, #1
 80098cc:	4053      	eors	r3, r2
 80098ce:	b2db      	uxtb	r3, r3
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d061      	beq.n	8009998 <handle_read_registers+0x240>
                const uint8_t regs_bytes = quantity * 2;
 80098d4:	1dfb      	adds	r3, r7, #7
 80098d6:	33ff      	adds	r3, #255	@ 0xff
 80098d8:	881b      	ldrh	r3, [r3, #0]
 80098da:	b2db      	uxtb	r3, r3
 80098dc:	1dba      	adds	r2, r7, #6
 80098de:	32ff      	adds	r2, #255	@ 0xff
 80098e0:	18db      	adds	r3, r3, r3
 80098e2:	7013      	strb	r3, [r2, #0]
                put_res_header(nmbs, 1 + regs_bytes);
 80098e4:	1dbb      	adds	r3, r7, #6
 80098e6:	33ff      	adds	r3, #255	@ 0xff
 80098e8:	781b      	ldrb	r3, [r3, #0]
 80098ea:	b29b      	uxth	r3, r3
 80098ec:	3301      	adds	r3, #1
 80098ee:	b29a      	uxth	r2, r3
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	0011      	movs	r1, r2
 80098f4:	0018      	movs	r0, r3
 80098f6:	f7fe ff98 	bl	800882a <put_res_header>

                put_1(nmbs, regs_bytes);
 80098fa:	1dbb      	adds	r3, r7, #6
 80098fc:	33ff      	adds	r3, #255	@ 0xff
 80098fe:	781a      	ldrb	r2, [r3, #0]
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	0011      	movs	r1, r2
 8009904:	0018      	movs	r0, r3
 8009906:	f7fe fa43 	bl	8007d90 <put_1>

                NMBS_DEBUG_PRINT("b %d\t", regs_bytes);

                NMBS_DEBUG_PRINT("regs ");
                for (int i = 0; i < quantity; i++) {
 800990a:	2300      	movs	r3, #0
 800990c:	2286      	movs	r2, #134	@ 0x86
 800990e:	0052      	lsls	r2, r2, #1
 8009910:	18ba      	adds	r2, r7, r2
 8009912:	6013      	str	r3, [r2, #0]
 8009914:	e014      	b.n	8009940 <handle_read_registers+0x1e8>
                    put_2(nmbs, regs[i]);
 8009916:	4b23      	ldr	r3, [pc, #140]	@ (80099a4 <handle_read_registers+0x24c>)
 8009918:	2288      	movs	r2, #136	@ 0x88
 800991a:	0052      	lsls	r2, r2, #1
 800991c:	189b      	adds	r3, r3, r2
 800991e:	19db      	adds	r3, r3, r7
 8009920:	2486      	movs	r4, #134	@ 0x86
 8009922:	0064      	lsls	r4, r4, #1
 8009924:	193a      	adds	r2, r7, r4
 8009926:	6812      	ldr	r2, [r2, #0]
 8009928:	0052      	lsls	r2, r2, #1
 800992a:	5ad2      	ldrh	r2, [r2, r3]
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	0011      	movs	r1, r2
 8009930:	0018      	movs	r0, r3
 8009932:	f7fe fa9f 	bl	8007e74 <put_2>
                for (int i = 0; i < quantity; i++) {
 8009936:	193b      	adds	r3, r7, r4
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	3301      	adds	r3, #1
 800993c:	193a      	adds	r2, r7, r4
 800993e:	6013      	str	r3, [r2, #0]
 8009940:	1dfb      	adds	r3, r7, #7
 8009942:	33ff      	adds	r3, #255	@ 0xff
 8009944:	881b      	ldrh	r3, [r3, #0]
 8009946:	2286      	movs	r2, #134	@ 0x86
 8009948:	0052      	lsls	r2, r2, #1
 800994a:	18ba      	adds	r2, r7, r2
 800994c:	6812      	ldr	r2, [r2, #0]
 800994e:	429a      	cmp	r2, r3
 8009950:	dbe1      	blt.n	8009916 <handle_read_registers+0x1be>
                    NMBS_DEBUG_PRINT("%d ", regs[i]);
                }

                err = send_msg(nmbs);
 8009952:	250c      	movs	r5, #12
 8009954:	35ff      	adds	r5, #255	@ 0xff
 8009956:	197c      	adds	r4, r7, r5
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	0018      	movs	r0, r3
 800995c:	f7fe fee7 	bl	800872e <send_msg>
 8009960:	0003      	movs	r3, r0
 8009962:	7023      	strb	r3, [r4, #0]
                if (err != NMBS_ERROR_NONE)
 8009964:	197b      	adds	r3, r7, r5
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	b25b      	sxtb	r3, r3
 800996a:	2b00      	cmp	r3, #0
 800996c:	d014      	beq.n	8009998 <handle_read_registers+0x240>
                    return err;
 800996e:	197b      	adds	r3, r7, r5
 8009970:	781b      	ldrb	r3, [r3, #0]
 8009972:	b25b      	sxtb	r3, r3
 8009974:	e011      	b.n	800999a <handle_read_registers+0x242>
            }
        }
        else {
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2101      	movs	r1, #1
 800997a:	0018      	movs	r0, r3
 800997c:	f7fe ff67 	bl	800884e <send_exception_msg>
 8009980:	0003      	movs	r3, r0
 8009982:	e00a      	b.n	800999a <handle_read_registers+0x242>
        }
    }
    else {
        return recv_read_registers_res(nmbs, quantity, NULL);
 8009984:	1dfb      	adds	r3, r7, #7
 8009986:	33ff      	adds	r3, #255	@ 0xff
 8009988:	8819      	ldrh	r1, [r3, #0]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2200      	movs	r2, #0
 800998e:	0018      	movs	r0, r3
 8009990:	f7ff f8b6 	bl	8008b00 <recv_read_registers_res>
 8009994:	0003      	movs	r3, r0
 8009996:	e000      	b.n	800999a <handle_read_registers+0x242>
    }

    return NMBS_ERROR_NONE;
 8009998:	2300      	movs	r3, #0
}
 800999a:	0018      	movs	r0, r3
 800999c:	46bd      	mov	sp, r7
 800999e:	b045      	add	sp, #276	@ 0x114
 80099a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099a2:	46c0      	nop			@ (mov r8, r8)
 80099a4:	fffffef8 	.word	0xfffffef8

080099a8 <handle_read_coils>:
#endif


#ifndef NMBS_SERVER_READ_COILS_DISABLED
static nmbs_error handle_read_coils(nmbs_t* nmbs) {
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b082      	sub	sp, #8
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
    return handle_read_discrete(nmbs, nmbs->callbacks.read_coils);
 80099b0:	687a      	ldr	r2, [r7, #4]
 80099b2:	2388      	movs	r3, #136	@ 0x88
 80099b4:	005b      	lsls	r3, r3, #1
 80099b6:	58d2      	ldr	r2, [r2, r3]
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	0011      	movs	r1, r2
 80099bc:	0018      	movs	r0, r3
 80099be:	f7ff fdbf 	bl	8009540 <handle_read_discrete>
 80099c2:	0003      	movs	r3, r0
}
 80099c4:	0018      	movs	r0, r3
 80099c6:	46bd      	mov	sp, r7
 80099c8:	b002      	add	sp, #8
 80099ca:	bd80      	pop	{r7, pc}

080099cc <handle_read_discrete_inputs>:
#endif


#ifndef NMBS_SERVER_READ_DISCRETE_INPUTS_DISABLED
static nmbs_error handle_read_discrete_inputs(nmbs_t* nmbs) {
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b082      	sub	sp, #8
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
    return handle_read_discrete(nmbs, nmbs->callbacks.read_discrete_inputs);
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	238a      	movs	r3, #138	@ 0x8a
 80099d8:	005b      	lsls	r3, r3, #1
 80099da:	58d2      	ldr	r2, [r2, r3]
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	0011      	movs	r1, r2
 80099e0:	0018      	movs	r0, r3
 80099e2:	f7ff fdad 	bl	8009540 <handle_read_discrete>
 80099e6:	0003      	movs	r3, r0
}
 80099e8:	0018      	movs	r0, r3
 80099ea:	46bd      	mov	sp, r7
 80099ec:	b002      	add	sp, #8
 80099ee:	bd80      	pop	{r7, pc}

080099f0 <handle_read_holding_registers>:
#endif


#ifndef NMBS_SERVER_READ_HOLDING_REGISTERS_DISABLED
static nmbs_error handle_read_holding_registers(nmbs_t* nmbs) {
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b082      	sub	sp, #8
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
    return handle_read_registers(nmbs, nmbs->callbacks.read_holding_registers);
 80099f8:	687a      	ldr	r2, [r7, #4]
 80099fa:	238c      	movs	r3, #140	@ 0x8c
 80099fc:	005b      	lsls	r3, r3, #1
 80099fe:	58d2      	ldr	r2, [r2, r3]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	0011      	movs	r1, r2
 8009a04:	0018      	movs	r0, r3
 8009a06:	f7ff fea7 	bl	8009758 <handle_read_registers>
 8009a0a:	0003      	movs	r3, r0
}
 8009a0c:	0018      	movs	r0, r3
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	b002      	add	sp, #8
 8009a12:	bd80      	pop	{r7, pc}

08009a14 <handle_read_input_registers>:
#endif


#ifndef NMBS_SERVER_READ_INPUT_REGISTERS_DISABLED
static nmbs_error handle_read_input_registers(nmbs_t* nmbs) {
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b082      	sub	sp, #8
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
    return handle_read_registers(nmbs, nmbs->callbacks.read_input_registers);
 8009a1c:	687a      	ldr	r2, [r7, #4]
 8009a1e:	238e      	movs	r3, #142	@ 0x8e
 8009a20:	005b      	lsls	r3, r3, #1
 8009a22:	58d2      	ldr	r2, [r2, r3]
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	0011      	movs	r1, r2
 8009a28:	0018      	movs	r0, r3
 8009a2a:	f7ff fe95 	bl	8009758 <handle_read_registers>
 8009a2e:	0003      	movs	r3, r0
}
 8009a30:	0018      	movs	r0, r3
 8009a32:	46bd      	mov	sp, r7
 8009a34:	b002      	add	sp, #8
 8009a36:	bd80      	pop	{r7, pc}

08009a38 <handle_write_single_coil>:
#endif


#ifndef NMBS_SERVER_WRITE_SINGLE_COIL_DISABLED
static nmbs_error handle_write_single_coil(nmbs_t* nmbs) {
 8009a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a3a:	b085      	sub	sp, #20
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
    nmbs_error err = recv(nmbs, 4);
 8009a40:	250f      	movs	r5, #15
 8009a42:	197c      	adds	r4, r7, r5
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2104      	movs	r1, #4
 8009a48:	0018      	movs	r0, r3
 8009a4a:	f7fe fb2c 	bl	80080a6 <recv>
 8009a4e:	0003      	movs	r3, r0
 8009a50:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8009a52:	197b      	adds	r3, r7, r5
 8009a54:	781b      	ldrb	r3, [r3, #0]
 8009a56:	b25b      	sxtb	r3, r3
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d003      	beq.n	8009a64 <handle_write_single_coil+0x2c>
        return err;
 8009a5c:	197b      	adds	r3, r7, r5
 8009a5e:	781b      	ldrb	r3, [r3, #0]
 8009a60:	b25b      	sxtb	r3, r3
 8009a62:	e0c2      	b.n	8009bea <handle_write_single_coil+0x1b2>

    const uint16_t address = get_2(nmbs);
 8009a64:	230c      	movs	r3, #12
 8009a66:	18fc      	adds	r4, r7, r3
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	0018      	movs	r0, r3
 8009a6c:	f7fe f9d7 	bl	8007e1e <get_2>
 8009a70:	0003      	movs	r3, r0
 8009a72:	8023      	strh	r3, [r4, #0]
    const uint16_t value = get_2(nmbs);
 8009a74:	230a      	movs	r3, #10
 8009a76:	18fc      	adds	r4, r7, r3
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	0018      	movs	r0, r3
 8009a7c:	f7fe f9cf 	bl	8007e1e <get_2>
 8009a80:	0003      	movs	r3, r0
 8009a82:	8023      	strh	r3, [r4, #0]

    NMBS_DEBUG_PRINT("a %d\tvalue %d", address, value);

    err = recv_msg_footer(nmbs);
 8009a84:	250f      	movs	r5, #15
 8009a86:	197c      	adds	r4, r7, r5
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	0018      	movs	r0, r3
 8009a8c:	f7fe fca0 	bl	80083d0 <recv_msg_footer>
 8009a90:	0003      	movs	r3, r0
 8009a92:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8009a94:	197b      	adds	r3, r7, r5
 8009a96:	781b      	ldrb	r3, [r3, #0]
 8009a98:	b25b      	sxtb	r3, r3
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d003      	beq.n	8009aa6 <handle_write_single_coil+0x6e>
        return err;
 8009a9e:	197b      	adds	r3, r7, r5
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	b25b      	sxtb	r3, r3
 8009aa4:	e0a1      	b.n	8009bea <handle_write_single_coil+0x1b2>

    if (!nmbs->msg.ignored) {
 8009aa6:	687a      	ldr	r2, [r7, #4]
 8009aa8:	230c      	movs	r3, #12
 8009aaa:	33ff      	adds	r3, #255	@ 0xff
 8009aac:	5cd3      	ldrb	r3, [r2, r3]
 8009aae:	2201      	movs	r2, #1
 8009ab0:	4053      	eors	r3, r2
 8009ab2:	b2db      	uxtb	r3, r3
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d100      	bne.n	8009aba <handle_write_single_coil+0x82>
 8009ab8:	e08a      	b.n	8009bd0 <handle_write_single_coil+0x198>
        if (nmbs->callbacks.write_single_coil) {
 8009aba:	687a      	ldr	r2, [r7, #4]
 8009abc:	2390      	movs	r3, #144	@ 0x90
 8009abe:	005b      	lsls	r3, r3, #1
 8009ac0:	58d3      	ldr	r3, [r2, r3]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d100      	bne.n	8009ac8 <handle_write_single_coil+0x90>
 8009ac6:	e07c      	b.n	8009bc2 <handle_write_single_coil+0x18a>
            if (value != 0 && value != 0xFF00)
 8009ac8:	220a      	movs	r2, #10
 8009aca:	18bb      	adds	r3, r7, r2
 8009acc:	881b      	ldrh	r3, [r3, #0]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d00c      	beq.n	8009aec <handle_write_single_coil+0xb4>
 8009ad2:	18bb      	adds	r3, r7, r2
 8009ad4:	881a      	ldrh	r2, [r3, #0]
 8009ad6:	23ff      	movs	r3, #255	@ 0xff
 8009ad8:	021b      	lsls	r3, r3, #8
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d006      	beq.n	8009aec <handle_write_single_coil+0xb4>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2103      	movs	r1, #3
 8009ae2:	0018      	movs	r0, r3
 8009ae4:	f7fe feb3 	bl	800884e <send_exception_msg>
 8009ae8:	0003      	movs	r3, r0
 8009aea:	e07e      	b.n	8009bea <handle_write_single_coil+0x1b2>

            err = nmbs->callbacks.write_single_coil(address, value == 0 ? false : true, nmbs->msg.unit_id,
 8009aec:	687a      	ldr	r2, [r7, #4]
 8009aee:	2390      	movs	r3, #144	@ 0x90
 8009af0:	005b      	lsls	r3, r3, #1
 8009af2:	58d5      	ldr	r5, [r2, r3]
 8009af4:	230a      	movs	r3, #10
 8009af6:	18fb      	adds	r3, r7, r3
 8009af8:	881b      	ldrh	r3, [r3, #0]
 8009afa:	1e5a      	subs	r2, r3, #1
 8009afc:	4193      	sbcs	r3, r2
 8009afe:	b2d9      	uxtb	r1, r3
 8009b00:	687a      	ldr	r2, [r7, #4]
 8009b02:	2383      	movs	r3, #131	@ 0x83
 8009b04:	005b      	lsls	r3, r3, #1
 8009b06:	5cd6      	ldrb	r6, [r2, r3]
 8009b08:	687a      	ldr	r2, [r7, #4]
 8009b0a:	23a0      	movs	r3, #160	@ 0xa0
 8009b0c:	005b      	lsls	r3, r3, #1
 8009b0e:	58d2      	ldr	r2, [r2, r3]
 8009b10:	230f      	movs	r3, #15
 8009b12:	18fc      	adds	r4, r7, r3
 8009b14:	200c      	movs	r0, #12
 8009b16:	183b      	adds	r3, r7, r0
 8009b18:	8818      	ldrh	r0, [r3, #0]
 8009b1a:	0013      	movs	r3, r2
 8009b1c:	0032      	movs	r2, r6
 8009b1e:	47a8      	blx	r5
 8009b20:	0003      	movs	r3, r0
 8009b22:	7023      	strb	r3, [r4, #0]
                                                    nmbs->callbacks.arg);
            if (err != NMBS_ERROR_NONE) {
 8009b24:	220f      	movs	r2, #15
 8009b26:	18bb      	adds	r3, r7, r2
 8009b28:	781b      	ldrb	r3, [r3, #0]
 8009b2a:	b25b      	sxtb	r3, r3
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d019      	beq.n	8009b64 <handle_write_single_coil+0x12c>
                if (nmbs_error_is_exception(err))
 8009b30:	18bb      	adds	r3, r7, r2
 8009b32:	781b      	ldrb	r3, [r3, #0]
 8009b34:	b25b      	sxtb	r3, r3
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	dd0d      	ble.n	8009b56 <handle_write_single_coil+0x11e>
 8009b3a:	18bb      	adds	r3, r7, r2
 8009b3c:	781b      	ldrb	r3, [r3, #0]
 8009b3e:	b25b      	sxtb	r3, r3
 8009b40:	2b04      	cmp	r3, #4
 8009b42:	dc08      	bgt.n	8009b56 <handle_write_single_coil+0x11e>
                    return send_exception_msg(nmbs, err);
 8009b44:	18bb      	adds	r3, r7, r2
 8009b46:	781a      	ldrb	r2, [r3, #0]
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	0011      	movs	r1, r2
 8009b4c:	0018      	movs	r0, r3
 8009b4e:	f7fe fe7e 	bl	800884e <send_exception_msg>
 8009b52:	0003      	movs	r3, r0
 8009b54:	e049      	b.n	8009bea <handle_write_single_coil+0x1b2>

                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2104      	movs	r1, #4
 8009b5a:	0018      	movs	r0, r3
 8009b5c:	f7fe fe77 	bl	800884e <send_exception_msg>
 8009b60:	0003      	movs	r3, r0
 8009b62:	e042      	b.n	8009bea <handle_write_single_coil+0x1b2>
            }

            if (!nmbs->msg.broadcast) {
 8009b64:	687a      	ldr	r2, [r7, #4]
 8009b66:	2385      	movs	r3, #133	@ 0x85
 8009b68:	005b      	lsls	r3, r3, #1
 8009b6a:	5cd3      	ldrb	r3, [r2, r3]
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	4053      	eors	r3, r2
 8009b70:	b2db      	uxtb	r3, r3
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d038      	beq.n	8009be8 <handle_write_single_coil+0x1b0>
                put_res_header(nmbs, 4);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2104      	movs	r1, #4
 8009b7a:	0018      	movs	r0, r3
 8009b7c:	f7fe fe55 	bl	800882a <put_res_header>

                put_2(nmbs, address);
 8009b80:	230c      	movs	r3, #12
 8009b82:	18fb      	adds	r3, r7, r3
 8009b84:	881a      	ldrh	r2, [r3, #0]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	0011      	movs	r1, r2
 8009b8a:	0018      	movs	r0, r3
 8009b8c:	f7fe f972 	bl	8007e74 <put_2>
                put_2(nmbs, value);
 8009b90:	230a      	movs	r3, #10
 8009b92:	18fb      	adds	r3, r7, r3
 8009b94:	881a      	ldrh	r2, [r3, #0]
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	0011      	movs	r1, r2
 8009b9a:	0018      	movs	r0, r3
 8009b9c:	f7fe f96a 	bl	8007e74 <put_2>
                NMBS_DEBUG_PRINT("a %d\tvalue %d", address, value);

                err = send_msg(nmbs);
 8009ba0:	250f      	movs	r5, #15
 8009ba2:	197c      	adds	r4, r7, r5
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	0018      	movs	r0, r3
 8009ba8:	f7fe fdc1 	bl	800872e <send_msg>
 8009bac:	0003      	movs	r3, r0
 8009bae:	7023      	strb	r3, [r4, #0]
                if (err != NMBS_ERROR_NONE)
 8009bb0:	197b      	adds	r3, r7, r5
 8009bb2:	781b      	ldrb	r3, [r3, #0]
 8009bb4:	b25b      	sxtb	r3, r3
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d016      	beq.n	8009be8 <handle_write_single_coil+0x1b0>
                    return err;
 8009bba:	197b      	adds	r3, r7, r5
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	b25b      	sxtb	r3, r3
 8009bc0:	e013      	b.n	8009bea <handle_write_single_coil+0x1b2>
            }
        }
        else {
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2101      	movs	r1, #1
 8009bc6:	0018      	movs	r0, r3
 8009bc8:	f7fe fe41 	bl	800884e <send_exception_msg>
 8009bcc:	0003      	movs	r3, r0
 8009bce:	e00c      	b.n	8009bea <handle_write_single_coil+0x1b2>
        }
    }
    else {
        return recv_write_single_coil_res(nmbs, address, value);
 8009bd0:	230a      	movs	r3, #10
 8009bd2:	18fb      	adds	r3, r7, r3
 8009bd4:	881a      	ldrh	r2, [r3, #0]
 8009bd6:	230c      	movs	r3, #12
 8009bd8:	18fb      	adds	r3, r7, r3
 8009bda:	8819      	ldrh	r1, [r3, #0]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	0018      	movs	r0, r3
 8009be0:	f7ff f822 	bl	8008c28 <recv_write_single_coil_res>
 8009be4:	0003      	movs	r3, r0
 8009be6:	e000      	b.n	8009bea <handle_write_single_coil+0x1b2>
    }

    return NMBS_ERROR_NONE;
 8009be8:	2300      	movs	r3, #0
}
 8009bea:	0018      	movs	r0, r3
 8009bec:	46bd      	mov	sp, r7
 8009bee:	b005      	add	sp, #20
 8009bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009bf2 <handle_write_single_register>:
#endif


#ifndef NMBS_SERVER_WRITE_SINGLE_REGISTER_DISABLED
static nmbs_error handle_write_single_register(nmbs_t* nmbs) {
 8009bf2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bf4:	b085      	sub	sp, #20
 8009bf6:	af00      	add	r7, sp, #0
 8009bf8:	6078      	str	r0, [r7, #4]
    nmbs_error err = recv(nmbs, 4);
 8009bfa:	250f      	movs	r5, #15
 8009bfc:	197c      	adds	r4, r7, r5
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2104      	movs	r1, #4
 8009c02:	0018      	movs	r0, r3
 8009c04:	f7fe fa4f 	bl	80080a6 <recv>
 8009c08:	0003      	movs	r3, r0
 8009c0a:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8009c0c:	197b      	adds	r3, r7, r5
 8009c0e:	781b      	ldrb	r3, [r3, #0]
 8009c10:	b25b      	sxtb	r3, r3
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d003      	beq.n	8009c1e <handle_write_single_register+0x2c>
        return err;
 8009c16:	197b      	adds	r3, r7, r5
 8009c18:	781b      	ldrb	r3, [r3, #0]
 8009c1a:	b25b      	sxtb	r3, r3
 8009c1c:	e0ac      	b.n	8009d78 <handle_write_single_register+0x186>

    const uint16_t address = get_2(nmbs);
 8009c1e:	230c      	movs	r3, #12
 8009c20:	18fc      	adds	r4, r7, r3
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	0018      	movs	r0, r3
 8009c26:	f7fe f8fa 	bl	8007e1e <get_2>
 8009c2a:	0003      	movs	r3, r0
 8009c2c:	8023      	strh	r3, [r4, #0]
    const uint16_t value = get_2(nmbs);
 8009c2e:	230a      	movs	r3, #10
 8009c30:	18fc      	adds	r4, r7, r3
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	0018      	movs	r0, r3
 8009c36:	f7fe f8f2 	bl	8007e1e <get_2>
 8009c3a:	0003      	movs	r3, r0
 8009c3c:	8023      	strh	r3, [r4, #0]

    NMBS_DEBUG_PRINT("a %d\tvalue %d", address, value);

    err = recv_msg_footer(nmbs);
 8009c3e:	250f      	movs	r5, #15
 8009c40:	197c      	adds	r4, r7, r5
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	0018      	movs	r0, r3
 8009c46:	f7fe fbc3 	bl	80083d0 <recv_msg_footer>
 8009c4a:	0003      	movs	r3, r0
 8009c4c:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8009c4e:	197b      	adds	r3, r7, r5
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	b25b      	sxtb	r3, r3
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d003      	beq.n	8009c60 <handle_write_single_register+0x6e>
        return err;
 8009c58:	197b      	adds	r3, r7, r5
 8009c5a:	781b      	ldrb	r3, [r3, #0]
 8009c5c:	b25b      	sxtb	r3, r3
 8009c5e:	e08b      	b.n	8009d78 <handle_write_single_register+0x186>

    if (!nmbs->msg.ignored) {
 8009c60:	687a      	ldr	r2, [r7, #4]
 8009c62:	230c      	movs	r3, #12
 8009c64:	33ff      	adds	r3, #255	@ 0xff
 8009c66:	5cd3      	ldrb	r3, [r2, r3]
 8009c68:	2201      	movs	r2, #1
 8009c6a:	4053      	eors	r3, r2
 8009c6c:	b2db      	uxtb	r3, r3
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d100      	bne.n	8009c74 <handle_write_single_register+0x82>
 8009c72:	e074      	b.n	8009d5e <handle_write_single_register+0x16c>
        if (nmbs->callbacks.write_single_register) {
 8009c74:	687a      	ldr	r2, [r7, #4]
 8009c76:	2392      	movs	r3, #146	@ 0x92
 8009c78:	005b      	lsls	r3, r3, #1
 8009c7a:	58d3      	ldr	r3, [r2, r3]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d067      	beq.n	8009d50 <handle_write_single_register+0x15e>
            err = nmbs->callbacks.write_single_register(address, value, nmbs->msg.unit_id, nmbs->callbacks.arg);
 8009c80:	687a      	ldr	r2, [r7, #4]
 8009c82:	2392      	movs	r3, #146	@ 0x92
 8009c84:	005b      	lsls	r3, r3, #1
 8009c86:	58d5      	ldr	r5, [r2, r3]
 8009c88:	687a      	ldr	r2, [r7, #4]
 8009c8a:	2383      	movs	r3, #131	@ 0x83
 8009c8c:	005b      	lsls	r3, r3, #1
 8009c8e:	5cd6      	ldrb	r6, [r2, r3]
 8009c90:	687a      	ldr	r2, [r7, #4]
 8009c92:	23a0      	movs	r3, #160	@ 0xa0
 8009c94:	005b      	lsls	r3, r3, #1
 8009c96:	58d2      	ldr	r2, [r2, r3]
 8009c98:	230f      	movs	r3, #15
 8009c9a:	18fc      	adds	r4, r7, r3
 8009c9c:	210a      	movs	r1, #10
 8009c9e:	187b      	adds	r3, r7, r1
 8009ca0:	8819      	ldrh	r1, [r3, #0]
 8009ca2:	200c      	movs	r0, #12
 8009ca4:	183b      	adds	r3, r7, r0
 8009ca6:	8818      	ldrh	r0, [r3, #0]
 8009ca8:	0013      	movs	r3, r2
 8009caa:	0032      	movs	r2, r6
 8009cac:	47a8      	blx	r5
 8009cae:	0003      	movs	r3, r0
 8009cb0:	7023      	strb	r3, [r4, #0]
            if (err != NMBS_ERROR_NONE) {
 8009cb2:	220f      	movs	r2, #15
 8009cb4:	18bb      	adds	r3, r7, r2
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	b25b      	sxtb	r3, r3
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d019      	beq.n	8009cf2 <handle_write_single_register+0x100>
                if (nmbs_error_is_exception(err))
 8009cbe:	18bb      	adds	r3, r7, r2
 8009cc0:	781b      	ldrb	r3, [r3, #0]
 8009cc2:	b25b      	sxtb	r3, r3
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	dd0d      	ble.n	8009ce4 <handle_write_single_register+0xf2>
 8009cc8:	18bb      	adds	r3, r7, r2
 8009cca:	781b      	ldrb	r3, [r3, #0]
 8009ccc:	b25b      	sxtb	r3, r3
 8009cce:	2b04      	cmp	r3, #4
 8009cd0:	dc08      	bgt.n	8009ce4 <handle_write_single_register+0xf2>
                    return send_exception_msg(nmbs, err);
 8009cd2:	18bb      	adds	r3, r7, r2
 8009cd4:	781a      	ldrb	r2, [r3, #0]
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	0011      	movs	r1, r2
 8009cda:	0018      	movs	r0, r3
 8009cdc:	f7fe fdb7 	bl	800884e <send_exception_msg>
 8009ce0:	0003      	movs	r3, r0
 8009ce2:	e049      	b.n	8009d78 <handle_write_single_register+0x186>

                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2104      	movs	r1, #4
 8009ce8:	0018      	movs	r0, r3
 8009cea:	f7fe fdb0 	bl	800884e <send_exception_msg>
 8009cee:	0003      	movs	r3, r0
 8009cf0:	e042      	b.n	8009d78 <handle_write_single_register+0x186>
            }

            if (!nmbs->msg.broadcast) {
 8009cf2:	687a      	ldr	r2, [r7, #4]
 8009cf4:	2385      	movs	r3, #133	@ 0x85
 8009cf6:	005b      	lsls	r3, r3, #1
 8009cf8:	5cd3      	ldrb	r3, [r2, r3]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	4053      	eors	r3, r2
 8009cfe:	b2db      	uxtb	r3, r3
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d038      	beq.n	8009d76 <handle_write_single_register+0x184>
                put_res_header(nmbs, 4);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2104      	movs	r1, #4
 8009d08:	0018      	movs	r0, r3
 8009d0a:	f7fe fd8e 	bl	800882a <put_res_header>

                put_2(nmbs, address);
 8009d0e:	230c      	movs	r3, #12
 8009d10:	18fb      	adds	r3, r7, r3
 8009d12:	881a      	ldrh	r2, [r3, #0]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	0011      	movs	r1, r2
 8009d18:	0018      	movs	r0, r3
 8009d1a:	f7fe f8ab 	bl	8007e74 <put_2>
                put_2(nmbs, value);
 8009d1e:	230a      	movs	r3, #10
 8009d20:	18fb      	adds	r3, r7, r3
 8009d22:	881a      	ldrh	r2, [r3, #0]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	0011      	movs	r1, r2
 8009d28:	0018      	movs	r0, r3
 8009d2a:	f7fe f8a3 	bl	8007e74 <put_2>
                NMBS_DEBUG_PRINT("a %d\tvalue %d", address, value);

                err = send_msg(nmbs);
 8009d2e:	250f      	movs	r5, #15
 8009d30:	197c      	adds	r4, r7, r5
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	0018      	movs	r0, r3
 8009d36:	f7fe fcfa 	bl	800872e <send_msg>
 8009d3a:	0003      	movs	r3, r0
 8009d3c:	7023      	strb	r3, [r4, #0]
                if (err != NMBS_ERROR_NONE)
 8009d3e:	197b      	adds	r3, r7, r5
 8009d40:	781b      	ldrb	r3, [r3, #0]
 8009d42:	b25b      	sxtb	r3, r3
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d016      	beq.n	8009d76 <handle_write_single_register+0x184>
                    return err;
 8009d48:	197b      	adds	r3, r7, r5
 8009d4a:	781b      	ldrb	r3, [r3, #0]
 8009d4c:	b25b      	sxtb	r3, r3
 8009d4e:	e013      	b.n	8009d78 <handle_write_single_register+0x186>
            }
        }
        else {
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2101      	movs	r1, #1
 8009d54:	0018      	movs	r0, r3
 8009d56:	f7fe fd7a 	bl	800884e <send_exception_msg>
 8009d5a:	0003      	movs	r3, r0
 8009d5c:	e00c      	b.n	8009d78 <handle_write_single_register+0x186>
        }
    }
    else {
        return recv_write_single_register_res(nmbs, address, value);
 8009d5e:	230a      	movs	r3, #10
 8009d60:	18fb      	adds	r3, r7, r3
 8009d62:	881a      	ldrh	r2, [r3, #0]
 8009d64:	230c      	movs	r3, #12
 8009d66:	18fb      	adds	r3, r7, r3
 8009d68:	8819      	ldrh	r1, [r3, #0]
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	0018      	movs	r0, r3
 8009d6e:	f7fe ffc4 	bl	8008cfa <recv_write_single_register_res>
 8009d72:	0003      	movs	r3, r0
 8009d74:	e000      	b.n	8009d78 <handle_write_single_register+0x186>
    }

    return NMBS_ERROR_NONE;
 8009d76:	2300      	movs	r3, #0
}
 8009d78:	0018      	movs	r0, r3
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	b005      	add	sp, #20
 8009d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009d80 <handle_write_multiple_coils>:
#endif


#ifndef NMBS_SERVER_WRITE_MULTIPLE_COILS_DISABLED
static nmbs_error handle_write_multiple_coils(nmbs_t* nmbs) {
 8009d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d82:	b091      	sub	sp, #68	@ 0x44
 8009d84:	af02      	add	r7, sp, #8
 8009d86:	6078      	str	r0, [r7, #4]
    nmbs_error err = recv(nmbs, 5);
 8009d88:	2533      	movs	r5, #51	@ 0x33
 8009d8a:	197c      	adds	r4, r7, r5
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2105      	movs	r1, #5
 8009d90:	0018      	movs	r0, r3
 8009d92:	f7fe f988 	bl	80080a6 <recv>
 8009d96:	0003      	movs	r3, r0
 8009d98:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8009d9a:	197b      	adds	r3, r7, r5
 8009d9c:	781b      	ldrb	r3, [r3, #0]
 8009d9e:	b25b      	sxtb	r3, r3
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d003      	beq.n	8009dac <handle_write_multiple_coils+0x2c>
        return err;
 8009da4:	197b      	adds	r3, r7, r5
 8009da6:	781b      	ldrb	r3, [r3, #0]
 8009da8:	b25b      	sxtb	r3, r3
 8009daa:	e13a      	b.n	800a022 <handle_write_multiple_coils+0x2a2>

    const uint16_t address = get_2(nmbs);
 8009dac:	2330      	movs	r3, #48	@ 0x30
 8009dae:	18fc      	adds	r4, r7, r3
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	0018      	movs	r0, r3
 8009db4:	f7fe f833 	bl	8007e1e <get_2>
 8009db8:	0003      	movs	r3, r0
 8009dba:	8023      	strh	r3, [r4, #0]
    const uint16_t quantity = get_2(nmbs);
 8009dbc:	232e      	movs	r3, #46	@ 0x2e
 8009dbe:	18fc      	adds	r4, r7, r3
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	0018      	movs	r0, r3
 8009dc4:	f7fe f82b 	bl	8007e1e <get_2>
 8009dc8:	0003      	movs	r3, r0
 8009dca:	8023      	strh	r3, [r4, #0]
    uint8_t coils_bytes = get_1(nmbs);
 8009dcc:	252d      	movs	r5, #45	@ 0x2d
 8009dce:	197c      	adds	r4, r7, r5
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	0018      	movs	r0, r3
 8009dd4:	f7fd ffbe 	bl	8007d54 <get_1>
 8009dd8:	0003      	movs	r3, r0
 8009dda:	7023      	strb	r3, [r4, #0]

    NMBS_DEBUG_PRINT("a %d\tq %d\tb %d\tcoils ", address, quantity, coils_bytes);

    if (coils_bytes > 246)
 8009ddc:	197b      	adds	r3, r7, r5
 8009dde:	781b      	ldrb	r3, [r3, #0]
 8009de0:	2bf6      	cmp	r3, #246	@ 0xf6
 8009de2:	d902      	bls.n	8009dea <handle_write_multiple_coils+0x6a>
        return NMBS_ERROR_INVALID_REQUEST;
 8009de4:	2308      	movs	r3, #8
 8009de6:	425b      	negs	r3, r3
 8009de8:	e11b      	b.n	800a022 <handle_write_multiple_coils+0x2a2>

    err = recv(nmbs, coils_bytes);
 8009dea:	232d      	movs	r3, #45	@ 0x2d
 8009dec:	18fb      	adds	r3, r7, r3
 8009dee:	781b      	ldrb	r3, [r3, #0]
 8009df0:	b29a      	uxth	r2, r3
 8009df2:	2533      	movs	r5, #51	@ 0x33
 8009df4:	197c      	adds	r4, r7, r5
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	0011      	movs	r1, r2
 8009dfa:	0018      	movs	r0, r3
 8009dfc:	f7fe f953 	bl	80080a6 <recv>
 8009e00:	0003      	movs	r3, r0
 8009e02:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8009e04:	197b      	adds	r3, r7, r5
 8009e06:	781b      	ldrb	r3, [r3, #0]
 8009e08:	b25b      	sxtb	r3, r3
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d003      	beq.n	8009e16 <handle_write_multiple_coils+0x96>
        return err;
 8009e0e:	197b      	adds	r3, r7, r5
 8009e10:	781b      	ldrb	r3, [r3, #0]
 8009e12:	b25b      	sxtb	r3, r3
 8009e14:	e105      	b.n	800a022 <handle_write_multiple_coils+0x2a2>

    nmbs_bitfield coils = {0};
 8009e16:	230c      	movs	r3, #12
 8009e18:	18fb      	adds	r3, r7, r3
 8009e1a:	0018      	movs	r0, r3
 8009e1c:	2320      	movs	r3, #32
 8009e1e:	001a      	movs	r2, r3
 8009e20:	2100      	movs	r1, #0
 8009e22:	f002 fcb7 	bl	800c794 <memset>
    for (int i = 0; i < coils_bytes; i++) {
 8009e26:	2300      	movs	r3, #0
 8009e28:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e2a:	e00e      	b.n	8009e4a <handle_write_multiple_coils+0xca>
        coils[i] = get_1(nmbs);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	0018      	movs	r0, r3
 8009e30:	f7fd ff90 	bl	8007d54 <get_1>
 8009e34:	0003      	movs	r3, r0
 8009e36:	0019      	movs	r1, r3
 8009e38:	230c      	movs	r3, #12
 8009e3a:	18fa      	adds	r2, r7, r3
 8009e3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e3e:	18d3      	adds	r3, r2, r3
 8009e40:	1c0a      	adds	r2, r1, #0
 8009e42:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < coils_bytes; i++) {
 8009e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e46:	3301      	adds	r3, #1
 8009e48:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e4a:	232d      	movs	r3, #45	@ 0x2d
 8009e4c:	18fb      	adds	r3, r7, r3
 8009e4e:	781b      	ldrb	r3, [r3, #0]
 8009e50:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009e52:	429a      	cmp	r2, r3
 8009e54:	dbea      	blt.n	8009e2c <handle_write_multiple_coils+0xac>
        NMBS_DEBUG_PRINT("%d ", coils[i]);
    }

    err = recv_msg_footer(nmbs);
 8009e56:	2533      	movs	r5, #51	@ 0x33
 8009e58:	197c      	adds	r4, r7, r5
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	0018      	movs	r0, r3
 8009e5e:	f7fe fab7 	bl	80083d0 <recv_msg_footer>
 8009e62:	0003      	movs	r3, r0
 8009e64:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 8009e66:	197b      	adds	r3, r7, r5
 8009e68:	781b      	ldrb	r3, [r3, #0]
 8009e6a:	b25b      	sxtb	r3, r3
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d003      	beq.n	8009e78 <handle_write_multiple_coils+0xf8>
        return err;
 8009e70:	197b      	adds	r3, r7, r5
 8009e72:	781b      	ldrb	r3, [r3, #0]
 8009e74:	b25b      	sxtb	r3, r3
 8009e76:	e0d4      	b.n	800a022 <handle_write_multiple_coils+0x2a2>

    if (!nmbs->msg.ignored) {
 8009e78:	687a      	ldr	r2, [r7, #4]
 8009e7a:	230c      	movs	r3, #12
 8009e7c:	33ff      	adds	r3, #255	@ 0xff
 8009e7e:	5cd3      	ldrb	r3, [r2, r3]
 8009e80:	2201      	movs	r2, #1
 8009e82:	4053      	eors	r3, r2
 8009e84:	b2db      	uxtb	r3, r3
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d100      	bne.n	8009e8c <handle_write_multiple_coils+0x10c>
 8009e8a:	e0bd      	b.n	800a008 <handle_write_multiple_coils+0x288>
        if (quantity < 1 || quantity > 0x07B0)
 8009e8c:	222e      	movs	r2, #46	@ 0x2e
 8009e8e:	18bb      	adds	r3, r7, r2
 8009e90:	881b      	ldrh	r3, [r3, #0]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d005      	beq.n	8009ea2 <handle_write_multiple_coils+0x122>
 8009e96:	18bb      	adds	r3, r7, r2
 8009e98:	881a      	ldrh	r2, [r3, #0]
 8009e9a:	23f6      	movs	r3, #246	@ 0xf6
 8009e9c:	00db      	lsls	r3, r3, #3
 8009e9e:	429a      	cmp	r2, r3
 8009ea0:	d906      	bls.n	8009eb0 <handle_write_multiple_coils+0x130>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2103      	movs	r1, #3
 8009ea6:	0018      	movs	r0, r3
 8009ea8:	f7fe fcd1 	bl	800884e <send_exception_msg>
 8009eac:	0003      	movs	r3, r0
 8009eae:	e0b8      	b.n	800a022 <handle_write_multiple_coils+0x2a2>

        if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8009eb0:	2330      	movs	r3, #48	@ 0x30
 8009eb2:	18fb      	adds	r3, r7, r3
 8009eb4:	881a      	ldrh	r2, [r3, #0]
 8009eb6:	232e      	movs	r3, #46	@ 0x2e
 8009eb8:	18fb      	adds	r3, r7, r3
 8009eba:	881b      	ldrh	r3, [r3, #0]
 8009ebc:	18d2      	adds	r2, r2, r3
 8009ebe:	2380      	movs	r3, #128	@ 0x80
 8009ec0:	025b      	lsls	r3, r3, #9
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d906      	bls.n	8009ed4 <handle_write_multiple_coils+0x154>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2102      	movs	r1, #2
 8009eca:	0018      	movs	r0, r3
 8009ecc:	f7fe fcbf 	bl	800884e <send_exception_msg>
 8009ed0:	0003      	movs	r3, r0
 8009ed2:	e0a6      	b.n	800a022 <handle_write_multiple_coils+0x2a2>

        if (coils_bytes == 0)
 8009ed4:	232d      	movs	r3, #45	@ 0x2d
 8009ed6:	18fb      	adds	r3, r7, r3
 8009ed8:	781b      	ldrb	r3, [r3, #0]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d106      	bne.n	8009eec <handle_write_multiple_coils+0x16c>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2103      	movs	r1, #3
 8009ee2:	0018      	movs	r0, r3
 8009ee4:	f7fe fcb3 	bl	800884e <send_exception_msg>
 8009ee8:	0003      	movs	r3, r0
 8009eea:	e09a      	b.n	800a022 <handle_write_multiple_coils+0x2a2>

        if ((quantity + 7) / 8 != coils_bytes)
 8009eec:	232e      	movs	r3, #46	@ 0x2e
 8009eee:	18fb      	adds	r3, r7, r3
 8009ef0:	881b      	ldrh	r3, [r3, #0]
 8009ef2:	3307      	adds	r3, #7
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	da00      	bge.n	8009efa <handle_write_multiple_coils+0x17a>
 8009ef8:	3307      	adds	r3, #7
 8009efa:	10db      	asrs	r3, r3, #3
 8009efc:	001a      	movs	r2, r3
 8009efe:	232d      	movs	r3, #45	@ 0x2d
 8009f00:	18fb      	adds	r3, r7, r3
 8009f02:	781b      	ldrb	r3, [r3, #0]
 8009f04:	429a      	cmp	r2, r3
 8009f06:	d006      	beq.n	8009f16 <handle_write_multiple_coils+0x196>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2103      	movs	r1, #3
 8009f0c:	0018      	movs	r0, r3
 8009f0e:	f7fe fc9e 	bl	800884e <send_exception_msg>
 8009f12:	0003      	movs	r3, r0
 8009f14:	e085      	b.n	800a022 <handle_write_multiple_coils+0x2a2>

        if (nmbs->callbacks.write_multiple_coils) {
 8009f16:	687a      	ldr	r2, [r7, #4]
 8009f18:	2394      	movs	r3, #148	@ 0x94
 8009f1a:	005b      	lsls	r3, r3, #1
 8009f1c:	58d3      	ldr	r3, [r2, r3]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d06b      	beq.n	8009ffa <handle_write_multiple_coils+0x27a>
            err = nmbs->callbacks.write_multiple_coils(address, quantity, coils, nmbs->msg.unit_id,
 8009f22:	687a      	ldr	r2, [r7, #4]
 8009f24:	2394      	movs	r3, #148	@ 0x94
 8009f26:	005b      	lsls	r3, r3, #1
 8009f28:	58d5      	ldr	r5, [r2, r3]
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	2383      	movs	r3, #131	@ 0x83
 8009f2e:	005b      	lsls	r3, r3, #1
 8009f30:	5cd3      	ldrb	r3, [r2, r3]
 8009f32:	469c      	mov	ip, r3
 8009f34:	687a      	ldr	r2, [r7, #4]
 8009f36:	23a0      	movs	r3, #160	@ 0xa0
 8009f38:	005b      	lsls	r3, r3, #1
 8009f3a:	58d3      	ldr	r3, [r2, r3]
 8009f3c:	2233      	movs	r2, #51	@ 0x33
 8009f3e:	18bc      	adds	r4, r7, r2
 8009f40:	210c      	movs	r1, #12
 8009f42:	187e      	adds	r6, r7, r1
 8009f44:	212e      	movs	r1, #46	@ 0x2e
 8009f46:	187a      	adds	r2, r7, r1
 8009f48:	8811      	ldrh	r1, [r2, #0]
 8009f4a:	2030      	movs	r0, #48	@ 0x30
 8009f4c:	183a      	adds	r2, r7, r0
 8009f4e:	8810      	ldrh	r0, [r2, #0]
 8009f50:	9300      	str	r3, [sp, #0]
 8009f52:	4663      	mov	r3, ip
 8009f54:	0032      	movs	r2, r6
 8009f56:	47a8      	blx	r5
 8009f58:	0003      	movs	r3, r0
 8009f5a:	7023      	strb	r3, [r4, #0]
                                                       nmbs->callbacks.arg);
            if (err != NMBS_ERROR_NONE) {
 8009f5c:	2233      	movs	r2, #51	@ 0x33
 8009f5e:	18bb      	adds	r3, r7, r2
 8009f60:	781b      	ldrb	r3, [r3, #0]
 8009f62:	b25b      	sxtb	r3, r3
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d019      	beq.n	8009f9c <handle_write_multiple_coils+0x21c>
                if (nmbs_error_is_exception(err))
 8009f68:	18bb      	adds	r3, r7, r2
 8009f6a:	781b      	ldrb	r3, [r3, #0]
 8009f6c:	b25b      	sxtb	r3, r3
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	dd0d      	ble.n	8009f8e <handle_write_multiple_coils+0x20e>
 8009f72:	18bb      	adds	r3, r7, r2
 8009f74:	781b      	ldrb	r3, [r3, #0]
 8009f76:	b25b      	sxtb	r3, r3
 8009f78:	2b04      	cmp	r3, #4
 8009f7a:	dc08      	bgt.n	8009f8e <handle_write_multiple_coils+0x20e>
                    return send_exception_msg(nmbs, err);
 8009f7c:	18bb      	adds	r3, r7, r2
 8009f7e:	781a      	ldrb	r2, [r3, #0]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	0011      	movs	r1, r2
 8009f84:	0018      	movs	r0, r3
 8009f86:	f7fe fc62 	bl	800884e <send_exception_msg>
 8009f8a:	0003      	movs	r3, r0
 8009f8c:	e049      	b.n	800a022 <handle_write_multiple_coils+0x2a2>

                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	2104      	movs	r1, #4
 8009f92:	0018      	movs	r0, r3
 8009f94:	f7fe fc5b 	bl	800884e <send_exception_msg>
 8009f98:	0003      	movs	r3, r0
 8009f9a:	e042      	b.n	800a022 <handle_write_multiple_coils+0x2a2>
            }

            if (!nmbs->msg.broadcast) {
 8009f9c:	687a      	ldr	r2, [r7, #4]
 8009f9e:	2385      	movs	r3, #133	@ 0x85
 8009fa0:	005b      	lsls	r3, r3, #1
 8009fa2:	5cd3      	ldrb	r3, [r2, r3]
 8009fa4:	2201      	movs	r2, #1
 8009fa6:	4053      	eors	r3, r2
 8009fa8:	b2db      	uxtb	r3, r3
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d038      	beq.n	800a020 <handle_write_multiple_coils+0x2a0>
                put_res_header(nmbs, 4);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2104      	movs	r1, #4
 8009fb2:	0018      	movs	r0, r3
 8009fb4:	f7fe fc39 	bl	800882a <put_res_header>

                put_2(nmbs, address);
 8009fb8:	2330      	movs	r3, #48	@ 0x30
 8009fba:	18fb      	adds	r3, r7, r3
 8009fbc:	881a      	ldrh	r2, [r3, #0]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	0011      	movs	r1, r2
 8009fc2:	0018      	movs	r0, r3
 8009fc4:	f7fd ff56 	bl	8007e74 <put_2>
                put_2(nmbs, quantity);
 8009fc8:	232e      	movs	r3, #46	@ 0x2e
 8009fca:	18fb      	adds	r3, r7, r3
 8009fcc:	881a      	ldrh	r2, [r3, #0]
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	0011      	movs	r1, r2
 8009fd2:	0018      	movs	r0, r3
 8009fd4:	f7fd ff4e 	bl	8007e74 <put_2>
                NMBS_DEBUG_PRINT("a %d\tq %d", address, quantity);

                err = send_msg(nmbs);
 8009fd8:	2533      	movs	r5, #51	@ 0x33
 8009fda:	197c      	adds	r4, r7, r5
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	0018      	movs	r0, r3
 8009fe0:	f7fe fba5 	bl	800872e <send_msg>
 8009fe4:	0003      	movs	r3, r0
 8009fe6:	7023      	strb	r3, [r4, #0]
                if (err != NMBS_ERROR_NONE)
 8009fe8:	197b      	adds	r3, r7, r5
 8009fea:	781b      	ldrb	r3, [r3, #0]
 8009fec:	b25b      	sxtb	r3, r3
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d016      	beq.n	800a020 <handle_write_multiple_coils+0x2a0>
                    return err;
 8009ff2:	197b      	adds	r3, r7, r5
 8009ff4:	781b      	ldrb	r3, [r3, #0]
 8009ff6:	b25b      	sxtb	r3, r3
 8009ff8:	e013      	b.n	800a022 <handle_write_multiple_coils+0x2a2>
            }
        }
        else {
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2101      	movs	r1, #1
 8009ffe:	0018      	movs	r0, r3
 800a000:	f7fe fc25 	bl	800884e <send_exception_msg>
 800a004:	0003      	movs	r3, r0
 800a006:	e00c      	b.n	800a022 <handle_write_multiple_coils+0x2a2>
        }
    }
    else {
        return recv_write_multiple_coils_res(nmbs, address, quantity);
 800a008:	232e      	movs	r3, #46	@ 0x2e
 800a00a:	18fb      	adds	r3, r7, r3
 800a00c:	881a      	ldrh	r2, [r3, #0]
 800a00e:	2330      	movs	r3, #48	@ 0x30
 800a010:	18fb      	adds	r3, r7, r3
 800a012:	8819      	ldrh	r1, [r3, #0]
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	0018      	movs	r0, r3
 800a018:	f7fe fed8 	bl	8008dcc <recv_write_multiple_coils_res>
 800a01c:	0003      	movs	r3, r0
 800a01e:	e000      	b.n	800a022 <handle_write_multiple_coils+0x2a2>
    }

    return NMBS_ERROR_NONE;
 800a020:	2300      	movs	r3, #0
}
 800a022:	0018      	movs	r0, r3
 800a024:	46bd      	mov	sp, r7
 800a026:	b00f      	add	sp, #60	@ 0x3c
 800a028:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800a02c <handle_write_multiple_registers>:
#endif


#ifndef NMBS_SERVER_WRITE_MULTIPLE_REGISTERS_DISABLED
static nmbs_error handle_write_multiple_registers(nmbs_t* nmbs) {
 800a02c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a02e:	b0c7      	sub	sp, #284	@ 0x11c
 800a030:	af02      	add	r7, sp, #8
 800a032:	6078      	str	r0, [r7, #4]
    nmbs_error err = recv(nmbs, 5);
 800a034:	250c      	movs	r5, #12
 800a036:	35ff      	adds	r5, #255	@ 0xff
 800a038:	197c      	adds	r4, r7, r5
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2105      	movs	r1, #5
 800a03e:	0018      	movs	r0, r3
 800a040:	f7fe f831 	bl	80080a6 <recv>
 800a044:	0003      	movs	r3, r0
 800a046:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 800a048:	197b      	adds	r3, r7, r5
 800a04a:	781b      	ldrb	r3, [r3, #0]
 800a04c:	b25b      	sxtb	r3, r3
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d003      	beq.n	800a05a <handle_write_multiple_registers+0x2e>
        return err;
 800a052:	197b      	adds	r3, r7, r5
 800a054:	781b      	ldrb	r3, [r3, #0]
 800a056:	b25b      	sxtb	r3, r3
 800a058:	e148      	b.n	800a2ec <handle_write_multiple_registers+0x2c0>

    const uint16_t address = get_2(nmbs);
 800a05a:	2384      	movs	r3, #132	@ 0x84
 800a05c:	005b      	lsls	r3, r3, #1
 800a05e:	18fc      	adds	r4, r7, r3
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	0018      	movs	r0, r3
 800a064:	f7fd fedb 	bl	8007e1e <get_2>
 800a068:	0003      	movs	r3, r0
 800a06a:	8023      	strh	r3, [r4, #0]
    const uint16_t quantity = get_2(nmbs);
 800a06c:	1dfc      	adds	r4, r7, #7
 800a06e:	34ff      	adds	r4, #255	@ 0xff
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	0018      	movs	r0, r3
 800a074:	f7fd fed3 	bl	8007e1e <get_2>
 800a078:	0003      	movs	r3, r0
 800a07a:	8023      	strh	r3, [r4, #0]
    const uint8_t registers_bytes = get_1(nmbs);
 800a07c:	1dbc      	adds	r4, r7, #6
 800a07e:	34ff      	adds	r4, #255	@ 0xff
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	0018      	movs	r0, r3
 800a084:	f7fd fe66 	bl	8007d54 <get_1>
 800a088:	0003      	movs	r3, r0
 800a08a:	7023      	strb	r3, [r4, #0]

    NMBS_DEBUG_PRINT("a %d\tq %d\tb %d\tregs ", address, quantity, registers_bytes);

    err = recv(nmbs, registers_bytes);
 800a08c:	1dbb      	adds	r3, r7, #6
 800a08e:	33ff      	adds	r3, #255	@ 0xff
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	b29a      	uxth	r2, r3
 800a094:	250c      	movs	r5, #12
 800a096:	35ff      	adds	r5, #255	@ 0xff
 800a098:	197c      	adds	r4, r7, r5
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	0011      	movs	r1, r2
 800a09e:	0018      	movs	r0, r3
 800a0a0:	f7fe f801 	bl	80080a6 <recv>
 800a0a4:	0003      	movs	r3, r0
 800a0a6:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 800a0a8:	197b      	adds	r3, r7, r5
 800a0aa:	781b      	ldrb	r3, [r3, #0]
 800a0ac:	b25b      	sxtb	r3, r3
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d003      	beq.n	800a0ba <handle_write_multiple_registers+0x8e>
        return err;
 800a0b2:	197b      	adds	r3, r7, r5
 800a0b4:	781b      	ldrb	r3, [r3, #0]
 800a0b6:	b25b      	sxtb	r3, r3
 800a0b8:	e118      	b.n	800a2ec <handle_write_multiple_registers+0x2c0>

    if (registers_bytes > 246)
 800a0ba:	1dbb      	adds	r3, r7, #6
 800a0bc:	33ff      	adds	r3, #255	@ 0xff
 800a0be:	781b      	ldrb	r3, [r3, #0]
 800a0c0:	2bf6      	cmp	r3, #246	@ 0xf6
 800a0c2:	d902      	bls.n	800a0ca <handle_write_multiple_registers+0x9e>
        return NMBS_ERROR_INVALID_REQUEST;
 800a0c4:	2308      	movs	r3, #8
 800a0c6:	425b      	negs	r3, r3
 800a0c8:	e110      	b.n	800a2ec <handle_write_multiple_registers+0x2c0>

    uint16_t registers[0x007B];
    for (int i = 0; i < registers_bytes / 2; i++) {
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	2286      	movs	r2, #134	@ 0x86
 800a0ce:	0052      	lsls	r2, r2, #1
 800a0d0:	18ba      	adds	r2, r7, r2
 800a0d2:	6013      	str	r3, [r2, #0]
 800a0d4:	e015      	b.n	800a102 <handle_write_multiple_registers+0xd6>
        registers[i] = get_2(nmbs);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	0018      	movs	r0, r3
 800a0da:	f7fd fea0 	bl	8007e1e <get_2>
 800a0de:	0003      	movs	r3, r0
 800a0e0:	0019      	movs	r1, r3
 800a0e2:	4b84      	ldr	r3, [pc, #528]	@ (800a2f4 <handle_write_multiple_registers+0x2c8>)
 800a0e4:	2288      	movs	r2, #136	@ 0x88
 800a0e6:	0052      	lsls	r2, r2, #1
 800a0e8:	189b      	adds	r3, r3, r2
 800a0ea:	19db      	adds	r3, r3, r7
 800a0ec:	2086      	movs	r0, #134	@ 0x86
 800a0ee:	0040      	lsls	r0, r0, #1
 800a0f0:	183a      	adds	r2, r7, r0
 800a0f2:	6812      	ldr	r2, [r2, #0]
 800a0f4:	0052      	lsls	r2, r2, #1
 800a0f6:	52d1      	strh	r1, [r2, r3]
    for (int i = 0; i < registers_bytes / 2; i++) {
 800a0f8:	183b      	adds	r3, r7, r0
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	3301      	adds	r3, #1
 800a0fe:	183a      	adds	r2, r7, r0
 800a100:	6013      	str	r3, [r2, #0]
 800a102:	1dbb      	adds	r3, r7, #6
 800a104:	33ff      	adds	r3, #255	@ 0xff
 800a106:	781b      	ldrb	r3, [r3, #0]
 800a108:	085b      	lsrs	r3, r3, #1
 800a10a:	b2db      	uxtb	r3, r3
 800a10c:	001a      	movs	r2, r3
 800a10e:	2386      	movs	r3, #134	@ 0x86
 800a110:	005b      	lsls	r3, r3, #1
 800a112:	18fb      	adds	r3, r7, r3
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	4293      	cmp	r3, r2
 800a118:	dbdd      	blt.n	800a0d6 <handle_write_multiple_registers+0xaa>
        NMBS_DEBUG_PRINT("%d ", registers[i]);
    }

    err = recv_msg_footer(nmbs);
 800a11a:	250c      	movs	r5, #12
 800a11c:	35ff      	adds	r5, #255	@ 0xff
 800a11e:	197c      	adds	r4, r7, r5
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	0018      	movs	r0, r3
 800a124:	f7fe f954 	bl	80083d0 <recv_msg_footer>
 800a128:	0003      	movs	r3, r0
 800a12a:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 800a12c:	197b      	adds	r3, r7, r5
 800a12e:	781b      	ldrb	r3, [r3, #0]
 800a130:	b25b      	sxtb	r3, r3
 800a132:	2b00      	cmp	r3, #0
 800a134:	d003      	beq.n	800a13e <handle_write_multiple_registers+0x112>
        return err;
 800a136:	197b      	adds	r3, r7, r5
 800a138:	781b      	ldrb	r3, [r3, #0]
 800a13a:	b25b      	sxtb	r3, r3
 800a13c:	e0d6      	b.n	800a2ec <handle_write_multiple_registers+0x2c0>

    if (!nmbs->msg.ignored) {
 800a13e:	687a      	ldr	r2, [r7, #4]
 800a140:	230c      	movs	r3, #12
 800a142:	33ff      	adds	r3, #255	@ 0xff
 800a144:	5cd3      	ldrb	r3, [r2, r3]
 800a146:	2201      	movs	r2, #1
 800a148:	4053      	eors	r3, r2
 800a14a:	b2db      	uxtb	r3, r3
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d100      	bne.n	800a152 <handle_write_multiple_registers+0x126>
 800a150:	e0be      	b.n	800a2d0 <handle_write_multiple_registers+0x2a4>
        if (quantity < 1 || quantity > 0x007B)
 800a152:	1dfb      	adds	r3, r7, #7
 800a154:	33ff      	adds	r3, #255	@ 0xff
 800a156:	881b      	ldrh	r3, [r3, #0]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d004      	beq.n	800a166 <handle_write_multiple_registers+0x13a>
 800a15c:	1dfb      	adds	r3, r7, #7
 800a15e:	33ff      	adds	r3, #255	@ 0xff
 800a160:	881b      	ldrh	r3, [r3, #0]
 800a162:	2b7b      	cmp	r3, #123	@ 0x7b
 800a164:	d906      	bls.n	800a174 <handle_write_multiple_registers+0x148>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	2103      	movs	r1, #3
 800a16a:	0018      	movs	r0, r3
 800a16c:	f7fe fb6f 	bl	800884e <send_exception_msg>
 800a170:	0003      	movs	r3, r0
 800a172:	e0bb      	b.n	800a2ec <handle_write_multiple_registers+0x2c0>

        if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 800a174:	2384      	movs	r3, #132	@ 0x84
 800a176:	005b      	lsls	r3, r3, #1
 800a178:	18fb      	adds	r3, r7, r3
 800a17a:	881a      	ldrh	r2, [r3, #0]
 800a17c:	1dfb      	adds	r3, r7, #7
 800a17e:	33ff      	adds	r3, #255	@ 0xff
 800a180:	881b      	ldrh	r3, [r3, #0]
 800a182:	18d2      	adds	r2, r2, r3
 800a184:	2380      	movs	r3, #128	@ 0x80
 800a186:	025b      	lsls	r3, r3, #9
 800a188:	429a      	cmp	r2, r3
 800a18a:	d906      	bls.n	800a19a <handle_write_multiple_registers+0x16e>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2102      	movs	r1, #2
 800a190:	0018      	movs	r0, r3
 800a192:	f7fe fb5c 	bl	800884e <send_exception_msg>
 800a196:	0003      	movs	r3, r0
 800a198:	e0a8      	b.n	800a2ec <handle_write_multiple_registers+0x2c0>

        if (registers_bytes == 0)
 800a19a:	1dbb      	adds	r3, r7, #6
 800a19c:	33ff      	adds	r3, #255	@ 0xff
 800a19e:	781b      	ldrb	r3, [r3, #0]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d106      	bne.n	800a1b2 <handle_write_multiple_registers+0x186>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2103      	movs	r1, #3
 800a1a8:	0018      	movs	r0, r3
 800a1aa:	f7fe fb50 	bl	800884e <send_exception_msg>
 800a1ae:	0003      	movs	r3, r0
 800a1b0:	e09c      	b.n	800a2ec <handle_write_multiple_registers+0x2c0>

        if (registers_bytes != quantity * 2)
 800a1b2:	1dbb      	adds	r3, r7, #6
 800a1b4:	33ff      	adds	r3, #255	@ 0xff
 800a1b6:	781a      	ldrb	r2, [r3, #0]
 800a1b8:	1dfb      	adds	r3, r7, #7
 800a1ba:	33ff      	adds	r3, #255	@ 0xff
 800a1bc:	881b      	ldrh	r3, [r3, #0]
 800a1be:	005b      	lsls	r3, r3, #1
 800a1c0:	429a      	cmp	r2, r3
 800a1c2:	d006      	beq.n	800a1d2 <handle_write_multiple_registers+0x1a6>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2103      	movs	r1, #3
 800a1c8:	0018      	movs	r0, r3
 800a1ca:	f7fe fb40 	bl	800884e <send_exception_msg>
 800a1ce:	0003      	movs	r3, r0
 800a1d0:	e08c      	b.n	800a2ec <handle_write_multiple_registers+0x2c0>

        if (nmbs->callbacks.write_multiple_registers) {
 800a1d2:	687a      	ldr	r2, [r7, #4]
 800a1d4:	2396      	movs	r3, #150	@ 0x96
 800a1d6:	005b      	lsls	r3, r3, #1
 800a1d8:	58d3      	ldr	r3, [r2, r3]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d100      	bne.n	800a1e0 <handle_write_multiple_registers+0x1b4>
 800a1de:	e070      	b.n	800a2c2 <handle_write_multiple_registers+0x296>
            err = nmbs->callbacks.write_multiple_registers(address, quantity, registers, nmbs->msg.unit_id,
 800a1e0:	687a      	ldr	r2, [r7, #4]
 800a1e2:	2396      	movs	r3, #150	@ 0x96
 800a1e4:	005b      	lsls	r3, r3, #1
 800a1e6:	58d5      	ldr	r5, [r2, r3]
 800a1e8:	687a      	ldr	r2, [r7, #4]
 800a1ea:	2383      	movs	r3, #131	@ 0x83
 800a1ec:	005b      	lsls	r3, r3, #1
 800a1ee:	5cd3      	ldrb	r3, [r2, r3]
 800a1f0:	469c      	mov	ip, r3
 800a1f2:	687a      	ldr	r2, [r7, #4]
 800a1f4:	23a0      	movs	r3, #160	@ 0xa0
 800a1f6:	005b      	lsls	r3, r3, #1
 800a1f8:	58d3      	ldr	r3, [r2, r3]
 800a1fa:	220c      	movs	r2, #12
 800a1fc:	32ff      	adds	r2, #255	@ 0xff
 800a1fe:	18bc      	adds	r4, r7, r2
 800a200:	210c      	movs	r1, #12
 800a202:	187e      	adds	r6, r7, r1
 800a204:	1dfa      	adds	r2, r7, #7
 800a206:	32ff      	adds	r2, #255	@ 0xff
 800a208:	8811      	ldrh	r1, [r2, #0]
 800a20a:	2084      	movs	r0, #132	@ 0x84
 800a20c:	0040      	lsls	r0, r0, #1
 800a20e:	183a      	adds	r2, r7, r0
 800a210:	8810      	ldrh	r0, [r2, #0]
 800a212:	9300      	str	r3, [sp, #0]
 800a214:	4663      	mov	r3, ip
 800a216:	0032      	movs	r2, r6
 800a218:	47a8      	blx	r5
 800a21a:	0003      	movs	r3, r0
 800a21c:	7023      	strb	r3, [r4, #0]
                                                           nmbs->callbacks.arg);
            if (err != NMBS_ERROR_NONE) {
 800a21e:	220c      	movs	r2, #12
 800a220:	32ff      	adds	r2, #255	@ 0xff
 800a222:	18bb      	adds	r3, r7, r2
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	b25b      	sxtb	r3, r3
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d019      	beq.n	800a260 <handle_write_multiple_registers+0x234>
                if (nmbs_error_is_exception(err))
 800a22c:	18bb      	adds	r3, r7, r2
 800a22e:	781b      	ldrb	r3, [r3, #0]
 800a230:	b25b      	sxtb	r3, r3
 800a232:	2b00      	cmp	r3, #0
 800a234:	dd0d      	ble.n	800a252 <handle_write_multiple_registers+0x226>
 800a236:	18bb      	adds	r3, r7, r2
 800a238:	781b      	ldrb	r3, [r3, #0]
 800a23a:	b25b      	sxtb	r3, r3
 800a23c:	2b04      	cmp	r3, #4
 800a23e:	dc08      	bgt.n	800a252 <handle_write_multiple_registers+0x226>
                    return send_exception_msg(nmbs, err);
 800a240:	18bb      	adds	r3, r7, r2
 800a242:	781a      	ldrb	r2, [r3, #0]
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	0011      	movs	r1, r2
 800a248:	0018      	movs	r0, r3
 800a24a:	f7fe fb00 	bl	800884e <send_exception_msg>
 800a24e:	0003      	movs	r3, r0
 800a250:	e04c      	b.n	800a2ec <handle_write_multiple_registers+0x2c0>

                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2104      	movs	r1, #4
 800a256:	0018      	movs	r0, r3
 800a258:	f7fe faf9 	bl	800884e <send_exception_msg>
 800a25c:	0003      	movs	r3, r0
 800a25e:	e045      	b.n	800a2ec <handle_write_multiple_registers+0x2c0>
            }

            if (!nmbs->msg.broadcast) {
 800a260:	687a      	ldr	r2, [r7, #4]
 800a262:	2385      	movs	r3, #133	@ 0x85
 800a264:	005b      	lsls	r3, r3, #1
 800a266:	5cd3      	ldrb	r3, [r2, r3]
 800a268:	2201      	movs	r2, #1
 800a26a:	4053      	eors	r3, r2
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d03b      	beq.n	800a2ea <handle_write_multiple_registers+0x2be>
                put_res_header(nmbs, 4);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2104      	movs	r1, #4
 800a276:	0018      	movs	r0, r3
 800a278:	f7fe fad7 	bl	800882a <put_res_header>

                put_2(nmbs, address);
 800a27c:	2384      	movs	r3, #132	@ 0x84
 800a27e:	005b      	lsls	r3, r3, #1
 800a280:	18fb      	adds	r3, r7, r3
 800a282:	881a      	ldrh	r2, [r3, #0]
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	0011      	movs	r1, r2
 800a288:	0018      	movs	r0, r3
 800a28a:	f7fd fdf3 	bl	8007e74 <put_2>
                put_2(nmbs, quantity);
 800a28e:	1dfb      	adds	r3, r7, #7
 800a290:	33ff      	adds	r3, #255	@ 0xff
 800a292:	881a      	ldrh	r2, [r3, #0]
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	0011      	movs	r1, r2
 800a298:	0018      	movs	r0, r3
 800a29a:	f7fd fdeb 	bl	8007e74 <put_2>
                NMBS_DEBUG_PRINT("a %d\tq %d", address, quantity);

                err = send_msg(nmbs);
 800a29e:	250c      	movs	r5, #12
 800a2a0:	35ff      	adds	r5, #255	@ 0xff
 800a2a2:	197c      	adds	r4, r7, r5
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	0018      	movs	r0, r3
 800a2a8:	f7fe fa41 	bl	800872e <send_msg>
 800a2ac:	0003      	movs	r3, r0
 800a2ae:	7023      	strb	r3, [r4, #0]
                if (err != NMBS_ERROR_NONE)
 800a2b0:	197b      	adds	r3, r7, r5
 800a2b2:	781b      	ldrb	r3, [r3, #0]
 800a2b4:	b25b      	sxtb	r3, r3
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d017      	beq.n	800a2ea <handle_write_multiple_registers+0x2be>
                    return err;
 800a2ba:	197b      	adds	r3, r7, r5
 800a2bc:	781b      	ldrb	r3, [r3, #0]
 800a2be:	b25b      	sxtb	r3, r3
 800a2c0:	e014      	b.n	800a2ec <handle_write_multiple_registers+0x2c0>
            }
        }
        else {
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2101      	movs	r1, #1
 800a2c6:	0018      	movs	r0, r3
 800a2c8:	f7fe fac1 	bl	800884e <send_exception_msg>
 800a2cc:	0003      	movs	r3, r0
 800a2ce:	e00d      	b.n	800a2ec <handle_write_multiple_registers+0x2c0>
        }
    }
    else {
        return recv_write_multiple_registers_res(nmbs, address, quantity);
 800a2d0:	1dfb      	adds	r3, r7, #7
 800a2d2:	33ff      	adds	r3, #255	@ 0xff
 800a2d4:	881a      	ldrh	r2, [r3, #0]
 800a2d6:	2384      	movs	r3, #132	@ 0x84
 800a2d8:	005b      	lsls	r3, r3, #1
 800a2da:	18fb      	adds	r3, r7, r3
 800a2dc:	8819      	ldrh	r1, [r3, #0]
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	0018      	movs	r0, r3
 800a2e2:	f7fe fddc 	bl	8008e9e <recv_write_multiple_registers_res>
 800a2e6:	0003      	movs	r3, r0
 800a2e8:	e000      	b.n	800a2ec <handle_write_multiple_registers+0x2c0>
    }

    return NMBS_ERROR_NONE;
 800a2ea:	2300      	movs	r3, #0
}
 800a2ec:	0018      	movs	r0, r3
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	b045      	add	sp, #276	@ 0x114
 800a2f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2f4:	fffffefc 	.word	0xfffffefc

0800a2f8 <handle_read_file_record>:
#endif

#ifndef NMBS_SERVER_READ_FILE_RECORD_DISABLED
static nmbs_error handle_read_file_record(nmbs_t* nmbs) {
 800a2f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2fa:	46c6      	mov	lr, r8
 800a2fc:	b500      	push	{lr}
 800a2fe:	b090      	sub	sp, #64	@ 0x40
 800a300:	af02      	add	r7, sp, #8
 800a302:	61f8      	str	r0, [r7, #28]
 800a304:	466b      	mov	r3, sp
 800a306:	4698      	mov	r8, r3
    nmbs_error err = recv(nmbs, 1);
 800a308:	221b      	movs	r2, #27
 800a30a:	2118      	movs	r1, #24
 800a30c:	1853      	adds	r3, r2, r1
 800a30e:	19de      	adds	r6, r3, r7
 800a310:	69fb      	ldr	r3, [r7, #28]
 800a312:	2101      	movs	r1, #1
 800a314:	0018      	movs	r0, r3
 800a316:	f7fd fec6 	bl	80080a6 <recv>
 800a31a:	0003      	movs	r3, r0
 800a31c:	7033      	strb	r3, [r6, #0]
    if (err != NMBS_ERROR_NONE)
 800a31e:	221b      	movs	r2, #27
 800a320:	2118      	movs	r1, #24
 800a322:	1853      	adds	r3, r2, r1
 800a324:	19db      	adds	r3, r3, r7
 800a326:	781b      	ldrb	r3, [r3, #0]
 800a328:	b25b      	sxtb	r3, r3
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d004      	beq.n	800a338 <handle_read_file_record+0x40>
        return err;
 800a32e:	1853      	adds	r3, r2, r1
 800a330:	19db      	adds	r3, r3, r7
 800a332:	781b      	ldrb	r3, [r3, #0]
 800a334:	b25b      	sxtb	r3, r3
 800a336:	e2a9      	b.n	800a88c <handle_read_file_record+0x594>

    const uint8_t request_size = get_1(nmbs);
 800a338:	231a      	movs	r3, #26
 800a33a:	2218      	movs	r2, #24
 800a33c:	189b      	adds	r3, r3, r2
 800a33e:	19de      	adds	r6, r3, r7
 800a340:	69fb      	ldr	r3, [r7, #28]
 800a342:	0018      	movs	r0, r3
 800a344:	f7fd fd06 	bl	8007d54 <get_1>
 800a348:	0003      	movs	r3, r0
 800a34a:	7033      	strb	r3, [r6, #0]
    if (request_size > 245)
 800a34c:	231a      	movs	r3, #26
 800a34e:	2218      	movs	r2, #24
 800a350:	189b      	adds	r3, r3, r2
 800a352:	19db      	adds	r3, r3, r7
 800a354:	781b      	ldrb	r3, [r3, #0]
 800a356:	2bf5      	cmp	r3, #245	@ 0xf5
 800a358:	d902      	bls.n	800a360 <handle_read_file_record+0x68>
        return NMBS_ERROR_INVALID_REQUEST;
 800a35a:	2308      	movs	r3, #8
 800a35c:	425b      	negs	r3, r3
 800a35e:	e295      	b.n	800a88c <handle_read_file_record+0x594>

    err = recv(nmbs, request_size);
 800a360:	231a      	movs	r3, #26
 800a362:	2118      	movs	r1, #24
 800a364:	185b      	adds	r3, r3, r1
 800a366:	19db      	adds	r3, r3, r7
 800a368:	781b      	ldrb	r3, [r3, #0]
 800a36a:	b29a      	uxth	r2, r3
 800a36c:	231b      	movs	r3, #27
 800a36e:	185b      	adds	r3, r3, r1
 800a370:	19de      	adds	r6, r3, r7
 800a372:	69fb      	ldr	r3, [r7, #28]
 800a374:	0011      	movs	r1, r2
 800a376:	0018      	movs	r0, r3
 800a378:	f7fd fe95 	bl	80080a6 <recv>
 800a37c:	0003      	movs	r3, r0
 800a37e:	7033      	strb	r3, [r6, #0]
    if (err != NMBS_ERROR_NONE)
 800a380:	221b      	movs	r2, #27
 800a382:	2118      	movs	r1, #24
 800a384:	1853      	adds	r3, r2, r1
 800a386:	19db      	adds	r3, r3, r7
 800a388:	781b      	ldrb	r3, [r3, #0]
 800a38a:	b25b      	sxtb	r3, r3
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d004      	beq.n	800a39a <handle_read_file_record+0xa2>
        return err;
 800a390:	1853      	adds	r3, r2, r1
 800a392:	19db      	adds	r3, r3, r7
 800a394:	781b      	ldrb	r3, [r3, #0]
 800a396:	b25b      	sxtb	r3, r3
 800a398:	e278      	b.n	800a88c <handle_read_file_record+0x594>

    const uint8_t subreq_header_size = 7;
 800a39a:	2119      	movs	r1, #25
 800a39c:	2618      	movs	r6, #24
 800a39e:	198b      	adds	r3, r1, r6
 800a3a0:	19db      	adds	r3, r3, r7
 800a3a2:	2207      	movs	r2, #7
 800a3a4:	701a      	strb	r2, [r3, #0]
    const uint8_t subreq_count = request_size / subreq_header_size;
 800a3a6:	2018      	movs	r0, #24
 800a3a8:	0032      	movs	r2, r6
 800a3aa:	1883      	adds	r3, r0, r2
 800a3ac:	19de      	adds	r6, r3, r7
 800a3ae:	231a      	movs	r3, #26
 800a3b0:	0010      	movs	r0, r2
 800a3b2:	189b      	adds	r3, r3, r2
 800a3b4:	19da      	adds	r2, r3, r7
 800a3b6:	180b      	adds	r3, r1, r0
 800a3b8:	19db      	adds	r3, r3, r7
 800a3ba:	7812      	ldrb	r2, [r2, #0]
 800a3bc:	781b      	ldrb	r3, [r3, #0]
 800a3be:	0019      	movs	r1, r3
 800a3c0:	0010      	movs	r0, r2
 800a3c2:	f7f5 fea5 	bl	8000110 <__udivsi3>
 800a3c6:	0003      	movs	r3, r0
 800a3c8:	7033      	strb	r3, [r6, #0]
        uint16_t record_length;
    }
#if defined(__STDC_NO_VLA__) || defined(_MSC_VER)
    subreq[35];    // 245 / subreq_header_size
#else
    subreq[subreq_count];
 800a3ca:	2018      	movs	r0, #24
 800a3cc:	2118      	movs	r1, #24
 800a3ce:	1843      	adds	r3, r0, r1
 800a3d0:	19db      	adds	r3, r3, r7
 800a3d2:	781b      	ldrb	r3, [r3, #0]
 800a3d4:	3b01      	subs	r3, #1
 800a3d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a3d8:	1843      	adds	r3, r0, r1
 800a3da:	19db      	adds	r3, r3, r7
 800a3dc:	781b      	ldrb	r3, [r3, #0]
 800a3de:	b2db      	uxtb	r3, r3
 800a3e0:	60bb      	str	r3, [r7, #8]
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	60fb      	str	r3, [r7, #12]
 800a3e6:	68b9      	ldr	r1, [r7, #8]
 800a3e8:	68fa      	ldr	r2, [r7, #12]
 800a3ea:	000b      	movs	r3, r1
 800a3ec:	0e9b      	lsrs	r3, r3, #26
 800a3ee:	0016      	movs	r6, r2
 800a3f0:	01b6      	lsls	r6, r6, #6
 800a3f2:	617e      	str	r6, [r7, #20]
 800a3f4:	697e      	ldr	r6, [r7, #20]
 800a3f6:	431e      	orrs	r6, r3
 800a3f8:	617e      	str	r6, [r7, #20]
 800a3fa:	000b      	movs	r3, r1
 800a3fc:	019b      	lsls	r3, r3, #6
 800a3fe:	613b      	str	r3, [r7, #16]
 800a400:	2118      	movs	r1, #24
 800a402:	1843      	adds	r3, r0, r1
 800a404:	19db      	adds	r3, r3, r7
 800a406:	781b      	ldrb	r3, [r3, #0]
 800a408:	b2db      	uxtb	r3, r3
 800a40a:	603b      	str	r3, [r7, #0]
 800a40c:	2300      	movs	r3, #0
 800a40e:	607b      	str	r3, [r7, #4]
 800a410:	6839      	ldr	r1, [r7, #0]
 800a412:	687a      	ldr	r2, [r7, #4]
 800a414:	000b      	movs	r3, r1
 800a416:	0e9b      	lsrs	r3, r3, #26
 800a418:	0016      	movs	r6, r2
 800a41a:	01b5      	lsls	r5, r6, #6
 800a41c:	431d      	orrs	r5, r3
 800a41e:	000b      	movs	r3, r1
 800a420:	019c      	lsls	r4, r3, #6
 800a422:	2118      	movs	r1, #24
 800a424:	1843      	adds	r3, r0, r1
 800a426:	19db      	adds	r3, r3, r7
 800a428:	781b      	ldrb	r3, [r3, #0]
 800a42a:	00db      	lsls	r3, r3, #3
 800a42c:	3307      	adds	r3, #7
 800a42e:	08db      	lsrs	r3, r3, #3
 800a430:	00db      	lsls	r3, r3, #3
 800a432:	466a      	mov	r2, sp
 800a434:	1ad3      	subs	r3, r2, r3
 800a436:	469d      	mov	sp, r3
 800a438:	ab02      	add	r3, sp, #8
 800a43a:	3301      	adds	r3, #1
 800a43c:	085b      	lsrs	r3, r3, #1
 800a43e:	005b      	lsls	r3, r3, #1
 800a440:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif

    uint8_t response_data_size = 0;
 800a442:	231f      	movs	r3, #31
 800a444:	185b      	adds	r3, r3, r1
 800a446:	19db      	adds	r3, r3, r7
 800a448:	2200      	movs	r2, #0
 800a44a:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < subreq_count; i++) {
 800a44c:	231e      	movs	r3, #30
 800a44e:	185b      	adds	r3, r3, r1
 800a450:	19db      	adds	r3, r3, r7
 800a452:	2200      	movs	r2, #0
 800a454:	701a      	strb	r2, [r3, #0]
 800a456:	e057      	b.n	800a508 <handle_read_file_record+0x210>
        subreq[i].reference_type = get_1(nmbs);
 800a458:	251e      	movs	r5, #30
 800a45a:	2618      	movs	r6, #24
 800a45c:	19ab      	adds	r3, r5, r6
 800a45e:	19db      	adds	r3, r3, r7
 800a460:	781c      	ldrb	r4, [r3, #0]
 800a462:	69fb      	ldr	r3, [r7, #28]
 800a464:	0018      	movs	r0, r3
 800a466:	f7fd fc75 	bl	8007d54 <get_1>
 800a46a:	0003      	movs	r3, r0
 800a46c:	0019      	movs	r1, r3
 800a46e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a470:	00e2      	lsls	r2, r4, #3
 800a472:	54d1      	strb	r1, [r2, r3]
        subreq[i].file_number = get_2(nmbs);
 800a474:	19ab      	adds	r3, r5, r6
 800a476:	19db      	adds	r3, r3, r7
 800a478:	781c      	ldrb	r4, [r3, #0]
 800a47a:	69fb      	ldr	r3, [r7, #28]
 800a47c:	0018      	movs	r0, r3
 800a47e:	f7fd fcce 	bl	8007e1e <get_2>
 800a482:	0003      	movs	r3, r0
 800a484:	0019      	movs	r1, r3
 800a486:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a488:	00e3      	lsls	r3, r4, #3
 800a48a:	18d3      	adds	r3, r2, r3
 800a48c:	3302      	adds	r3, #2
 800a48e:	1c0a      	adds	r2, r1, #0
 800a490:	801a      	strh	r2, [r3, #0]
        subreq[i].record_number = get_2(nmbs);
 800a492:	19ab      	adds	r3, r5, r6
 800a494:	19db      	adds	r3, r3, r7
 800a496:	781c      	ldrb	r4, [r3, #0]
 800a498:	69fb      	ldr	r3, [r7, #28]
 800a49a:	0018      	movs	r0, r3
 800a49c:	f7fd fcbf 	bl	8007e1e <get_2>
 800a4a0:	0003      	movs	r3, r0
 800a4a2:	0019      	movs	r1, r3
 800a4a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a4a6:	00e3      	lsls	r3, r4, #3
 800a4a8:	18d3      	adds	r3, r2, r3
 800a4aa:	3304      	adds	r3, #4
 800a4ac:	1c0a      	adds	r2, r1, #0
 800a4ae:	801a      	strh	r2, [r3, #0]
        subreq[i].record_length = get_2(nmbs);
 800a4b0:	19ab      	adds	r3, r5, r6
 800a4b2:	19db      	adds	r3, r3, r7
 800a4b4:	781c      	ldrb	r4, [r3, #0]
 800a4b6:	69fb      	ldr	r3, [r7, #28]
 800a4b8:	0018      	movs	r0, r3
 800a4ba:	f7fd fcb0 	bl	8007e1e <get_2>
 800a4be:	0003      	movs	r3, r0
 800a4c0:	0019      	movs	r1, r3
 800a4c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a4c4:	00e3      	lsls	r3, r4, #3
 800a4c6:	18d3      	adds	r3, r2, r3
 800a4c8:	3306      	adds	r3, #6
 800a4ca:	1c0a      	adds	r2, r1, #0
 800a4cc:	801a      	strh	r2, [r3, #0]

        response_data_size += 2 + subreq[i].record_length * 2;
 800a4ce:	0028      	movs	r0, r5
 800a4d0:	0034      	movs	r4, r6
 800a4d2:	1903      	adds	r3, r0, r4
 800a4d4:	19db      	adds	r3, r3, r7
 800a4d6:	781b      	ldrb	r3, [r3, #0]
 800a4d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a4da:	00db      	lsls	r3, r3, #3
 800a4dc:	18d3      	adds	r3, r2, r3
 800a4de:	3306      	adds	r3, #6
 800a4e0:	881b      	ldrh	r3, [r3, #0]
 800a4e2:	3301      	adds	r3, #1
 800a4e4:	b2db      	uxtb	r3, r3
 800a4e6:	18db      	adds	r3, r3, r3
 800a4e8:	b2d9      	uxtb	r1, r3
 800a4ea:	221f      	movs	r2, #31
 800a4ec:	1913      	adds	r3, r2, r4
 800a4ee:	19db      	adds	r3, r3, r7
 800a4f0:	1912      	adds	r2, r2, r4
 800a4f2:	19d2      	adds	r2, r2, r7
 800a4f4:	7812      	ldrb	r2, [r2, #0]
 800a4f6:	188a      	adds	r2, r1, r2
 800a4f8:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < subreq_count; i++) {
 800a4fa:	1903      	adds	r3, r0, r4
 800a4fc:	19db      	adds	r3, r3, r7
 800a4fe:	781a      	ldrb	r2, [r3, #0]
 800a500:	1903      	adds	r3, r0, r4
 800a502:	19db      	adds	r3, r3, r7
 800a504:	3201      	adds	r2, #1
 800a506:	701a      	strb	r2, [r3, #0]
 800a508:	231e      	movs	r3, #30
 800a50a:	2418      	movs	r4, #24
 800a50c:	191b      	adds	r3, r3, r4
 800a50e:	19da      	adds	r2, r3, r7
 800a510:	2318      	movs	r3, #24
 800a512:	191b      	adds	r3, r3, r4
 800a514:	19db      	adds	r3, r3, r7
 800a516:	7812      	ldrb	r2, [r2, #0]
 800a518:	781b      	ldrb	r3, [r3, #0]
 800a51a:	429a      	cmp	r2, r3
 800a51c:	d39c      	bcc.n	800a458 <handle_read_file_record+0x160>
    }

    discard_n(nmbs, request_size % subreq_header_size);
 800a51e:	231a      	movs	r3, #26
 800a520:	191b      	adds	r3, r3, r4
 800a522:	19da      	adds	r2, r3, r7
 800a524:	2319      	movs	r3, #25
 800a526:	191b      	adds	r3, r3, r4
 800a528:	19db      	adds	r3, r3, r7
 800a52a:	7812      	ldrb	r2, [r2, #0]
 800a52c:	781b      	ldrb	r3, [r3, #0]
 800a52e:	0019      	movs	r1, r3
 800a530:	0010      	movs	r0, r2
 800a532:	f7f5 fe73 	bl	800021c <__aeabi_uidivmod>
 800a536:	000b      	movs	r3, r1
 800a538:	b2db      	uxtb	r3, r3
 800a53a:	001a      	movs	r2, r3
 800a53c:	69fb      	ldr	r3, [r7, #28]
 800a53e:	0011      	movs	r1, r2
 800a540:	0018      	movs	r0, r3
 800a542:	f7fd fc55 	bl	8007df0 <discard_n>

    err = recv_msg_footer(nmbs);
 800a546:	251b      	movs	r5, #27
 800a548:	0026      	movs	r6, r4
 800a54a:	192b      	adds	r3, r5, r4
 800a54c:	19dc      	adds	r4, r3, r7
 800a54e:	69fb      	ldr	r3, [r7, #28]
 800a550:	0018      	movs	r0, r3
 800a552:	f7fd ff3d 	bl	80083d0 <recv_msg_footer>
 800a556:	0003      	movs	r3, r0
 800a558:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 800a55a:	19ab      	adds	r3, r5, r6
 800a55c:	19db      	adds	r3, r3, r7
 800a55e:	781b      	ldrb	r3, [r3, #0]
 800a560:	b25b      	sxtb	r3, r3
 800a562:	2b00      	cmp	r3, #0
 800a564:	d004      	beq.n	800a570 <handle_read_file_record+0x278>
        return err;
 800a566:	19ab      	adds	r3, r5, r6
 800a568:	19db      	adds	r3, r3, r7
 800a56a:	781b      	ldrb	r3, [r3, #0]
 800a56c:	b25b      	sxtb	r3, r3
 800a56e:	e18d      	b.n	800a88c <handle_read_file_record+0x594>

    if (!nmbs->msg.ignored) {
 800a570:	69fa      	ldr	r2, [r7, #28]
 800a572:	230c      	movs	r3, #12
 800a574:	33ff      	adds	r3, #255	@ 0xff
 800a576:	5cd3      	ldrb	r3, [r2, r3]
 800a578:	2201      	movs	r2, #1
 800a57a:	4053      	eors	r3, r2
 800a57c:	b2db      	uxtb	r3, r3
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d100      	bne.n	800a584 <handle_read_file_record+0x28c>
 800a582:	e17a      	b.n	800a87a <handle_read_file_record+0x582>
        if (request_size % subreq_header_size)
 800a584:	231a      	movs	r3, #26
 800a586:	2118      	movs	r1, #24
 800a588:	185b      	adds	r3, r3, r1
 800a58a:	19da      	adds	r2, r3, r7
 800a58c:	2319      	movs	r3, #25
 800a58e:	185b      	adds	r3, r3, r1
 800a590:	19db      	adds	r3, r3, r7
 800a592:	7812      	ldrb	r2, [r2, #0]
 800a594:	781b      	ldrb	r3, [r3, #0]
 800a596:	0019      	movs	r1, r3
 800a598:	0010      	movs	r0, r2
 800a59a:	f7f5 fe3f 	bl	800021c <__aeabi_uidivmod>
 800a59e:	000b      	movs	r3, r1
 800a5a0:	b2db      	uxtb	r3, r3
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d006      	beq.n	800a5b4 <handle_read_file_record+0x2bc>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800a5a6:	69fb      	ldr	r3, [r7, #28]
 800a5a8:	2103      	movs	r1, #3
 800a5aa:	0018      	movs	r0, r3
 800a5ac:	f7fe f94f 	bl	800884e <send_exception_msg>
 800a5b0:	0003      	movs	r3, r0
 800a5b2:	e16b      	b.n	800a88c <handle_read_file_record+0x594>

        if (request_size < 0x07 || request_size > 0xF5)
 800a5b4:	221a      	movs	r2, #26
 800a5b6:	2118      	movs	r1, #24
 800a5b8:	1853      	adds	r3, r2, r1
 800a5ba:	19db      	adds	r3, r3, r7
 800a5bc:	781b      	ldrb	r3, [r3, #0]
 800a5be:	2b06      	cmp	r3, #6
 800a5c0:	d904      	bls.n	800a5cc <handle_read_file_record+0x2d4>
 800a5c2:	1853      	adds	r3, r2, r1
 800a5c4:	19db      	adds	r3, r3, r7
 800a5c6:	781b      	ldrb	r3, [r3, #0]
 800a5c8:	2bf5      	cmp	r3, #245	@ 0xf5
 800a5ca:	d906      	bls.n	800a5da <handle_read_file_record+0x2e2>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800a5cc:	69fb      	ldr	r3, [r7, #28]
 800a5ce:	2103      	movs	r1, #3
 800a5d0:	0018      	movs	r0, r3
 800a5d2:	f7fe f93c 	bl	800884e <send_exception_msg>
 800a5d6:	0003      	movs	r3, r0
 800a5d8:	e158      	b.n	800a88c <handle_read_file_record+0x594>

        for (uint8_t i = 0; i < subreq_count; i++) {
 800a5da:	231d      	movs	r3, #29
 800a5dc:	2218      	movs	r2, #24
 800a5de:	189b      	adds	r3, r3, r2
 800a5e0:	19db      	adds	r3, r3, r7
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	701a      	strb	r2, [r3, #0]
 800a5e6:	e053      	b.n	800a690 <handle_read_file_record+0x398>
            if (subreq[i].reference_type != 0x06)
 800a5e8:	231d      	movs	r3, #29
 800a5ea:	2218      	movs	r2, #24
 800a5ec:	189b      	adds	r3, r3, r2
 800a5ee:	19db      	adds	r3, r3, r7
 800a5f0:	781a      	ldrb	r2, [r3, #0]
 800a5f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5f4:	00d2      	lsls	r2, r2, #3
 800a5f6:	5cd3      	ldrb	r3, [r2, r3]
 800a5f8:	2b06      	cmp	r3, #6
 800a5fa:	d006      	beq.n	800a60a <handle_read_file_record+0x312>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800a5fc:	69fb      	ldr	r3, [r7, #28]
 800a5fe:	2102      	movs	r1, #2
 800a600:	0018      	movs	r0, r3
 800a602:	f7fe f924 	bl	800884e <send_exception_msg>
 800a606:	0003      	movs	r3, r0
 800a608:	e140      	b.n	800a88c <handle_read_file_record+0x594>

            if (subreq[i].file_number == 0x0000)
 800a60a:	231d      	movs	r3, #29
 800a60c:	2218      	movs	r2, #24
 800a60e:	189b      	adds	r3, r3, r2
 800a610:	19db      	adds	r3, r3, r7
 800a612:	781b      	ldrb	r3, [r3, #0]
 800a614:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a616:	00db      	lsls	r3, r3, #3
 800a618:	18d3      	adds	r3, r2, r3
 800a61a:	3302      	adds	r3, #2
 800a61c:	881b      	ldrh	r3, [r3, #0]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d106      	bne.n	800a630 <handle_read_file_record+0x338>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800a622:	69fb      	ldr	r3, [r7, #28]
 800a624:	2102      	movs	r1, #2
 800a626:	0018      	movs	r0, r3
 800a628:	f7fe f911 	bl	800884e <send_exception_msg>
 800a62c:	0003      	movs	r3, r0
 800a62e:	e12d      	b.n	800a88c <handle_read_file_record+0x594>

            if (subreq[i].record_number > 0x270F)
 800a630:	231d      	movs	r3, #29
 800a632:	2218      	movs	r2, #24
 800a634:	189b      	adds	r3, r3, r2
 800a636:	19db      	adds	r3, r3, r7
 800a638:	781b      	ldrb	r3, [r3, #0]
 800a63a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a63c:	00db      	lsls	r3, r3, #3
 800a63e:	18d3      	adds	r3, r2, r3
 800a640:	3304      	adds	r3, #4
 800a642:	881b      	ldrh	r3, [r3, #0]
 800a644:	4a95      	ldr	r2, [pc, #596]	@ (800a89c <handle_read_file_record+0x5a4>)
 800a646:	4293      	cmp	r3, r2
 800a648:	d906      	bls.n	800a658 <handle_read_file_record+0x360>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800a64a:	69fb      	ldr	r3, [r7, #28]
 800a64c:	2102      	movs	r1, #2
 800a64e:	0018      	movs	r0, r3
 800a650:	f7fe f8fd 	bl	800884e <send_exception_msg>
 800a654:	0003      	movs	r3, r0
 800a656:	e119      	b.n	800a88c <handle_read_file_record+0x594>

            if (subreq[i].record_length > 124)
 800a658:	231d      	movs	r3, #29
 800a65a:	2218      	movs	r2, #24
 800a65c:	189b      	adds	r3, r3, r2
 800a65e:	19db      	adds	r3, r3, r7
 800a660:	781b      	ldrb	r3, [r3, #0]
 800a662:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a664:	00db      	lsls	r3, r3, #3
 800a666:	18d3      	adds	r3, r2, r3
 800a668:	3306      	adds	r3, #6
 800a66a:	881b      	ldrh	r3, [r3, #0]
 800a66c:	2b7c      	cmp	r3, #124	@ 0x7c
 800a66e:	d906      	bls.n	800a67e <handle_read_file_record+0x386>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800a670:	69fb      	ldr	r3, [r7, #28]
 800a672:	2102      	movs	r1, #2
 800a674:	0018      	movs	r0, r3
 800a676:	f7fe f8ea 	bl	800884e <send_exception_msg>
 800a67a:	0003      	movs	r3, r0
 800a67c:	e106      	b.n	800a88c <handle_read_file_record+0x594>
        for (uint8_t i = 0; i < subreq_count; i++) {
 800a67e:	211d      	movs	r1, #29
 800a680:	2018      	movs	r0, #24
 800a682:	180b      	adds	r3, r1, r0
 800a684:	19db      	adds	r3, r3, r7
 800a686:	781a      	ldrb	r2, [r3, #0]
 800a688:	180b      	adds	r3, r1, r0
 800a68a:	19db      	adds	r3, r3, r7
 800a68c:	3201      	adds	r2, #1
 800a68e:	701a      	strb	r2, [r3, #0]
 800a690:	231d      	movs	r3, #29
 800a692:	2518      	movs	r5, #24
 800a694:	195b      	adds	r3, r3, r5
 800a696:	19da      	adds	r2, r3, r7
 800a698:	2318      	movs	r3, #24
 800a69a:	195b      	adds	r3, r3, r5
 800a69c:	19db      	adds	r3, r3, r7
 800a69e:	7812      	ldrb	r2, [r2, #0]
 800a6a0:	781b      	ldrb	r3, [r3, #0]
 800a6a2:	429a      	cmp	r2, r3
 800a6a4:	d3a0      	bcc.n	800a5e8 <handle_read_file_record+0x2f0>

            NMBS_DEBUG_PRINT("a %d\tr %d\tl %d\t fread ", subreq[i].file_number, subreq[i].record_number,
                             subreq[i].record_length);
        }

        put_res_header(nmbs, 1 + response_data_size);
 800a6a6:	241f      	movs	r4, #31
 800a6a8:	1963      	adds	r3, r4, r5
 800a6aa:	19db      	adds	r3, r3, r7
 800a6ac:	781b      	ldrb	r3, [r3, #0]
 800a6ae:	b29b      	uxth	r3, r3
 800a6b0:	3301      	adds	r3, #1
 800a6b2:	b29a      	uxth	r2, r3
 800a6b4:	69fb      	ldr	r3, [r7, #28]
 800a6b6:	0011      	movs	r1, r2
 800a6b8:	0018      	movs	r0, r3
 800a6ba:	f7fe f8b6 	bl	800882a <put_res_header>
        put_1(nmbs, response_data_size);
 800a6be:	1963      	adds	r3, r4, r5
 800a6c0:	19db      	adds	r3, r3, r7
 800a6c2:	781a      	ldrb	r2, [r3, #0]
 800a6c4:	69fb      	ldr	r3, [r7, #28]
 800a6c6:	0011      	movs	r1, r2
 800a6c8:	0018      	movs	r0, r3
 800a6ca:	f7fd fb61 	bl	8007d90 <put_1>

        if (nmbs->callbacks.read_file_record) {
 800a6ce:	69fa      	ldr	r2, [r7, #28]
 800a6d0:	2398      	movs	r3, #152	@ 0x98
 800a6d2:	005b      	lsls	r3, r3, #1
 800a6d4:	58d3      	ldr	r3, [r2, r3]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d100      	bne.n	800a6dc <handle_read_file_record+0x3e4>
 800a6da:	e0a9      	b.n	800a830 <handle_read_file_record+0x538>
            for (uint8_t i = 0; i < subreq_count; i++) {
 800a6dc:	231c      	movs	r3, #28
 800a6de:	195b      	adds	r3, r3, r5
 800a6e0:	19db      	adds	r3, r3, r7
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	701a      	strb	r2, [r3, #0]
 800a6e6:	e096      	b.n	800a816 <handle_read_file_record+0x51e>
                uint16_t subreq_data_size = subreq[i].record_length * 2;
 800a6e8:	241c      	movs	r4, #28
 800a6ea:	2618      	movs	r6, #24
 800a6ec:	19a3      	adds	r3, r4, r6
 800a6ee:	19db      	adds	r3, r3, r7
 800a6f0:	781b      	ldrb	r3, [r3, #0]
 800a6f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a6f4:	00db      	lsls	r3, r3, #3
 800a6f6:	18d3      	adds	r3, r2, r3
 800a6f8:	3306      	adds	r3, #6
 800a6fa:	881b      	ldrh	r3, [r3, #0]
 800a6fc:	250e      	movs	r5, #14
 800a6fe:	19aa      	adds	r2, r5, r6
 800a700:	19d2      	adds	r2, r2, r7
 800a702:	18db      	adds	r3, r3, r3
 800a704:	8013      	strh	r3, [r2, #0]
                put_1(nmbs, subreq_data_size + 1);
 800a706:	19ab      	adds	r3, r5, r6
 800a708:	19db      	adds	r3, r3, r7
 800a70a:	881b      	ldrh	r3, [r3, #0]
 800a70c:	b2db      	uxtb	r3, r3
 800a70e:	3301      	adds	r3, #1
 800a710:	b2da      	uxtb	r2, r3
 800a712:	69fb      	ldr	r3, [r7, #28]
 800a714:	0011      	movs	r1, r2
 800a716:	0018      	movs	r0, r3
 800a718:	f7fd fb3a 	bl	8007d90 <put_1>
                put_1(nmbs, 0x06);    // add Reference Type const
 800a71c:	69fb      	ldr	r3, [r7, #28]
 800a71e:	2106      	movs	r1, #6
 800a720:	0018      	movs	r0, r3
 800a722:	f7fd fb35 	bl	8007d90 <put_1>
                uint16_t* subreq_data = (uint16_t*) get_n(nmbs, subreq_data_size);
 800a726:	19ab      	adds	r3, r5, r6
 800a728:	19db      	adds	r3, r3, r7
 800a72a:	881a      	ldrh	r2, [r3, #0]
 800a72c:	69fb      	ldr	r3, [r7, #28]
 800a72e:	0011      	movs	r1, r2
 800a730:	0018      	movs	r0, r3
 800a732:	f7fd fc01 	bl	8007f38 <get_n>
 800a736:	0003      	movs	r3, r0
 800a738:	623b      	str	r3, [r7, #32]

                err = nmbs->callbacks.read_file_record(subreq[i].file_number, subreq[i].record_number, subreq_data,
 800a73a:	69fa      	ldr	r2, [r7, #28]
 800a73c:	2398      	movs	r3, #152	@ 0x98
 800a73e:	005b      	lsls	r3, r3, #1
 800a740:	58d5      	ldr	r5, [r2, r3]
 800a742:	0031      	movs	r1, r6
 800a744:	1863      	adds	r3, r4, r1
 800a746:	19db      	adds	r3, r3, r7
 800a748:	781b      	ldrb	r3, [r3, #0]
 800a74a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a74c:	00db      	lsls	r3, r3, #3
 800a74e:	18d3      	adds	r3, r2, r3
 800a750:	3302      	adds	r3, #2
 800a752:	8818      	ldrh	r0, [r3, #0]
 800a754:	1863      	adds	r3, r4, r1
 800a756:	19db      	adds	r3, r3, r7
 800a758:	781b      	ldrb	r3, [r3, #0]
 800a75a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a75c:	00db      	lsls	r3, r3, #3
 800a75e:	18d3      	adds	r3, r2, r3
 800a760:	3304      	adds	r3, #4
 800a762:	881e      	ldrh	r6, [r3, #0]
 800a764:	1863      	adds	r3, r4, r1
 800a766:	19db      	adds	r3, r3, r7
 800a768:	781b      	ldrb	r3, [r3, #0]
 800a76a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a76c:	00db      	lsls	r3, r3, #3
 800a76e:	18d3      	adds	r3, r2, r3
 800a770:	3306      	adds	r3, #6
 800a772:	881b      	ldrh	r3, [r3, #0]
 800a774:	469c      	mov	ip, r3
 800a776:	69fa      	ldr	r2, [r7, #28]
 800a778:	2383      	movs	r3, #131	@ 0x83
 800a77a:	005b      	lsls	r3, r3, #1
 800a77c:	5cd3      	ldrb	r3, [r2, r3]
 800a77e:	69f9      	ldr	r1, [r7, #28]
 800a780:	22a0      	movs	r2, #160	@ 0xa0
 800a782:	0052      	lsls	r2, r2, #1
 800a784:	588a      	ldr	r2, [r1, r2]
 800a786:	211b      	movs	r1, #27
 800a788:	2418      	movs	r4, #24
 800a78a:	190c      	adds	r4, r1, r4
 800a78c:	19e4      	adds	r4, r4, r7
 800a78e:	6a39      	ldr	r1, [r7, #32]
 800a790:	9201      	str	r2, [sp, #4]
 800a792:	9300      	str	r3, [sp, #0]
 800a794:	4663      	mov	r3, ip
 800a796:	000a      	movs	r2, r1
 800a798:	0031      	movs	r1, r6
 800a79a:	47a8      	blx	r5
 800a79c:	0003      	movs	r3, r0
 800a79e:	7023      	strb	r3, [r4, #0]
                                                       subreq[i].record_length, nmbs->msg.unit_id, nmbs->callbacks.arg);
                if (err != NMBS_ERROR_NONE) {
 800a7a0:	221b      	movs	r2, #27
 800a7a2:	2118      	movs	r1, #24
 800a7a4:	1853      	adds	r3, r2, r1
 800a7a6:	19db      	adds	r3, r3, r7
 800a7a8:	781b      	ldrb	r3, [r3, #0]
 800a7aa:	b25b      	sxtb	r3, r3
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d01c      	beq.n	800a7ea <handle_read_file_record+0x4f2>
                    if (nmbs_error_is_exception(err))
 800a7b0:	1853      	adds	r3, r2, r1
 800a7b2:	19db      	adds	r3, r3, r7
 800a7b4:	781b      	ldrb	r3, [r3, #0]
 800a7b6:	b25b      	sxtb	r3, r3
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	dd0f      	ble.n	800a7dc <handle_read_file_record+0x4e4>
 800a7bc:	1853      	adds	r3, r2, r1
 800a7be:	19db      	adds	r3, r3, r7
 800a7c0:	781b      	ldrb	r3, [r3, #0]
 800a7c2:	b25b      	sxtb	r3, r3
 800a7c4:	2b04      	cmp	r3, #4
 800a7c6:	dc09      	bgt.n	800a7dc <handle_read_file_record+0x4e4>
                        return send_exception_msg(nmbs, err);
 800a7c8:	1853      	adds	r3, r2, r1
 800a7ca:	19db      	adds	r3, r3, r7
 800a7cc:	781a      	ldrb	r2, [r3, #0]
 800a7ce:	69fb      	ldr	r3, [r7, #28]
 800a7d0:	0011      	movs	r1, r2
 800a7d2:	0018      	movs	r0, r3
 800a7d4:	f7fe f83b 	bl	800884e <send_exception_msg>
 800a7d8:	0003      	movs	r3, r0
 800a7da:	e057      	b.n	800a88c <handle_read_file_record+0x594>

                    return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800a7dc:	69fb      	ldr	r3, [r7, #28]
 800a7de:	2104      	movs	r1, #4
 800a7e0:	0018      	movs	r0, r3
 800a7e2:	f7fe f834 	bl	800884e <send_exception_msg>
 800a7e6:	0003      	movs	r3, r0
 800a7e8:	e050      	b.n	800a88c <handle_read_file_record+0x594>
                }

                swap_regs(subreq_data, subreq[i].record_length);
 800a7ea:	241c      	movs	r4, #28
 800a7ec:	2518      	movs	r5, #24
 800a7ee:	1963      	adds	r3, r4, r5
 800a7f0:	19db      	adds	r3, r3, r7
 800a7f2:	781b      	ldrb	r3, [r3, #0]
 800a7f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a7f6:	00db      	lsls	r3, r3, #3
 800a7f8:	18d3      	adds	r3, r2, r3
 800a7fa:	3306      	adds	r3, #6
 800a7fc:	881a      	ldrh	r2, [r3, #0]
 800a7fe:	6a3b      	ldr	r3, [r7, #32]
 800a800:	0011      	movs	r1, r2
 800a802:	0018      	movs	r0, r3
 800a804:	f7fd fc20 	bl	8008048 <swap_regs>
            for (uint8_t i = 0; i < subreq_count; i++) {
 800a808:	1963      	adds	r3, r4, r5
 800a80a:	19db      	adds	r3, r3, r7
 800a80c:	781a      	ldrb	r2, [r3, #0]
 800a80e:	1963      	adds	r3, r4, r5
 800a810:	19db      	adds	r3, r3, r7
 800a812:	3201      	adds	r2, #1
 800a814:	701a      	strb	r2, [r3, #0]
 800a816:	231c      	movs	r3, #28
 800a818:	2118      	movs	r1, #24
 800a81a:	185b      	adds	r3, r3, r1
 800a81c:	19da      	adds	r2, r3, r7
 800a81e:	2318      	movs	r3, #24
 800a820:	185b      	adds	r3, r3, r1
 800a822:	19db      	adds	r3, r3, r7
 800a824:	7812      	ldrb	r2, [r2, #0]
 800a826:	781b      	ldrb	r3, [r3, #0]
 800a828:	429a      	cmp	r2, r3
 800a82a:	d200      	bcs.n	800a82e <handle_read_file_record+0x536>
 800a82c:	e75c      	b.n	800a6e8 <handle_read_file_record+0x3f0>
 800a82e:	e006      	b.n	800a83e <handle_read_file_record+0x546>
            }
        }
        else {
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 800a830:	69fb      	ldr	r3, [r7, #28]
 800a832:	2101      	movs	r1, #1
 800a834:	0018      	movs	r0, r3
 800a836:	f7fe f80a 	bl	800884e <send_exception_msg>
 800a83a:	0003      	movs	r3, r0
 800a83c:	e026      	b.n	800a88c <handle_read_file_record+0x594>
        }

        if (!nmbs->msg.broadcast) {
 800a83e:	69fa      	ldr	r2, [r7, #28]
 800a840:	2385      	movs	r3, #133	@ 0x85
 800a842:	005b      	lsls	r3, r3, #1
 800a844:	5cd3      	ldrb	r3, [r2, r3]
 800a846:	2201      	movs	r2, #1
 800a848:	4053      	eors	r3, r2
 800a84a:	b2db      	uxtb	r3, r3
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d01c      	beq.n	800a88a <handle_read_file_record+0x592>
            err = send_msg(nmbs);
 800a850:	251b      	movs	r5, #27
 800a852:	2618      	movs	r6, #24
 800a854:	19ab      	adds	r3, r5, r6
 800a856:	19dc      	adds	r4, r3, r7
 800a858:	69fb      	ldr	r3, [r7, #28]
 800a85a:	0018      	movs	r0, r3
 800a85c:	f7fd ff67 	bl	800872e <send_msg>
 800a860:	0003      	movs	r3, r0
 800a862:	7023      	strb	r3, [r4, #0]
            if (err != NMBS_ERROR_NONE)
 800a864:	19ab      	adds	r3, r5, r6
 800a866:	19db      	adds	r3, r3, r7
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	b25b      	sxtb	r3, r3
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d00c      	beq.n	800a88a <handle_read_file_record+0x592>
                return err;
 800a870:	19ab      	adds	r3, r5, r6
 800a872:	19db      	adds	r3, r3, r7
 800a874:	781b      	ldrb	r3, [r3, #0]
 800a876:	b25b      	sxtb	r3, r3
 800a878:	e008      	b.n	800a88c <handle_read_file_record+0x594>
        }
    }
    else {
        return recv_read_file_record_res(nmbs, NULL, 0);
 800a87a:	69fb      	ldr	r3, [r7, #28]
 800a87c:	2200      	movs	r2, #0
 800a87e:	2100      	movs	r1, #0
 800a880:	0018      	movs	r0, r3
 800a882:	f7fe fb75 	bl	8008f70 <recv_read_file_record_res>
 800a886:	0003      	movs	r3, r0
 800a888:	e000      	b.n	800a88c <handle_read_file_record+0x594>
    }

    return NMBS_ERROR_NONE;
 800a88a:	2300      	movs	r3, #0
 800a88c:	46c5      	mov	sp, r8
}
 800a88e:	0018      	movs	r0, r3
 800a890:	46bd      	mov	sp, r7
 800a892:	b00e      	add	sp, #56	@ 0x38
 800a894:	bc80      	pop	{r7}
 800a896:	46b8      	mov	r8, r7
 800a898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a89a:	46c0      	nop			@ (mov r8, r8)
 800a89c:	0000270f 	.word	0x0000270f

0800a8a0 <handle_write_file_record>:
#endif

#ifndef NMBS_SERVER_WRITE_FILE_RECORD_DISABLED
static nmbs_error handle_write_file_record(nmbs_t* nmbs) {
 800a8a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8a2:	46c6      	mov	lr, r8
 800a8a4:	b500      	push	{lr}
 800a8a6:	b08a      	sub	sp, #40	@ 0x28
 800a8a8:	af02      	add	r7, sp, #8
 800a8aa:	6078      	str	r0, [r7, #4]
    nmbs_error err = recv(nmbs, 1);
 800a8ac:	251d      	movs	r5, #29
 800a8ae:	197c      	adds	r4, r7, r5
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	2101      	movs	r1, #1
 800a8b4:	0018      	movs	r0, r3
 800a8b6:	f7fd fbf6 	bl	80080a6 <recv>
 800a8ba:	0003      	movs	r3, r0
 800a8bc:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 800a8be:	197b      	adds	r3, r7, r5
 800a8c0:	781b      	ldrb	r3, [r3, #0]
 800a8c2:	b25b      	sxtb	r3, r3
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d003      	beq.n	800a8d0 <handle_write_file_record+0x30>
        return err;
 800a8c8:	197b      	adds	r3, r7, r5
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	b25b      	sxtb	r3, r3
 800a8ce:	e1be      	b.n	800ac4e <handle_write_file_record+0x3ae>

    const uint8_t request_size = get_1(nmbs);
 800a8d0:	251c      	movs	r5, #28
 800a8d2:	197c      	adds	r4, r7, r5
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	0018      	movs	r0, r3
 800a8d8:	f7fd fa3c 	bl	8007d54 <get_1>
 800a8dc:	0003      	movs	r3, r0
 800a8de:	7023      	strb	r3, [r4, #0]
    if (request_size > 251) {
 800a8e0:	197b      	adds	r3, r7, r5
 800a8e2:	781b      	ldrb	r3, [r3, #0]
 800a8e4:	2bfb      	cmp	r3, #251	@ 0xfb
 800a8e6:	d902      	bls.n	800a8ee <handle_write_file_record+0x4e>
        return NMBS_ERROR_INVALID_REQUEST;
 800a8e8:	2308      	movs	r3, #8
 800a8ea:	425b      	negs	r3, r3
 800a8ec:	e1af      	b.n	800ac4e <handle_write_file_record+0x3ae>
    }

    err = recv(nmbs, request_size);
 800a8ee:	231c      	movs	r3, #28
 800a8f0:	18fb      	adds	r3, r7, r3
 800a8f2:	781b      	ldrb	r3, [r3, #0]
 800a8f4:	b29a      	uxth	r2, r3
 800a8f6:	251d      	movs	r5, #29
 800a8f8:	197c      	adds	r4, r7, r5
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	0011      	movs	r1, r2
 800a8fe:	0018      	movs	r0, r3
 800a900:	f7fd fbd1 	bl	80080a6 <recv>
 800a904:	0003      	movs	r3, r0
 800a906:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 800a908:	197b      	adds	r3, r7, r5
 800a90a:	781b      	ldrb	r3, [r3, #0]
 800a90c:	b25b      	sxtb	r3, r3
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d003      	beq.n	800a91a <handle_write_file_record+0x7a>
        return err;
 800a912:	197b      	adds	r3, r7, r5
 800a914:	781b      	ldrb	r3, [r3, #0]
 800a916:	b25b      	sxtb	r3, r3
 800a918:	e199      	b.n	800ac4e <handle_write_file_record+0x3ae>

    // We can save msg.buf index and use it later for context recovery.
    const uint16_t msg_buf_idx = nmbs->msg.buf_idx;
 800a91a:	231a      	movs	r3, #26
 800a91c:	18fb      	adds	r3, r7, r3
 800a91e:	6879      	ldr	r1, [r7, #4]
 800a920:	2282      	movs	r2, #130	@ 0x82
 800a922:	0052      	lsls	r2, r2, #1
 800a924:	5a8a      	ldrh	r2, [r1, r2]
 800a926:	801a      	strh	r2, [r3, #0]
    discard_n(nmbs, request_size);
 800a928:	231c      	movs	r3, #28
 800a92a:	18fb      	adds	r3, r7, r3
 800a92c:	781b      	ldrb	r3, [r3, #0]
 800a92e:	b29a      	uxth	r2, r3
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	0011      	movs	r1, r2
 800a934:	0018      	movs	r0, r3
 800a936:	f7fd fa5b 	bl	8007df0 <discard_n>

    err = recv_msg_footer(nmbs);
 800a93a:	251d      	movs	r5, #29
 800a93c:	197c      	adds	r4, r7, r5
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	0018      	movs	r0, r3
 800a942:	f7fd fd45 	bl	80083d0 <recv_msg_footer>
 800a946:	0003      	movs	r3, r0
 800a948:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 800a94a:	197b      	adds	r3, r7, r5
 800a94c:	781b      	ldrb	r3, [r3, #0]
 800a94e:	b25b      	sxtb	r3, r3
 800a950:	2b00      	cmp	r3, #0
 800a952:	d003      	beq.n	800a95c <handle_write_file_record+0xbc>
        return err;
 800a954:	197b      	adds	r3, r7, r5
 800a956:	781b      	ldrb	r3, [r3, #0]
 800a958:	b25b      	sxtb	r3, r3
 800a95a:	e178      	b.n	800ac4e <handle_write_file_record+0x3ae>

    if (!nmbs->msg.ignored) {
 800a95c:	687a      	ldr	r2, [r7, #4]
 800a95e:	230c      	movs	r3, #12
 800a960:	33ff      	adds	r3, #255	@ 0xff
 800a962:	5cd3      	ldrb	r3, [r2, r3]
 800a964:	2201      	movs	r2, #1
 800a966:	4053      	eors	r3, r2
 800a968:	b2db      	uxtb	r3, r3
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d100      	bne.n	800a970 <handle_write_file_record+0xd0>
 800a96e:	e163      	b.n	800ac38 <handle_write_file_record+0x398>
        const uint8_t subreq_header_size = 7;
 800a970:	2319      	movs	r3, #25
 800a972:	18fb      	adds	r3, r7, r3
 800a974:	2207      	movs	r2, #7
 800a976:	701a      	strb	r2, [r3, #0]
        uint16_t size = request_size;
 800a978:	231e      	movs	r3, #30
 800a97a:	18fb      	adds	r3, r7, r3
 800a97c:	201c      	movs	r0, #28
 800a97e:	183a      	adds	r2, r7, r0
 800a980:	7812      	ldrb	r2, [r2, #0]
 800a982:	801a      	strh	r2, [r3, #0]
        nmbs->msg.buf_idx = msg_buf_idx;    // restore context
 800a984:	687a      	ldr	r2, [r7, #4]
 800a986:	231a      	movs	r3, #26
 800a988:	18f9      	adds	r1, r7, r3
 800a98a:	2382      	movs	r3, #130	@ 0x82
 800a98c:	005b      	lsls	r3, r3, #1
 800a98e:	8809      	ldrh	r1, [r1, #0]
 800a990:	52d1      	strh	r1, [r2, r3]

        if (request_size < 7)
 800a992:	183b      	adds	r3, r7, r0
 800a994:	781b      	ldrb	r3, [r3, #0]
 800a996:	2b06      	cmp	r3, #6
 800a998:	d806      	bhi.n	800a9a8 <handle_write_file_record+0x108>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2103      	movs	r1, #3
 800a99e:	0018      	movs	r0, r3
 800a9a0:	f7fd ff55 	bl	800884e <send_exception_msg>
 800a9a4:	0003      	movs	r3, r0
 800a9a6:	e152      	b.n	800ac4e <handle_write_file_record+0x3ae>

        do {
            const uint8_t subreq_reference_type = get_1(nmbs);
 800a9a8:	2518      	movs	r5, #24
 800a9aa:	197c      	adds	r4, r7, r5
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	0018      	movs	r0, r3
 800a9b0:	f7fd f9d0 	bl	8007d54 <get_1>
 800a9b4:	0003      	movs	r3, r0
 800a9b6:	7023      	strb	r3, [r4, #0]
            const uint16_t subreq_file_number_c = get_2(nmbs);
 800a9b8:	2316      	movs	r3, #22
 800a9ba:	18fc      	adds	r4, r7, r3
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	0018      	movs	r0, r3
 800a9c0:	f7fd fa2d 	bl	8007e1e <get_2>
 800a9c4:	0003      	movs	r3, r0
 800a9c6:	8023      	strh	r3, [r4, #0]
            const uint16_t subreq_record_number_c = get_2(nmbs);
 800a9c8:	2314      	movs	r3, #20
 800a9ca:	18fc      	adds	r4, r7, r3
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	0018      	movs	r0, r3
 800a9d0:	f7fd fa25 	bl	8007e1e <get_2>
 800a9d4:	0003      	movs	r3, r0
 800a9d6:	8023      	strh	r3, [r4, #0]
            const uint16_t subreq_record_length_c = get_2(nmbs);
 800a9d8:	2612      	movs	r6, #18
 800a9da:	19bc      	adds	r4, r7, r6
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	0018      	movs	r0, r3
 800a9e0:	f7fd fa1d 	bl	8007e1e <get_2>
 800a9e4:	0003      	movs	r3, r0
 800a9e6:	8023      	strh	r3, [r4, #0]
            discard_n(nmbs, subreq_record_length_c * 2);
 800a9e8:	19bb      	adds	r3, r7, r6
 800a9ea:	881b      	ldrh	r3, [r3, #0]
 800a9ec:	18db      	adds	r3, r3, r3
 800a9ee:	b29a      	uxth	r2, r3
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	0011      	movs	r1, r2
 800a9f4:	0018      	movs	r0, r3
 800a9f6:	f7fd f9fb 	bl	8007df0 <discard_n>

            if (subreq_reference_type != 0x06)
 800a9fa:	197b      	adds	r3, r7, r5
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	2b06      	cmp	r3, #6
 800aa00:	d006      	beq.n	800aa10 <handle_write_file_record+0x170>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	2102      	movs	r1, #2
 800aa06:	0018      	movs	r0, r3
 800aa08:	f7fd ff21 	bl	800884e <send_exception_msg>
 800aa0c:	0003      	movs	r3, r0
 800aa0e:	e11e      	b.n	800ac4e <handle_write_file_record+0x3ae>

            if (subreq_file_number_c == 0x0000)
 800aa10:	2316      	movs	r3, #22
 800aa12:	18fb      	adds	r3, r7, r3
 800aa14:	881b      	ldrh	r3, [r3, #0]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d106      	bne.n	800aa28 <handle_write_file_record+0x188>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	2102      	movs	r1, #2
 800aa1e:	0018      	movs	r0, r3
 800aa20:	f7fd ff15 	bl	800884e <send_exception_msg>
 800aa24:	0003      	movs	r3, r0
 800aa26:	e112      	b.n	800ac4e <handle_write_file_record+0x3ae>

            if (subreq_record_number_c > 0x270F)
 800aa28:	2314      	movs	r3, #20
 800aa2a:	18fb      	adds	r3, r7, r3
 800aa2c:	881b      	ldrh	r3, [r3, #0]
 800aa2e:	4a8b      	ldr	r2, [pc, #556]	@ (800ac5c <handle_write_file_record+0x3bc>)
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d906      	bls.n	800aa42 <handle_write_file_record+0x1a2>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2102      	movs	r1, #2
 800aa38:	0018      	movs	r0, r3
 800aa3a:	f7fd ff08 	bl	800884e <send_exception_msg>
 800aa3e:	0003      	movs	r3, r0
 800aa40:	e105      	b.n	800ac4e <handle_write_file_record+0x3ae>

            if (subreq_record_length_c > 122)
 800aa42:	2312      	movs	r3, #18
 800aa44:	18fb      	adds	r3, r7, r3
 800aa46:	881b      	ldrh	r3, [r3, #0]
 800aa48:	2b7a      	cmp	r3, #122	@ 0x7a
 800aa4a:	d906      	bls.n	800aa5a <handle_write_file_record+0x1ba>
                return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2102      	movs	r1, #2
 800aa50:	0018      	movs	r0, r3
 800aa52:	f7fd fefc 	bl	800884e <send_exception_msg>
 800aa56:	0003      	movs	r3, r0
 800aa58:	e0f9      	b.n	800ac4e <handle_write_file_record+0x3ae>

            NMBS_DEBUG_PRINT("a %d\tr %d\tl %d\t fwrite ", subreq_file_number_c, subreq_record_number_c,
                             subreq_record_length_c);
            size -= (subreq_header_size + subreq_record_length_c * 2);
 800aa5a:	2419      	movs	r4, #25
 800aa5c:	193b      	adds	r3, r7, r4
 800aa5e:	781b      	ldrb	r3, [r3, #0]
 800aa60:	b29a      	uxth	r2, r3
 800aa62:	2312      	movs	r3, #18
 800aa64:	18fb      	adds	r3, r7, r3
 800aa66:	881b      	ldrh	r3, [r3, #0]
 800aa68:	18db      	adds	r3, r3, r3
 800aa6a:	b29b      	uxth	r3, r3
 800aa6c:	18d3      	adds	r3, r2, r3
 800aa6e:	b29a      	uxth	r2, r3
 800aa70:	201e      	movs	r0, #30
 800aa72:	183b      	adds	r3, r7, r0
 800aa74:	1839      	adds	r1, r7, r0
 800aa76:	8809      	ldrh	r1, [r1, #0]
 800aa78:	1a8a      	subs	r2, r1, r2
 800aa7a:	801a      	strh	r2, [r3, #0]
        } while (size >= subreq_header_size);
 800aa7c:	193b      	adds	r3, r7, r4
 800aa7e:	781b      	ldrb	r3, [r3, #0]
 800aa80:	b29b      	uxth	r3, r3
 800aa82:	183a      	adds	r2, r7, r0
 800aa84:	8812      	ldrh	r2, [r2, #0]
 800aa86:	429a      	cmp	r2, r3
 800aa88:	d28e      	bcs.n	800a9a8 <handle_write_file_record+0x108>

        if (size)
 800aa8a:	183b      	adds	r3, r7, r0
 800aa8c:	881b      	ldrh	r3, [r3, #0]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d006      	beq.n	800aaa0 <handle_write_file_record+0x200>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2103      	movs	r1, #3
 800aa96:	0018      	movs	r0, r3
 800aa98:	f7fd fed9 	bl	800884e <send_exception_msg>
 800aa9c:	0003      	movs	r3, r0
 800aa9e:	e0d6      	b.n	800ac4e <handle_write_file_record+0x3ae>

        // checks completed

        size = request_size;
 800aaa0:	231e      	movs	r3, #30
 800aaa2:	18fb      	adds	r3, r7, r3
 800aaa4:	221c      	movs	r2, #28
 800aaa6:	18ba      	adds	r2, r7, r2
 800aaa8:	7812      	ldrb	r2, [r2, #0]
 800aaaa:	801a      	strh	r2, [r3, #0]
        nmbs->msg.buf_idx = msg_buf_idx;    // restore context
 800aaac:	687a      	ldr	r2, [r7, #4]
 800aaae:	231a      	movs	r3, #26
 800aab0:	18f9      	adds	r1, r7, r3
 800aab2:	2382      	movs	r3, #130	@ 0x82
 800aab4:	005b      	lsls	r3, r3, #1
 800aab6:	8809      	ldrh	r1, [r1, #0]
 800aab8:	52d1      	strh	r1, [r2, r3]

        do {
            discard_1(nmbs);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	0018      	movs	r0, r3
 800aabe:	f7fd f985 	bl	8007dcc <discard_1>
            const uint16_t subreq_file_number = get_2(nmbs);
 800aac2:	2310      	movs	r3, #16
 800aac4:	18fc      	adds	r4, r7, r3
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	0018      	movs	r0, r3
 800aaca:	f7fd f9a8 	bl	8007e1e <get_2>
 800aace:	0003      	movs	r3, r0
 800aad0:	8023      	strh	r3, [r4, #0]
            const uint16_t subreq_record_number = get_2(nmbs);
 800aad2:	220e      	movs	r2, #14
 800aad4:	18bc      	adds	r4, r7, r2
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	0018      	movs	r0, r3
 800aada:	f7fd f9a0 	bl	8007e1e <get_2>
 800aade:	0003      	movs	r3, r0
 800aae0:	8023      	strh	r3, [r4, #0]
            const uint16_t subreq_record_length = get_2(nmbs);
 800aae2:	260c      	movs	r6, #12
 800aae4:	19bc      	adds	r4, r7, r6
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	0018      	movs	r0, r3
 800aaea:	f7fd f998 	bl	8007e1e <get_2>
 800aaee:	0003      	movs	r3, r0
 800aaf0:	8023      	strh	r3, [r4, #0]
            uint16_t* subreq_data = get_regs(nmbs, subreq_record_length);
 800aaf2:	19bb      	adds	r3, r7, r6
 800aaf4:	881a      	ldrh	r2, [r3, #0]
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	0011      	movs	r1, r2
 800aafa:	0018      	movs	r0, r3
 800aafc:	f7fd fa60 	bl	8007fc0 <get_regs>
 800ab00:	0003      	movs	r3, r0
 800ab02:	60bb      	str	r3, [r7, #8]

            if (nmbs->callbacks.write_file_record) {
 800ab04:	687a      	ldr	r2, [r7, #4]
 800ab06:	239a      	movs	r3, #154	@ 0x9a
 800ab08:	005b      	lsls	r3, r3, #1
 800ab0a:	58d3      	ldr	r3, [r2, r3]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d049      	beq.n	800aba4 <handle_write_file_record+0x304>
                err = nmbs->callbacks.write_file_record(subreq_file_number, subreq_record_number, subreq_data,
 800ab10:	687a      	ldr	r2, [r7, #4]
 800ab12:	239a      	movs	r3, #154	@ 0x9a
 800ab14:	005b      	lsls	r3, r3, #1
 800ab16:	58d5      	ldr	r5, [r2, r3]
 800ab18:	687a      	ldr	r2, [r7, #4]
 800ab1a:	2383      	movs	r3, #131	@ 0x83
 800ab1c:	005b      	lsls	r3, r3, #1
 800ab1e:	5cd3      	ldrb	r3, [r2, r3]
 800ab20:	6879      	ldr	r1, [r7, #4]
 800ab22:	22a0      	movs	r2, #160	@ 0xa0
 800ab24:	0052      	lsls	r2, r2, #1
 800ab26:	588a      	ldr	r2, [r1, r2]
 800ab28:	211d      	movs	r1, #29
 800ab2a:	187c      	adds	r4, r7, r1
 800ab2c:	19b9      	adds	r1, r7, r6
 800ab2e:	8809      	ldrh	r1, [r1, #0]
 800ab30:	4688      	mov	r8, r1
 800ab32:	68b9      	ldr	r1, [r7, #8]
 800ab34:	468c      	mov	ip, r1
 800ab36:	260e      	movs	r6, #14
 800ab38:	19b9      	adds	r1, r7, r6
 800ab3a:	880e      	ldrh	r6, [r1, #0]
 800ab3c:	2010      	movs	r0, #16
 800ab3e:	1839      	adds	r1, r7, r0
 800ab40:	8808      	ldrh	r0, [r1, #0]
 800ab42:	9201      	str	r2, [sp, #4]
 800ab44:	9300      	str	r3, [sp, #0]
 800ab46:	4643      	mov	r3, r8
 800ab48:	4662      	mov	r2, ip
 800ab4a:	0031      	movs	r1, r6
 800ab4c:	47a8      	blx	r5
 800ab4e:	0003      	movs	r3, r0
 800ab50:	7023      	strb	r3, [r4, #0]
                                                        subreq_record_length, nmbs->msg.unit_id, nmbs->callbacks.arg);
                if (err != NMBS_ERROR_NONE) {
 800ab52:	221d      	movs	r2, #29
 800ab54:	18bb      	adds	r3, r7, r2
 800ab56:	781b      	ldrb	r3, [r3, #0]
 800ab58:	b25b      	sxtb	r3, r3
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d019      	beq.n	800ab92 <handle_write_file_record+0x2f2>
                    if (nmbs_error_is_exception(err))
 800ab5e:	18bb      	adds	r3, r7, r2
 800ab60:	781b      	ldrb	r3, [r3, #0]
 800ab62:	b25b      	sxtb	r3, r3
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	dd0d      	ble.n	800ab84 <handle_write_file_record+0x2e4>
 800ab68:	18bb      	adds	r3, r7, r2
 800ab6a:	781b      	ldrb	r3, [r3, #0]
 800ab6c:	b25b      	sxtb	r3, r3
 800ab6e:	2b04      	cmp	r3, #4
 800ab70:	dc08      	bgt.n	800ab84 <handle_write_file_record+0x2e4>
                        return send_exception_msg(nmbs, err);
 800ab72:	18bb      	adds	r3, r7, r2
 800ab74:	781a      	ldrb	r2, [r3, #0]
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	0011      	movs	r1, r2
 800ab7a:	0018      	movs	r0, r3
 800ab7c:	f7fd fe67 	bl	800884e <send_exception_msg>
 800ab80:	0003      	movs	r3, r0
 800ab82:	e064      	b.n	800ac4e <handle_write_file_record+0x3ae>

                    return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	2104      	movs	r1, #4
 800ab88:	0018      	movs	r0, r3
 800ab8a:	f7fd fe60 	bl	800884e <send_exception_msg>
 800ab8e:	0003      	movs	r3, r0
 800ab90:	e05d      	b.n	800ac4e <handle_write_file_record+0x3ae>
                }

                swap_regs(subreq_data, subreq_record_length);    // restore swapping
 800ab92:	230c      	movs	r3, #12
 800ab94:	18fb      	adds	r3, r7, r3
 800ab96:	881a      	ldrh	r2, [r3, #0]
 800ab98:	68bb      	ldr	r3, [r7, #8]
 800ab9a:	0011      	movs	r1, r2
 800ab9c:	0018      	movs	r0, r3
 800ab9e:	f7fd fa53 	bl	8008048 <swap_regs>
 800aba2:	e006      	b.n	800abb2 <handle_write_file_record+0x312>
            }
            else {
                return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2101      	movs	r1, #1
 800aba8:	0018      	movs	r0, r3
 800abaa:	f7fd fe50 	bl	800884e <send_exception_msg>
 800abae:	0003      	movs	r3, r0
 800abb0:	e04d      	b.n	800ac4e <handle_write_file_record+0x3ae>
            }

            size -= (subreq_header_size + subreq_record_length * 2);
 800abb2:	2419      	movs	r4, #25
 800abb4:	193b      	adds	r3, r7, r4
 800abb6:	781b      	ldrb	r3, [r3, #0]
 800abb8:	b29a      	uxth	r2, r3
 800abba:	230c      	movs	r3, #12
 800abbc:	18fb      	adds	r3, r7, r3
 800abbe:	881b      	ldrh	r3, [r3, #0]
 800abc0:	18db      	adds	r3, r3, r3
 800abc2:	b29b      	uxth	r3, r3
 800abc4:	18d3      	adds	r3, r2, r3
 800abc6:	b29a      	uxth	r2, r3
 800abc8:	201e      	movs	r0, #30
 800abca:	183b      	adds	r3, r7, r0
 800abcc:	1839      	adds	r1, r7, r0
 800abce:	8809      	ldrh	r1, [r1, #0]
 800abd0:	1a8a      	subs	r2, r1, r2
 800abd2:	801a      	strh	r2, [r3, #0]
        } while (size >= subreq_header_size);
 800abd4:	193b      	adds	r3, r7, r4
 800abd6:	781b      	ldrb	r3, [r3, #0]
 800abd8:	b29b      	uxth	r3, r3
 800abda:	183a      	adds	r2, r7, r0
 800abdc:	8812      	ldrh	r2, [r2, #0]
 800abde:	429a      	cmp	r2, r3
 800abe0:	d300      	bcc.n	800abe4 <handle_write_file_record+0x344>
 800abe2:	e76a      	b.n	800aaba <handle_write_file_record+0x21a>

        if (!nmbs->msg.broadcast) {
 800abe4:	687a      	ldr	r2, [r7, #4]
 800abe6:	2385      	movs	r3, #133	@ 0x85
 800abe8:	005b      	lsls	r3, r3, #1
 800abea:	5cd3      	ldrb	r3, [r2, r3]
 800abec:	2201      	movs	r2, #1
 800abee:	4053      	eors	r3, r2
 800abf0:	b2db      	uxtb	r3, r3
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d02a      	beq.n	800ac4c <handle_write_file_record+0x3ac>
            // The normal response to 'Write File' is an echo of the request.
            // We can restore buffer index and response msg.
            nmbs->msg.buf_idx = msg_buf_idx;
 800abf6:	687a      	ldr	r2, [r7, #4]
 800abf8:	231a      	movs	r3, #26
 800abfa:	18f9      	adds	r1, r7, r3
 800abfc:	2382      	movs	r3, #130	@ 0x82
 800abfe:	005b      	lsls	r3, r3, #1
 800ac00:	8809      	ldrh	r1, [r1, #0]
 800ac02:	52d1      	strh	r1, [r2, r3]
            discard_n(nmbs, request_size);
 800ac04:	231c      	movs	r3, #28
 800ac06:	18fb      	adds	r3, r7, r3
 800ac08:	781b      	ldrb	r3, [r3, #0]
 800ac0a:	b29a      	uxth	r2, r3
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	0011      	movs	r1, r2
 800ac10:	0018      	movs	r0, r3
 800ac12:	f7fd f8ed 	bl	8007df0 <discard_n>

            err = send_msg(nmbs);
 800ac16:	251d      	movs	r5, #29
 800ac18:	197c      	adds	r4, r7, r5
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	0018      	movs	r0, r3
 800ac1e:	f7fd fd86 	bl	800872e <send_msg>
 800ac22:	0003      	movs	r3, r0
 800ac24:	7023      	strb	r3, [r4, #0]
            if (err != NMBS_ERROR_NONE)
 800ac26:	197b      	adds	r3, r7, r5
 800ac28:	781b      	ldrb	r3, [r3, #0]
 800ac2a:	b25b      	sxtb	r3, r3
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d00d      	beq.n	800ac4c <handle_write_file_record+0x3ac>
                return err;
 800ac30:	197b      	adds	r3, r7, r5
 800ac32:	781b      	ldrb	r3, [r3, #0]
 800ac34:	b25b      	sxtb	r3, r3
 800ac36:	e00a      	b.n	800ac4e <handle_write_file_record+0x3ae>
        }
    }
    else {
        return recv_write_file_record_res(nmbs, 0, 0, NULL, 0);
 800ac38:	6878      	ldr	r0, [r7, #4]
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	9300      	str	r3, [sp, #0]
 800ac3e:	2300      	movs	r3, #0
 800ac40:	2200      	movs	r2, #0
 800ac42:	2100      	movs	r1, #0
 800ac44:	f7fe fa3f 	bl	80090c6 <recv_write_file_record_res>
 800ac48:	0003      	movs	r3, r0
 800ac4a:	e000      	b.n	800ac4e <handle_write_file_record+0x3ae>
    }

    return NMBS_ERROR_NONE;
 800ac4c:	2300      	movs	r3, #0
}
 800ac4e:	0018      	movs	r0, r3
 800ac50:	46bd      	mov	sp, r7
 800ac52:	b008      	add	sp, #32
 800ac54:	bc80      	pop	{r7}
 800ac56:	46b8      	mov	r8, r7
 800ac58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac5a:	46c0      	nop			@ (mov r8, r8)
 800ac5c:	0000270f 	.word	0x0000270f

0800ac60 <handle_read_write_registers>:
#endif

#ifndef NMBS_SERVER_READ_WRITE_REGISTERS_DISABLED
static nmbs_error handle_read_write_registers(nmbs_t* nmbs) {
 800ac60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac62:	46ce      	mov	lr, r9
 800ac64:	4647      	mov	r7, r8
 800ac66:	b580      	push	{r7, lr}
 800ac68:	b09d      	sub	sp, #116	@ 0x74
 800ac6a:	af02      	add	r7, sp, #8
 800ac6c:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800ac6e:	466b      	mov	r3, sp
 800ac70:	4699      	mov	r9, r3
    nmbs_error err = recv(nmbs, 9);
 800ac72:	2227      	movs	r2, #39	@ 0x27
 800ac74:	2138      	movs	r1, #56	@ 0x38
 800ac76:	1853      	adds	r3, r2, r1
 800ac78:	19dc      	adds	r4, r3, r7
 800ac7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac7c:	2109      	movs	r1, #9
 800ac7e:	0018      	movs	r0, r3
 800ac80:	f7fd fa11 	bl	80080a6 <recv>
 800ac84:	0003      	movs	r3, r0
 800ac86:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 800ac88:	2227      	movs	r2, #39	@ 0x27
 800ac8a:	2138      	movs	r1, #56	@ 0x38
 800ac8c:	1853      	adds	r3, r2, r1
 800ac8e:	19db      	adds	r3, r3, r7
 800ac90:	781b      	ldrb	r3, [r3, #0]
 800ac92:	b25b      	sxtb	r3, r3
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d004      	beq.n	800aca2 <handle_read_write_registers+0x42>
        return err;
 800ac98:	1853      	adds	r3, r2, r1
 800ac9a:	19db      	adds	r3, r3, r7
 800ac9c:	781b      	ldrb	r3, [r3, #0]
 800ac9e:	b25b      	sxtb	r3, r3
 800aca0:	e27f      	b.n	800b1a2 <handle_read_write_registers+0x542>

    const uint16_t read_address = get_2(nmbs);
 800aca2:	2324      	movs	r3, #36	@ 0x24
 800aca4:	2238      	movs	r2, #56	@ 0x38
 800aca6:	189b      	adds	r3, r3, r2
 800aca8:	19dc      	adds	r4, r3, r7
 800acaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acac:	0018      	movs	r0, r3
 800acae:	f7fd f8b6 	bl	8007e1e <get_2>
 800acb2:	0003      	movs	r3, r0
 800acb4:	8023      	strh	r3, [r4, #0]
    const uint16_t read_quantity = get_2(nmbs);
 800acb6:	2322      	movs	r3, #34	@ 0x22
 800acb8:	2238      	movs	r2, #56	@ 0x38
 800acba:	189b      	adds	r3, r3, r2
 800acbc:	19dc      	adds	r4, r3, r7
 800acbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acc0:	0018      	movs	r0, r3
 800acc2:	f7fd f8ac 	bl	8007e1e <get_2>
 800acc6:	0003      	movs	r3, r0
 800acc8:	8023      	strh	r3, [r4, #0]
    const uint16_t write_address = get_2(nmbs);
 800acca:	2320      	movs	r3, #32
 800accc:	2238      	movs	r2, #56	@ 0x38
 800acce:	189b      	adds	r3, r3, r2
 800acd0:	19dc      	adds	r4, r3, r7
 800acd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acd4:	0018      	movs	r0, r3
 800acd6:	f7fd f8a2 	bl	8007e1e <get_2>
 800acda:	0003      	movs	r3, r0
 800acdc:	8023      	strh	r3, [r4, #0]
    const uint16_t write_quantity = get_2(nmbs);
 800acde:	231e      	movs	r3, #30
 800ace0:	2238      	movs	r2, #56	@ 0x38
 800ace2:	189b      	adds	r3, r3, r2
 800ace4:	19dc      	adds	r4, r3, r7
 800ace6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ace8:	0018      	movs	r0, r3
 800acea:	f7fd f898 	bl	8007e1e <get_2>
 800acee:	0003      	movs	r3, r0
 800acf0:	8023      	strh	r3, [r4, #0]

    const uint8_t byte_count_write = get_1(nmbs);
 800acf2:	231d      	movs	r3, #29
 800acf4:	2238      	movs	r2, #56	@ 0x38
 800acf6:	189b      	adds	r3, r3, r2
 800acf8:	19dc      	adds	r4, r3, r7
 800acfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acfc:	0018      	movs	r0, r3
 800acfe:	f7fd f829 	bl	8007d54 <get_1>
 800ad02:	0003      	movs	r3, r0
 800ad04:	7023      	strb	r3, [r4, #0]

    NMBS_DEBUG_PRINT("ra %d\trq %d\t wa %d\t wq %d\t b %d\tregs ", read_address, read_quantity, write_address,
                     write_quantity, byte_count_write);

    if (byte_count_write > 242)
 800ad06:	231d      	movs	r3, #29
 800ad08:	2238      	movs	r2, #56	@ 0x38
 800ad0a:	189b      	adds	r3, r3, r2
 800ad0c:	19db      	adds	r3, r3, r7
 800ad0e:	781b      	ldrb	r3, [r3, #0]
 800ad10:	2bf2      	cmp	r3, #242	@ 0xf2
 800ad12:	d902      	bls.n	800ad1a <handle_read_write_registers+0xba>
        return NMBS_ERROR_INVALID_REQUEST;
 800ad14:	2308      	movs	r3, #8
 800ad16:	425b      	negs	r3, r3
 800ad18:	e243      	b.n	800b1a2 <handle_read_write_registers+0x542>

    err = recv(nmbs, byte_count_write);
 800ad1a:	231d      	movs	r3, #29
 800ad1c:	2138      	movs	r1, #56	@ 0x38
 800ad1e:	185b      	adds	r3, r3, r1
 800ad20:	19db      	adds	r3, r3, r7
 800ad22:	781b      	ldrb	r3, [r3, #0]
 800ad24:	b29a      	uxth	r2, r3
 800ad26:	2327      	movs	r3, #39	@ 0x27
 800ad28:	185b      	adds	r3, r3, r1
 800ad2a:	19dc      	adds	r4, r3, r7
 800ad2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad2e:	0011      	movs	r1, r2
 800ad30:	0018      	movs	r0, r3
 800ad32:	f7fd f9b8 	bl	80080a6 <recv>
 800ad36:	0003      	movs	r3, r0
 800ad38:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 800ad3a:	2227      	movs	r2, #39	@ 0x27
 800ad3c:	2138      	movs	r1, #56	@ 0x38
 800ad3e:	1853      	adds	r3, r2, r1
 800ad40:	19db      	adds	r3, r3, r7
 800ad42:	781b      	ldrb	r3, [r3, #0]
 800ad44:	b25b      	sxtb	r3, r3
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d004      	beq.n	800ad54 <handle_read_write_registers+0xf4>
        return err;
 800ad4a:	1853      	adds	r3, r2, r1
 800ad4c:	19db      	adds	r3, r3, r7
 800ad4e:	781b      	ldrb	r3, [r3, #0]
 800ad50:	b25b      	sxtb	r3, r3
 800ad52:	e226      	b.n	800b1a2 <handle_read_write_registers+0x542>

#if defined(__STDC_NO_VLA__) || defined(_MSC_VER)
    uint16_t registers[0x007B];
#else
    uint16_t registers[byte_count_write / 2];
 800ad54:	201d      	movs	r0, #29
 800ad56:	2238      	movs	r2, #56	@ 0x38
 800ad58:	1883      	adds	r3, r0, r2
 800ad5a:	19db      	adds	r3, r3, r7
 800ad5c:	781b      	ldrb	r3, [r3, #0]
 800ad5e:	085b      	lsrs	r3, r3, #1
 800ad60:	b2db      	uxtb	r3, r3
 800ad62:	3b01      	subs	r3, #1
 800ad64:	653b      	str	r3, [r7, #80]	@ 0x50
 800ad66:	1883      	adds	r3, r0, r2
 800ad68:	19db      	adds	r3, r3, r7
 800ad6a:	781b      	ldrb	r3, [r3, #0]
 800ad6c:	085b      	lsrs	r3, r3, #1
 800ad6e:	b2db      	uxtb	r3, r3
 800ad70:	61bb      	str	r3, [r7, #24]
 800ad72:	2300      	movs	r3, #0
 800ad74:	61fb      	str	r3, [r7, #28]
 800ad76:	69b9      	ldr	r1, [r7, #24]
 800ad78:	69fa      	ldr	r2, [r7, #28]
 800ad7a:	000b      	movs	r3, r1
 800ad7c:	0f1b      	lsrs	r3, r3, #28
 800ad7e:	0014      	movs	r4, r2
 800ad80:	0126      	lsls	r6, r4, #4
 800ad82:	431e      	orrs	r6, r3
 800ad84:	000b      	movs	r3, r1
 800ad86:	011d      	lsls	r5, r3, #4
 800ad88:	2538      	movs	r5, #56	@ 0x38
 800ad8a:	1943      	adds	r3, r0, r5
 800ad8c:	19db      	adds	r3, r3, r7
 800ad8e:	781b      	ldrb	r3, [r3, #0]
 800ad90:	085b      	lsrs	r3, r3, #1
 800ad92:	b2db      	uxtb	r3, r3
 800ad94:	613b      	str	r3, [r7, #16]
 800ad96:	2300      	movs	r3, #0
 800ad98:	617b      	str	r3, [r7, #20]
 800ad9a:	6939      	ldr	r1, [r7, #16]
 800ad9c:	697a      	ldr	r2, [r7, #20]
 800ad9e:	000b      	movs	r3, r1
 800ada0:	0f1b      	lsrs	r3, r3, #28
 800ada2:	0014      	movs	r4, r2
 800ada4:	0124      	lsls	r4, r4, #4
 800ada6:	637c      	str	r4, [r7, #52]	@ 0x34
 800ada8:	6b7c      	ldr	r4, [r7, #52]	@ 0x34
 800adaa:	431c      	orrs	r4, r3
 800adac:	637c      	str	r4, [r7, #52]	@ 0x34
 800adae:	000b      	movs	r3, r1
 800adb0:	011b      	lsls	r3, r3, #4
 800adb2:	633b      	str	r3, [r7, #48]	@ 0x30
 800adb4:	1943      	adds	r3, r0, r5
 800adb6:	19db      	adds	r3, r3, r7
 800adb8:	781b      	ldrb	r3, [r3, #0]
 800adba:	085b      	lsrs	r3, r3, #1
 800adbc:	b2db      	uxtb	r3, r3
 800adbe:	005b      	lsls	r3, r3, #1
 800adc0:	3307      	adds	r3, #7
 800adc2:	08db      	lsrs	r3, r3, #3
 800adc4:	00db      	lsls	r3, r3, #3
 800adc6:	466a      	mov	r2, sp
 800adc8:	1ad3      	subs	r3, r2, r3
 800adca:	469d      	mov	sp, r3
 800adcc:	ab02      	add	r3, sp, #8
 800adce:	3301      	adds	r3, #1
 800add0:	085b      	lsrs	r3, r3, #1
 800add2:	005b      	lsls	r3, r3, #1
 800add4:	64fb      	str	r3, [r7, #76]	@ 0x4c
#endif
    for (int i = 0; i < byte_count_write / 2; i++) {
 800add6:	2300      	movs	r3, #0
 800add8:	667b      	str	r3, [r7, #100]	@ 0x64
 800adda:	e00c      	b.n	800adf6 <handle_read_write_registers+0x196>
        registers[i] = get_2(nmbs);
 800addc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adde:	0018      	movs	r0, r3
 800ade0:	f7fd f81d 	bl	8007e1e <get_2>
 800ade4:	0003      	movs	r3, r0
 800ade6:	0019      	movs	r1, r3
 800ade8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800adea:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800adec:	0052      	lsls	r2, r2, #1
 800adee:	52d1      	strh	r1, [r2, r3]
    for (int i = 0; i < byte_count_write / 2; i++) {
 800adf0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800adf2:	3301      	adds	r3, #1
 800adf4:	667b      	str	r3, [r7, #100]	@ 0x64
 800adf6:	231d      	movs	r3, #29
 800adf8:	2138      	movs	r1, #56	@ 0x38
 800adfa:	185b      	adds	r3, r3, r1
 800adfc:	19db      	adds	r3, r3, r7
 800adfe:	781b      	ldrb	r3, [r3, #0]
 800ae00:	085b      	lsrs	r3, r3, #1
 800ae02:	b2db      	uxtb	r3, r3
 800ae04:	001a      	movs	r2, r3
 800ae06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ae08:	4293      	cmp	r3, r2
 800ae0a:	dbe7      	blt.n	800addc <handle_read_write_registers+0x17c>
        NMBS_DEBUG_PRINT("%d ", registers[i]);
    }

    err = recv_msg_footer(nmbs);
 800ae0c:	2527      	movs	r5, #39	@ 0x27
 800ae0e:	000e      	movs	r6, r1
 800ae10:	186b      	adds	r3, r5, r1
 800ae12:	19dc      	adds	r4, r3, r7
 800ae14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae16:	0018      	movs	r0, r3
 800ae18:	f7fd fada 	bl	80083d0 <recv_msg_footer>
 800ae1c:	0003      	movs	r3, r0
 800ae1e:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 800ae20:	19ab      	adds	r3, r5, r6
 800ae22:	19db      	adds	r3, r3, r7
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	b25b      	sxtb	r3, r3
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d004      	beq.n	800ae36 <handle_read_write_registers+0x1d6>
        return err;
 800ae2c:	19ab      	adds	r3, r5, r6
 800ae2e:	19db      	adds	r3, r3, r7
 800ae30:	781b      	ldrb	r3, [r3, #0]
 800ae32:	b25b      	sxtb	r3, r3
 800ae34:	e1b5      	b.n	800b1a2 <handle_read_write_registers+0x542>

    if (!nmbs->msg.ignored) {
 800ae36:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ae38:	230c      	movs	r3, #12
 800ae3a:	33ff      	adds	r3, #255	@ 0xff
 800ae3c:	5cd3      	ldrb	r3, [r2, r3]
 800ae3e:	2201      	movs	r2, #1
 800ae40:	4053      	eors	r3, r2
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d100      	bne.n	800ae4a <handle_read_write_registers+0x1ea>
 800ae48:	e19b      	b.n	800b182 <handle_read_write_registers+0x522>
        if (read_quantity < 1 || read_quantity > 0x007D)
 800ae4a:	2222      	movs	r2, #34	@ 0x22
 800ae4c:	2138      	movs	r1, #56	@ 0x38
 800ae4e:	1853      	adds	r3, r2, r1
 800ae50:	19db      	adds	r3, r3, r7
 800ae52:	881b      	ldrh	r3, [r3, #0]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d004      	beq.n	800ae62 <handle_read_write_registers+0x202>
 800ae58:	1853      	adds	r3, r2, r1
 800ae5a:	19db      	adds	r3, r3, r7
 800ae5c:	881b      	ldrh	r3, [r3, #0]
 800ae5e:	2b7d      	cmp	r3, #125	@ 0x7d
 800ae60:	d906      	bls.n	800ae70 <handle_read_write_registers+0x210>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800ae62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae64:	2103      	movs	r1, #3
 800ae66:	0018      	movs	r0, r3
 800ae68:	f7fd fcf1 	bl	800884e <send_exception_msg>
 800ae6c:	0003      	movs	r3, r0
 800ae6e:	e198      	b.n	800b1a2 <handle_read_write_registers+0x542>

        if (write_quantity < 1 || write_quantity > 0x007B)
 800ae70:	221e      	movs	r2, #30
 800ae72:	2138      	movs	r1, #56	@ 0x38
 800ae74:	1853      	adds	r3, r2, r1
 800ae76:	19db      	adds	r3, r3, r7
 800ae78:	881b      	ldrh	r3, [r3, #0]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d004      	beq.n	800ae88 <handle_read_write_registers+0x228>
 800ae7e:	1853      	adds	r3, r2, r1
 800ae80:	19db      	adds	r3, r3, r7
 800ae82:	881b      	ldrh	r3, [r3, #0]
 800ae84:	2b7b      	cmp	r3, #123	@ 0x7b
 800ae86:	d906      	bls.n	800ae96 <handle_read_write_registers+0x236>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800ae88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae8a:	2103      	movs	r1, #3
 800ae8c:	0018      	movs	r0, r3
 800ae8e:	f7fd fcde 	bl	800884e <send_exception_msg>
 800ae92:	0003      	movs	r3, r0
 800ae94:	e185      	b.n	800b1a2 <handle_read_write_registers+0x542>

        if (byte_count_write != write_quantity * 2)
 800ae96:	231d      	movs	r3, #29
 800ae98:	2138      	movs	r1, #56	@ 0x38
 800ae9a:	185b      	adds	r3, r3, r1
 800ae9c:	19db      	adds	r3, r3, r7
 800ae9e:	781a      	ldrb	r2, [r3, #0]
 800aea0:	231e      	movs	r3, #30
 800aea2:	185b      	adds	r3, r3, r1
 800aea4:	19db      	adds	r3, r3, r7
 800aea6:	881b      	ldrh	r3, [r3, #0]
 800aea8:	005b      	lsls	r3, r3, #1
 800aeaa:	429a      	cmp	r2, r3
 800aeac:	d006      	beq.n	800aebc <handle_read_write_registers+0x25c>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800aeae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aeb0:	2103      	movs	r1, #3
 800aeb2:	0018      	movs	r0, r3
 800aeb4:	f7fd fccb 	bl	800884e <send_exception_msg>
 800aeb8:	0003      	movs	r3, r0
 800aeba:	e172      	b.n	800b1a2 <handle_read_write_registers+0x542>

        if ((uint32_t) read_address + (uint32_t) read_quantity > ((uint32_t) 0xFFFF) + 1)
 800aebc:	2324      	movs	r3, #36	@ 0x24
 800aebe:	2138      	movs	r1, #56	@ 0x38
 800aec0:	185b      	adds	r3, r3, r1
 800aec2:	19db      	adds	r3, r3, r7
 800aec4:	881a      	ldrh	r2, [r3, #0]
 800aec6:	2322      	movs	r3, #34	@ 0x22
 800aec8:	185b      	adds	r3, r3, r1
 800aeca:	19db      	adds	r3, r3, r7
 800aecc:	881b      	ldrh	r3, [r3, #0]
 800aece:	18d2      	adds	r2, r2, r3
 800aed0:	2380      	movs	r3, #128	@ 0x80
 800aed2:	025b      	lsls	r3, r3, #9
 800aed4:	429a      	cmp	r2, r3
 800aed6:	d906      	bls.n	800aee6 <handle_read_write_registers+0x286>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800aed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aeda:	2102      	movs	r1, #2
 800aedc:	0018      	movs	r0, r3
 800aede:	f7fd fcb6 	bl	800884e <send_exception_msg>
 800aee2:	0003      	movs	r3, r0
 800aee4:	e15d      	b.n	800b1a2 <handle_read_write_registers+0x542>

        if ((uint32_t) write_address + (uint32_t) write_quantity > ((uint32_t) 0xFFFF) + 1)
 800aee6:	2320      	movs	r3, #32
 800aee8:	2138      	movs	r1, #56	@ 0x38
 800aeea:	185b      	adds	r3, r3, r1
 800aeec:	19db      	adds	r3, r3, r7
 800aeee:	881a      	ldrh	r2, [r3, #0]
 800aef0:	231e      	movs	r3, #30
 800aef2:	185b      	adds	r3, r3, r1
 800aef4:	19db      	adds	r3, r3, r7
 800aef6:	881b      	ldrh	r3, [r3, #0]
 800aef8:	18d2      	adds	r2, r2, r3
 800aefa:	2380      	movs	r3, #128	@ 0x80
 800aefc:	025b      	lsls	r3, r3, #9
 800aefe:	429a      	cmp	r2, r3
 800af00:	d906      	bls.n	800af10 <handle_read_write_registers+0x2b0>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800af02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af04:	2102      	movs	r1, #2
 800af06:	0018      	movs	r0, r3
 800af08:	f7fd fca1 	bl	800884e <send_exception_msg>
 800af0c:	0003      	movs	r3, r0
 800af0e:	e148      	b.n	800b1a2 <handle_read_write_registers+0x542>

        if (!nmbs->callbacks.write_multiple_registers || !nmbs->callbacks.read_holding_registers)
 800af10:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800af12:	2396      	movs	r3, #150	@ 0x96
 800af14:	005b      	lsls	r3, r3, #1
 800af16:	58d3      	ldr	r3, [r2, r3]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d005      	beq.n	800af28 <handle_read_write_registers+0x2c8>
 800af1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800af1e:	238c      	movs	r3, #140	@ 0x8c
 800af20:	005b      	lsls	r3, r3, #1
 800af22:	58d3      	ldr	r3, [r2, r3]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d106      	bne.n	800af36 <handle_read_write_registers+0x2d6>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 800af28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af2a:	2101      	movs	r1, #1
 800af2c:	0018      	movs	r0, r3
 800af2e:	f7fd fc8e 	bl	800884e <send_exception_msg>
 800af32:	0003      	movs	r3, r0
 800af34:	e135      	b.n	800b1a2 <handle_read_write_registers+0x542>

        err = nmbs->callbacks.write_multiple_registers(write_address, write_quantity, registers, nmbs->msg.unit_id,
 800af36:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800af38:	2396      	movs	r3, #150	@ 0x96
 800af3a:	005b      	lsls	r3, r3, #1
 800af3c:	58d3      	ldr	r3, [r2, r3]
 800af3e:	4698      	mov	r8, r3
 800af40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800af42:	2383      	movs	r3, #131	@ 0x83
 800af44:	005b      	lsls	r3, r3, #1
 800af46:	5cd5      	ldrb	r5, [r2, r3]
 800af48:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800af4a:	23a0      	movs	r3, #160	@ 0xa0
 800af4c:	005b      	lsls	r3, r3, #1
 800af4e:	58d2      	ldr	r2, [r2, r3]
 800af50:	2327      	movs	r3, #39	@ 0x27
 800af52:	2038      	movs	r0, #56	@ 0x38
 800af54:	181b      	adds	r3, r3, r0
 800af56:	19de      	adds	r6, r3, r7
 800af58:	6cfc      	ldr	r4, [r7, #76]	@ 0x4c
 800af5a:	211e      	movs	r1, #30
 800af5c:	1809      	adds	r1, r1, r0
 800af5e:	19cb      	adds	r3, r1, r7
 800af60:	8819      	ldrh	r1, [r3, #0]
 800af62:	2020      	movs	r0, #32
 800af64:	2338      	movs	r3, #56	@ 0x38
 800af66:	18c0      	adds	r0, r0, r3
 800af68:	19c3      	adds	r3, r0, r7
 800af6a:	8818      	ldrh	r0, [r3, #0]
 800af6c:	9200      	str	r2, [sp, #0]
 800af6e:	002b      	movs	r3, r5
 800af70:	0022      	movs	r2, r4
 800af72:	47c0      	blx	r8
 800af74:	0003      	movs	r3, r0
 800af76:	7033      	strb	r3, [r6, #0]
                                                       nmbs->callbacks.arg);
        if (err != NMBS_ERROR_NONE) {
 800af78:	2227      	movs	r2, #39	@ 0x27
 800af7a:	2138      	movs	r1, #56	@ 0x38
 800af7c:	1853      	adds	r3, r2, r1
 800af7e:	19db      	adds	r3, r3, r7
 800af80:	781b      	ldrb	r3, [r3, #0]
 800af82:	b25b      	sxtb	r3, r3
 800af84:	2b00      	cmp	r3, #0
 800af86:	d01c      	beq.n	800afc2 <handle_read_write_registers+0x362>
            if (nmbs_error_is_exception(err))
 800af88:	1853      	adds	r3, r2, r1
 800af8a:	19db      	adds	r3, r3, r7
 800af8c:	781b      	ldrb	r3, [r3, #0]
 800af8e:	b25b      	sxtb	r3, r3
 800af90:	2b00      	cmp	r3, #0
 800af92:	dd0f      	ble.n	800afb4 <handle_read_write_registers+0x354>
 800af94:	1853      	adds	r3, r2, r1
 800af96:	19db      	adds	r3, r3, r7
 800af98:	781b      	ldrb	r3, [r3, #0]
 800af9a:	b25b      	sxtb	r3, r3
 800af9c:	2b04      	cmp	r3, #4
 800af9e:	dc09      	bgt.n	800afb4 <handle_read_write_registers+0x354>
                return send_exception_msg(nmbs, err);
 800afa0:	1853      	adds	r3, r2, r1
 800afa2:	19db      	adds	r3, r3, r7
 800afa4:	781a      	ldrb	r2, [r3, #0]
 800afa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afa8:	0011      	movs	r1, r2
 800afaa:	0018      	movs	r0, r3
 800afac:	f7fd fc4f 	bl	800884e <send_exception_msg>
 800afb0:	0003      	movs	r3, r0
 800afb2:	e0f6      	b.n	800b1a2 <handle_read_write_registers+0x542>

            return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800afb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afb6:	2104      	movs	r1, #4
 800afb8:	0018      	movs	r0, r3
 800afba:	f7fd fc48 	bl	800884e <send_exception_msg>
 800afbe:	0003      	movs	r3, r0
 800afc0:	e0ef      	b.n	800b1a2 <handle_read_write_registers+0x542>
        }

        if (!nmbs->msg.broadcast) {
 800afc2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800afc4:	2385      	movs	r3, #133	@ 0x85
 800afc6:	005b      	lsls	r3, r3, #1
 800afc8:	5cd3      	ldrb	r3, [r2, r3]
 800afca:	2201      	movs	r2, #1
 800afcc:	4053      	eors	r3, r2
 800afce:	b2db      	uxtb	r3, r3
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d100      	bne.n	800afd6 <handle_read_write_registers+0x376>
 800afd4:	e0e4      	b.n	800b1a0 <handle_read_write_registers+0x540>
 800afd6:	466b      	mov	r3, sp
 800afd8:	001c      	movs	r4, r3
#if defined(__STDC_NO_VLA__) || defined(_MSC_VER)
            uint16_t regs[125];
#else
            uint16_t regs[read_quantity];
 800afda:	2022      	movs	r0, #34	@ 0x22
 800afdc:	2638      	movs	r6, #56	@ 0x38
 800afde:	1983      	adds	r3, r0, r6
 800afe0:	19db      	adds	r3, r3, r7
 800afe2:	881b      	ldrh	r3, [r3, #0]
 800afe4:	3b01      	subs	r3, #1
 800afe6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800afe8:	1983      	adds	r3, r0, r6
 800afea:	19db      	adds	r3, r3, r7
 800afec:	881b      	ldrh	r3, [r3, #0]
 800afee:	b29b      	uxth	r3, r3
 800aff0:	60bb      	str	r3, [r7, #8]
 800aff2:	2300      	movs	r3, #0
 800aff4:	60fb      	str	r3, [r7, #12]
 800aff6:	68b9      	ldr	r1, [r7, #8]
 800aff8:	68fa      	ldr	r2, [r7, #12]
 800affa:	000b      	movs	r3, r1
 800affc:	0f1b      	lsrs	r3, r3, #28
 800affe:	0015      	movs	r5, r2
 800b000:	012d      	lsls	r5, r5, #4
 800b002:	62fd      	str	r5, [r7, #44]	@ 0x2c
 800b004:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800b006:	431d      	orrs	r5, r3
 800b008:	62fd      	str	r5, [r7, #44]	@ 0x2c
 800b00a:	000b      	movs	r3, r1
 800b00c:	011b      	lsls	r3, r3, #4
 800b00e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b010:	1983      	adds	r3, r0, r6
 800b012:	19db      	adds	r3, r3, r7
 800b014:	881b      	ldrh	r3, [r3, #0]
 800b016:	b29b      	uxth	r3, r3
 800b018:	603b      	str	r3, [r7, #0]
 800b01a:	2300      	movs	r3, #0
 800b01c:	607b      	str	r3, [r7, #4]
 800b01e:	6839      	ldr	r1, [r7, #0]
 800b020:	687a      	ldr	r2, [r7, #4]
 800b022:	000b      	movs	r3, r1
 800b024:	0f1b      	lsrs	r3, r3, #28
 800b026:	0015      	movs	r5, r2
 800b028:	012d      	lsls	r5, r5, #4
 800b02a:	627d      	str	r5, [r7, #36]	@ 0x24
 800b02c:	6a7d      	ldr	r5, [r7, #36]	@ 0x24
 800b02e:	431d      	orrs	r5, r3
 800b030:	627d      	str	r5, [r7, #36]	@ 0x24
 800b032:	000b      	movs	r3, r1
 800b034:	011b      	lsls	r3, r3, #4
 800b036:	623b      	str	r3, [r7, #32]
 800b038:	0001      	movs	r1, r0
 800b03a:	0030      	movs	r0, r6
 800b03c:	180b      	adds	r3, r1, r0
 800b03e:	19db      	adds	r3, r3, r7
 800b040:	881b      	ldrh	r3, [r3, #0]
 800b042:	005b      	lsls	r3, r3, #1
 800b044:	3307      	adds	r3, #7
 800b046:	08db      	lsrs	r3, r3, #3
 800b048:	00db      	lsls	r3, r3, #3
 800b04a:	466a      	mov	r2, sp
 800b04c:	1ad3      	subs	r3, r2, r3
 800b04e:	469d      	mov	sp, r3
 800b050:	ab02      	add	r3, sp, #8
 800b052:	3301      	adds	r3, #1
 800b054:	085b      	lsrs	r3, r3, #1
 800b056:	005b      	lsls	r3, r3, #1
 800b058:	647b      	str	r3, [r7, #68]	@ 0x44
#endif
            err = nmbs->callbacks.read_holding_registers(read_address, read_quantity, regs, nmbs->msg.unit_id,
 800b05a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b05c:	238c      	movs	r3, #140	@ 0x8c
 800b05e:	005b      	lsls	r3, r3, #1
 800b060:	58d6      	ldr	r6, [r2, r3]
 800b062:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b064:	2383      	movs	r3, #131	@ 0x83
 800b066:	005b      	lsls	r3, r3, #1
 800b068:	5cd3      	ldrb	r3, [r2, r3]
 800b06a:	4698      	mov	r8, r3
 800b06c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b06e:	23a0      	movs	r3, #160	@ 0xa0
 800b070:	005b      	lsls	r3, r3, #1
 800b072:	58d3      	ldr	r3, [r2, r3]
 800b074:	2227      	movs	r2, #39	@ 0x27
 800b076:	1815      	adds	r5, r2, r0
 800b078:	19ed      	adds	r5, r5, r7
 800b07a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800b07c:	4684      	mov	ip, r0
 800b07e:	2238      	movs	r2, #56	@ 0x38
 800b080:	1888      	adds	r0, r1, r2
 800b082:	19c2      	adds	r2, r0, r7
 800b084:	8811      	ldrh	r1, [r2, #0]
 800b086:	2024      	movs	r0, #36	@ 0x24
 800b088:	2238      	movs	r2, #56	@ 0x38
 800b08a:	1880      	adds	r0, r0, r2
 800b08c:	19c2      	adds	r2, r0, r7
 800b08e:	8810      	ldrh	r0, [r2, #0]
 800b090:	9300      	str	r3, [sp, #0]
 800b092:	4643      	mov	r3, r8
 800b094:	4662      	mov	r2, ip
 800b096:	47b0      	blx	r6
 800b098:	0003      	movs	r3, r0
 800b09a:	702b      	strb	r3, [r5, #0]
                                                         nmbs->callbacks.arg);
            if (err != NMBS_ERROR_NONE) {
 800b09c:	2227      	movs	r2, #39	@ 0x27
 800b09e:	2138      	movs	r1, #56	@ 0x38
 800b0a0:	1853      	adds	r3, r2, r1
 800b0a2:	19db      	adds	r3, r3, r7
 800b0a4:	781b      	ldrb	r3, [r3, #0]
 800b0a6:	b25b      	sxtb	r3, r3
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d01c      	beq.n	800b0e6 <handle_read_write_registers+0x486>
                if (nmbs_error_is_exception(err))
 800b0ac:	1853      	adds	r3, r2, r1
 800b0ae:	19db      	adds	r3, r3, r7
 800b0b0:	781b      	ldrb	r3, [r3, #0]
 800b0b2:	b25b      	sxtb	r3, r3
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	dd0f      	ble.n	800b0d8 <handle_read_write_registers+0x478>
 800b0b8:	1853      	adds	r3, r2, r1
 800b0ba:	19db      	adds	r3, r3, r7
 800b0bc:	781b      	ldrb	r3, [r3, #0]
 800b0be:	b25b      	sxtb	r3, r3
 800b0c0:	2b04      	cmp	r3, #4
 800b0c2:	dc09      	bgt.n	800b0d8 <handle_read_write_registers+0x478>
                    return send_exception_msg(nmbs, err);
 800b0c4:	1853      	adds	r3, r2, r1
 800b0c6:	19db      	adds	r3, r3, r7
 800b0c8:	781a      	ldrb	r2, [r3, #0]
 800b0ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0cc:	0011      	movs	r1, r2
 800b0ce:	0018      	movs	r0, r3
 800b0d0:	f7fd fbbd 	bl	800884e <send_exception_msg>
 800b0d4:	0003      	movs	r3, r0
 800b0d6:	e052      	b.n	800b17e <handle_read_write_registers+0x51e>

                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800b0d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0da:	2104      	movs	r1, #4
 800b0dc:	0018      	movs	r0, r3
 800b0de:	f7fd fbb6 	bl	800884e <send_exception_msg>
 800b0e2:	0003      	movs	r3, r0
 800b0e4:	e04b      	b.n	800b17e <handle_read_write_registers+0x51e>
            }

            const uint8_t regs_bytes = read_quantity * 2;
 800b0e6:	2322      	movs	r3, #34	@ 0x22
 800b0e8:	2638      	movs	r6, #56	@ 0x38
 800b0ea:	199b      	adds	r3, r3, r6
 800b0ec:	19db      	adds	r3, r3, r7
 800b0ee:	881b      	ldrh	r3, [r3, #0]
 800b0f0:	b2db      	uxtb	r3, r3
 800b0f2:	250b      	movs	r5, #11
 800b0f4:	19aa      	adds	r2, r5, r6
 800b0f6:	19d2      	adds	r2, r2, r7
 800b0f8:	18db      	adds	r3, r3, r3
 800b0fa:	7013      	strb	r3, [r2, #0]
            put_res_header(nmbs, 1 + regs_bytes);
 800b0fc:	19ab      	adds	r3, r5, r6
 800b0fe:	19db      	adds	r3, r3, r7
 800b100:	781b      	ldrb	r3, [r3, #0]
 800b102:	b29b      	uxth	r3, r3
 800b104:	3301      	adds	r3, #1
 800b106:	b29a      	uxth	r2, r3
 800b108:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b10a:	0011      	movs	r1, r2
 800b10c:	0018      	movs	r0, r3
 800b10e:	f7fd fb8c 	bl	800882a <put_res_header>

            put_1(nmbs, regs_bytes);
 800b112:	19ab      	adds	r3, r5, r6
 800b114:	19db      	adds	r3, r3, r7
 800b116:	781a      	ldrb	r2, [r3, #0]
 800b118:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b11a:	0011      	movs	r1, r2
 800b11c:	0018      	movs	r0, r3
 800b11e:	f7fc fe37 	bl	8007d90 <put_1>

            NMBS_DEBUG_PRINT("b %d\t", regs_bytes);

            NMBS_DEBUG_PRINT("regs ");
            for (int i = 0; i < read_quantity; i++) {
 800b122:	2300      	movs	r3, #0
 800b124:	663b      	str	r3, [r7, #96]	@ 0x60
 800b126:	e00b      	b.n	800b140 <handle_read_write_registers+0x4e0>
                put_2(nmbs, regs[i]);
 800b128:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b12a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b12c:	0052      	lsls	r2, r2, #1
 800b12e:	5ad2      	ldrh	r2, [r2, r3]
 800b130:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b132:	0011      	movs	r1, r2
 800b134:	0018      	movs	r0, r3
 800b136:	f7fc fe9d 	bl	8007e74 <put_2>
            for (int i = 0; i < read_quantity; i++) {
 800b13a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b13c:	3301      	adds	r3, #1
 800b13e:	663b      	str	r3, [r7, #96]	@ 0x60
 800b140:	2322      	movs	r3, #34	@ 0x22
 800b142:	2138      	movs	r1, #56	@ 0x38
 800b144:	185b      	adds	r3, r3, r1
 800b146:	19db      	adds	r3, r3, r7
 800b148:	881b      	ldrh	r3, [r3, #0]
 800b14a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b14c:	429a      	cmp	r2, r3
 800b14e:	dbeb      	blt.n	800b128 <handle_read_write_registers+0x4c8>
                NMBS_DEBUG_PRINT("%d ", regs[i]);
            }

            err = send_msg(nmbs);
 800b150:	2627      	movs	r6, #39	@ 0x27
 800b152:	1873      	adds	r3, r6, r1
 800b154:	19dd      	adds	r5, r3, r7
 800b156:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b158:	0018      	movs	r0, r3
 800b15a:	f7fd fae8 	bl	800872e <send_msg>
 800b15e:	0003      	movs	r3, r0
 800b160:	702b      	strb	r3, [r5, #0]
            if (err != NMBS_ERROR_NONE)
 800b162:	2238      	movs	r2, #56	@ 0x38
 800b164:	18b3      	adds	r3, r6, r2
 800b166:	19db      	adds	r3, r3, r7
 800b168:	781b      	ldrb	r3, [r3, #0]
 800b16a:	b25b      	sxtb	r3, r3
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d004      	beq.n	800b17a <handle_read_write_registers+0x51a>
                return err;
 800b170:	18b3      	adds	r3, r6, r2
 800b172:	19db      	adds	r3, r3, r7
 800b174:	781b      	ldrb	r3, [r3, #0]
 800b176:	b25b      	sxtb	r3, r3
 800b178:	e001      	b.n	800b17e <handle_read_write_registers+0x51e>
 800b17a:	46a5      	mov	sp, r4
 800b17c:	e010      	b.n	800b1a0 <handle_read_write_registers+0x540>
                    return send_exception_msg(nmbs, err);
 800b17e:	46a5      	mov	sp, r4
 800b180:	e00f      	b.n	800b1a2 <handle_read_write_registers+0x542>
        }
    }
    else {
        return recv_write_multiple_registers_res(nmbs, write_address, write_quantity);
 800b182:	231e      	movs	r3, #30
 800b184:	2138      	movs	r1, #56	@ 0x38
 800b186:	185b      	adds	r3, r3, r1
 800b188:	19db      	adds	r3, r3, r7
 800b18a:	881a      	ldrh	r2, [r3, #0]
 800b18c:	2320      	movs	r3, #32
 800b18e:	185b      	adds	r3, r3, r1
 800b190:	19db      	adds	r3, r3, r7
 800b192:	8819      	ldrh	r1, [r3, #0]
 800b194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b196:	0018      	movs	r0, r3
 800b198:	f7fd fe81 	bl	8008e9e <recv_write_multiple_registers_res>
 800b19c:	0003      	movs	r3, r0
 800b19e:	e000      	b.n	800b1a2 <handle_read_write_registers+0x542>
    }

    return NMBS_ERROR_NONE;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	46cd      	mov	sp, r9
}
 800b1a4:	0018      	movs	r0, r3
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	b01b      	add	sp, #108	@ 0x6c
 800b1aa:	bcc0      	pop	{r6, r7}
 800b1ac:	46b9      	mov	r9, r7
 800b1ae:	46b0      	mov	r8, r6
 800b1b0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b1b2 <handle_read_device_identification>:
#endif

#ifndef NMBS_SERVER_READ_DEVICE_IDENTIFICATION_DISABLED
static nmbs_error handle_read_device_identification(nmbs_t* nmbs) {
 800b1b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1b4:	b0b5      	sub	sp, #212	@ 0xd4
 800b1b6:	af04      	add	r7, sp, #16
 800b1b8:	6078      	str	r0, [r7, #4]
    nmbs_error err = recv(nmbs, 3);
 800b1ba:	25b5      	movs	r5, #181	@ 0xb5
 800b1bc:	197c      	adds	r4, r7, r5
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	2103      	movs	r1, #3
 800b1c2:	0018      	movs	r0, r3
 800b1c4:	f7fc ff6f 	bl	80080a6 <recv>
 800b1c8:	0003      	movs	r3, r0
 800b1ca:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 800b1cc:	197b      	adds	r3, r7, r5
 800b1ce:	781b      	ldrb	r3, [r3, #0]
 800b1d0:	b25b      	sxtb	r3, r3
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d003      	beq.n	800b1de <handle_read_device_identification+0x2c>
        return err;
 800b1d6:	197b      	adds	r3, r7, r5
 800b1d8:	781b      	ldrb	r3, [r3, #0]
 800b1da:	b25b      	sxtb	r3, r3
 800b1dc:	e2cc      	b.n	800b778 <handle_read_device_identification+0x5c6>

    const uint8_t mei_type = get_1(nmbs);
 800b1de:	23b4      	movs	r3, #180	@ 0xb4
 800b1e0:	18fc      	adds	r4, r7, r3
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	0018      	movs	r0, r3
 800b1e6:	f7fc fdb5 	bl	8007d54 <get_1>
 800b1ea:	0003      	movs	r3, r0
 800b1ec:	7023      	strb	r3, [r4, #0]
    const uint8_t read_device_id_code = get_1(nmbs);
 800b1ee:	23b3      	movs	r3, #179	@ 0xb3
 800b1f0:	18fc      	adds	r4, r7, r3
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	0018      	movs	r0, r3
 800b1f6:	f7fc fdad 	bl	8007d54 <get_1>
 800b1fa:	0003      	movs	r3, r0
 800b1fc:	7023      	strb	r3, [r4, #0]
    const uint8_t object_id = get_1(nmbs);
 800b1fe:	23b2      	movs	r3, #178	@ 0xb2
 800b200:	18fc      	adds	r4, r7, r3
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	0018      	movs	r0, r3
 800b206:	f7fc fda5 	bl	8007d54 <get_1>
 800b20a:	0003      	movs	r3, r0
 800b20c:	7023      	strb	r3, [r4, #0]

    NMBS_DEBUG_PRINT("c %d\to %d", read_device_id_code, object_id);

    err = recv_msg_footer(nmbs);
 800b20e:	25b5      	movs	r5, #181	@ 0xb5
 800b210:	197c      	adds	r4, r7, r5
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	0018      	movs	r0, r3
 800b216:	f7fd f8db 	bl	80083d0 <recv_msg_footer>
 800b21a:	0003      	movs	r3, r0
 800b21c:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE)
 800b21e:	197b      	adds	r3, r7, r5
 800b220:	781b      	ldrb	r3, [r3, #0]
 800b222:	b25b      	sxtb	r3, r3
 800b224:	2b00      	cmp	r3, #0
 800b226:	d003      	beq.n	800b230 <handle_read_device_identification+0x7e>
        return err;
 800b228:	197b      	adds	r3, r7, r5
 800b22a:	781b      	ldrb	r3, [r3, #0]
 800b22c:	b25b      	sxtb	r3, r3
 800b22e:	e2a3      	b.n	800b778 <handle_read_device_identification+0x5c6>

    if (!nmbs->msg.ignored) {
 800b230:	687a      	ldr	r2, [r7, #4]
 800b232:	230c      	movs	r3, #12
 800b234:	33ff      	adds	r3, #255	@ 0xff
 800b236:	5cd3      	ldrb	r3, [r2, r3]
 800b238:	2201      	movs	r2, #1
 800b23a:	4053      	eors	r3, r2
 800b23c:	b2db      	uxtb	r3, r3
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d100      	bne.n	800b244 <handle_read_device_identification+0x92>
 800b242:	e288      	b.n	800b756 <handle_read_device_identification+0x5a4>
        if (!nmbs->callbacks.read_device_identification_map || !nmbs->callbacks.read_device_identification)
 800b244:	687a      	ldr	r2, [r7, #4]
 800b246:	239e      	movs	r3, #158	@ 0x9e
 800b248:	005b      	lsls	r3, r3, #1
 800b24a:	58d3      	ldr	r3, [r2, r3]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d005      	beq.n	800b25c <handle_read_device_identification+0xaa>
 800b250:	687a      	ldr	r2, [r7, #4]
 800b252:	239c      	movs	r3, #156	@ 0x9c
 800b254:	005b      	lsls	r3, r3, #1
 800b256:	58d3      	ldr	r3, [r2, r3]
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d106      	bne.n	800b26a <handle_read_device_identification+0xb8>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2101      	movs	r1, #1
 800b260:	0018      	movs	r0, r3
 800b262:	f7fd faf4 	bl	800884e <send_exception_msg>
 800b266:	0003      	movs	r3, r0
 800b268:	e286      	b.n	800b778 <handle_read_device_identification+0x5c6>

        if (mei_type != 0x0E)
 800b26a:	23b4      	movs	r3, #180	@ 0xb4
 800b26c:	18fb      	adds	r3, r7, r3
 800b26e:	781b      	ldrb	r3, [r3, #0]
 800b270:	2b0e      	cmp	r3, #14
 800b272:	d006      	beq.n	800b282 <handle_read_device_identification+0xd0>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2101      	movs	r1, #1
 800b278:	0018      	movs	r0, r3
 800b27a:	f7fd fae8 	bl	800884e <send_exception_msg>
 800b27e:	0003      	movs	r3, r0
 800b280:	e27a      	b.n	800b778 <handle_read_device_identification+0x5c6>

        if (read_device_id_code < 1 || read_device_id_code > 4)
 800b282:	22b3      	movs	r2, #179	@ 0xb3
 800b284:	18bb      	adds	r3, r7, r2
 800b286:	781b      	ldrb	r3, [r3, #0]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d003      	beq.n	800b294 <handle_read_device_identification+0xe2>
 800b28c:	18bb      	adds	r3, r7, r2
 800b28e:	781b      	ldrb	r3, [r3, #0]
 800b290:	2b04      	cmp	r3, #4
 800b292:	d906      	bls.n	800b2a2 <handle_read_device_identification+0xf0>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	2103      	movs	r1, #3
 800b298:	0018      	movs	r0, r3
 800b29a:	f7fd fad8 	bl	800884e <send_exception_msg>
 800b29e:	0003      	movs	r3, r0
 800b2a0:	e26a      	b.n	800b778 <handle_read_device_identification+0x5c6>

        if (object_id > 6 && object_id < 0x80)
 800b2a2:	22b2      	movs	r2, #178	@ 0xb2
 800b2a4:	18bb      	adds	r3, r7, r2
 800b2a6:	781b      	ldrb	r3, [r3, #0]
 800b2a8:	2b06      	cmp	r3, #6
 800b2aa:	d90b      	bls.n	800b2c4 <handle_read_device_identification+0x112>
 800b2ac:	18bb      	adds	r3, r7, r2
 800b2ae:	781b      	ldrb	r3, [r3, #0]
 800b2b0:	b25b      	sxtb	r3, r3
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	db06      	blt.n	800b2c4 <handle_read_device_identification+0x112>
            return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	2102      	movs	r1, #2
 800b2ba:	0018      	movs	r0, r3
 800b2bc:	f7fd fac7 	bl	800884e <send_exception_msg>
 800b2c0:	0003      	movs	r3, r0
 800b2c2:	e259      	b.n	800b778 <handle_read_device_identification+0x5c6>

        if (!nmbs->msg.broadcast) {
 800b2c4:	687a      	ldr	r2, [r7, #4]
 800b2c6:	2385      	movs	r3, #133	@ 0x85
 800b2c8:	005b      	lsls	r3, r3, #1
 800b2ca:	5cd3      	ldrb	r3, [r2, r3]
 800b2cc:	2201      	movs	r2, #1
 800b2ce:	4053      	eors	r3, r2
 800b2d0:	b2db      	uxtb	r3, r3
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d100      	bne.n	800b2d8 <handle_read_device_identification+0x126>
 800b2d6:	e24e      	b.n	800b776 <handle_read_device_identification+0x5c4>
            char str[NMBS_DEVICE_IDENTIFICATION_STRING_LENGTH];

            nmbs_bitfield_256 map;
            nmbs_bitfield_reset(map);
 800b2d8:	2608      	movs	r6, #8
 800b2da:	19bb      	adds	r3, r7, r6
 800b2dc:	2220      	movs	r2, #32
 800b2de:	2100      	movs	r1, #0
 800b2e0:	0018      	movs	r0, r3
 800b2e2:	f001 fa57 	bl	800c794 <memset>

            err = nmbs->callbacks.read_device_identification_map(map);
 800b2e6:	687a      	ldr	r2, [r7, #4]
 800b2e8:	239e      	movs	r3, #158	@ 0x9e
 800b2ea:	005b      	lsls	r3, r3, #1
 800b2ec:	58d3      	ldr	r3, [r2, r3]
 800b2ee:	25b5      	movs	r5, #181	@ 0xb5
 800b2f0:	197c      	adds	r4, r7, r5
 800b2f2:	19ba      	adds	r2, r7, r6
 800b2f4:	0010      	movs	r0, r2
 800b2f6:	4798      	blx	r3
 800b2f8:	0003      	movs	r3, r0
 800b2fa:	7023      	strb	r3, [r4, #0]
            if (err != NMBS_ERROR_NONE) {
 800b2fc:	197b      	adds	r3, r7, r5
 800b2fe:	781b      	ldrb	r3, [r3, #0]
 800b300:	b25b      	sxtb	r3, r3
 800b302:	2b00      	cmp	r3, #0
 800b304:	d019      	beq.n	800b33a <handle_read_device_identification+0x188>
                if (nmbs_error_is_exception(err))
 800b306:	197b      	adds	r3, r7, r5
 800b308:	781b      	ldrb	r3, [r3, #0]
 800b30a:	b25b      	sxtb	r3, r3
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	dd0d      	ble.n	800b32c <handle_read_device_identification+0x17a>
 800b310:	197b      	adds	r3, r7, r5
 800b312:	781b      	ldrb	r3, [r3, #0]
 800b314:	b25b      	sxtb	r3, r3
 800b316:	2b04      	cmp	r3, #4
 800b318:	dc08      	bgt.n	800b32c <handle_read_device_identification+0x17a>
                    return send_exception_msg(nmbs, err);
 800b31a:	197b      	adds	r3, r7, r5
 800b31c:	781a      	ldrb	r2, [r3, #0]
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	0011      	movs	r1, r2
 800b322:	0018      	movs	r0, r3
 800b324:	f7fd fa93 	bl	800884e <send_exception_msg>
 800b328:	0003      	movs	r3, r0
 800b32a:	e225      	b.n	800b778 <handle_read_device_identification+0x5c6>

                return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2104      	movs	r1, #4
 800b330:	0018      	movs	r0, r3
 800b332:	f7fd fa8c 	bl	800884e <send_exception_msg>
 800b336:	0003      	movs	r3, r0
 800b338:	e21e      	b.n	800b778 <handle_read_device_identification+0x5c6>
            }

            put_res_header(nmbs, 0);    // Length will be set later
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2100      	movs	r1, #0
 800b33e:	0018      	movs	r0, r3
 800b340:	f7fd fa73 	bl	800882a <put_res_header>
            put_1(nmbs, 0x0E);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	210e      	movs	r1, #14
 800b348:	0018      	movs	r0, r3
 800b34a:	f7fc fd21 	bl	8007d90 <put_1>
            put_1(nmbs, read_device_id_code);
 800b34e:	24b3      	movs	r4, #179	@ 0xb3
 800b350:	193b      	adds	r3, r7, r4
 800b352:	781a      	ldrb	r2, [r3, #0]
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	0011      	movs	r1, r2
 800b358:	0018      	movs	r0, r3
 800b35a:	f7fc fd19 	bl	8007d90 <put_1>
            put_1(nmbs, 0x83);
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	2183      	movs	r1, #131	@ 0x83
 800b362:	0018      	movs	r0, r3
 800b364:	f7fc fd14 	bl	8007d90 <put_1>

            if (read_device_id_code == 4) {
 800b368:	193b      	adds	r3, r7, r4
 800b36a:	781b      	ldrb	r3, [r3, #0]
 800b36c:	2b04      	cmp	r3, #4
 800b36e:	d000      	beq.n	800b372 <handle_read_device_identification+0x1c0>
 800b370:	e08a      	b.n	800b488 <handle_read_device_identification+0x2d6>
                if (!nmbs_bitfield_read(map, object_id))
 800b372:	20b2      	movs	r0, #178	@ 0xb2
 800b374:	183b      	adds	r3, r7, r0
 800b376:	781b      	ldrb	r3, [r3, #0]
 800b378:	08db      	lsrs	r3, r3, #3
 800b37a:	b2db      	uxtb	r3, r3
 800b37c:	001a      	movs	r2, r3
 800b37e:	2308      	movs	r3, #8
 800b380:	18fb      	adds	r3, r7, r3
 800b382:	5c9b      	ldrb	r3, [r3, r2]
 800b384:	0019      	movs	r1, r3
 800b386:	183b      	adds	r3, r7, r0
 800b388:	781b      	ldrb	r3, [r3, #0]
 800b38a:	2207      	movs	r2, #7
 800b38c:	4013      	ands	r3, r2
 800b38e:	4119      	asrs	r1, r3
 800b390:	000b      	movs	r3, r1
 800b392:	2201      	movs	r2, #1
 800b394:	4013      	ands	r3, r2
 800b396:	d106      	bne.n	800b3a6 <handle_read_device_identification+0x1f4>
                    return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2102      	movs	r1, #2
 800b39c:	0018      	movs	r0, r3
 800b39e:	f7fd fa56 	bl	800884e <send_exception_msg>
 800b3a2:	0003      	movs	r3, r0
 800b3a4:	e1e8      	b.n	800b778 <handle_read_device_identification+0x5c6>

                put_1(nmbs, 0);    // More follows
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2100      	movs	r1, #0
 800b3aa:	0018      	movs	r0, r3
 800b3ac:	f7fc fcf0 	bl	8007d90 <put_1>
                put_1(nmbs, 0);    // Next Object Id
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2100      	movs	r1, #0
 800b3b4:	0018      	movs	r0, r3
 800b3b6:	f7fc fceb 	bl	8007d90 <put_1>
                put_1(nmbs, 1);    // Number of objects
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	2101      	movs	r1, #1
 800b3be:	0018      	movs	r0, r3
 800b3c0:	f7fc fce6 	bl	8007d90 <put_1>

                str[0] = 0;
 800b3c4:	2128      	movs	r1, #40	@ 0x28
 800b3c6:	187b      	adds	r3, r7, r1
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	701a      	strb	r2, [r3, #0]
                err = nmbs->callbacks.read_device_identification(object_id, str);
 800b3cc:	687a      	ldr	r2, [r7, #4]
 800b3ce:	239c      	movs	r3, #156	@ 0x9c
 800b3d0:	005b      	lsls	r3, r3, #1
 800b3d2:	58d3      	ldr	r3, [r2, r3]
 800b3d4:	25b5      	movs	r5, #181	@ 0xb5
 800b3d6:	197c      	adds	r4, r7, r5
 800b3d8:	1879      	adds	r1, r7, r1
 800b3da:	22b2      	movs	r2, #178	@ 0xb2
 800b3dc:	18ba      	adds	r2, r7, r2
 800b3de:	7812      	ldrb	r2, [r2, #0]
 800b3e0:	0010      	movs	r0, r2
 800b3e2:	4798      	blx	r3
 800b3e4:	0003      	movs	r3, r0
 800b3e6:	7023      	strb	r3, [r4, #0]
                if (err != NMBS_ERROR_NONE) {
 800b3e8:	197b      	adds	r3, r7, r5
 800b3ea:	781b      	ldrb	r3, [r3, #0]
 800b3ec:	b25b      	sxtb	r3, r3
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d019      	beq.n	800b426 <handle_read_device_identification+0x274>
                    if (nmbs_error_is_exception(err))
 800b3f2:	197b      	adds	r3, r7, r5
 800b3f4:	781b      	ldrb	r3, [r3, #0]
 800b3f6:	b25b      	sxtb	r3, r3
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	dd0d      	ble.n	800b418 <handle_read_device_identification+0x266>
 800b3fc:	197b      	adds	r3, r7, r5
 800b3fe:	781b      	ldrb	r3, [r3, #0]
 800b400:	b25b      	sxtb	r3, r3
 800b402:	2b04      	cmp	r3, #4
 800b404:	dc08      	bgt.n	800b418 <handle_read_device_identification+0x266>
                        return send_exception_msg(nmbs, err);
 800b406:	197b      	adds	r3, r7, r5
 800b408:	781a      	ldrb	r2, [r3, #0]
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	0011      	movs	r1, r2
 800b40e:	0018      	movs	r0, r3
 800b410:	f7fd fa1d 	bl	800884e <send_exception_msg>
 800b414:	0003      	movs	r3, r0
 800b416:	e1af      	b.n	800b778 <handle_read_device_identification+0x5c6>

                    return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2104      	movs	r1, #4
 800b41c:	0018      	movs	r0, r3
 800b41e:	f7fd fa16 	bl	800884e <send_exception_msg>
 800b422:	0003      	movs	r3, r0
 800b424:	e1a8      	b.n	800b778 <handle_read_device_identification+0x5c6>
                }

                const size_t str_len = strlen(str);
 800b426:	2528      	movs	r5, #40	@ 0x28
 800b428:	197b      	adds	r3, r7, r5
 800b42a:	0018      	movs	r0, r3
 800b42c:	f7f4 fe68 	bl	8000100 <strlen>
 800b430:	0003      	movs	r3, r0
 800b432:	24a8      	movs	r4, #168	@ 0xa8
 800b434:	193a      	adds	r2, r7, r4
 800b436:	6013      	str	r3, [r2, #0]

                put_1(nmbs, object_id);    // Object id
 800b438:	23b2      	movs	r3, #178	@ 0xb2
 800b43a:	18fb      	adds	r3, r7, r3
 800b43c:	781a      	ldrb	r2, [r3, #0]
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	0011      	movs	r1, r2
 800b442:	0018      	movs	r0, r3
 800b444:	f7fc fca4 	bl	8007d90 <put_1>
                put_1(nmbs, str_len);      // Object length
 800b448:	193b      	adds	r3, r7, r4
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	b2da      	uxtb	r2, r3
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	0011      	movs	r1, r2
 800b452:	0018      	movs	r0, r3
 800b454:	f7fc fc9c 	bl	8007d90 <put_1>
                put_n(nmbs, (uint8_t*) str, str_len);
 800b458:	193b      	adds	r3, r7, r4
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	b2da      	uxtb	r2, r3
 800b45e:	1979      	adds	r1, r7, r5
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	0018      	movs	r0, r3
 800b464:	f7fc fd87 	bl	8007f76 <put_n>

                set_msg_header_size(nmbs, 6 + 2 + str_len);
 800b468:	193b      	adds	r3, r7, r4
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	b29b      	uxth	r3, r3
 800b46e:	3308      	adds	r3, #8
 800b470:	b29a      	uxth	r2, r3
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	0011      	movs	r1, r2
 800b476:	0018      	movs	r0, r3
 800b478:	f7fd f93c 	bl	80086f4 <set_msg_header_size>

                return send_msg(nmbs);
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	0018      	movs	r0, r3
 800b480:	f7fd f955 	bl	800872e <send_msg>
 800b484:	0003      	movs	r3, r0
 800b486:	e177      	b.n	800b778 <handle_read_device_identification+0x5c6>
            }

            const uint8_t more_follows_idx = nmbs->msg.buf_idx;
 800b488:	687a      	ldr	r2, [r7, #4]
 800b48a:	2382      	movs	r3, #130	@ 0x82
 800b48c:	005b      	lsls	r3, r3, #1
 800b48e:	5ad2      	ldrh	r2, [r2, r3]
 800b490:	23b1      	movs	r3, #177	@ 0xb1
 800b492:	18fb      	adds	r3, r7, r3
 800b494:	701a      	strb	r2, [r3, #0]
            put_1(nmbs, 0);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2100      	movs	r1, #0
 800b49a:	0018      	movs	r0, r3
 800b49c:	f7fc fc78 	bl	8007d90 <put_1>
            const uint8_t next_object_id_idx = nmbs->msg.buf_idx;
 800b4a0:	687a      	ldr	r2, [r7, #4]
 800b4a2:	2382      	movs	r3, #130	@ 0x82
 800b4a4:	005b      	lsls	r3, r3, #1
 800b4a6:	5ad2      	ldrh	r2, [r2, r3]
 800b4a8:	23b0      	movs	r3, #176	@ 0xb0
 800b4aa:	18fb      	adds	r3, r7, r3
 800b4ac:	701a      	strb	r2, [r3, #0]
            put_1(nmbs, 0);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	2100      	movs	r1, #0
 800b4b2:	0018      	movs	r0, r3
 800b4b4:	f7fc fc6c 	bl	8007d90 <put_1>
            const uint8_t number_of_objects_idx = nmbs->msg.buf_idx;
 800b4b8:	687a      	ldr	r2, [r7, #4]
 800b4ba:	2382      	movs	r3, #130	@ 0x82
 800b4bc:	005b      	lsls	r3, r3, #1
 800b4be:	5ad2      	ldrh	r2, [r2, r3]
 800b4c0:	23af      	movs	r3, #175	@ 0xaf
 800b4c2:	18fb      	adds	r3, r7, r3
 800b4c4:	701a      	strb	r2, [r3, #0]
            put_1(nmbs, 0);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	2100      	movs	r1, #0
 800b4ca:	0018      	movs	r0, r3
 800b4cc:	f7fc fc60 	bl	8007d90 <put_1>

            int16_t res_size_left = 253 - 7;
 800b4d0:	23be      	movs	r3, #190	@ 0xbe
 800b4d2:	18fb      	adds	r3, r7, r3
 800b4d4:	22f6      	movs	r2, #246	@ 0xf6
 800b4d6:	801a      	strh	r2, [r3, #0]

            uint8_t last_id = 0;
 800b4d8:	23bd      	movs	r3, #189	@ 0xbd
 800b4da:	18fb      	adds	r3, r7, r3
 800b4dc:	2200      	movs	r2, #0
 800b4de:	701a      	strb	r2, [r3, #0]
            uint8_t msg_size = 6;
 800b4e0:	23bc      	movs	r3, #188	@ 0xbc
 800b4e2:	18fb      	adds	r3, r7, r3
 800b4e4:	2206      	movs	r2, #6
 800b4e6:	701a      	strb	r2, [r3, #0]
            uint8_t res_more_follows = 0;
 800b4e8:	23bb      	movs	r3, #187	@ 0xbb
 800b4ea:	18fb      	adds	r3, r7, r3
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	701a      	strb	r2, [r3, #0]
            uint8_t res_next_object_id = 0;
 800b4f0:	23ba      	movs	r3, #186	@ 0xba
 800b4f2:	18fb      	adds	r3, r7, r3
 800b4f4:	2200      	movs	r2, #0
 800b4f6:	701a      	strb	r2, [r3, #0]
            uint8_t res_number_of_objects = 0;
 800b4f8:	23b9      	movs	r3, #185	@ 0xb9
 800b4fa:	18fb      	adds	r3, r7, r3
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	701a      	strb	r2, [r3, #0]

            switch (read_device_id_code) {
 800b500:	23b3      	movs	r3, #179	@ 0xb3
 800b502:	18fb      	adds	r3, r7, r3
 800b504:	781b      	ldrb	r3, [r3, #0]
 800b506:	2b03      	cmp	r3, #3
 800b508:	d02b      	beq.n	800b562 <handle_read_device_identification+0x3b0>
 800b50a:	dc3c      	bgt.n	800b586 <handle_read_device_identification+0x3d4>
 800b50c:	2b01      	cmp	r3, #1
 800b50e:	d002      	beq.n	800b516 <handle_read_device_identification+0x364>
 800b510:	2b02      	cmp	r3, #2
 800b512:	d011      	beq.n	800b538 <handle_read_device_identification+0x386>
                        return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
                    last_id = 0xFF;
                    break;
                default:
                    // Unreachable
                    break;
 800b514:	e037      	b.n	800b586 <handle_read_device_identification+0x3d4>
                    if (object_id > 0x02)
 800b516:	23b2      	movs	r3, #178	@ 0xb2
 800b518:	18fb      	adds	r3, r7, r3
 800b51a:	781b      	ldrb	r3, [r3, #0]
 800b51c:	2b02      	cmp	r3, #2
 800b51e:	d906      	bls.n	800b52e <handle_read_device_identification+0x37c>
                        return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	2102      	movs	r1, #2
 800b524:	0018      	movs	r0, r3
 800b526:	f7fd f992 	bl	800884e <send_exception_msg>
 800b52a:	0003      	movs	r3, r0
 800b52c:	e124      	b.n	800b778 <handle_read_device_identification+0x5c6>
                    last_id = 0x02;
 800b52e:	23bd      	movs	r3, #189	@ 0xbd
 800b530:	18fb      	adds	r3, r7, r3
 800b532:	2202      	movs	r2, #2
 800b534:	701a      	strb	r2, [r3, #0]
                    break;
 800b536:	e027      	b.n	800b588 <handle_read_device_identification+0x3d6>
                    if (object_id < 0x03 || object_id > 0x06)
 800b538:	22b2      	movs	r2, #178	@ 0xb2
 800b53a:	18bb      	adds	r3, r7, r2
 800b53c:	781b      	ldrb	r3, [r3, #0]
 800b53e:	2b02      	cmp	r3, #2
 800b540:	d903      	bls.n	800b54a <handle_read_device_identification+0x398>
 800b542:	18bb      	adds	r3, r7, r2
 800b544:	781b      	ldrb	r3, [r3, #0]
 800b546:	2b06      	cmp	r3, #6
 800b548:	d906      	bls.n	800b558 <handle_read_device_identification+0x3a6>
                        return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2102      	movs	r1, #2
 800b54e:	0018      	movs	r0, r3
 800b550:	f7fd f97d 	bl	800884e <send_exception_msg>
 800b554:	0003      	movs	r3, r0
 800b556:	e10f      	b.n	800b778 <handle_read_device_identification+0x5c6>
                    last_id = 0x06;
 800b558:	23bd      	movs	r3, #189	@ 0xbd
 800b55a:	18fb      	adds	r3, r7, r3
 800b55c:	2206      	movs	r2, #6
 800b55e:	701a      	strb	r2, [r3, #0]
                    break;
 800b560:	e012      	b.n	800b588 <handle_read_device_identification+0x3d6>
                    if (object_id < 0x80)
 800b562:	23b2      	movs	r3, #178	@ 0xb2
 800b564:	18fb      	adds	r3, r7, r3
 800b566:	781b      	ldrb	r3, [r3, #0]
 800b568:	b25b      	sxtb	r3, r3
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	db06      	blt.n	800b57c <handle_read_device_identification+0x3ca>
                        return send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2102      	movs	r1, #2
 800b572:	0018      	movs	r0, r3
 800b574:	f7fd f96b 	bl	800884e <send_exception_msg>
 800b578:	0003      	movs	r3, r0
 800b57a:	e0fd      	b.n	800b778 <handle_read_device_identification+0x5c6>
                    last_id = 0xFF;
 800b57c:	23bd      	movs	r3, #189	@ 0xbd
 800b57e:	18fb      	adds	r3, r7, r3
 800b580:	22ff      	movs	r2, #255	@ 0xff
 800b582:	701a      	strb	r2, [r3, #0]
                    break;
 800b584:	e000      	b.n	800b588 <handle_read_device_identification+0x3d6>
                    break;
 800b586:	46c0      	nop			@ (mov r8, r8)
            }

            for (uint16_t id = object_id; id <= last_id; id++) {
 800b588:	23b6      	movs	r3, #182	@ 0xb6
 800b58a:	18fb      	adds	r3, r7, r3
 800b58c:	22b2      	movs	r2, #178	@ 0xb2
 800b58e:	18ba      	adds	r2, r7, r2
 800b590:	7812      	ldrb	r2, [r2, #0]
 800b592:	801a      	strh	r2, [r3, #0]
 800b594:	e0a8      	b.n	800b6e8 <handle_read_device_identification+0x536>
                if (!nmbs_bitfield_read(map, id)) {
 800b596:	20b6      	movs	r0, #182	@ 0xb6
 800b598:	183b      	adds	r3, r7, r0
 800b59a:	881b      	ldrh	r3, [r3, #0]
 800b59c:	08db      	lsrs	r3, r3, #3
 800b59e:	b29b      	uxth	r3, r3
 800b5a0:	001a      	movs	r2, r3
 800b5a2:	2308      	movs	r3, #8
 800b5a4:	18fb      	adds	r3, r7, r3
 800b5a6:	5c9b      	ldrb	r3, [r3, r2]
 800b5a8:	0019      	movs	r1, r3
 800b5aa:	183b      	adds	r3, r7, r0
 800b5ac:	881b      	ldrh	r3, [r3, #0]
 800b5ae:	2207      	movs	r2, #7
 800b5b0:	4013      	ands	r3, r2
 800b5b2:	4119      	asrs	r1, r3
 800b5b4:	000b      	movs	r3, r1
 800b5b6:	2201      	movs	r2, #1
 800b5b8:	4013      	ands	r3, r2
 800b5ba:	d10b      	bne.n	800b5d4 <handle_read_device_identification+0x422>
                    if (id < 0x03)
 800b5bc:	183b      	adds	r3, r7, r0
 800b5be:	881b      	ldrh	r3, [r3, #0]
 800b5c0:	2b02      	cmp	r3, #2
 800b5c2:	d900      	bls.n	800b5c6 <handle_read_device_identification+0x414>
 800b5c4:	e089      	b.n	800b6da <handle_read_device_identification+0x528>
                        return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2104      	movs	r1, #4
 800b5ca:	0018      	movs	r0, r3
 800b5cc:	f7fd f93f 	bl	800884e <send_exception_msg>
 800b5d0:	0003      	movs	r3, r0
 800b5d2:	e0d1      	b.n	800b778 <handle_read_device_identification+0x5c6>
                    continue;
                }

                str[0] = 0;
 800b5d4:	2128      	movs	r1, #40	@ 0x28
 800b5d6:	187b      	adds	r3, r7, r1
 800b5d8:	2200      	movs	r2, #0
 800b5da:	701a      	strb	r2, [r3, #0]
                err = nmbs->callbacks.read_device_identification((uint8_t) id, str);
 800b5dc:	687a      	ldr	r2, [r7, #4]
 800b5de:	239c      	movs	r3, #156	@ 0x9c
 800b5e0:	005b      	lsls	r3, r3, #1
 800b5e2:	58d3      	ldr	r3, [r2, r3]
 800b5e4:	22b6      	movs	r2, #182	@ 0xb6
 800b5e6:	18ba      	adds	r2, r7, r2
 800b5e8:	8812      	ldrh	r2, [r2, #0]
 800b5ea:	b2d2      	uxtb	r2, r2
 800b5ec:	25b5      	movs	r5, #181	@ 0xb5
 800b5ee:	197c      	adds	r4, r7, r5
 800b5f0:	1879      	adds	r1, r7, r1
 800b5f2:	0010      	movs	r0, r2
 800b5f4:	4798      	blx	r3
 800b5f6:	0003      	movs	r3, r0
 800b5f8:	7023      	strb	r3, [r4, #0]
                if (err != NMBS_ERROR_NONE) {
 800b5fa:	197b      	adds	r3, r7, r5
 800b5fc:	781b      	ldrb	r3, [r3, #0]
 800b5fe:	b25b      	sxtb	r3, r3
 800b600:	2b00      	cmp	r3, #0
 800b602:	d019      	beq.n	800b638 <handle_read_device_identification+0x486>
                    if (nmbs_error_is_exception(err))
 800b604:	197b      	adds	r3, r7, r5
 800b606:	781b      	ldrb	r3, [r3, #0]
 800b608:	b25b      	sxtb	r3, r3
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	dd0d      	ble.n	800b62a <handle_read_device_identification+0x478>
 800b60e:	197b      	adds	r3, r7, r5
 800b610:	781b      	ldrb	r3, [r3, #0]
 800b612:	b25b      	sxtb	r3, r3
 800b614:	2b04      	cmp	r3, #4
 800b616:	dc08      	bgt.n	800b62a <handle_read_device_identification+0x478>
                        return send_exception_msg(nmbs, err);
 800b618:	197b      	adds	r3, r7, r5
 800b61a:	781a      	ldrb	r2, [r3, #0]
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	0011      	movs	r1, r2
 800b620:	0018      	movs	r0, r3
 800b622:	f7fd f914 	bl	800884e <send_exception_msg>
 800b626:	0003      	movs	r3, r0
 800b628:	e0a6      	b.n	800b778 <handle_read_device_identification+0x5c6>

                    return send_exception_msg(nmbs, NMBS_EXCEPTION_SERVER_DEVICE_FAILURE);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	2104      	movs	r1, #4
 800b62e:	0018      	movs	r0, r3
 800b630:	f7fd f90d 	bl	800884e <send_exception_msg>
 800b634:	0003      	movs	r3, r0
 800b636:	e09f      	b.n	800b778 <handle_read_device_identification+0x5c6>
                }

                const int16_t str_len = (int16_t) strlen(str);
 800b638:	2328      	movs	r3, #40	@ 0x28
 800b63a:	18fb      	adds	r3, r7, r3
 800b63c:	0018      	movs	r0, r3
 800b63e:	f7f4 fd5f 	bl	8000100 <strlen>
 800b642:	0002      	movs	r2, r0
 800b644:	20ac      	movs	r0, #172	@ 0xac
 800b646:	183b      	adds	r3, r7, r0
 800b648:	801a      	strh	r2, [r3, #0]

                res_size_left = (int16_t) (res_size_left - 2 - str_len);
 800b64a:	21be      	movs	r1, #190	@ 0xbe
 800b64c:	187b      	adds	r3, r7, r1
 800b64e:	881a      	ldrh	r2, [r3, #0]
 800b650:	183b      	adds	r3, r7, r0
 800b652:	881b      	ldrh	r3, [r3, #0]
 800b654:	1ad3      	subs	r3, r2, r3
 800b656:	b29b      	uxth	r3, r3
 800b658:	3b02      	subs	r3, #2
 800b65a:	b29a      	uxth	r2, r3
 800b65c:	187b      	adds	r3, r7, r1
 800b65e:	801a      	strh	r2, [r3, #0]
                if (res_size_left < 0) {
 800b660:	187b      	adds	r3, r7, r1
 800b662:	2200      	movs	r2, #0
 800b664:	5e9b      	ldrsh	r3, [r3, r2]
 800b666:	2b00      	cmp	r3, #0
 800b668:	da0a      	bge.n	800b680 <handle_read_device_identification+0x4ce>
                    res_more_follows = 0xFF;
 800b66a:	23bb      	movs	r3, #187	@ 0xbb
 800b66c:	18fb      	adds	r3, r7, r3
 800b66e:	22ff      	movs	r2, #255	@ 0xff
 800b670:	701a      	strb	r2, [r3, #0]
                    res_next_object_id = id;
 800b672:	23ba      	movs	r3, #186	@ 0xba
 800b674:	18fb      	adds	r3, r7, r3
 800b676:	22b6      	movs	r2, #182	@ 0xb6
 800b678:	18ba      	adds	r2, r7, r2
 800b67a:	8812      	ldrh	r2, [r2, #0]
 800b67c:	701a      	strb	r2, [r3, #0]
                    break;
 800b67e:	e03d      	b.n	800b6fc <handle_read_device_identification+0x54a>
                }

                put_1(nmbs, (uint8_t) id);    // Object id
 800b680:	23b6      	movs	r3, #182	@ 0xb6
 800b682:	18fb      	adds	r3, r7, r3
 800b684:	881b      	ldrh	r3, [r3, #0]
 800b686:	b2da      	uxtb	r2, r3
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	0011      	movs	r1, r2
 800b68c:	0018      	movs	r0, r3
 800b68e:	f7fc fb7f 	bl	8007d90 <put_1>
                put_1(nmbs, str_len);         // Object length
 800b692:	24ac      	movs	r4, #172	@ 0xac
 800b694:	193b      	adds	r3, r7, r4
 800b696:	881b      	ldrh	r3, [r3, #0]
 800b698:	b2da      	uxtb	r2, r3
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	0011      	movs	r1, r2
 800b69e:	0018      	movs	r0, r3
 800b6a0:	f7fc fb76 	bl	8007d90 <put_1>
                put_n(nmbs, (uint8_t*) str, str_len);
 800b6a4:	193b      	adds	r3, r7, r4
 800b6a6:	881b      	ldrh	r3, [r3, #0]
 800b6a8:	b2da      	uxtb	r2, r3
 800b6aa:	2328      	movs	r3, #40	@ 0x28
 800b6ac:	18f9      	adds	r1, r7, r3
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	0018      	movs	r0, r3
 800b6b2:	f7fc fc60 	bl	8007f76 <put_n>

                msg_size += (2 + str_len);
 800b6b6:	193b      	adds	r3, r7, r4
 800b6b8:	881b      	ldrh	r3, [r3, #0]
 800b6ba:	b2da      	uxtb	r2, r3
 800b6bc:	21bc      	movs	r1, #188	@ 0xbc
 800b6be:	187b      	adds	r3, r7, r1
 800b6c0:	781b      	ldrb	r3, [r3, #0]
 800b6c2:	18d3      	adds	r3, r2, r3
 800b6c4:	b2da      	uxtb	r2, r3
 800b6c6:	187b      	adds	r3, r7, r1
 800b6c8:	3202      	adds	r2, #2
 800b6ca:	701a      	strb	r2, [r3, #0]

                res_number_of_objects++;
 800b6cc:	21b9      	movs	r1, #185	@ 0xb9
 800b6ce:	187b      	adds	r3, r7, r1
 800b6d0:	781a      	ldrb	r2, [r3, #0]
 800b6d2:	187b      	adds	r3, r7, r1
 800b6d4:	3201      	adds	r2, #1
 800b6d6:	701a      	strb	r2, [r3, #0]
 800b6d8:	e000      	b.n	800b6dc <handle_read_device_identification+0x52a>
                    continue;
 800b6da:	46c0      	nop			@ (mov r8, r8)
            for (uint16_t id = object_id; id <= last_id; id++) {
 800b6dc:	21b6      	movs	r1, #182	@ 0xb6
 800b6de:	187b      	adds	r3, r7, r1
 800b6e0:	881a      	ldrh	r2, [r3, #0]
 800b6e2:	187b      	adds	r3, r7, r1
 800b6e4:	3201      	adds	r2, #1
 800b6e6:	801a      	strh	r2, [r3, #0]
 800b6e8:	23bd      	movs	r3, #189	@ 0xbd
 800b6ea:	18fb      	adds	r3, r7, r3
 800b6ec:	781b      	ldrb	r3, [r3, #0]
 800b6ee:	b29b      	uxth	r3, r3
 800b6f0:	22b6      	movs	r2, #182	@ 0xb6
 800b6f2:	18ba      	adds	r2, r7, r2
 800b6f4:	8812      	ldrh	r2, [r2, #0]
 800b6f6:	429a      	cmp	r2, r3
 800b6f8:	d800      	bhi.n	800b6fc <handle_read_device_identification+0x54a>
 800b6fa:	e74c      	b.n	800b596 <handle_read_device_identification+0x3e4>
            }

            set_1(nmbs, res_more_follows, more_follows_idx);
 800b6fc:	23b1      	movs	r3, #177	@ 0xb1
 800b6fe:	18fb      	adds	r3, r7, r3
 800b700:	781a      	ldrb	r2, [r3, #0]
 800b702:	23bb      	movs	r3, #187	@ 0xbb
 800b704:	18fb      	adds	r3, r7, r3
 800b706:	7819      	ldrb	r1, [r3, #0]
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	0018      	movs	r0, r3
 800b70c:	f7fc fbdd 	bl	8007eca <set_1>
            set_1(nmbs, res_next_object_id, next_object_id_idx);
 800b710:	23b0      	movs	r3, #176	@ 0xb0
 800b712:	18fb      	adds	r3, r7, r3
 800b714:	781a      	ldrb	r2, [r3, #0]
 800b716:	23ba      	movs	r3, #186	@ 0xba
 800b718:	18fb      	adds	r3, r7, r3
 800b71a:	7819      	ldrb	r1, [r3, #0]
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	0018      	movs	r0, r3
 800b720:	f7fc fbd3 	bl	8007eca <set_1>
            set_1(nmbs, res_number_of_objects, number_of_objects_idx);
 800b724:	23af      	movs	r3, #175	@ 0xaf
 800b726:	18fb      	adds	r3, r7, r3
 800b728:	781a      	ldrb	r2, [r3, #0]
 800b72a:	23b9      	movs	r3, #185	@ 0xb9
 800b72c:	18fb      	adds	r3, r7, r3
 800b72e:	7819      	ldrb	r1, [r3, #0]
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	0018      	movs	r0, r3
 800b734:	f7fc fbc9 	bl	8007eca <set_1>

            set_msg_header_size(nmbs, msg_size);
 800b738:	23bc      	movs	r3, #188	@ 0xbc
 800b73a:	18fb      	adds	r3, r7, r3
 800b73c:	781b      	ldrb	r3, [r3, #0]
 800b73e:	b29a      	uxth	r2, r3
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	0011      	movs	r1, r2
 800b744:	0018      	movs	r0, r3
 800b746:	f7fc ffd5 	bl	80086f4 <set_msg_header_size>

            return send_msg(nmbs);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	0018      	movs	r0, r3
 800b74e:	f7fc ffee 	bl	800872e <send_msg>
 800b752:	0003      	movs	r3, r0
 800b754:	e010      	b.n	800b778 <handle_read_device_identification+0x5c6>
        }
    }
    else {
        return recv_read_device_identification_res(nmbs, 0, NULL, 0, NULL, NULL, NULL, NULL);
 800b756:	6878      	ldr	r0, [r7, #4]
 800b758:	2300      	movs	r3, #0
 800b75a:	9303      	str	r3, [sp, #12]
 800b75c:	2300      	movs	r3, #0
 800b75e:	9302      	str	r3, [sp, #8]
 800b760:	2300      	movs	r3, #0
 800b762:	9301      	str	r3, [sp, #4]
 800b764:	2300      	movs	r3, #0
 800b766:	9300      	str	r3, [sp, #0]
 800b768:	2300      	movs	r3, #0
 800b76a:	2200      	movs	r2, #0
 800b76c:	2100      	movs	r1, #0
 800b76e:	f7fd fd87 	bl	8009280 <recv_read_device_identification_res>
 800b772:	0003      	movs	r3, r0
 800b774:	e000      	b.n	800b778 <handle_read_device_identification+0x5c6>
    }

    return NMBS_ERROR_NONE;
 800b776:	2300      	movs	r3, #0
}
 800b778:	0018      	movs	r0, r3
 800b77a:	46bd      	mov	sp, r7
 800b77c:	b031      	add	sp, #196	@ 0xc4
 800b77e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b780 <handle_req_fc>:
#endif


static nmbs_error handle_req_fc(nmbs_t* nmbs) {
 800b780:	b590      	push	{r4, r7, lr}
 800b782:	b085      	sub	sp, #20
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
    NMBS_DEBUG_PRINT("fc %d\t", nmbs->msg.fc);

    nmbs_error err = NMBS_ERROR_NONE;
 800b788:	230f      	movs	r3, #15
 800b78a:	18fb      	adds	r3, r7, r3
 800b78c:	2200      	movs	r2, #0
 800b78e:	701a      	strb	r2, [r3, #0]
    switch (nmbs->msg.fc) {
 800b790:	687a      	ldr	r2, [r7, #4]
 800b792:	2308      	movs	r3, #8
 800b794:	33ff      	adds	r3, #255	@ 0xff
 800b796:	5cd3      	ldrb	r3, [r2, r3]
 800b798:	2b2b      	cmp	r3, #43	@ 0x2b
 800b79a:	d870      	bhi.n	800b87e <handle_req_fc+0xfe>
 800b79c:	009a      	lsls	r2, r3, #2
 800b79e:	4b47      	ldr	r3, [pc, #284]	@ (800b8bc <handle_req_fc+0x13c>)
 800b7a0:	18d3      	adds	r3, r2, r3
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	469f      	mov	pc, r3
#ifndef NMBS_SERVER_READ_COILS_DISABLED
        case 1:
            err = handle_read_coils(nmbs);
 800b7a6:	230f      	movs	r3, #15
 800b7a8:	18fc      	adds	r4, r7, r3
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	0018      	movs	r0, r3
 800b7ae:	f7fe f8fb 	bl	80099a8 <handle_read_coils>
 800b7b2:	0003      	movs	r3, r0
 800b7b4:	7023      	strb	r3, [r4, #0]
            break;
 800b7b6:	e078      	b.n	800b8aa <handle_req_fc+0x12a>
#endif

#ifndef NMBS_SERVER_READ_DISCRETE_INPUTS_DISABLED
        case 2:
            err = handle_read_discrete_inputs(nmbs);
 800b7b8:	230f      	movs	r3, #15
 800b7ba:	18fc      	adds	r4, r7, r3
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	0018      	movs	r0, r3
 800b7c0:	f7fe f904 	bl	80099cc <handle_read_discrete_inputs>
 800b7c4:	0003      	movs	r3, r0
 800b7c6:	7023      	strb	r3, [r4, #0]
            break;
 800b7c8:	e06f      	b.n	800b8aa <handle_req_fc+0x12a>
#endif

#ifndef NMBS_SERVER_READ_HOLDING_REGISTERS_DISABLED
        case 3:
            err = handle_read_holding_registers(nmbs);
 800b7ca:	230f      	movs	r3, #15
 800b7cc:	18fc      	adds	r4, r7, r3
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	0018      	movs	r0, r3
 800b7d2:	f7fe f90d 	bl	80099f0 <handle_read_holding_registers>
 800b7d6:	0003      	movs	r3, r0
 800b7d8:	7023      	strb	r3, [r4, #0]
            break;
 800b7da:	e066      	b.n	800b8aa <handle_req_fc+0x12a>
#endif

#ifndef NMBS_SERVER_READ_INPUT_REGISTERS_DISABLED
        case 4:
            err = handle_read_input_registers(nmbs);
 800b7dc:	230f      	movs	r3, #15
 800b7de:	18fc      	adds	r4, r7, r3
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	0018      	movs	r0, r3
 800b7e4:	f7fe f916 	bl	8009a14 <handle_read_input_registers>
 800b7e8:	0003      	movs	r3, r0
 800b7ea:	7023      	strb	r3, [r4, #0]
            break;
 800b7ec:	e05d      	b.n	800b8aa <handle_req_fc+0x12a>
#endif

#ifndef NMBS_SERVER_WRITE_SINGLE_COIL_DISABLED
        case 5:
            err = handle_write_single_coil(nmbs);
 800b7ee:	230f      	movs	r3, #15
 800b7f0:	18fc      	adds	r4, r7, r3
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	0018      	movs	r0, r3
 800b7f6:	f7fe f91f 	bl	8009a38 <handle_write_single_coil>
 800b7fa:	0003      	movs	r3, r0
 800b7fc:	7023      	strb	r3, [r4, #0]
            break;
 800b7fe:	e054      	b.n	800b8aa <handle_req_fc+0x12a>
#endif

#ifndef NMBS_SERVER_WRITE_SINGLE_REGISTER_DISABLED
        case 6:
            err = handle_write_single_register(nmbs);
 800b800:	230f      	movs	r3, #15
 800b802:	18fc      	adds	r4, r7, r3
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	0018      	movs	r0, r3
 800b808:	f7fe f9f3 	bl	8009bf2 <handle_write_single_register>
 800b80c:	0003      	movs	r3, r0
 800b80e:	7023      	strb	r3, [r4, #0]
            break;
 800b810:	e04b      	b.n	800b8aa <handle_req_fc+0x12a>
#endif

#ifndef NMBS_SERVER_WRITE_MULTIPLE_COILS_DISABLED
        case 15:
            err = handle_write_multiple_coils(nmbs);
 800b812:	230f      	movs	r3, #15
 800b814:	18fc      	adds	r4, r7, r3
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	0018      	movs	r0, r3
 800b81a:	f7fe fab1 	bl	8009d80 <handle_write_multiple_coils>
 800b81e:	0003      	movs	r3, r0
 800b820:	7023      	strb	r3, [r4, #0]
            break;
 800b822:	e042      	b.n	800b8aa <handle_req_fc+0x12a>
#endif

#ifndef NMBS_SERVER_WRITE_MULTIPLE_REGISTERS_DISABLED
        case 16:
            err = handle_write_multiple_registers(nmbs);
 800b824:	230f      	movs	r3, #15
 800b826:	18fc      	adds	r4, r7, r3
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	0018      	movs	r0, r3
 800b82c:	f7fe fbfe 	bl	800a02c <handle_write_multiple_registers>
 800b830:	0003      	movs	r3, r0
 800b832:	7023      	strb	r3, [r4, #0]
            break;
 800b834:	e039      	b.n	800b8aa <handle_req_fc+0x12a>
#endif

#ifndef NMBS_SERVER_READ_FILE_RECORD_DISABLED
        case 20:
            err = handle_read_file_record(nmbs);
 800b836:	230f      	movs	r3, #15
 800b838:	18fc      	adds	r4, r7, r3
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	0018      	movs	r0, r3
 800b83e:	f7fe fd5b 	bl	800a2f8 <handle_read_file_record>
 800b842:	0003      	movs	r3, r0
 800b844:	7023      	strb	r3, [r4, #0]
            break;
 800b846:	e030      	b.n	800b8aa <handle_req_fc+0x12a>
#endif

#ifndef NMBS_SERVER_WRITE_FILE_RECORD_DISABLED
        case 21:
            err = handle_write_file_record(nmbs);
 800b848:	230f      	movs	r3, #15
 800b84a:	18fc      	adds	r4, r7, r3
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	0018      	movs	r0, r3
 800b850:	f7ff f826 	bl	800a8a0 <handle_write_file_record>
 800b854:	0003      	movs	r3, r0
 800b856:	7023      	strb	r3, [r4, #0]
            break;
 800b858:	e027      	b.n	800b8aa <handle_req_fc+0x12a>
#endif

#ifndef NMBS_SERVER_READ_WRITE_REGISTERS_DISABLED
        case 23:
            err = handle_read_write_registers(nmbs);
 800b85a:	230f      	movs	r3, #15
 800b85c:	18fc      	adds	r4, r7, r3
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	0018      	movs	r0, r3
 800b862:	f7ff f9fd 	bl	800ac60 <handle_read_write_registers>
 800b866:	0003      	movs	r3, r0
 800b868:	7023      	strb	r3, [r4, #0]
            break;
 800b86a:	e01e      	b.n	800b8aa <handle_req_fc+0x12a>
#endif

#ifndef NMBS_SERVER_READ_DEVICE_IDENTIFICATION_DISABLED
        case 43:
            err = handle_read_device_identification(nmbs);
 800b86c:	230f      	movs	r3, #15
 800b86e:	18fc      	adds	r4, r7, r3
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	0018      	movs	r0, r3
 800b874:	f7ff fc9d 	bl	800b1b2 <handle_read_device_identification>
 800b878:	0003      	movs	r3, r0
 800b87a:	7023      	strb	r3, [r4, #0]
            break;
 800b87c:	e015      	b.n	800b8aa <handle_req_fc+0x12a>
#endif
        default:
            flush(nmbs);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	0018      	movs	r0, r3
 800b882:	f7fc fc89 	bl	8008198 <flush>
            if (!nmbs->msg.ignored)
 800b886:	687a      	ldr	r2, [r7, #4]
 800b888:	230c      	movs	r3, #12
 800b88a:	33ff      	adds	r3, #255	@ 0xff
 800b88c:	5cd3      	ldrb	r3, [r2, r3]
 800b88e:	2201      	movs	r2, #1
 800b890:	4053      	eors	r3, r2
 800b892:	b2db      	uxtb	r3, r3
 800b894:	2b00      	cmp	r3, #0
 800b896:	d008      	beq.n	800b8aa <handle_req_fc+0x12a>
                err = send_exception_msg(nmbs, NMBS_EXCEPTION_ILLEGAL_FUNCTION);
 800b898:	230f      	movs	r3, #15
 800b89a:	18fc      	adds	r4, r7, r3
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2101      	movs	r1, #1
 800b8a0:	0018      	movs	r0, r3
 800b8a2:	f7fc ffd4 	bl	800884e <send_exception_msg>
 800b8a6:	0003      	movs	r3, r0
 800b8a8:	7023      	strb	r3, [r4, #0]
    }

    return err;
 800b8aa:	230f      	movs	r3, #15
 800b8ac:	18fb      	adds	r3, r7, r3
 800b8ae:	781b      	ldrb	r3, [r3, #0]
 800b8b0:	b25b      	sxtb	r3, r3
}
 800b8b2:	0018      	movs	r0, r3
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	b005      	add	sp, #20
 800b8b8:	bd90      	pop	{r4, r7, pc}
 800b8ba:	46c0      	nop			@ (mov r8, r8)
 800b8bc:	0800d594 	.word	0x0800d594

0800b8c0 <nmbs_callbacks_create>:


void nmbs_callbacks_create(nmbs_callbacks* callbacks) {
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b082      	sub	sp, #8
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
    memset(callbacks, 0, sizeof(nmbs_callbacks));
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2238      	movs	r2, #56	@ 0x38
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	0018      	movs	r0, r3
 800b8d0:	f000 ff60 	bl	800c794 <memset>
    callbacks->initialized = 0xFFFFDEBE;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	4a03      	ldr	r2, [pc, #12]	@ (800b8e4 <nmbs_callbacks_create+0x24>)
 800b8d8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800b8da:	46c0      	nop			@ (mov r8, r8)
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	b002      	add	sp, #8
 800b8e0:	bd80      	pop	{r7, pc}
 800b8e2:	46c0      	nop			@ (mov r8, r8)
 800b8e4:	ffffdebe 	.word	0xffffdebe

0800b8e8 <nmbs_server_create>:


nmbs_error nmbs_server_create(nmbs_t* nmbs, uint8_t address_rtu, const nmbs_platform_conf* platform_conf,
                              const nmbs_callbacks* callbacks) {
 800b8e8:	b5b0      	push	{r4, r5, r7, lr}
 800b8ea:	b086      	sub	sp, #24
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	60f8      	str	r0, [r7, #12]
 800b8f0:	607a      	str	r2, [r7, #4]
 800b8f2:	603b      	str	r3, [r7, #0]
 800b8f4:	200b      	movs	r0, #11
 800b8f6:	183b      	adds	r3, r7, r0
 800b8f8:	1c0a      	adds	r2, r1, #0
 800b8fa:	701a      	strb	r2, [r3, #0]
    if (platform_conf->transport == NMBS_TRANSPORT_RTU && address_rtu == 0)
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	781b      	ldrb	r3, [r3, #0]
 800b900:	2b01      	cmp	r3, #1
 800b902:	d106      	bne.n	800b912 <nmbs_server_create+0x2a>
 800b904:	183b      	adds	r3, r7, r0
 800b906:	781b      	ldrb	r3, [r3, #0]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d102      	bne.n	800b912 <nmbs_server_create+0x2a>
        return NMBS_ERROR_INVALID_ARGUMENT;
 800b90c:	2301      	movs	r3, #1
 800b90e:	425b      	negs	r3, r3
 800b910:	e02e      	b.n	800b970 <nmbs_server_create+0x88>

    if (!callbacks || callbacks->initialized != 0xFFFFDEBE)
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d004      	beq.n	800b922 <nmbs_server_create+0x3a>
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b91c:	4a16      	ldr	r2, [pc, #88]	@ (800b978 <nmbs_server_create+0x90>)
 800b91e:	4293      	cmp	r3, r2
 800b920:	d002      	beq.n	800b928 <nmbs_server_create+0x40>
        return NMBS_ERROR_INVALID_ARGUMENT;
 800b922:	2301      	movs	r3, #1
 800b924:	425b      	negs	r3, r3
 800b926:	e023      	b.n	800b970 <nmbs_server_create+0x88>

    nmbs_error ret = nmbs_create(nmbs, platform_conf);
 800b928:	2517      	movs	r5, #23
 800b92a:	197c      	adds	r4, r7, r5
 800b92c:	687a      	ldr	r2, [r7, #4]
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	0011      	movs	r1, r2
 800b932:	0018      	movs	r0, r3
 800b934:	f7fc fc7c 	bl	8008230 <nmbs_create>
 800b938:	0003      	movs	r3, r0
 800b93a:	7023      	strb	r3, [r4, #0]
    if (ret != NMBS_ERROR_NONE)
 800b93c:	197b      	adds	r3, r7, r5
 800b93e:	781b      	ldrb	r3, [r3, #0]
 800b940:	b25b      	sxtb	r3, r3
 800b942:	2b00      	cmp	r3, #0
 800b944:	d003      	beq.n	800b94e <nmbs_server_create+0x66>
        return ret;
 800b946:	197b      	adds	r3, r7, r5
 800b948:	781b      	ldrb	r3, [r3, #0]
 800b94a:	b25b      	sxtb	r3, r3
 800b94c:	e010      	b.n	800b970 <nmbs_server_create+0x88>

    nmbs->address_rtu = address_rtu;
 800b94e:	68fa      	ldr	r2, [r7, #12]
 800b950:	230b      	movs	r3, #11
 800b952:	18f9      	adds	r1, r7, r3
 800b954:	23b4      	movs	r3, #180	@ 0xb4
 800b956:	005b      	lsls	r3, r3, #1
 800b958:	7809      	ldrb	r1, [r1, #0]
 800b95a:	54d1      	strb	r1, [r2, r3]
    nmbs->callbacks = *callbacks;
 800b95c:	68fa      	ldr	r2, [r7, #12]
 800b95e:	2388      	movs	r3, #136	@ 0x88
 800b960:	005b      	lsls	r3, r3, #1
 800b962:	6839      	ldr	r1, [r7, #0]
 800b964:	18d3      	adds	r3, r2, r3
 800b966:	2238      	movs	r2, #56	@ 0x38
 800b968:	0018      	movs	r0, r3
 800b96a:	f000 ff53 	bl	800c814 <memcpy>

    return NMBS_ERROR_NONE;
 800b96e:	2300      	movs	r3, #0
}
 800b970:	0018      	movs	r0, r3
 800b972:	46bd      	mov	sp, r7
 800b974:	b006      	add	sp, #24
 800b976:	bdb0      	pop	{r4, r5, r7, pc}
 800b978:	ffffdebe 	.word	0xffffdebe

0800b97c <nmbs_server_poll>:


nmbs_error nmbs_server_poll(nmbs_t* nmbs) {
 800b97c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b97e:	b085      	sub	sp, #20
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
    msg_state_reset(nmbs);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	0018      	movs	r0, r3
 800b988:	f7fc fc28 	bl	80081dc <msg_state_reset>

    bool first_byte_received = false;
 800b98c:	250e      	movs	r5, #14
 800b98e:	197b      	adds	r3, r7, r5
 800b990:	2200      	movs	r2, #0
 800b992:	701a      	strb	r2, [r3, #0]
    nmbs_error err = recv_req_header(nmbs, &first_byte_received);
 800b994:	260f      	movs	r6, #15
 800b996:	19bc      	adds	r4, r7, r6
 800b998:	197a      	adds	r2, r7, r5
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	0011      	movs	r1, r2
 800b99e:	0018      	movs	r0, r3
 800b9a0:	f7fc fefe 	bl	80087a0 <recv_req_header>
 800b9a4:	0003      	movs	r3, r0
 800b9a6:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE) {
 800b9a8:	0031      	movs	r1, r6
 800b9aa:	187b      	adds	r3, r7, r1
 800b9ac:	781b      	ldrb	r3, [r3, #0]
 800b9ae:	b25b      	sxtb	r3, r3
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d012      	beq.n	800b9da <nmbs_server_poll+0x5e>
        if (!first_byte_received && err == NMBS_ERROR_TIMEOUT)
 800b9b4:	197b      	adds	r3, r7, r5
 800b9b6:	781b      	ldrb	r3, [r3, #0]
 800b9b8:	2201      	movs	r2, #1
 800b9ba:	4053      	eors	r3, r2
 800b9bc:	b2db      	uxtb	r3, r3
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d006      	beq.n	800b9d0 <nmbs_server_poll+0x54>
 800b9c2:	187b      	adds	r3, r7, r1
 800b9c4:	781b      	ldrb	r3, [r3, #0]
 800b9c6:	b25b      	sxtb	r3, r3
 800b9c8:	3303      	adds	r3, #3
 800b9ca:	d101      	bne.n	800b9d0 <nmbs_server_poll+0x54>
            return NMBS_ERROR_NONE;
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	e020      	b.n	800ba12 <nmbs_server_poll+0x96>

        return err;
 800b9d0:	230f      	movs	r3, #15
 800b9d2:	18fb      	adds	r3, r7, r3
 800b9d4:	781b      	ldrb	r3, [r3, #0]
 800b9d6:	b25b      	sxtb	r3, r3
 800b9d8:	e01b      	b.n	800ba12 <nmbs_server_poll+0x96>
        else
            printf("address_rtu %d\t", nmbs->msg.unit_id);
    }
#endif

    err = handle_req_fc(nmbs);
 800b9da:	250f      	movs	r5, #15
 800b9dc:	197c      	adds	r4, r7, r5
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	0018      	movs	r0, r3
 800b9e2:	f7ff fecd 	bl	800b780 <handle_req_fc>
 800b9e6:	0003      	movs	r3, r0
 800b9e8:	7023      	strb	r3, [r4, #0]
    if (err != NMBS_ERROR_NONE) {
 800b9ea:	197b      	adds	r3, r7, r5
 800b9ec:	781b      	ldrb	r3, [r3, #0]
 800b9ee:	b25b      	sxtb	r3, r3
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d00d      	beq.n	800ba10 <nmbs_server_poll+0x94>
        if (err != NMBS_ERROR_TIMEOUT)
 800b9f4:	197b      	adds	r3, r7, r5
 800b9f6:	781b      	ldrb	r3, [r3, #0]
 800b9f8:	b25b      	sxtb	r3, r3
 800b9fa:	3303      	adds	r3, #3
 800b9fc:	d003      	beq.n	800ba06 <nmbs_server_poll+0x8a>
            flush(nmbs);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	0018      	movs	r0, r3
 800ba02:	f7fc fbc9 	bl	8008198 <flush>

        return err;
 800ba06:	230f      	movs	r3, #15
 800ba08:	18fb      	adds	r3, r7, r3
 800ba0a:	781b      	ldrb	r3, [r3, #0]
 800ba0c:	b25b      	sxtb	r3, r3
 800ba0e:	e000      	b.n	800ba12 <nmbs_server_poll+0x96>
    }

    return NMBS_ERROR_NONE;
 800ba10:	2300      	movs	r3, #0
}
 800ba12:	0018      	movs	r0, r3
 800ba14:	46bd      	mov	sp, r7
 800ba16:	b005      	add	sp, #20
 800ba18:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800ba1c <BSP_CRC32_Calculate>:
static uint8_t lg_module_eeprom_write(uint32_t addr, uint8_t *buffer, uint16_t size);

static uint8_t lg_module_eeprom_read(uint32_t addr, uint8_t *buffer, uint16_t size);

static uint32_t BSP_CRC32_Calculate(const uint8_t *p_data, size_t length)
{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b086      	sub	sp, #24
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
 800ba24:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFUL;
 800ba26:	2301      	movs	r3, #1
 800ba28:	425b      	negs	r3, r3
 800ba2a:	617b      	str	r3, [r7, #20]
    size_t i, j;

    if (p_data == NULL || length == 0)
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d002      	beq.n	800ba38 <BSP_CRC32_Calculate+0x1c>
 800ba32:	683b      	ldr	r3, [r7, #0]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d101      	bne.n	800ba3c <BSP_CRC32_Calculate+0x20>
    {
        return 0;
 800ba38:	2300      	movs	r3, #0
 800ba3a:	e02b      	b.n	800ba94 <BSP_CRC32_Calculate+0x78>
    }

    for (i = 0; i < length; ++i)
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	613b      	str	r3, [r7, #16]
 800ba40:	e020      	b.n	800ba84 <BSP_CRC32_Calculate+0x68>
    {
        crc ^= p_data[i];
 800ba42:	687a      	ldr	r2, [r7, #4]
 800ba44:	693b      	ldr	r3, [r7, #16]
 800ba46:	18d3      	adds	r3, r2, r3
 800ba48:	781b      	ldrb	r3, [r3, #0]
 800ba4a:	001a      	movs	r2, r3
 800ba4c:	697b      	ldr	r3, [r7, #20]
 800ba4e:	4053      	eors	r3, r2
 800ba50:	617b      	str	r3, [r7, #20]
        for (j = 0; j < 8; ++j)
 800ba52:	2300      	movs	r3, #0
 800ba54:	60fb      	str	r3, [r7, #12]
 800ba56:	e00f      	b.n	800ba78 <BSP_CRC32_Calculate+0x5c>
        {
            if (crc & 1)
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	2201      	movs	r2, #1
 800ba5c:	4013      	ands	r3, r2
 800ba5e:	d005      	beq.n	800ba6c <BSP_CRC32_Calculate+0x50>
            {
                crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
 800ba60:	697b      	ldr	r3, [r7, #20]
 800ba62:	085b      	lsrs	r3, r3, #1
 800ba64:	4a0d      	ldr	r2, [pc, #52]	@ (800ba9c <BSP_CRC32_Calculate+0x80>)
 800ba66:	4053      	eors	r3, r2
 800ba68:	617b      	str	r3, [r7, #20]
 800ba6a:	e002      	b.n	800ba72 <BSP_CRC32_Calculate+0x56>
            }
            else
            {
                crc >>= 1;
 800ba6c:	697b      	ldr	r3, [r7, #20]
 800ba6e:	085b      	lsrs	r3, r3, #1
 800ba70:	617b      	str	r3, [r7, #20]
        for (j = 0; j < 8; ++j)
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	3301      	adds	r3, #1
 800ba76:	60fb      	str	r3, [r7, #12]
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	2b07      	cmp	r3, #7
 800ba7c:	d9ec      	bls.n	800ba58 <BSP_CRC32_Calculate+0x3c>
    for (i = 0; i < length; ++i)
 800ba7e:	693b      	ldr	r3, [r7, #16]
 800ba80:	3301      	adds	r3, #1
 800ba82:	613b      	str	r3, [r7, #16]
 800ba84:	693a      	ldr	r2, [r7, #16]
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	429a      	cmp	r2, r3
 800ba8a:	d3da      	bcc.n	800ba42 <BSP_CRC32_Calculate+0x26>
            }
        }
    }

    crc = crc ^ 0xFFFFFFFFUL;
 800ba8c:	697b      	ldr	r3, [r7, #20]
 800ba8e:	43db      	mvns	r3, r3
 800ba90:	617b      	str	r3, [r7, #20]
    return crc;
 800ba92:	697b      	ldr	r3, [r7, #20]
}
 800ba94:	0018      	movs	r0, r3
 800ba96:	46bd      	mov	sp, r7
 800ba98:	b006      	add	sp, #24
 800ba9a:	bd80      	pop	{r7, pc}
 800ba9c:	04c11db7 	.word	0x04c11db7

0800baa0 <lg_module_eeprom_init>:
/**
 * @brief  Inicializa el mdulo (verifica alineacin o integridad bsica)
 * @retval 0: xito, 1: Error
 */
uint8_t lg_module_eeprom_init(void)
{
 800baa0:	b590      	push	{r4, r7, lr}
 800baa2:	b083      	sub	sp, #12
 800baa4:	af00      	add	r7, sp, #0
    uint32_t checksum = 0;
 800baa6:	2300      	movs	r3, #0
 800baa8:	607b      	str	r3, [r7, #4]
    /*load configuration*/
    lg_module_eeprom_read(0, (uint8_t *)&conf, sizeof(LG_CONF_TypeDef_t));
 800baaa:	4b4b      	ldr	r3, [pc, #300]	@ (800bbd8 <lg_module_eeprom_init+0x138>)
 800baac:	2233      	movs	r2, #51	@ 0x33
 800baae:	0019      	movs	r1, r3
 800bab0:	2000      	movs	r0, #0
 800bab2:	f000 f8a9 	bl	800bc08 <lg_module_eeprom_read>

    /*checksum*/
    checksum = BSP_CRC32_Calculate((const uint8_t *)&conf, sizeof(LG_CONF_TypeDef_t) - 4);
 800bab6:	4b48      	ldr	r3, [pc, #288]	@ (800bbd8 <lg_module_eeprom_init+0x138>)
 800bab8:	212f      	movs	r1, #47	@ 0x2f
 800baba:	0018      	movs	r0, r3
 800babc:	f7ff ffae 	bl	800ba1c <BSP_CRC32_Calculate>
 800bac0:	0003      	movs	r3, r0
 800bac2:	607b      	str	r3, [r7, #4]

    /*verify */

    if (checksum != conf.checksum)
 800bac4:	4b44      	ldr	r3, [pc, #272]	@ (800bbd8 <lg_module_eeprom_init+0x138>)
 800bac6:	222f      	movs	r2, #47	@ 0x2f
 800bac8:	5c9a      	ldrb	r2, [r3, r2]
 800baca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bacc:	021b      	lsls	r3, r3, #8
 800bace:	0a1b      	lsrs	r3, r3, #8
 800bad0:	021b      	lsls	r3, r3, #8
 800bad2:	4313      	orrs	r3, r2
 800bad4:	001a      	movs	r2, r3
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	4293      	cmp	r3, r2
 800bada:	d077      	beq.n	800bbcc <lg_module_eeprom_init+0x12c>
    {
        /*write default config*/
        memset(&conf, 0, sizeof(LG_CONF_TypeDef_t));
 800badc:	4b3e      	ldr	r3, [pc, #248]	@ (800bbd8 <lg_module_eeprom_init+0x138>)
 800bade:	2233      	movs	r2, #51	@ 0x33
 800bae0:	2100      	movs	r1, #0
 800bae2:	0018      	movs	r0, r3
 800bae4:	f000 fe56 	bl	800c794 <memset>

        conf.address = LG_MODBUS_SERVER_DEFAULT_ADDR;
 800bae8:	4b3b      	ldr	r3, [pc, #236]	@ (800bbd8 <lg_module_eeprom_init+0x138>)
 800baea:	2228      	movs	r2, #40	@ 0x28
 800baec:	2101      	movs	r1, #1
 800baee:	5499      	strb	r1, [r3, r2]
        conf.fc = LB_FILTER_FC_DEFAULT;
 800baf0:	4b39      	ldr	r3, [pc, #228]	@ (800bbd8 <lg_module_eeprom_init+0x138>)
 800baf2:	3329      	adds	r3, #41	@ 0x29
 800baf4:	4a39      	ldr	r2, [pc, #228]	@ (800bbdc <lg_module_eeprom_init+0x13c>)
 800baf6:	21ff      	movs	r1, #255	@ 0xff
 800baf8:	4011      	ands	r1, r2
 800bafa:	000c      	movs	r4, r1
 800bafc:	7819      	ldrb	r1, [r3, #0]
 800bafe:	2000      	movs	r0, #0
 800bb00:	4001      	ands	r1, r0
 800bb02:	1c08      	adds	r0, r1, #0
 800bb04:	1c21      	adds	r1, r4, #0
 800bb06:	4301      	orrs	r1, r0
 800bb08:	7019      	strb	r1, [r3, #0]
 800bb0a:	0a11      	lsrs	r1, r2, #8
 800bb0c:	20ff      	movs	r0, #255	@ 0xff
 800bb0e:	4001      	ands	r1, r0
 800bb10:	000c      	movs	r4, r1
 800bb12:	7859      	ldrb	r1, [r3, #1]
 800bb14:	2000      	movs	r0, #0
 800bb16:	4001      	ands	r1, r0
 800bb18:	1c08      	adds	r0, r1, #0
 800bb1a:	1c21      	adds	r1, r4, #0
 800bb1c:	4301      	orrs	r1, r0
 800bb1e:	7059      	strb	r1, [r3, #1]
 800bb20:	0c11      	lsrs	r1, r2, #16
 800bb22:	20ff      	movs	r0, #255	@ 0xff
 800bb24:	4001      	ands	r1, r0
 800bb26:	000c      	movs	r4, r1
 800bb28:	7899      	ldrb	r1, [r3, #2]
 800bb2a:	2000      	movs	r0, #0
 800bb2c:	4001      	ands	r1, r0
 800bb2e:	1c08      	adds	r0, r1, #0
 800bb30:	1c21      	adds	r1, r4, #0
 800bb32:	4301      	orrs	r1, r0
 800bb34:	7099      	strb	r1, [r3, #2]
 800bb36:	0e10      	lsrs	r0, r2, #24
 800bb38:	78da      	ldrb	r2, [r3, #3]
 800bb3a:	2100      	movs	r1, #0
 800bb3c:	400a      	ands	r2, r1
 800bb3e:	1c11      	adds	r1, r2, #0
 800bb40:	1c02      	adds	r2, r0, #0
 800bb42:	430a      	orrs	r2, r1
 800bb44:	70da      	strb	r2, [r3, #3]
        conf.threshold = LB_THRESHOLD_DEFAULT;
 800bb46:	4b24      	ldr	r3, [pc, #144]	@ (800bbd8 <lg_module_eeprom_init+0x138>)
 800bb48:	332d      	adds	r3, #45	@ 0x2d
 800bb4a:	781a      	ldrb	r2, [r3, #0]
 800bb4c:	2100      	movs	r1, #0
 800bb4e:	400a      	ands	r2, r1
 800bb50:	1c11      	adds	r1, r2, #0
 800bb52:	220a      	movs	r2, #10
 800bb54:	430a      	orrs	r2, r1
 800bb56:	701a      	strb	r2, [r3, #0]
 800bb58:	785a      	ldrb	r2, [r3, #1]
 800bb5a:	2100      	movs	r1, #0
 800bb5c:	400a      	ands	r2, r1
 800bb5e:	705a      	strb	r2, [r3, #1]
        /*calculate checksum*/
        conf.checksum = BSP_CRC32_Calculate((const uint8_t *)&conf, sizeof(LG_CONF_TypeDef_t) - 4);
 800bb60:	4b1d      	ldr	r3, [pc, #116]	@ (800bbd8 <lg_module_eeprom_init+0x138>)
 800bb62:	212f      	movs	r1, #47	@ 0x2f
 800bb64:	0018      	movs	r0, r3
 800bb66:	f7ff ff59 	bl	800ba1c <BSP_CRC32_Calculate>
 800bb6a:	0002      	movs	r2, r0
 800bb6c:	4b1a      	ldr	r3, [pc, #104]	@ (800bbd8 <lg_module_eeprom_init+0x138>)
 800bb6e:	332f      	adds	r3, #47	@ 0x2f
 800bb70:	21ff      	movs	r1, #255	@ 0xff
 800bb72:	4011      	ands	r1, r2
 800bb74:	000c      	movs	r4, r1
 800bb76:	7819      	ldrb	r1, [r3, #0]
 800bb78:	2000      	movs	r0, #0
 800bb7a:	4001      	ands	r1, r0
 800bb7c:	1c08      	adds	r0, r1, #0
 800bb7e:	1c21      	adds	r1, r4, #0
 800bb80:	4301      	orrs	r1, r0
 800bb82:	7019      	strb	r1, [r3, #0]
 800bb84:	0a11      	lsrs	r1, r2, #8
 800bb86:	20ff      	movs	r0, #255	@ 0xff
 800bb88:	4001      	ands	r1, r0
 800bb8a:	000c      	movs	r4, r1
 800bb8c:	7859      	ldrb	r1, [r3, #1]
 800bb8e:	2000      	movs	r0, #0
 800bb90:	4001      	ands	r1, r0
 800bb92:	1c08      	adds	r0, r1, #0
 800bb94:	1c21      	adds	r1, r4, #0
 800bb96:	4301      	orrs	r1, r0
 800bb98:	7059      	strb	r1, [r3, #1]
 800bb9a:	0c11      	lsrs	r1, r2, #16
 800bb9c:	20ff      	movs	r0, #255	@ 0xff
 800bb9e:	4001      	ands	r1, r0
 800bba0:	000c      	movs	r4, r1
 800bba2:	7899      	ldrb	r1, [r3, #2]
 800bba4:	2000      	movs	r0, #0
 800bba6:	4001      	ands	r1, r0
 800bba8:	1c08      	adds	r0, r1, #0
 800bbaa:	1c21      	adds	r1, r4, #0
 800bbac:	4301      	orrs	r1, r0
 800bbae:	7099      	strb	r1, [r3, #2]
 800bbb0:	0e10      	lsrs	r0, r2, #24
 800bbb2:	78da      	ldrb	r2, [r3, #3]
 800bbb4:	2100      	movs	r1, #0
 800bbb6:	400a      	ands	r2, r1
 800bbb8:	1c11      	adds	r1, r2, #0
 800bbba:	1c02      	adds	r2, r0, #0
 800bbbc:	430a      	orrs	r2, r1
 800bbbe:	70da      	strb	r2, [r3, #3]

        /*Write data*/
        lg_module_eeprom_write(0, (uint8_t *)&conf, sizeof(LG_CONF_TypeDef_t));
 800bbc0:	4b05      	ldr	r3, [pc, #20]	@ (800bbd8 <lg_module_eeprom_init+0x138>)
 800bbc2:	2233      	movs	r2, #51	@ 0x33
 800bbc4:	0019      	movs	r1, r3
 800bbc6:	2000      	movs	r0, #0
 800bbc8:	f000 f842 	bl	800bc50 <lg_module_eeprom_write>
    }

    return 0;
 800bbcc:	2300      	movs	r3, #0
}
 800bbce:	0018      	movs	r0, r3
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	b003      	add	sp, #12
 800bbd4:	bd90      	pop	{r4, r7, pc}
 800bbd6:	46c0      	nop			@ (mov r8, r8)
 800bbd8:	200002d0 	.word	0x200002d0
 800bbdc:	41200000 	.word	0x41200000

0800bbe0 <lg_module_eeprom_conf_get>:

    return 0;
}

uint8_t lg_module_eeprom_conf_get(LG_CONF_TypeDef_t *out)
{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b082      	sub	sp, #8
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	6078      	str	r0, [r7, #4]
    memcpy(out, &conf, sizeof(LG_CONF_TypeDef_t));
 800bbe8:	687a      	ldr	r2, [r7, #4]
 800bbea:	4b06      	ldr	r3, [pc, #24]	@ (800bc04 <lg_module_eeprom_conf_get+0x24>)
 800bbec:	0010      	movs	r0, r2
 800bbee:	0019      	movs	r1, r3
 800bbf0:	2333      	movs	r3, #51	@ 0x33
 800bbf2:	001a      	movs	r2, r3
 800bbf4:	f000 fe0e 	bl	800c814 <memcpy>

    return 0;
 800bbf8:	2300      	movs	r3, #0
}
 800bbfa:	0018      	movs	r0, r3
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	b002      	add	sp, #8
 800bc00:	bd80      	pop	{r7, pc}
 800bc02:	46c0      	nop			@ (mov r8, r8)
 800bc04:	200002d0 	.word	0x200002d0

0800bc08 <lg_module_eeprom_read>:
 * @param  buffer: Puntero donde guardar los datos.
 * @param  size: Cantidad de bytes a leer.
 * @retval 0: xito, 1: Error (fuera de rango)
 */
static uint8_t lg_module_eeprom_read(uint32_t addr, uint8_t *buffer, uint16_t size)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b086      	sub	sp, #24
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	60f8      	str	r0, [r7, #12]
 800bc10:	60b9      	str	r1, [r7, #8]
 800bc12:	1dbb      	adds	r3, r7, #6
 800bc14:	801a      	strh	r2, [r3, #0]
    // 1. Validacin de lmites
    if ((addr + size) > EEPROM_PAGE_SIZE)
 800bc16:	1dbb      	adds	r3, r7, #6
 800bc18:	881a      	ldrh	r2, [r3, #0]
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	18d2      	adds	r2, r2, r3
 800bc1e:	2380      	movs	r3, #128	@ 0x80
 800bc20:	011b      	lsls	r3, r3, #4
 800bc22:	429a      	cmp	r2, r3
 800bc24:	d901      	bls.n	800bc2a <lg_module_eeprom_read+0x22>
    {
        return 1; // Error: Intento de leer fuera de la pgina reservada
 800bc26:	2301      	movs	r3, #1
 800bc28:	e00c      	b.n	800bc44 <lg_module_eeprom_read+0x3c>
    }

    // 2. Lectura directa (La flash es memory mapped)
    // Calculamos la direccin fsica absoluta
    uint32_t absolute_addr = EEPROM_START_ADDRESS + addr;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	4a07      	ldr	r2, [pc, #28]	@ (800bc4c <lg_module_eeprom_read+0x44>)
 800bc2e:	4694      	mov	ip, r2
 800bc30:	4463      	add	r3, ip
 800bc32:	617b      	str	r3, [r7, #20]

    // 3. Copiamos los datos
    memcpy(buffer, (void *)absolute_addr, size);
 800bc34:	6979      	ldr	r1, [r7, #20]
 800bc36:	1dbb      	adds	r3, r7, #6
 800bc38:	881a      	ldrh	r2, [r3, #0]
 800bc3a:	68bb      	ldr	r3, [r7, #8]
 800bc3c:	0018      	movs	r0, r3
 800bc3e:	f000 fde9 	bl	800c814 <memcpy>

    return 0; // xito
 800bc42:	2300      	movs	r3, #0
}
 800bc44:	0018      	movs	r0, r3
 800bc46:	46bd      	mov	sp, r7
 800bc48:	b006      	add	sp, #24
 800bc4a:	bd80      	pop	{r7, pc}
 800bc4c:	0800f800 	.word	0x0800f800

0800bc50 <lg_module_eeprom_write>:
 * @param  buffer: Datos a escribir.
 * @param  size: Cantidad de bytes.
 * @retval 0: xito, Other: Error HAL
 */
static uint8_t lg_module_eeprom_write(uint32_t addr, uint8_t *buffer, uint16_t size)
{
 800bc50:	b5b0      	push	{r4, r5, r7, lr}
 800bc52:	b090      	sub	sp, #64	@ 0x40
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	60f8      	str	r0, [r7, #12]
 800bc58:	60b9      	str	r1, [r7, #8]
 800bc5a:	1dbb      	adds	r3, r7, #6
 800bc5c:	801a      	strh	r2, [r3, #0]
    HAL_StatusTypeDef status;
    uint32_t page_error = 0;
 800bc5e:	2300      	movs	r3, #0
 800bc60:	627b      	str	r3, [r7, #36]	@ 0x24
    FLASH_EraseInitTypeDef erase_init;

    // 1. Validacin de lmites
    if ((addr + size) > EEPROM_PAGE_SIZE)
 800bc62:	1dbb      	adds	r3, r7, #6
 800bc64:	881a      	ldrh	r2, [r3, #0]
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	18d2      	adds	r2, r2, r3
 800bc6a:	2380      	movs	r3, #128	@ 0x80
 800bc6c:	011b      	lsls	r3, r3, #4
 800bc6e:	429a      	cmp	r2, r3
 800bc70:	d901      	bls.n	800bc76 <lg_module_eeprom_write+0x26>
    {
        return 1; // Error: Fuera de rango
 800bc72:	2301      	movs	r3, #1
 800bc74:	e061      	b.n	800bd3a <lg_module_eeprom_write+0xea>
    }

    // 2. Copiar TODA la pgina actual de Flash a RAM (Backup)
    // Usamos punteros para asegurar el copiado correcto al array de uint64_t
    memcpy(ram_page_buffer, (void *)EEPROM_START_ADDRESS, EEPROM_PAGE_SIZE);
 800bc76:	4b33      	ldr	r3, [pc, #204]	@ (800bd44 <lg_module_eeprom_write+0xf4>)
 800bc78:	4a33      	ldr	r2, [pc, #204]	@ (800bd48 <lg_module_eeprom_write+0xf8>)
 800bc7a:	0018      	movs	r0, r3
 800bc7c:	0011      	movs	r1, r2
 800bc7e:	2380      	movs	r3, #128	@ 0x80
 800bc80:	011b      	lsls	r3, r3, #4
 800bc82:	001a      	movs	r2, r3
 800bc84:	f000 fdc6 	bl	800c814 <memcpy>

    // 3. Modificar solo los bytes necesarios en el buffer de RAM
    // Casteamos a uint8_t* para movernos byte a byte en el buffer
    uint8_t *byte_ptr = (uint8_t *)ram_page_buffer;
 800bc88:	4b2e      	ldr	r3, [pc, #184]	@ (800bd44 <lg_module_eeprom_write+0xf4>)
 800bc8a:	63bb      	str	r3, [r7, #56]	@ 0x38
    memcpy(&byte_ptr[addr], buffer, size);
 800bc8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	18d0      	adds	r0, r2, r3
 800bc92:	1dbb      	adds	r3, r7, #6
 800bc94:	881a      	ldrh	r2, [r3, #0]
 800bc96:	68bb      	ldr	r3, [r7, #8]
 800bc98:	0019      	movs	r1, r3
 800bc9a:	f000 fdbb 	bl	800c814 <memcpy>

    // 4. Desbloquear la Flash para escritura
    HAL_FLASH_Unlock();
 800bc9e:	f7f8 fcb5 	bl	800460c <HAL_FLASH_Unlock>

    // 5. Borrar la pgina de Flash
    erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 800bca2:	2114      	movs	r1, #20
 800bca4:	187b      	adds	r3, r7, r1
 800bca6:	2202      	movs	r2, #2
 800bca8:	601a      	str	r2, [r3, #0]
    erase_init.Banks = FLASH_BANK_1;
 800bcaa:	187b      	adds	r3, r7, r1
 800bcac:	2204      	movs	r2, #4
 800bcae:	605a      	str	r2, [r3, #4]
    erase_init.Page = 31; // Pgina 31 es la ltima en 64KB (0x0800F800)
 800bcb0:	187b      	adds	r3, r7, r1
 800bcb2:	221f      	movs	r2, #31
 800bcb4:	609a      	str	r2, [r3, #8]
    erase_init.NbPages = 1;
 800bcb6:	187b      	adds	r3, r7, r1
 800bcb8:	2201      	movs	r2, #1
 800bcba:	60da      	str	r2, [r3, #12]

    status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 800bcbc:	2537      	movs	r5, #55	@ 0x37
 800bcbe:	197c      	adds	r4, r7, r5
 800bcc0:	2324      	movs	r3, #36	@ 0x24
 800bcc2:	18fa      	adds	r2, r7, r3
 800bcc4:	187b      	adds	r3, r7, r1
 800bcc6:	0011      	movs	r1, r2
 800bcc8:	0018      	movs	r0, r3
 800bcca:	f7f8 fd53 	bl	8004774 <HAL_FLASHEx_Erase>
 800bcce:	0003      	movs	r3, r0
 800bcd0:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK)
 800bcd2:	197b      	adds	r3, r7, r5
 800bcd4:	781b      	ldrb	r3, [r3, #0]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d003      	beq.n	800bce2 <lg_module_eeprom_write+0x92>
    {
        HAL_FLASH_Lock();
 800bcda:	f7f8 fcbb 	bl	8004654 <HAL_FLASH_Lock>
        return 2; // Error al borrar
 800bcde:	2302      	movs	r3, #2
 800bce0:	e02b      	b.n	800bd3a <lg_module_eeprom_write+0xea>
    }

    // 6. Escribir el buffer RAM actualizado de vuelta a la Flash
    // El STM32G0 requiere escritura de DoubleWord (64 bits)
    for (uint32_t i = 0; i < (EEPROM_PAGE_SIZE / 8); i++)
 800bce2:	2300      	movs	r3, #0
 800bce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bce6:	e022      	b.n	800bd2e <lg_module_eeprom_write+0xde>
    {
        // Calculamos la direccin absoluta de destino
        uint32_t dest_addr = EEPROM_START_ADDRESS + (i * 8);
 800bce8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcea:	4a18      	ldr	r2, [pc, #96]	@ (800bd4c <lg_module_eeprom_write+0xfc>)
 800bcec:	4694      	mov	ip, r2
 800bcee:	4463      	add	r3, ip
 800bcf0:	00db      	lsls	r3, r3, #3
 800bcf2:	633b      	str	r3, [r7, #48]	@ 0x30

        // Obtenemos el dato de 64 bits del buffer
        uint64_t data = ram_page_buffer[i];
 800bcf4:	4a13      	ldr	r2, [pc, #76]	@ (800bd44 <lg_module_eeprom_write+0xf4>)
 800bcf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcf8:	00db      	lsls	r3, r3, #3
 800bcfa:	18d3      	adds	r3, r2, r3
 800bcfc:	681a      	ldr	r2, [r3, #0]
 800bcfe:	685b      	ldr	r3, [r3, #4]
 800bd00:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bd02:	62fb      	str	r3, [r7, #44]	@ 0x2c

        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, dest_addr, data);
 800bd04:	2537      	movs	r5, #55	@ 0x37
 800bd06:	197c      	adds	r4, r7, r5
 800bd08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd0c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bd0e:	2001      	movs	r0, #1
 800bd10:	f7f8 fc2e 	bl	8004570 <HAL_FLASH_Program>
 800bd14:	0003      	movs	r3, r0
 800bd16:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 800bd18:	197b      	adds	r3, r7, r5
 800bd1a:	781b      	ldrb	r3, [r3, #0]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d003      	beq.n	800bd28 <lg_module_eeprom_write+0xd8>
        {
            HAL_FLASH_Lock();
 800bd20:	f7f8 fc98 	bl	8004654 <HAL_FLASH_Lock>
            return 3; // Error al escribir
 800bd24:	2303      	movs	r3, #3
 800bd26:	e008      	b.n	800bd3a <lg_module_eeprom_write+0xea>
    for (uint32_t i = 0; i < (EEPROM_PAGE_SIZE / 8); i++)
 800bd28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd2a:	3301      	adds	r3, #1
 800bd2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd30:	2bff      	cmp	r3, #255	@ 0xff
 800bd32:	d9d9      	bls.n	800bce8 <lg_module_eeprom_write+0x98>
        }
    }

    // 7. Bloquear la Flash
    HAL_FLASH_Lock();
 800bd34:	f7f8 fc8e 	bl	8004654 <HAL_FLASH_Lock>

    return 0; // xito
 800bd38:	2300      	movs	r3, #0
}
 800bd3a:	0018      	movs	r0, r3
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	b010      	add	sp, #64	@ 0x40
 800bd40:	bdb0      	pop	{r4, r5, r7, pc}
 800bd42:	46c0      	nop			@ (mov r8, r8)
 800bd44:	20000308 	.word	0x20000308
 800bd48:	0800f800 	.word	0x0800f800
 800bd4c:	01001f00 	.word	0x01001f00

0800bd50 <lg_module_modbus_init>:
static void modbus_server_update(void);
/* ============================================================================
 * public function definition
 * ========================================================================= */
uint8_t lg_module_modbus_init(uint8_t addr)
{
 800bd50:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd52:	b085      	sub	sp, #20
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	0002      	movs	r2, r0
 800bd58:	1dfb      	adds	r3, r7, #7
 800bd5a:	701a      	strb	r2, [r3, #0]
	uint8_t ret = 0;
 800bd5c:	230f      	movs	r3, #15
 800bd5e:	18fb      	adds	r3, r7, r3
 800bd60:	2200      	movs	r2, #0
 800bd62:	701a      	strb	r2, [r3, #0]

	/*ring buffer init*/
	lwrb_init(&rb, rb_buffer, LG_UART_RX_BUFFER_SIZE);
 800bd64:	4931      	ldr	r1, [pc, #196]	@ (800be2c <lg_module_modbus_init+0xdc>)
 800bd66:	4b32      	ldr	r3, [pc, #200]	@ (800be30 <lg_module_modbus_init+0xe0>)
 800bd68:	2240      	movs	r2, #64	@ 0x40
 800bd6a:	0018      	movs	r0, r3
 800bd6c:	f7fb fde0 	bl	8007930 <lwrb_init>
	/*start rx with uart*/
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_RESET);
 800bd70:	4b30      	ldr	r3, [pc, #192]	@ (800be34 <lg_module_modbus_init+0xe4>)
 800bd72:	2200      	movs	r2, #0
 800bd74:	2108      	movs	r1, #8
 800bd76:	0018      	movs	r0, r3
 800bd78:	f7f8 ff04 	bl	8004b84 <HAL_GPIO_WritePin>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, LG_UART_RX_BUFFER_SIZE);
 800bd7c:	492e      	ldr	r1, [pc, #184]	@ (800be38 <lg_module_modbus_init+0xe8>)
 800bd7e:	4b2f      	ldr	r3, [pc, #188]	@ (800be3c <lg_module_modbus_init+0xec>)
 800bd80:	2240      	movs	r2, #64	@ 0x40
 800bd82:	0018      	movs	r0, r3
 800bd84:	f7fb fb0c 	bl	80073a0 <HAL_UARTEx_ReceiveToIdle_DMA>

	/*modbus server init*/
	nmbs_platform_conf_create(&platform_conf);
 800bd88:	4b2d      	ldr	r3, [pc, #180]	@ (800be40 <lg_module_modbus_init+0xf0>)
 800bd8a:	0018      	movs	r0, r3
 800bd8c:	f7fc fabc 	bl	8008308 <nmbs_platform_conf_create>
	platform_conf.transport = NMBS_TRANSPORT_RTU;
 800bd90:	4b2b      	ldr	r3, [pc, #172]	@ (800be40 <lg_module_modbus_init+0xf0>)
 800bd92:	2201      	movs	r2, #1
 800bd94:	701a      	strb	r2, [r3, #0]
	platform_conf.read = lg_module_read_serial;
 800bd96:	4b2a      	ldr	r3, [pc, #168]	@ (800be40 <lg_module_modbus_init+0xf0>)
 800bd98:	4a2a      	ldr	r2, [pc, #168]	@ (800be44 <lg_module_modbus_init+0xf4>)
 800bd9a:	605a      	str	r2, [r3, #4]
	platform_conf.write = lg_module_write_serial;
 800bd9c:	4b28      	ldr	r3, [pc, #160]	@ (800be40 <lg_module_modbus_init+0xf0>)
 800bd9e:	4a2a      	ldr	r2, [pc, #168]	@ (800be48 <lg_module_modbus_init+0xf8>)
 800bda0:	609a      	str	r2, [r3, #8]
	platform_conf.arg = NULL;
 800bda2:	4b27      	ldr	r3, [pc, #156]	@ (800be40 <lg_module_modbus_init+0xf0>)
 800bda4:	2200      	movs	r2, #0
 800bda6:	611a      	str	r2, [r3, #16]

	nmbs_callbacks_create(&callbacks);
 800bda8:	4b28      	ldr	r3, [pc, #160]	@ (800be4c <lg_module_modbus_init+0xfc>)
 800bdaa:	0018      	movs	r0, r3
 800bdac:	f7ff fd88 	bl	800b8c0 <nmbs_callbacks_create>
	callbacks.read_coils = handle_read_coils;
 800bdb0:	4b26      	ldr	r3, [pc, #152]	@ (800be4c <lg_module_modbus_init+0xfc>)
 800bdb2:	4a27      	ldr	r2, [pc, #156]	@ (800be50 <lg_module_modbus_init+0x100>)
 800bdb4:	601a      	str	r2, [r3, #0]
	callbacks.write_multiple_coils = handle_write_multiple_coils;
 800bdb6:	4b25      	ldr	r3, [pc, #148]	@ (800be4c <lg_module_modbus_init+0xfc>)
 800bdb8:	4a26      	ldr	r2, [pc, #152]	@ (800be54 <lg_module_modbus_init+0x104>)
 800bdba:	619a      	str	r2, [r3, #24]
	callbacks.read_holding_registers = handler_read_holding_registers;
 800bdbc:	4b23      	ldr	r3, [pc, #140]	@ (800be4c <lg_module_modbus_init+0xfc>)
 800bdbe:	4a26      	ldr	r2, [pc, #152]	@ (800be58 <lg_module_modbus_init+0x108>)
 800bdc0:	609a      	str	r2, [r3, #8]
	callbacks.write_multiple_registers = handle_write_multiple_registers;
 800bdc2:	4b22      	ldr	r3, [pc, #136]	@ (800be4c <lg_module_modbus_init+0xfc>)
 800bdc4:	4a25      	ldr	r2, [pc, #148]	@ (800be5c <lg_module_modbus_init+0x10c>)
 800bdc6:	61da      	str	r2, [r3, #28]
	callbacks.write_single_register = handle_write_single_register;
 800bdc8:	4b20      	ldr	r3, [pc, #128]	@ (800be4c <lg_module_modbus_init+0xfc>)
 800bdca:	4a25      	ldr	r2, [pc, #148]	@ (800be60 <lg_module_modbus_init+0x110>)
 800bdcc:	615a      	str	r2, [r3, #20]

	nmbs_bitfield_set(server_coils, 0);
 800bdce:	4b25      	ldr	r3, [pc, #148]	@ (800be64 <lg_module_modbus_init+0x114>)
 800bdd0:	781b      	ldrb	r3, [r3, #0]
 800bdd2:	2201      	movs	r2, #1
 800bdd4:	4313      	orrs	r3, r2
 800bdd6:	b2da      	uxtb	r2, r3
 800bdd8:	4b22      	ldr	r3, [pc, #136]	@ (800be64 <lg_module_modbus_init+0x114>)
 800bdda:	701a      	strb	r2, [r3, #0]

	nmbs_error err = nmbs_server_create(&nmbs, addr, &platform_conf, &callbacks);
 800bddc:	260e      	movs	r6, #14
 800bdde:	19bc      	adds	r4, r7, r6
 800bde0:	4d1a      	ldr	r5, [pc, #104]	@ (800be4c <lg_module_modbus_init+0xfc>)
 800bde2:	4a17      	ldr	r2, [pc, #92]	@ (800be40 <lg_module_modbus_init+0xf0>)
 800bde4:	1dfb      	adds	r3, r7, #7
 800bde6:	7819      	ldrb	r1, [r3, #0]
 800bde8:	481f      	ldr	r0, [pc, #124]	@ (800be68 <lg_module_modbus_init+0x118>)
 800bdea:	002b      	movs	r3, r5
 800bdec:	f7ff fd7c 	bl	800b8e8 <nmbs_server_create>
 800bdf0:	0003      	movs	r3, r0
 800bdf2:	7023      	strb	r3, [r4, #0]
	if (err != NMBS_ERROR_NONE)
 800bdf4:	19bb      	adds	r3, r7, r6
 800bdf6:	781b      	ldrb	r3, [r3, #0]
 800bdf8:	b25b      	sxtb	r3, r3
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d001      	beq.n	800be02 <lg_module_modbus_init+0xb2>
	{
		return 1;
 800bdfe:	2301      	movs	r3, #1
 800be00:	e010      	b.n	800be24 <lg_module_modbus_init+0xd4>
	}

	nmbs_set_read_timeout(&nmbs, 1000);
 800be02:	23fa      	movs	r3, #250	@ 0xfa
 800be04:	009a      	lsls	r2, r3, #2
 800be06:	4b18      	ldr	r3, [pc, #96]	@ (800be68 <lg_module_modbus_init+0x118>)
 800be08:	0011      	movs	r1, r2
 800be0a:	0018      	movs	r0, r3
 800be0c:	f7fc fa60 	bl	80082d0 <nmbs_set_read_timeout>
	nmbs_set_byte_timeout(&nmbs, 1000);
 800be10:	23fa      	movs	r3, #250	@ 0xfa
 800be12:	009a      	lsls	r2, r3, #2
 800be14:	4b14      	ldr	r3, [pc, #80]	@ (800be68 <lg_module_modbus_init+0x118>)
 800be16:	0011      	movs	r1, r2
 800be18:	0018      	movs	r0, r3
 800be1a:	f7fc fa67 	bl	80082ec <nmbs_set_byte_timeout>

	return ret;
 800be1e:	230f      	movs	r3, #15
 800be20:	18fb      	adds	r3, r7, r3
 800be22:	781b      	ldrb	r3, [r3, #0]
}
 800be24:	0018      	movs	r0, r3
 800be26:	46bd      	mov	sp, r7
 800be28:	b005      	add	sp, #20
 800be2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be2c:	20000b60 	.word	0x20000b60
 800be30:	20000b48 	.word	0x20000b48
 800be34:	50000400 	.word	0x50000400
 800be38:	20000b08 	.word	0x20000b08
 800be3c:	200001c0 	.word	0x200001c0
 800be40:	20000c60 	.word	0x20000c60
 800be44:	0800bed9 	.word	0x0800bed9
 800be48:	0800bf3d 	.word	0x0800bf3d
 800be4c:	20000c78 	.word	0x20000c78
 800be50:	0800bf99 	.word	0x0800bf99
 800be54:	0800c071 	.word	0x0800c071
 800be58:	0800c145 	.word	0x0800c145
 800be5c:	0800c1c1 	.word	0x0800c1c1
 800be60:	0800c239 	.word	0x0800c239
 800be64:	20000be0 	.word	0x20000be0
 800be68:	20000cb0 	.word	0x20000cb0

0800be6c <lg_module_modbus_pool>:

	return ret;
}

uint8_t lg_module_modbus_pool(void)
{
 800be6c:	b590      	push	{r4, r7, lr}
 800be6e:	b083      	sub	sp, #12
 800be70:	af00      	add	r7, sp, #0
	nmbs_error err = nmbs_server_poll(&nmbs);
 800be72:	1dfc      	adds	r4, r7, #7
 800be74:	4b08      	ldr	r3, [pc, #32]	@ (800be98 <lg_module_modbus_pool+0x2c>)
 800be76:	0018      	movs	r0, r3
 800be78:	f7ff fd80 	bl	800b97c <nmbs_server_poll>
 800be7c:	0003      	movs	r3, r0
 800be7e:	7023      	strb	r3, [r4, #0]
	if (err != NMBS_ERROR_NONE)
 800be80:	1dfb      	adds	r3, r7, #7
 800be82:	781b      	ldrb	r3, [r3, #0]
 800be84:	b25b      	sxtb	r3, r3
 800be86:	2b00      	cmp	r3, #0
 800be88:	d001      	beq.n	800be8e <lg_module_modbus_pool+0x22>
	{
		return 1;
 800be8a:	2301      	movs	r3, #1
 800be8c:	e000      	b.n	800be90 <lg_module_modbus_pool+0x24>
	}

	return 0;
 800be8e:	2300      	movs	r3, #0
}
 800be90:	0018      	movs	r0, r3
 800be92:	46bd      	mov	sp, r7
 800be94:	b003      	add	sp, #12
 800be96:	bd90      	pop	{r4, r7, pc}
 800be98:	20000cb0 	.word	0x20000cb0

0800be9c <HAL_UARTEx_RxEventCallback>:
/* ============================================================================
 * private function definition
 * ========================================================================= */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b082      	sub	sp, #8
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
 800bea4:	000a      	movs	r2, r1
 800bea6:	1cbb      	adds	r3, r7, #2
 800bea8:	801a      	strh	r2, [r3, #0]
	/*write to ring buffer*/
	lwrb_write(&rb, rx_buffer, Size);
 800beaa:	1cbb      	adds	r3, r7, #2
 800beac:	881a      	ldrh	r2, [r3, #0]
 800beae:	4907      	ldr	r1, [pc, #28]	@ (800becc <HAL_UARTEx_RxEventCallback+0x30>)
 800beb0:	4b07      	ldr	r3, [pc, #28]	@ (800bed0 <HAL_UARTEx_RxEventCallback+0x34>)
 800beb2:	0018      	movs	r0, r3
 800beb4:	f7fb fd6b 	bl	800798e <lwrb_write>
	/*Receive another data*/
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, LG_UART_RX_BUFFER_SIZE);
 800beb8:	4904      	ldr	r1, [pc, #16]	@ (800becc <HAL_UARTEx_RxEventCallback+0x30>)
 800beba:	4b06      	ldr	r3, [pc, #24]	@ (800bed4 <HAL_UARTEx_RxEventCallback+0x38>)
 800bebc:	2240      	movs	r2, #64	@ 0x40
 800bebe:	0018      	movs	r0, r3
 800bec0:	f7fb fa6e 	bl	80073a0 <HAL_UARTEx_ReceiveToIdle_DMA>

	return;
 800bec4:	46c0      	nop			@ (mov r8, r8)
}
 800bec6:	46bd      	mov	sp, r7
 800bec8:	b002      	add	sp, #8
 800beca:	bd80      	pop	{r7, pc}
 800becc:	20000b08 	.word	0x20000b08
 800bed0:	20000b48 	.word	0x20000b48
 800bed4:	200001c0 	.word	0x200001c0

0800bed8 <lg_module_read_serial>:

static int32_t lg_module_read_serial(uint8_t *buf, uint16_t count, int32_t byte_timeout_ms, void *arg)
{
 800bed8:	b580      	push	{r7, lr}
 800beda:	b086      	sub	sp, #24
 800bedc:	af00      	add	r7, sp, #0
 800bede:	60f8      	str	r0, [r7, #12]
 800bee0:	607a      	str	r2, [r7, #4]
 800bee2:	603b      	str	r3, [r7, #0]
 800bee4:	230a      	movs	r3, #10
 800bee6:	18fb      	adds	r3, r7, r3
 800bee8:	1c0a      	adds	r2, r1, #0
 800beea:	801a      	strh	r2, [r3, #0]
	uint32_t ticks = HAL_GetTick();
 800beec:	f7f6 febe 	bl	8002c6c <HAL_GetTick>
 800bef0:	0003      	movs	r3, r0
 800bef2:	617b      	str	r3, [r7, #20]

	while ((HAL_GetTick() - ticks) <= byte_timeout_ms)
 800bef4:	e012      	b.n	800bf1c <lg_module_read_serial+0x44>
	{
		if (lwrb_get_full(&rb) >= count)
 800bef6:	4b10      	ldr	r3, [pc, #64]	@ (800bf38 <lg_module_read_serial+0x60>)
 800bef8:	0018      	movs	r0, r3
 800befa:	f7fb feef 	bl	8007cdc <lwrb_get_full>
 800befe:	0002      	movs	r2, r0
 800bf00:	210a      	movs	r1, #10
 800bf02:	187b      	adds	r3, r7, r1
 800bf04:	881b      	ldrh	r3, [r3, #0]
 800bf06:	429a      	cmp	r2, r3
 800bf08:	d308      	bcc.n	800bf1c <lg_module_read_serial+0x44>
		{
			// read
			return lwrb_read(&rb, buf, count);
 800bf0a:	187b      	adds	r3, r7, r1
 800bf0c:	881a      	ldrh	r2, [r3, #0]
 800bf0e:	68f9      	ldr	r1, [r7, #12]
 800bf10:	4b09      	ldr	r3, [pc, #36]	@ (800bf38 <lg_module_read_serial+0x60>)
 800bf12:	0018      	movs	r0, r3
 800bf14:	f7fb fdf0 	bl	8007af8 <lwrb_read>
 800bf18:	0003      	movs	r3, r0
 800bf1a:	e008      	b.n	800bf2e <lg_module_read_serial+0x56>
	while ((HAL_GetTick() - ticks) <= byte_timeout_ms)
 800bf1c:	f7f6 fea6 	bl	8002c6c <HAL_GetTick>
 800bf20:	0002      	movs	r2, r0
 800bf22:	697b      	ldr	r3, [r7, #20]
 800bf24:	1ad2      	subs	r2, r2, r3
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	429a      	cmp	r2, r3
 800bf2a:	d9e4      	bls.n	800bef6 <lg_module_read_serial+0x1e>
		}
	}

	return 0;
 800bf2c:	2300      	movs	r3, #0
}
 800bf2e:	0018      	movs	r0, r3
 800bf30:	46bd      	mov	sp, r7
 800bf32:	b006      	add	sp, #24
 800bf34:	bd80      	pop	{r7, pc}
 800bf36:	46c0      	nop			@ (mov r8, r8)
 800bf38:	20000b48 	.word	0x20000b48

0800bf3c <lg_module_write_serial>:

static int32_t lg_module_write_serial(const uint8_t *buf, uint16_t count, int32_t byte_timeout_ms, void *arg)
{
 800bf3c:	b5b0      	push	{r4, r5, r7, lr}
 800bf3e:	b086      	sub	sp, #24
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	60f8      	str	r0, [r7, #12]
 800bf44:	607a      	str	r2, [r7, #4]
 800bf46:	603b      	str	r3, [r7, #0]
 800bf48:	250a      	movs	r5, #10
 800bf4a:	197b      	adds	r3, r7, r5
 800bf4c:	1c0a      	adds	r2, r1, #0
 800bf4e:	801a      	strh	r2, [r3, #0]
	int32_t ret = count;
 800bf50:	197b      	adds	r3, r7, r5
 800bf52:	881b      	ldrh	r3, [r3, #0]
 800bf54:	617b      	str	r3, [r7, #20]
	// set output dir
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_SET);
 800bf56:	4b0e      	ldr	r3, [pc, #56]	@ (800bf90 <lg_module_write_serial+0x54>)
 800bf58:	2201      	movs	r2, #1
 800bf5a:	2108      	movs	r1, #8
 800bf5c:	0018      	movs	r0, r3
 800bf5e:	f7f8 fe11 	bl	8004b84 <HAL_GPIO_WritePin>

	if (HAL_UART_Transmit(&huart1, buf, count, byte_timeout_ms) != HAL_OK)
 800bf62:	687c      	ldr	r4, [r7, #4]
 800bf64:	197b      	adds	r3, r7, r5
 800bf66:	881a      	ldrh	r2, [r3, #0]
 800bf68:	68f9      	ldr	r1, [r7, #12]
 800bf6a:	480a      	ldr	r0, [pc, #40]	@ (800bf94 <lg_module_write_serial+0x58>)
 800bf6c:	0023      	movs	r3, r4
 800bf6e:	f7f9 ff95 	bl	8005e9c <HAL_UART_Transmit>
 800bf72:	1e03      	subs	r3, r0, #0
 800bf74:	d001      	beq.n	800bf7a <lg_module_write_serial+0x3e>
	{
		ret = 0;
 800bf76:	2300      	movs	r3, #0
 800bf78:	617b      	str	r3, [r7, #20]
	}
	// set input dir
	HAL_GPIO_WritePin(DIR_GPIO_Port, DIR_Pin, GPIO_PIN_SET);
 800bf7a:	4b05      	ldr	r3, [pc, #20]	@ (800bf90 <lg_module_write_serial+0x54>)
 800bf7c:	2201      	movs	r2, #1
 800bf7e:	2108      	movs	r1, #8
 800bf80:	0018      	movs	r0, r3
 800bf82:	f7f8 fdff 	bl	8004b84 <HAL_GPIO_WritePin>

	return ret;
 800bf86:	697b      	ldr	r3, [r7, #20]
}
 800bf88:	0018      	movs	r0, r3
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	b006      	add	sp, #24
 800bf8e:	bdb0      	pop	{r4, r5, r7, pc}
 800bf90:	50000400 	.word	0x50000400
 800bf94:	200001c0 	.word	0x200001c0

0800bf98 <handle_read_coils>:

static nmbs_error handle_read_coils(uint16_t address, uint16_t quantity, nmbs_bitfield coils_out, uint8_t unit_id, void *arg)
{
 800bf98:	b5b0      	push	{r4, r5, r7, lr}
 800bf9a:	b086      	sub	sp, #24
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	0004      	movs	r4, r0
 800bfa0:	0008      	movs	r0, r1
 800bfa2:	60ba      	str	r2, [r7, #8]
 800bfa4:	0019      	movs	r1, r3
 800bfa6:	250e      	movs	r5, #14
 800bfa8:	197b      	adds	r3, r7, r5
 800bfaa:	1c22      	adds	r2, r4, #0
 800bfac:	801a      	strh	r2, [r3, #0]
 800bfae:	240c      	movs	r4, #12
 800bfb0:	193b      	adds	r3, r7, r4
 800bfb2:	1c02      	adds	r2, r0, #0
 800bfb4:	801a      	strh	r2, [r3, #0]
 800bfb6:	1dfb      	adds	r3, r7, #7
 800bfb8:	1c0a      	adds	r2, r1, #0
 800bfba:	701a      	strb	r2, [r3, #0]
	if (address + quantity > COILS_ADDR_MAX + 1)
 800bfbc:	197b      	adds	r3, r7, r5
 800bfbe:	881a      	ldrh	r2, [r3, #0]
 800bfc0:	193b      	adds	r3, r7, r4
 800bfc2:	881b      	ldrh	r3, [r3, #0]
 800bfc4:	18d3      	adds	r3, r2, r3
 800bfc6:	2b03      	cmp	r3, #3
 800bfc8:	dd01      	ble.n	800bfce <handle_read_coils+0x36>
		return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 800bfca:	2302      	movs	r3, #2
 800bfcc:	e049      	b.n	800c062 <handle_read_coils+0xca>

	// update current data
	modbus_server_update();
 800bfce:	f000 f957 	bl	800c280 <modbus_server_update>
	// Read our coils values into coils_out
	for (int i = 0; i < quantity; i++)
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	617b      	str	r3, [r7, #20]
 800bfd6:	e03d      	b.n	800c054 <handle_read_coils+0xbc>
	{
		bool value = nmbs_bitfield_read(server_coils, address + i);
 800bfd8:	200e      	movs	r0, #14
 800bfda:	183b      	adds	r3, r7, r0
 800bfdc:	881a      	ldrh	r2, [r3, #0]
 800bfde:	697b      	ldr	r3, [r7, #20]
 800bfe0:	18d3      	adds	r3, r2, r3
 800bfe2:	10db      	asrs	r3, r3, #3
 800bfe4:	4a21      	ldr	r2, [pc, #132]	@ (800c06c <handle_read_coils+0xd4>)
 800bfe6:	5cd3      	ldrb	r3, [r2, r3]
 800bfe8:	0019      	movs	r1, r3
 800bfea:	183b      	adds	r3, r7, r0
 800bfec:	881a      	ldrh	r2, [r3, #0]
 800bfee:	697b      	ldr	r3, [r7, #20]
 800bff0:	18d3      	adds	r3, r2, r3
 800bff2:	2207      	movs	r2, #7
 800bff4:	4013      	ands	r3, r2
 800bff6:	4119      	asrs	r1, r3
 800bff8:	000b      	movs	r3, r1
 800bffa:	2201      	movs	r2, #1
 800bffc:	401a      	ands	r2, r3
 800bffe:	2013      	movs	r0, #19
 800c000:	183b      	adds	r3, r7, r0
 800c002:	1e51      	subs	r1, r2, #1
 800c004:	418a      	sbcs	r2, r1
 800c006:	701a      	strb	r2, [r3, #0]
		nmbs_bitfield_write(coils_out, i, value);
 800c008:	697b      	ldr	r3, [r7, #20]
 800c00a:	10db      	asrs	r3, r3, #3
 800c00c:	001a      	movs	r2, r3
 800c00e:	68bb      	ldr	r3, [r7, #8]
 800c010:	189b      	adds	r3, r3, r2
 800c012:	781b      	ldrb	r3, [r3, #0]
 800c014:	b25b      	sxtb	r3, r3
 800c016:	697a      	ldr	r2, [r7, #20]
 800c018:	2107      	movs	r1, #7
 800c01a:	400a      	ands	r2, r1
 800c01c:	2101      	movs	r1, #1
 800c01e:	4091      	lsls	r1, r2
 800c020:	000a      	movs	r2, r1
 800c022:	b252      	sxtb	r2, r2
 800c024:	43d2      	mvns	r2, r2
 800c026:	b252      	sxtb	r2, r2
 800c028:	4013      	ands	r3, r2
 800c02a:	b25a      	sxtb	r2, r3
 800c02c:	183b      	adds	r3, r7, r0
 800c02e:	7819      	ldrb	r1, [r3, #0]
 800c030:	697b      	ldr	r3, [r7, #20]
 800c032:	2007      	movs	r0, #7
 800c034:	4003      	ands	r3, r0
 800c036:	4099      	lsls	r1, r3
 800c038:	000b      	movs	r3, r1
 800c03a:	b25b      	sxtb	r3, r3
 800c03c:	4313      	orrs	r3, r2
 800c03e:	b25a      	sxtb	r2, r3
 800c040:	697b      	ldr	r3, [r7, #20]
 800c042:	10db      	asrs	r3, r3, #3
 800c044:	0019      	movs	r1, r3
 800c046:	68bb      	ldr	r3, [r7, #8]
 800c048:	185b      	adds	r3, r3, r1
 800c04a:	b2d2      	uxtb	r2, r2
 800c04c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < quantity; i++)
 800c04e:	697b      	ldr	r3, [r7, #20]
 800c050:	3301      	adds	r3, #1
 800c052:	617b      	str	r3, [r7, #20]
 800c054:	230c      	movs	r3, #12
 800c056:	18fb      	adds	r3, r7, r3
 800c058:	881b      	ldrh	r3, [r3, #0]
 800c05a:	697a      	ldr	r2, [r7, #20]
 800c05c:	429a      	cmp	r2, r3
 800c05e:	dbbb      	blt.n	800bfd8 <handle_read_coils+0x40>
	}

	return NMBS_ERROR_NONE;
 800c060:	2300      	movs	r3, #0
}
 800c062:	0018      	movs	r0, r3
 800c064:	46bd      	mov	sp, r7
 800c066:	b006      	add	sp, #24
 800c068:	bdb0      	pop	{r4, r5, r7, pc}
 800c06a:	46c0      	nop			@ (mov r8, r8)
 800c06c:	20000be0 	.word	0x20000be0

0800c070 <handle_write_multiple_coils>:

static nmbs_error handle_write_multiple_coils(uint16_t address, uint16_t quantity, const nmbs_bitfield coils, uint8_t unit_id,
											  void *arg)
{
 800c070:	b5b0      	push	{r4, r5, r7, lr}
 800c072:	b086      	sub	sp, #24
 800c074:	af00      	add	r7, sp, #0
 800c076:	0004      	movs	r4, r0
 800c078:	0008      	movs	r0, r1
 800c07a:	60ba      	str	r2, [r7, #8]
 800c07c:	0019      	movs	r1, r3
 800c07e:	250e      	movs	r5, #14
 800c080:	197b      	adds	r3, r7, r5
 800c082:	1c22      	adds	r2, r4, #0
 800c084:	801a      	strh	r2, [r3, #0]
 800c086:	240c      	movs	r4, #12
 800c088:	193b      	adds	r3, r7, r4
 800c08a:	1c02      	adds	r2, r0, #0
 800c08c:	801a      	strh	r2, [r3, #0]
 800c08e:	1dfb      	adds	r3, r7, #7
 800c090:	1c0a      	adds	r2, r1, #0
 800c092:	701a      	strb	r2, [r3, #0]
	if (address + quantity > COILS_ADDR_MAX + 1)
 800c094:	197b      	adds	r3, r7, r5
 800c096:	881a      	ldrh	r2, [r3, #0]
 800c098:	193b      	adds	r3, r7, r4
 800c09a:	881b      	ldrh	r3, [r3, #0]
 800c09c:	18d3      	adds	r3, r2, r3
 800c09e:	2b03      	cmp	r3, #3
 800c0a0:	dd01      	ble.n	800c0a6 <handle_write_multiple_coils+0x36>
		return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 800c0a2:	2302      	movs	r3, #2
 800c0a4:	e048      	b.n	800c138 <handle_write_multiple_coils+0xc8>

	// Write coils values to our server_coils
	for (int i = 0; i < quantity; i++)
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	617b      	str	r3, [r7, #20]
 800c0aa:	e03e      	b.n	800c12a <handle_write_multiple_coils+0xba>
	{
		nmbs_bitfield_write(server_coils, address + i, nmbs_bitfield_read(coils, i));
 800c0ac:	240e      	movs	r4, #14
 800c0ae:	193b      	adds	r3, r7, r4
 800c0b0:	881a      	ldrh	r2, [r3, #0]
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	18d3      	adds	r3, r2, r3
 800c0b6:	10db      	asrs	r3, r3, #3
 800c0b8:	4a21      	ldr	r2, [pc, #132]	@ (800c140 <handle_write_multiple_coils+0xd0>)
 800c0ba:	5cd3      	ldrb	r3, [r2, r3]
 800c0bc:	b25b      	sxtb	r3, r3
 800c0be:	193a      	adds	r2, r7, r4
 800c0c0:	8811      	ldrh	r1, [r2, #0]
 800c0c2:	697a      	ldr	r2, [r7, #20]
 800c0c4:	188a      	adds	r2, r1, r2
 800c0c6:	2107      	movs	r1, #7
 800c0c8:	400a      	ands	r2, r1
 800c0ca:	2101      	movs	r1, #1
 800c0cc:	4091      	lsls	r1, r2
 800c0ce:	000a      	movs	r2, r1
 800c0d0:	b252      	sxtb	r2, r2
 800c0d2:	43d2      	mvns	r2, r2
 800c0d4:	b252      	sxtb	r2, r2
 800c0d6:	4013      	ands	r3, r2
 800c0d8:	b25a      	sxtb	r2, r3
 800c0da:	697b      	ldr	r3, [r7, #20]
 800c0dc:	10db      	asrs	r3, r3, #3
 800c0de:	0019      	movs	r1, r3
 800c0e0:	68bb      	ldr	r3, [r7, #8]
 800c0e2:	185b      	adds	r3, r3, r1
 800c0e4:	781b      	ldrb	r3, [r3, #0]
 800c0e6:	0018      	movs	r0, r3
 800c0e8:	697b      	ldr	r3, [r7, #20]
 800c0ea:	2107      	movs	r1, #7
 800c0ec:	400b      	ands	r3, r1
 800c0ee:	4118      	asrs	r0, r3
 800c0f0:	0003      	movs	r3, r0
 800c0f2:	2101      	movs	r1, #1
 800c0f4:	400b      	ands	r3, r1
 800c0f6:	1e59      	subs	r1, r3, #1
 800c0f8:	418b      	sbcs	r3, r1
 800c0fa:	b2db      	uxtb	r3, r3
 800c0fc:	0018      	movs	r0, r3
 800c0fe:	193b      	adds	r3, r7, r4
 800c100:	8819      	ldrh	r1, [r3, #0]
 800c102:	697b      	ldr	r3, [r7, #20]
 800c104:	18cb      	adds	r3, r1, r3
 800c106:	2107      	movs	r1, #7
 800c108:	400b      	ands	r3, r1
 800c10a:	4098      	lsls	r0, r3
 800c10c:	0003      	movs	r3, r0
 800c10e:	b25b      	sxtb	r3, r3
 800c110:	4313      	orrs	r3, r2
 800c112:	b259      	sxtb	r1, r3
 800c114:	193b      	adds	r3, r7, r4
 800c116:	881a      	ldrh	r2, [r3, #0]
 800c118:	697b      	ldr	r3, [r7, #20]
 800c11a:	18d3      	adds	r3, r2, r3
 800c11c:	10db      	asrs	r3, r3, #3
 800c11e:	b2c9      	uxtb	r1, r1
 800c120:	4a07      	ldr	r2, [pc, #28]	@ (800c140 <handle_write_multiple_coils+0xd0>)
 800c122:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < quantity; i++)
 800c124:	697b      	ldr	r3, [r7, #20]
 800c126:	3301      	adds	r3, #1
 800c128:	617b      	str	r3, [r7, #20]
 800c12a:	230c      	movs	r3, #12
 800c12c:	18fb      	adds	r3, r7, r3
 800c12e:	881b      	ldrh	r3, [r3, #0]
 800c130:	697a      	ldr	r2, [r7, #20]
 800c132:	429a      	cmp	r2, r3
 800c134:	dbba      	blt.n	800c0ac <handle_write_multiple_coils+0x3c>
	}

	return NMBS_ERROR_NONE;
 800c136:	2300      	movs	r3, #0
}
 800c138:	0018      	movs	r0, r3
 800c13a:	46bd      	mov	sp, r7
 800c13c:	b006      	add	sp, #24
 800c13e:	bdb0      	pop	{r4, r5, r7, pc}
 800c140:	20000be0 	.word	0x20000be0

0800c144 <handler_read_holding_registers>:

static nmbs_error handler_read_holding_registers(uint16_t address, uint16_t quantity, uint16_t *registers_out, uint8_t unit_id,
												 void *arg)
{
 800c144:	b5b0      	push	{r4, r5, r7, lr}
 800c146:	b086      	sub	sp, #24
 800c148:	af00      	add	r7, sp, #0
 800c14a:	0004      	movs	r4, r0
 800c14c:	0008      	movs	r0, r1
 800c14e:	60ba      	str	r2, [r7, #8]
 800c150:	0019      	movs	r1, r3
 800c152:	250e      	movs	r5, #14
 800c154:	197b      	adds	r3, r7, r5
 800c156:	1c22      	adds	r2, r4, #0
 800c158:	801a      	strh	r2, [r3, #0]
 800c15a:	240c      	movs	r4, #12
 800c15c:	193b      	adds	r3, r7, r4
 800c15e:	1c02      	adds	r2, r0, #0
 800c160:	801a      	strh	r2, [r3, #0]
 800c162:	1dfb      	adds	r3, r7, #7
 800c164:	1c0a      	adds	r2, r1, #0
 800c166:	701a      	strb	r2, [r3, #0]
	if (address + quantity > REGS_ADDR_MAX + 1)
 800c168:	197b      	adds	r3, r7, r5
 800c16a:	881a      	ldrh	r2, [r3, #0]
 800c16c:	193b      	adds	r3, r7, r4
 800c16e:	881b      	ldrh	r3, [r3, #0]
 800c170:	18d3      	adds	r3, r2, r3
 800c172:	2b0b      	cmp	r3, #11
 800c174:	dd01      	ble.n	800c17a <handler_read_holding_registers+0x36>
		return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 800c176:	2302      	movs	r3, #2
 800c178:	e01b      	b.n	800c1b2 <handler_read_holding_registers+0x6e>

	// update current data
	modbus_server_update();
 800c17a:	f000 f881 	bl	800c280 <modbus_server_update>
	// Read our registers values into registers_out
	for (int i = 0; i < quantity; i++)
 800c17e:	2300      	movs	r3, #0
 800c180:	617b      	str	r3, [r7, #20]
 800c182:	e00f      	b.n	800c1a4 <handler_read_holding_registers+0x60>
		registers_out[i] = server_registers[address + i];
 800c184:	230e      	movs	r3, #14
 800c186:	18fb      	adds	r3, r7, r3
 800c188:	881a      	ldrh	r2, [r3, #0]
 800c18a:	697b      	ldr	r3, [r7, #20]
 800c18c:	18d1      	adds	r1, r2, r3
 800c18e:	697b      	ldr	r3, [r7, #20]
 800c190:	005b      	lsls	r3, r3, #1
 800c192:	68ba      	ldr	r2, [r7, #8]
 800c194:	18d3      	adds	r3, r2, r3
 800c196:	4a09      	ldr	r2, [pc, #36]	@ (800c1bc <handler_read_holding_registers+0x78>)
 800c198:	0049      	lsls	r1, r1, #1
 800c19a:	5a8a      	ldrh	r2, [r1, r2]
 800c19c:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < quantity; i++)
 800c19e:	697b      	ldr	r3, [r7, #20]
 800c1a0:	3301      	adds	r3, #1
 800c1a2:	617b      	str	r3, [r7, #20]
 800c1a4:	230c      	movs	r3, #12
 800c1a6:	18fb      	adds	r3, r7, r3
 800c1a8:	881b      	ldrh	r3, [r3, #0]
 800c1aa:	697a      	ldr	r2, [r7, #20]
 800c1ac:	429a      	cmp	r2, r3
 800c1ae:	dbe9      	blt.n	800c184 <handler_read_holding_registers+0x40>

	return NMBS_ERROR_NONE;
 800c1b0:	2300      	movs	r3, #0
}
 800c1b2:	0018      	movs	r0, r3
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	b006      	add	sp, #24
 800c1b8:	bdb0      	pop	{r4, r5, r7, pc}
 800c1ba:	46c0      	nop			@ (mov r8, r8)
 800c1bc:	20000c00 	.word	0x20000c00

0800c1c0 <handle_write_multiple_registers>:

static nmbs_error handle_write_multiple_registers(uint16_t address, uint16_t quantity, const uint16_t *registers,
												  uint8_t unit_id, void *arg)
{
 800c1c0:	b5b0      	push	{r4, r5, r7, lr}
 800c1c2:	b086      	sub	sp, #24
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	0004      	movs	r4, r0
 800c1c8:	0008      	movs	r0, r1
 800c1ca:	60ba      	str	r2, [r7, #8]
 800c1cc:	0019      	movs	r1, r3
 800c1ce:	250e      	movs	r5, #14
 800c1d0:	197b      	adds	r3, r7, r5
 800c1d2:	1c22      	adds	r2, r4, #0
 800c1d4:	801a      	strh	r2, [r3, #0]
 800c1d6:	240c      	movs	r4, #12
 800c1d8:	193b      	adds	r3, r7, r4
 800c1da:	1c02      	adds	r2, r0, #0
 800c1dc:	801a      	strh	r2, [r3, #0]
 800c1de:	1dfb      	adds	r3, r7, #7
 800c1e0:	1c0a      	adds	r2, r1, #0
 800c1e2:	701a      	strb	r2, [r3, #0]
	if (address + quantity > REGS_ADDR_MAX + 1)
 800c1e4:	197b      	adds	r3, r7, r5
 800c1e6:	881a      	ldrh	r2, [r3, #0]
 800c1e8:	193b      	adds	r3, r7, r4
 800c1ea:	881b      	ldrh	r3, [r3, #0]
 800c1ec:	18d3      	adds	r3, r2, r3
 800c1ee:	2b0b      	cmp	r3, #11
 800c1f0:	dd01      	ble.n	800c1f6 <handle_write_multiple_registers+0x36>
		return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
 800c1f2:	2302      	movs	r3, #2
 800c1f4:	e019      	b.n	800c22a <handle_write_multiple_registers+0x6a>

	// Write registers values to our server_registers
	for (int i = 0; i < quantity; i++)
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	617b      	str	r3, [r7, #20]
 800c1fa:	e00f      	b.n	800c21c <handle_write_multiple_registers+0x5c>
		server_registers[address + i] = registers[i];
 800c1fc:	697b      	ldr	r3, [r7, #20]
 800c1fe:	005b      	lsls	r3, r3, #1
 800c200:	68ba      	ldr	r2, [r7, #8]
 800c202:	18d3      	adds	r3, r2, r3
 800c204:	220e      	movs	r2, #14
 800c206:	18ba      	adds	r2, r7, r2
 800c208:	8811      	ldrh	r1, [r2, #0]
 800c20a:	697a      	ldr	r2, [r7, #20]
 800c20c:	188a      	adds	r2, r1, r2
 800c20e:	8819      	ldrh	r1, [r3, #0]
 800c210:	4b08      	ldr	r3, [pc, #32]	@ (800c234 <handle_write_multiple_registers+0x74>)
 800c212:	0052      	lsls	r2, r2, #1
 800c214:	52d1      	strh	r1, [r2, r3]
	for (int i = 0; i < quantity; i++)
 800c216:	697b      	ldr	r3, [r7, #20]
 800c218:	3301      	adds	r3, #1
 800c21a:	617b      	str	r3, [r7, #20]
 800c21c:	230c      	movs	r3, #12
 800c21e:	18fb      	adds	r3, r7, r3
 800c220:	881b      	ldrh	r3, [r3, #0]
 800c222:	697a      	ldr	r2, [r7, #20]
 800c224:	429a      	cmp	r2, r3
 800c226:	dbe9      	blt.n	800c1fc <handle_write_multiple_registers+0x3c>

	return NMBS_ERROR_NONE;
 800c228:	2300      	movs	r3, #0
}
 800c22a:	0018      	movs	r0, r3
 800c22c:	46bd      	mov	sp, r7
 800c22e:	b006      	add	sp, #24
 800c230:	bdb0      	pop	{r4, r5, r7, pc}
 800c232:	46c0      	nop			@ (mov r8, r8)
 800c234:	20000c00 	.word	0x20000c00

0800c238 <handle_write_single_register>:

static nmbs_error handle_write_single_register(uint16_t address, uint16_t value,
											   uint8_t unit_id, void *arg)
{
 800c238:	b5b0      	push	{r4, r5, r7, lr}
 800c23a:	b086      	sub	sp, #24
 800c23c:	af02      	add	r7, sp, #8
 800c23e:	0004      	movs	r4, r0
 800c240:	0008      	movs	r0, r1
 800c242:	0011      	movs	r1, r2
 800c244:	607b      	str	r3, [r7, #4]
 800c246:	250e      	movs	r5, #14
 800c248:	197b      	adds	r3, r7, r5
 800c24a:	1c22      	adds	r2, r4, #0
 800c24c:	801a      	strh	r2, [r3, #0]
 800c24e:	240c      	movs	r4, #12
 800c250:	193b      	adds	r3, r7, r4
 800c252:	1c02      	adds	r2, r0, #0
 800c254:	801a      	strh	r2, [r3, #0]
 800c256:	200b      	movs	r0, #11
 800c258:	183b      	adds	r3, r7, r0
 800c25a:	1c0a      	adds	r2, r1, #0
 800c25c:	701a      	strb	r2, [r3, #0]
	return handle_write_multiple_registers(address, 1, &value, unit_id, arg);
 800c25e:	183b      	adds	r3, r7, r0
 800c260:	7819      	ldrb	r1, [r3, #0]
 800c262:	193a      	adds	r2, r7, r4
 800c264:	197b      	adds	r3, r7, r5
 800c266:	8818      	ldrh	r0, [r3, #0]
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	9300      	str	r3, [sp, #0]
 800c26c:	000b      	movs	r3, r1
 800c26e:	2101      	movs	r1, #1
 800c270:	f7ff ffa6 	bl	800c1c0 <handle_write_multiple_registers>
 800c274:	0003      	movs	r3, r0
}
 800c276:	0018      	movs	r0, r3
 800c278:	46bd      	mov	sp, r7
 800c27a:	b004      	add	sp, #16
 800c27c:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800c280 <modbus_server_update>:

static void modbus_server_update(void)
{
 800c280:	b5b0      	push	{r4, r5, r7, lr}
 800c282:	b0a8      	sub	sp, #160	@ 0xa0
 800c284:	af00      	add	r7, sp, #0
	LG_CONF_TypeDef_t conf = {0};
 800c286:	2468      	movs	r4, #104	@ 0x68
 800c288:	193b      	adds	r3, r7, r4
 800c28a:	0018      	movs	r0, r3
 800c28c:	2333      	movs	r3, #51	@ 0x33
 800c28e:	001a      	movs	r2, r3
 800c290:	2100      	movs	r1, #0
 800c292:	f000 fa7f 	bl	800c794 <memset>
	LG_SENSOR_TypeDef_t sensor = {0};
 800c296:	003b      	movs	r3, r7
 800c298:	0018      	movs	r0, r3
 800c29a:	2368      	movs	r3, #104	@ 0x68
 800c29c:	001a      	movs	r2, r3
 800c29e:	2100      	movs	r1, #0
 800c2a0:	f000 fa78 	bl	800c794 <memset>
	/*get current data */
	lg_module_eeprom_conf_get(&conf);
 800c2a4:	193b      	adds	r3, r7, r4
 800c2a6:	0018      	movs	r0, r3
 800c2a8:	f7ff fc9a 	bl	800bbe0 <lg_module_eeprom_conf_get>

	lg_module_sensor_get(&sensor);
 800c2ac:	003b      	movs	r3, r7
 800c2ae:	0018      	movs	r0, r3
 800c2b0:	f000 f962 	bl	800c578 <lg_module_sensor_get>
	/*update register -----------------------------------------------------*/
	memset(server_registers, 0, LB_MODBUS_ADDR_MAX);
 800c2b4:	4b82      	ldr	r3, [pc, #520]	@ (800c4c0 <modbus_server_update+0x240>)
 800c2b6:	222e      	movs	r2, #46	@ 0x2e
 800c2b8:	2100      	movs	r1, #0
 800c2ba:	0018      	movs	r0, r3
 800c2bc:	f000 fa6a 	bl	800c794 <memset>
	/*conf data**/
	for (uint8_t i = OFFSET_S1_ADDR; i < LG_ADC_SENAOR_MAX_SIZE; i++)
 800c2c0:	239f      	movs	r3, #159	@ 0x9f
 800c2c2:	18fb      	adds	r3, r7, r3
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	701a      	strb	r2, [r3, #0]
 800c2c8:	e015      	b.n	800c2f6 <modbus_server_update+0x76>
	{
		server_registers[i] = (uint16_t)conf.offset[i];
 800c2ca:	259f      	movs	r5, #159	@ 0x9f
 800c2cc:	197b      	adds	r3, r7, r5
 800c2ce:	781a      	ldrb	r2, [r3, #0]
 800c2d0:	2368      	movs	r3, #104	@ 0x68
 800c2d2:	18fb      	adds	r3, r7, r3
 800c2d4:	0092      	lsls	r2, r2, #2
 800c2d6:	58d2      	ldr	r2, [r2, r3]
 800c2d8:	197b      	adds	r3, r7, r5
 800c2da:	781c      	ldrb	r4, [r3, #0]
 800c2dc:	1c10      	adds	r0, r2, #0
 800c2de:	f7f4 f8c7 	bl	8000470 <__aeabi_f2uiz>
 800c2e2:	0003      	movs	r3, r0
 800c2e4:	b299      	uxth	r1, r3
 800c2e6:	4b76      	ldr	r3, [pc, #472]	@ (800c4c0 <modbus_server_update+0x240>)
 800c2e8:	0062      	lsls	r2, r4, #1
 800c2ea:	52d1      	strh	r1, [r2, r3]
	for (uint8_t i = OFFSET_S1_ADDR; i < LG_ADC_SENAOR_MAX_SIZE; i++)
 800c2ec:	197b      	adds	r3, r7, r5
 800c2ee:	781a      	ldrb	r2, [r3, #0]
 800c2f0:	197b      	adds	r3, r7, r5
 800c2f2:	3201      	adds	r2, #1
 800c2f4:	701a      	strb	r2, [r3, #0]
 800c2f6:	239f      	movs	r3, #159	@ 0x9f
 800c2f8:	18fb      	adds	r3, r7, r3
 800c2fa:	781b      	ldrb	r3, [r3, #0]
 800c2fc:	2b09      	cmp	r3, #9
 800c2fe:	d9e4      	bls.n	800c2ca <modbus_server_update+0x4a>
	}
	server_registers[SERVER_ADDR] = conf.address;
 800c300:	2468      	movs	r4, #104	@ 0x68
 800c302:	193b      	adds	r3, r7, r4
 800c304:	2228      	movs	r2, #40	@ 0x28
 800c306:	5c9b      	ldrb	r3, [r3, r2]
 800c308:	001a      	movs	r2, r3
 800c30a:	4b6d      	ldr	r3, [pc, #436]	@ (800c4c0 <modbus_server_update+0x240>)
 800c30c:	829a      	strh	r2, [r3, #20]
	server_registers[FILTER_FC_ADDR] = (uint16_t)(conf.fc * 10);
 800c30e:	193b      	adds	r3, r7, r4
 800c310:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c312:	0a12      	lsrs	r2, r2, #8
 800c314:	212c      	movs	r1, #44	@ 0x2c
 800c316:	5c5b      	ldrb	r3, [r3, r1]
 800c318:	061b      	lsls	r3, r3, #24
 800c31a:	4313      	orrs	r3, r2
 800c31c:	4969      	ldr	r1, [pc, #420]	@ (800c4c4 <modbus_server_update+0x244>)
 800c31e:	1c18      	adds	r0, r3, #0
 800c320:	f7f4 fc7e 	bl	8000c20 <__aeabi_fmul>
 800c324:	1c03      	adds	r3, r0, #0
 800c326:	1c18      	adds	r0, r3, #0
 800c328:	f7f4 f8a2 	bl	8000470 <__aeabi_f2uiz>
 800c32c:	0003      	movs	r3, r0
 800c32e:	b29a      	uxth	r2, r3
 800c330:	4b63      	ldr	r3, [pc, #396]	@ (800c4c0 <modbus_server_update+0x240>)
 800c332:	82da      	strh	r2, [r3, #22]
	server_registers[SENSOR_THRESHOLD_ADDR] = conf.threshold;
 800c334:	193b      	adds	r3, r7, r4
 800c336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c338:	021b      	lsls	r3, r3, #8
 800c33a:	0c1b      	lsrs	r3, r3, #16
 800c33c:	b29a      	uxth	r2, r3
 800c33e:	4b60      	ldr	r3, [pc, #384]	@ (800c4c0 <modbus_server_update+0x240>)
 800c340:	831a      	strh	r2, [r3, #24]
	/*sensor filtered data*/
	for (uint8_t i = S1_ADDR; i < LG_ADC_SENAOR_MAX_SIZE; i++)
 800c342:	239e      	movs	r3, #158	@ 0x9e
 800c344:	18fb      	adds	r3, r7, r3
 800c346:	220f      	movs	r2, #15
 800c348:	701a      	strb	r2, [r3, #0]
 800c34a:	e019      	b.n	800c380 <modbus_server_update+0x100>
	{
		server_registers[i] = sensor.S[i - S1_ADDR];
 800c34c:	219e      	movs	r1, #158	@ 0x9e
 800c34e:	187b      	adds	r3, r7, r1
 800c350:	781b      	ldrb	r3, [r3, #0]
 800c352:	3b0f      	subs	r3, #15
 800c354:	003a      	movs	r2, r7
 800c356:	3304      	adds	r3, #4
 800c358:	009b      	lsls	r3, r3, #2
 800c35a:	18d3      	adds	r3, r2, r3
 800c35c:	3304      	adds	r3, #4
 800c35e:	681a      	ldr	r2, [r3, #0]
 800c360:	000d      	movs	r5, r1
 800c362:	187b      	adds	r3, r7, r1
 800c364:	781c      	ldrb	r4, [r3, #0]
 800c366:	1c10      	adds	r0, r2, #0
 800c368:	f7f4 f882 	bl	8000470 <__aeabi_f2uiz>
 800c36c:	0003      	movs	r3, r0
 800c36e:	b299      	uxth	r1, r3
 800c370:	4b53      	ldr	r3, [pc, #332]	@ (800c4c0 <modbus_server_update+0x240>)
 800c372:	0062      	lsls	r2, r4, #1
 800c374:	52d1      	strh	r1, [r2, r3]
	for (uint8_t i = S1_ADDR; i < LG_ADC_SENAOR_MAX_SIZE; i++)
 800c376:	197b      	adds	r3, r7, r5
 800c378:	781a      	ldrb	r2, [r3, #0]
 800c37a:	197b      	adds	r3, r7, r5
 800c37c:	3201      	adds	r2, #1
 800c37e:	701a      	strb	r2, [r3, #0]
 800c380:	239e      	movs	r3, #158	@ 0x9e
 800c382:	18fb      	adds	r3, r7, r3
 800c384:	781b      	ldrb	r3, [r3, #0]
 800c386:	2b09      	cmp	r3, #9
 800c388:	d9e0      	bls.n	800c34c <modbus_server_update+0xcc>
	}
	/*sensor adc value*/
	for (uint8_t i = A1_ADDR; i < LG_ADC_SENAOR_MAX_SIZE; i++)
 800c38a:	239d      	movs	r3, #157	@ 0x9d
 800c38c:	18fb      	adds	r3, r7, r3
 800c38e:	2223      	movs	r2, #35	@ 0x23
 800c390:	701a      	strb	r2, [r3, #0]
 800c392:	e011      	b.n	800c3b8 <modbus_server_update+0x138>
	{
		server_registers[i] = sensor.raw[i - A1_ADDR];
 800c394:	209d      	movs	r0, #157	@ 0x9d
 800c396:	183b      	adds	r3, r7, r0
 800c398:	781b      	ldrb	r3, [r3, #0]
 800c39a:	3b23      	subs	r3, #35	@ 0x23
 800c39c:	0019      	movs	r1, r3
 800c39e:	183b      	adds	r3, r7, r0
 800c3a0:	781a      	ldrb	r2, [r3, #0]
 800c3a2:	003b      	movs	r3, r7
 800c3a4:	0049      	lsls	r1, r1, #1
 800c3a6:	5ac9      	ldrh	r1, [r1, r3]
 800c3a8:	4b45      	ldr	r3, [pc, #276]	@ (800c4c0 <modbus_server_update+0x240>)
 800c3aa:	0052      	lsls	r2, r2, #1
 800c3ac:	52d1      	strh	r1, [r2, r3]
	for (uint8_t i = A1_ADDR; i < LG_ADC_SENAOR_MAX_SIZE; i++)
 800c3ae:	183b      	adds	r3, r7, r0
 800c3b0:	781a      	ldrb	r2, [r3, #0]
 800c3b2:	183b      	adds	r3, r7, r0
 800c3b4:	3201      	adds	r2, #1
 800c3b6:	701a      	strb	r2, [r3, #0]
 800c3b8:	239d      	movs	r3, #157	@ 0x9d
 800c3ba:	18fb      	adds	r3, r7, r3
 800c3bc:	781b      	ldrb	r3, [r3, #0]
 800c3be:	2b09      	cmp	r3, #9
 800c3c0:	d9e8      	bls.n	800c394 <modbus_server_update+0x114>
	}
	/*offset apply data*/
	for (uint8_t i = D1_ADDR; i < LG_ADC_SENAOR_MAX_SIZE; i++)
 800c3c2:	239c      	movs	r3, #156	@ 0x9c
 800c3c4:	18fb      	adds	r3, r7, r3
 800c3c6:	2219      	movs	r2, #25
 800c3c8:	701a      	strb	r2, [r3, #0]
 800c3ca:	e017      	b.n	800c3fc <modbus_server_update+0x17c>
	{
		server_registers[i] = sensor.D[i - D1_ADDR];
 800c3cc:	259c      	movs	r5, #156	@ 0x9c
 800c3ce:	197b      	adds	r3, r7, r5
 800c3d0:	781b      	ldrb	r3, [r3, #0]
 800c3d2:	3b19      	subs	r3, #25
 800c3d4:	001a      	movs	r2, r3
 800c3d6:	003b      	movs	r3, r7
 800c3d8:	3210      	adds	r2, #16
 800c3da:	0092      	lsls	r2, r2, #2
 800c3dc:	58d2      	ldr	r2, [r2, r3]
 800c3de:	197b      	adds	r3, r7, r5
 800c3e0:	781c      	ldrb	r4, [r3, #0]
 800c3e2:	1c10      	adds	r0, r2, #0
 800c3e4:	f7f4 f844 	bl	8000470 <__aeabi_f2uiz>
 800c3e8:	0003      	movs	r3, r0
 800c3ea:	b299      	uxth	r1, r3
 800c3ec:	4b34      	ldr	r3, [pc, #208]	@ (800c4c0 <modbus_server_update+0x240>)
 800c3ee:	0062      	lsls	r2, r4, #1
 800c3f0:	52d1      	strh	r1, [r2, r3]
	for (uint8_t i = D1_ADDR; i < LG_ADC_SENAOR_MAX_SIZE; i++)
 800c3f2:	197b      	adds	r3, r7, r5
 800c3f4:	781a      	ldrb	r2, [r3, #0]
 800c3f6:	197b      	adds	r3, r7, r5
 800c3f8:	3201      	adds	r2, #1
 800c3fa:	701a      	strb	r2, [r3, #0]
 800c3fc:	239c      	movs	r3, #156	@ 0x9c
 800c3fe:	18fb      	adds	r3, r7, r3
 800c400:	781b      	ldrb	r3, [r3, #0]
 800c402:	2b09      	cmp	r3, #9
 800c404:	d9e2      	bls.n	800c3cc <modbus_server_update+0x14c>
	}
	server_registers[DI_VALUE_ADDR] = sensor.value;
 800c406:	003b      	movs	r3, r7
 800c408:	8f99      	ldrh	r1, [r3, #60]	@ 0x3c
 800c40a:	4b2d      	ldr	r3, [pc, #180]	@ (800c4c0 <modbus_server_update+0x240>)
 800c40c:	225a      	movs	r2, #90	@ 0x5a
 800c40e:	5299      	strh	r1, [r3, r2]

	/*update cooils*/
	for (uint8_t i = 0; i < LG_ADC_SENAOR_MAX_SIZE; i++)
 800c410:	239b      	movs	r3, #155	@ 0x9b
 800c412:	18fb      	adds	r3, r7, r3
 800c414:	2200      	movs	r2, #0
 800c416:	701a      	strb	r2, [r3, #0]
 800c418:	e048      	b.n	800c4ac <modbus_server_update+0x22c>
	{
		if (sensor.value & (1 << i))
 800c41a:	003b      	movs	r3, r7
 800c41c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800c41e:	001a      	movs	r2, r3
 800c420:	209b      	movs	r0, #155	@ 0x9b
 800c422:	183b      	adds	r3, r7, r0
 800c424:	781b      	ldrb	r3, [r3, #0]
 800c426:	411a      	asrs	r2, r3
 800c428:	0013      	movs	r3, r2
 800c42a:	2201      	movs	r2, #1
 800c42c:	4013      	ands	r3, r2
 800c42e:	d01a      	beq.n	800c466 <modbus_server_update+0x1e6>
		{
			nmbs_bitfield_set(server_coils, i);
 800c430:	183b      	adds	r3, r7, r0
 800c432:	781b      	ldrb	r3, [r3, #0]
 800c434:	08db      	lsrs	r3, r3, #3
 800c436:	b2db      	uxtb	r3, r3
 800c438:	001a      	movs	r2, r3
 800c43a:	4b23      	ldr	r3, [pc, #140]	@ (800c4c8 <modbus_server_update+0x248>)
 800c43c:	5c9b      	ldrb	r3, [r3, r2]
 800c43e:	b25a      	sxtb	r2, r3
 800c440:	183b      	adds	r3, r7, r0
 800c442:	781b      	ldrb	r3, [r3, #0]
 800c444:	2107      	movs	r1, #7
 800c446:	400b      	ands	r3, r1
 800c448:	2101      	movs	r1, #1
 800c44a:	4099      	lsls	r1, r3
 800c44c:	000b      	movs	r3, r1
 800c44e:	b25b      	sxtb	r3, r3
 800c450:	4313      	orrs	r3, r2
 800c452:	b259      	sxtb	r1, r3
 800c454:	183b      	adds	r3, r7, r0
 800c456:	781b      	ldrb	r3, [r3, #0]
 800c458:	08db      	lsrs	r3, r3, #3
 800c45a:	b2db      	uxtb	r3, r3
 800c45c:	001a      	movs	r2, r3
 800c45e:	b2c9      	uxtb	r1, r1
 800c460:	4b19      	ldr	r3, [pc, #100]	@ (800c4c8 <modbus_server_update+0x248>)
 800c462:	5499      	strb	r1, [r3, r2]
 800c464:	e01c      	b.n	800c4a0 <modbus_server_update+0x220>
		}
		else
		{

			nmbs_bitfield_unset(server_coils, i);
 800c466:	209b      	movs	r0, #155	@ 0x9b
 800c468:	183b      	adds	r3, r7, r0
 800c46a:	781b      	ldrb	r3, [r3, #0]
 800c46c:	08db      	lsrs	r3, r3, #3
 800c46e:	b2db      	uxtb	r3, r3
 800c470:	001a      	movs	r2, r3
 800c472:	4b15      	ldr	r3, [pc, #84]	@ (800c4c8 <modbus_server_update+0x248>)
 800c474:	5c9b      	ldrb	r3, [r3, r2]
 800c476:	b25b      	sxtb	r3, r3
 800c478:	183a      	adds	r2, r7, r0
 800c47a:	7812      	ldrb	r2, [r2, #0]
 800c47c:	2107      	movs	r1, #7
 800c47e:	400a      	ands	r2, r1
 800c480:	2101      	movs	r1, #1
 800c482:	4091      	lsls	r1, r2
 800c484:	000a      	movs	r2, r1
 800c486:	b252      	sxtb	r2, r2
 800c488:	43d2      	mvns	r2, r2
 800c48a:	b252      	sxtb	r2, r2
 800c48c:	4013      	ands	r3, r2
 800c48e:	b259      	sxtb	r1, r3
 800c490:	183b      	adds	r3, r7, r0
 800c492:	781b      	ldrb	r3, [r3, #0]
 800c494:	08db      	lsrs	r3, r3, #3
 800c496:	b2db      	uxtb	r3, r3
 800c498:	001a      	movs	r2, r3
 800c49a:	b2c9      	uxtb	r1, r1
 800c49c:	4b0a      	ldr	r3, [pc, #40]	@ (800c4c8 <modbus_server_update+0x248>)
 800c49e:	5499      	strb	r1, [r3, r2]
	for (uint8_t i = 0; i < LG_ADC_SENAOR_MAX_SIZE; i++)
 800c4a0:	219b      	movs	r1, #155	@ 0x9b
 800c4a2:	187b      	adds	r3, r7, r1
 800c4a4:	781a      	ldrb	r2, [r3, #0]
 800c4a6:	187b      	adds	r3, r7, r1
 800c4a8:	3201      	adds	r2, #1
 800c4aa:	701a      	strb	r2, [r3, #0]
 800c4ac:	239b      	movs	r3, #155	@ 0x9b
 800c4ae:	18fb      	adds	r3, r7, r3
 800c4b0:	781b      	ldrb	r3, [r3, #0]
 800c4b2:	2b09      	cmp	r3, #9
 800c4b4:	d9b1      	bls.n	800c41a <modbus_server_update+0x19a>
		}
	}
	return;
 800c4b6:	46c0      	nop			@ (mov r8, r8)
}
 800c4b8:	46bd      	mov	sp, r7
 800c4ba:	b028      	add	sp, #160	@ 0xa0
 800c4bc:	bdb0      	pop	{r4, r5, r7, pc}
 800c4be:	46c0      	nop			@ (mov r8, r8)
 800c4c0:	20000c00 	.word	0x20000c00
 800c4c4:	41200000 	.word	0x41200000
 800c4c8:	20000be0 	.word	0x20000be0

0800c4cc <lg_module_sensor_init>:

/* ============================================================================
 * public function definition
 * ========================================================================= */
uint8_t lg_module_sensor_init(float fc)
{
 800c4cc:	b590      	push	{r4, r7, lr}
 800c4ce:	b087      	sub	sp, #28
 800c4d0:	af02      	add	r7, sp, #8
 800c4d2:	6078      	str	r0, [r7, #4]
    uint8_t ret = 0;
 800c4d4:	230e      	movs	r3, #14
 800c4d6:	18fb      	adds	r3, r7, r3
 800c4d8:	2200      	movs	r2, #0
 800c4da:	701a      	strb	r2, [r3, #0]
    /*filte init*/
    for (uint8_t i = 0; i < LG_ADC_SENAOR_MAX_SIZE; i++)
 800c4dc:	230f      	movs	r3, #15
 800c4de:	18fb      	adds	r3, r7, r3
 800c4e0:	2200      	movs	r2, #0
 800c4e2:	701a      	strb	r2, [r3, #0]
 800c4e4:	e015      	b.n	800c512 <lg_module_sensor_init+0x46>
    {
        Biquad_Init(&filter[i], BQ_LOWPASS, fc, LG_ADC_FS, 0.707f);
 800c4e6:	240f      	movs	r4, #15
 800c4e8:	193b      	adds	r3, r7, r4
 800c4ea:	781a      	ldrb	r2, [r3, #0]
 800c4ec:	0013      	movs	r3, r2
 800c4ee:	00db      	lsls	r3, r3, #3
 800c4f0:	189b      	adds	r3, r3, r2
 800c4f2:	009b      	lsls	r3, r3, #2
 800c4f4:	4a1a      	ldr	r2, [pc, #104]	@ (800c560 <lg_module_sensor_init+0x94>)
 800c4f6:	1898      	adds	r0, r3, r2
 800c4f8:	491a      	ldr	r1, [pc, #104]	@ (800c564 <lg_module_sensor_init+0x98>)
 800c4fa:	687a      	ldr	r2, [r7, #4]
 800c4fc:	4b1a      	ldr	r3, [pc, #104]	@ (800c568 <lg_module_sensor_init+0x9c>)
 800c4fe:	9300      	str	r3, [sp, #0]
 800c500:	1c0b      	adds	r3, r1, #0
 800c502:	2100      	movs	r1, #0
 800c504:	f7fb f854 	bl	80075b0 <Biquad_Init>
    for (uint8_t i = 0; i < LG_ADC_SENAOR_MAX_SIZE; i++)
 800c508:	193b      	adds	r3, r7, r4
 800c50a:	781a      	ldrb	r2, [r3, #0]
 800c50c:	193b      	adds	r3, r7, r4
 800c50e:	3201      	adds	r2, #1
 800c510:	701a      	strb	r2, [r3, #0]
 800c512:	230f      	movs	r3, #15
 800c514:	18fb      	adds	r3, r7, r3
 800c516:	781b      	ldrb	r3, [r3, #0]
 800c518:	2b09      	cmp	r3, #9
 800c51a:	d9e4      	bls.n	800c4e6 <lg_module_sensor_init+0x1a>
    }
    /*adc init*/
    if (HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK)
 800c51c:	4b13      	ldr	r3, [pc, #76]	@ (800c56c <lg_module_sensor_init+0xa0>)
 800c51e:	0018      	movs	r0, r3
 800c520:	f7f7 fb2e 	bl	8003b80 <HAL_ADCEx_Calibration_Start>
 800c524:	1e03      	subs	r3, r0, #0
 800c526:	d001      	beq.n	800c52c <lg_module_sensor_init+0x60>
    {
        return 1;
 800c528:	2301      	movs	r3, #1
 800c52a:	e014      	b.n	800c556 <lg_module_sensor_init+0x8a>
    }

    if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)sensor.raw, LG_ADC_SENAOR_MAX_SIZE) != HAL_OK)
 800c52c:	4910      	ldr	r1, [pc, #64]	@ (800c570 <lg_module_sensor_init+0xa4>)
 800c52e:	4b0f      	ldr	r3, [pc, #60]	@ (800c56c <lg_module_sensor_init+0xa0>)
 800c530:	220a      	movs	r2, #10
 800c532:	0018      	movs	r0, r3
 800c534:	f7f6 fea4 	bl	8003280 <HAL_ADC_Start_DMA>
 800c538:	1e03      	subs	r3, r0, #0
 800c53a:	d001      	beq.n	800c540 <lg_module_sensor_init+0x74>
    {
        return 1;
 800c53c:	2301      	movs	r3, #1
 800c53e:	e00a      	b.n	800c556 <lg_module_sensor_init+0x8a>
    }

    /*start timer triger*/
    if (HAL_TIM_Base_Start(&htim3) != HAL_OK)
 800c540:	4b0c      	ldr	r3, [pc, #48]	@ (800c574 <lg_module_sensor_init+0xa8>)
 800c542:	0018      	movs	r0, r3
 800c544:	f7f9 f9c0 	bl	80058c8 <HAL_TIM_Base_Start>
 800c548:	1e03      	subs	r3, r0, #0
 800c54a:	d001      	beq.n	800c550 <lg_module_sensor_init+0x84>
    {
        return 1;
 800c54c:	2301      	movs	r3, #1
 800c54e:	e002      	b.n	800c556 <lg_module_sensor_init+0x8a>
    }

    return ret;
 800c550:	230e      	movs	r3, #14
 800c552:	18fb      	adds	r3, r7, r3
 800c554:	781b      	ldrb	r3, [r3, #0]
}
 800c556:	0018      	movs	r0, r3
 800c558:	46bd      	mov	sp, r7
 800c55a:	b005      	add	sp, #20
 800c55c:	bd90      	pop	{r4, r7, pc}
 800c55e:	46c0      	nop			@ (mov r8, r8)
 800c560:	20000e84 	.word	0x20000e84
 800c564:	42c80000 	.word	0x42c80000
 800c568:	3f34fdf4 	.word	0x3f34fdf4
 800c56c:	200000b4 	.word	0x200000b4
 800c570:	20000e1c 	.word	0x20000e1c
 800c574:	20000174 	.word	0x20000174

0800c578 <lg_module_sensor_get>:
    }
    return 0;
}

uint8_t lg_module_sensor_get(LG_SENSOR_TypeDef_t *out)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b082      	sub	sp, #8
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
    memcpy(out, &sensor, sizeof(LG_SENSOR_TypeDef_t));
 800c580:	4905      	ldr	r1, [pc, #20]	@ (800c598 <lg_module_sensor_get+0x20>)
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	2268      	movs	r2, #104	@ 0x68
 800c586:	0018      	movs	r0, r3
 800c588:	f000 f944 	bl	800c814 <memcpy>

    return 0;
 800c58c:	2300      	movs	r3, #0
}
 800c58e:	0018      	movs	r0, r3
 800c590:	46bd      	mov	sp, r7
 800c592:	b002      	add	sp, #8
 800c594:	bd80      	pop	{r7, pc}
 800c596:	46c0      	nop			@ (mov r8, r8)
 800c598:	20000e1c 	.word	0x20000e1c

0800c59c <HAL_ADC_ConvCpltCallback>:
/* ============================================================================
 * private function definition
 * ========================================================================= */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800c59c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c59e:	b091      	sub	sp, #68	@ 0x44
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
    LG_CONF_TypeDef_t conf = {0};
 800c5a4:	240c      	movs	r4, #12
 800c5a6:	193b      	adds	r3, r7, r4
 800c5a8:	0018      	movs	r0, r3
 800c5aa:	2333      	movs	r3, #51	@ 0x33
 800c5ac:	001a      	movs	r2, r3
 800c5ae:	2100      	movs	r1, #0
 800c5b0:	f000 f8f0 	bl	800c794 <memset>
    /* Prevent unused argument(s) compilation warning */
    lg_module_eeprom_conf_get(&conf);
 800c5b4:	193b      	adds	r3, r7, r4
 800c5b6:	0018      	movs	r0, r3
 800c5b8:	f7ff fb12 	bl	800bbe0 <lg_module_eeprom_conf_get>
    /*filter data*/
    for (uint8_t i = 0; i < LG_ADC_SENAOR_MAX_SIZE; i++)
 800c5bc:	233f      	movs	r3, #63	@ 0x3f
 800c5be:	18fb      	adds	r3, r7, r3
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	701a      	strb	r2, [r3, #0]
 800c5c4:	e0c9      	b.n	800c75a <HAL_ADC_ConvCpltCallback+0x1be>
    {
        /*apply filter*/
        sensor.S[i] = Biquad_Apply(&filter[i], sensor.raw[i]);
 800c5c6:	263f      	movs	r6, #63	@ 0x3f
 800c5c8:	19bb      	adds	r3, r7, r6
 800c5ca:	781a      	ldrb	r2, [r3, #0]
 800c5cc:	0013      	movs	r3, r2
 800c5ce:	00db      	lsls	r3, r3, #3
 800c5d0:	189b      	adds	r3, r3, r2
 800c5d2:	009b      	lsls	r3, r3, #2
 800c5d4:	4a66      	ldr	r2, [pc, #408]	@ (800c770 <HAL_ADC_ConvCpltCallback+0x1d4>)
 800c5d6:	189d      	adds	r5, r3, r2
 800c5d8:	19bb      	adds	r3, r7, r6
 800c5da:	781a      	ldrb	r2, [r3, #0]
 800c5dc:	4b65      	ldr	r3, [pc, #404]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c5de:	0052      	lsls	r2, r2, #1
 800c5e0:	5ad3      	ldrh	r3, [r2, r3]
 800c5e2:	0018      	movs	r0, r3
 800c5e4:	f7f4 ff4a 	bl	800147c <__aeabi_ui2f>
 800c5e8:	1c02      	adds	r2, r0, #0
 800c5ea:	19bb      	adds	r3, r7, r6
 800c5ec:	781c      	ldrb	r4, [r3, #0]
 800c5ee:	1c11      	adds	r1, r2, #0
 800c5f0:	0028      	movs	r0, r5
 800c5f2:	f7fb f941 	bl	8007878 <Biquad_Apply>
 800c5f6:	1c01      	adds	r1, r0, #0
 800c5f8:	4a5e      	ldr	r2, [pc, #376]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c5fa:	1d23      	adds	r3, r4, #4
 800c5fc:	009b      	lsls	r3, r3, #2
 800c5fe:	18d3      	adds	r3, r2, r3
 800c600:	3304      	adds	r3, #4
 800c602:	6019      	str	r1, [r3, #0]
        sensor.S[i] = (sensor.S[i] < 0) ? 0 : sensor.S[i];
 800c604:	19bb      	adds	r3, r7, r6
 800c606:	781b      	ldrb	r3, [r3, #0]
 800c608:	4a5a      	ldr	r2, [pc, #360]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c60a:	3304      	adds	r3, #4
 800c60c:	009b      	lsls	r3, r3, #2
 800c60e:	18d3      	adds	r3, r2, r3
 800c610:	3304      	adds	r3, #4
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	2100      	movs	r1, #0
 800c616:	1c18      	adds	r0, r3, #0
 800c618:	f7f3 ff02 	bl	8000420 <__aeabi_fcmplt>
 800c61c:	1e03      	subs	r3, r0, #0
 800c61e:	d001      	beq.n	800c624 <HAL_ADC_ConvCpltCallback+0x88>
 800c620:	2200      	movs	r2, #0
 800c622:	e008      	b.n	800c636 <HAL_ADC_ConvCpltCallback+0x9a>
 800c624:	233f      	movs	r3, #63	@ 0x3f
 800c626:	18fb      	adds	r3, r7, r3
 800c628:	781b      	ldrb	r3, [r3, #0]
 800c62a:	4a52      	ldr	r2, [pc, #328]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c62c:	3304      	adds	r3, #4
 800c62e:	009b      	lsls	r3, r3, #2
 800c630:	18d3      	adds	r3, r2, r3
 800c632:	3304      	adds	r3, #4
 800c634:	681a      	ldr	r2, [r3, #0]
 800c636:	253f      	movs	r5, #63	@ 0x3f
 800c638:	197b      	adds	r3, r7, r5
 800c63a:	781b      	ldrb	r3, [r3, #0]
 800c63c:	494d      	ldr	r1, [pc, #308]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c63e:	3304      	adds	r3, #4
 800c640:	009b      	lsls	r3, r3, #2
 800c642:	18cb      	adds	r3, r1, r3
 800c644:	3304      	adds	r3, #4
 800c646:	601a      	str	r2, [r3, #0]
        /*apply offset*/
        sensor.D[i] = sensor.S[i] - conf.offset[i];
 800c648:	197b      	adds	r3, r7, r5
 800c64a:	781b      	ldrb	r3, [r3, #0]
 800c64c:	4a49      	ldr	r2, [pc, #292]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c64e:	3304      	adds	r3, #4
 800c650:	009b      	lsls	r3, r3, #2
 800c652:	18d3      	adds	r3, r2, r3
 800c654:	3304      	adds	r3, #4
 800c656:	6818      	ldr	r0, [r3, #0]
 800c658:	197b      	adds	r3, r7, r5
 800c65a:	781a      	ldrb	r2, [r3, #0]
 800c65c:	230c      	movs	r3, #12
 800c65e:	18fb      	adds	r3, r7, r3
 800c660:	0092      	lsls	r2, r2, #2
 800c662:	58d2      	ldr	r2, [r2, r3]
 800c664:	197b      	adds	r3, r7, r5
 800c666:	781c      	ldrb	r4, [r3, #0]
 800c668:	1c11      	adds	r1, r2, #0
 800c66a:	f7f4 fc33 	bl	8000ed4 <__aeabi_fsub>
 800c66e:	1c03      	adds	r3, r0, #0
 800c670:	1c19      	adds	r1, r3, #0
 800c672:	4b40      	ldr	r3, [pc, #256]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c674:	0022      	movs	r2, r4
 800c676:	3210      	adds	r2, #16
 800c678:	0092      	lsls	r2, r2, #2
 800c67a:	50d1      	str	r1, [r2, r3]
        sensor.D[i] = (sensor.D[i] < 0) ? 0 : sensor.D[i];
 800c67c:	197b      	adds	r3, r7, r5
 800c67e:	781a      	ldrb	r2, [r3, #0]
 800c680:	4b3c      	ldr	r3, [pc, #240]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c682:	3210      	adds	r2, #16
 800c684:	0092      	lsls	r2, r2, #2
 800c686:	58d3      	ldr	r3, [r2, r3]
 800c688:	2100      	movs	r1, #0
 800c68a:	1c18      	adds	r0, r3, #0
 800c68c:	f7f3 fec8 	bl	8000420 <__aeabi_fcmplt>
 800c690:	1e03      	subs	r3, r0, #0
 800c692:	d001      	beq.n	800c698 <HAL_ADC_ConvCpltCallback+0xfc>
 800c694:	2300      	movs	r3, #0
 800c696:	e006      	b.n	800c6a6 <HAL_ADC_ConvCpltCallback+0x10a>
 800c698:	233f      	movs	r3, #63	@ 0x3f
 800c69a:	18fb      	adds	r3, r7, r3
 800c69c:	781a      	ldrb	r2, [r3, #0]
 800c69e:	4b35      	ldr	r3, [pc, #212]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c6a0:	3210      	adds	r2, #16
 800c6a2:	0092      	lsls	r2, r2, #2
 800c6a4:	58d3      	ldr	r3, [r2, r3]
 800c6a6:	253f      	movs	r5, #63	@ 0x3f
 800c6a8:	197a      	adds	r2, r7, r5
 800c6aa:	7811      	ldrb	r1, [r2, #0]
 800c6ac:	4a31      	ldr	r2, [pc, #196]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c6ae:	3110      	adds	r1, #16
 800c6b0:	0089      	lsls	r1, r1, #2
 800c6b2:	508b      	str	r3, [r1, r2]
        /*detect*/
        if (sensor.D[i] >= conf.threshold)
 800c6b4:	197b      	adds	r3, r7, r5
 800c6b6:	781a      	ldrb	r2, [r3, #0]
 800c6b8:	4b2e      	ldr	r3, [pc, #184]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c6ba:	3210      	adds	r2, #16
 800c6bc:	0092      	lsls	r2, r2, #2
 800c6be:	58d4      	ldr	r4, [r2, r3]
 800c6c0:	230c      	movs	r3, #12
 800c6c2:	18fb      	adds	r3, r7, r3
 800c6c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6c6:	021b      	lsls	r3, r3, #8
 800c6c8:	0c1b      	lsrs	r3, r3, #16
 800c6ca:	b29b      	uxth	r3, r3
 800c6cc:	0018      	movs	r0, r3
 800c6ce:	f7f4 fe85 	bl	80013dc <__aeabi_i2f>
 800c6d2:	1c03      	adds	r3, r0, #0
 800c6d4:	1c19      	adds	r1, r3, #0
 800c6d6:	1c20      	adds	r0, r4, #0
 800c6d8:	f7f3 fec0 	bl	800045c <__aeabi_fcmpge>
 800c6dc:	1e03      	subs	r3, r0, #0
 800c6de:	d00e      	beq.n	800c6fe <HAL_ADC_ConvCpltCallback+0x162>
        {
            sensor.value |= 1 << (i); // set bit
 800c6e0:	4b24      	ldr	r3, [pc, #144]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c6e2:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800c6e4:	b21a      	sxth	r2, r3
 800c6e6:	197b      	adds	r3, r7, r5
 800c6e8:	781b      	ldrb	r3, [r3, #0]
 800c6ea:	2101      	movs	r1, #1
 800c6ec:	4099      	lsls	r1, r3
 800c6ee:	000b      	movs	r3, r1
 800c6f0:	b21b      	sxth	r3, r3
 800c6f2:	4313      	orrs	r3, r2
 800c6f4:	b21b      	sxth	r3, r3
 800c6f6:	b29a      	uxth	r2, r3
 800c6f8:	4b1e      	ldr	r3, [pc, #120]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c6fa:	879a      	strh	r2, [r3, #60]	@ 0x3c
 800c6fc:	e027      	b.n	800c74e <HAL_ADC_ConvCpltCallback+0x1b2>
        }
        else if (sensor.D[i] <= (conf.threshold - LB_THESHOLD_HYSTERESIS))
 800c6fe:	253f      	movs	r5, #63	@ 0x3f
 800c700:	197b      	adds	r3, r7, r5
 800c702:	781a      	ldrb	r2, [r3, #0]
 800c704:	4b1b      	ldr	r3, [pc, #108]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c706:	3210      	adds	r2, #16
 800c708:	0092      	lsls	r2, r2, #2
 800c70a:	58d4      	ldr	r4, [r2, r3]
 800c70c:	230c      	movs	r3, #12
 800c70e:	18fb      	adds	r3, r7, r3
 800c710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c712:	021b      	lsls	r3, r3, #8
 800c714:	0c1b      	lsrs	r3, r3, #16
 800c716:	b29b      	uxth	r3, r3
 800c718:	3b04      	subs	r3, #4
 800c71a:	0018      	movs	r0, r3
 800c71c:	f7f4 fe5e 	bl	80013dc <__aeabi_i2f>
 800c720:	1c03      	adds	r3, r0, #0
 800c722:	1c19      	adds	r1, r3, #0
 800c724:	1c20      	adds	r0, r4, #0
 800c726:	f7f3 fe85 	bl	8000434 <__aeabi_fcmple>
 800c72a:	1e03      	subs	r3, r0, #0
 800c72c:	d00f      	beq.n	800c74e <HAL_ADC_ConvCpltCallback+0x1b2>
        {
            sensor.value &= ~(1 << i); // clear
 800c72e:	4b11      	ldr	r3, [pc, #68]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c730:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800c732:	b21b      	sxth	r3, r3
 800c734:	197a      	adds	r2, r7, r5
 800c736:	7812      	ldrb	r2, [r2, #0]
 800c738:	2101      	movs	r1, #1
 800c73a:	4091      	lsls	r1, r2
 800c73c:	000a      	movs	r2, r1
 800c73e:	b212      	sxth	r2, r2
 800c740:	43d2      	mvns	r2, r2
 800c742:	b212      	sxth	r2, r2
 800c744:	4013      	ands	r3, r2
 800c746:	b21b      	sxth	r3, r3
 800c748:	b29a      	uxth	r2, r3
 800c74a:	4b0a      	ldr	r3, [pc, #40]	@ (800c774 <HAL_ADC_ConvCpltCallback+0x1d8>)
 800c74c:	879a      	strh	r2, [r3, #60]	@ 0x3c
    for (uint8_t i = 0; i < LG_ADC_SENAOR_MAX_SIZE; i++)
 800c74e:	213f      	movs	r1, #63	@ 0x3f
 800c750:	187b      	adds	r3, r7, r1
 800c752:	781a      	ldrb	r2, [r3, #0]
 800c754:	187b      	adds	r3, r7, r1
 800c756:	3201      	adds	r2, #1
 800c758:	701a      	strb	r2, [r3, #0]
 800c75a:	233f      	movs	r3, #63	@ 0x3f
 800c75c:	18fb      	adds	r3, r7, r3
 800c75e:	781b      	ldrb	r3, [r3, #0]
 800c760:	2b09      	cmp	r3, #9
 800c762:	d800      	bhi.n	800c766 <HAL_ADC_ConvCpltCallback+0x1ca>
 800c764:	e72f      	b.n	800c5c6 <HAL_ADC_ConvCpltCallback+0x2a>
        }
    }
    /*detect*/
    return;
 800c766:	46c0      	nop			@ (mov r8, r8)
}
 800c768:	46bd      	mov	sp, r7
 800c76a:	b011      	add	sp, #68	@ 0x44
 800c76c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c76e:	46c0      	nop			@ (mov r8, r8)
 800c770:	20000e84 	.word	0x20000e84
 800c774:	20000e1c 	.word	0x20000e1c

0800c778 <memcmp>:
 800c778:	b530      	push	{r4, r5, lr}
 800c77a:	2400      	movs	r4, #0
 800c77c:	3901      	subs	r1, #1
 800c77e:	42a2      	cmp	r2, r4
 800c780:	d101      	bne.n	800c786 <memcmp+0xe>
 800c782:	2000      	movs	r0, #0
 800c784:	e005      	b.n	800c792 <memcmp+0x1a>
 800c786:	5d03      	ldrb	r3, [r0, r4]
 800c788:	3401      	adds	r4, #1
 800c78a:	5d0d      	ldrb	r5, [r1, r4]
 800c78c:	42ab      	cmp	r3, r5
 800c78e:	d0f6      	beq.n	800c77e <memcmp+0x6>
 800c790:	1b58      	subs	r0, r3, r5
 800c792:	bd30      	pop	{r4, r5, pc}

0800c794 <memset>:
 800c794:	0003      	movs	r3, r0
 800c796:	1882      	adds	r2, r0, r2
 800c798:	4293      	cmp	r3, r2
 800c79a:	d100      	bne.n	800c79e <memset+0xa>
 800c79c:	4770      	bx	lr
 800c79e:	7019      	strb	r1, [r3, #0]
 800c7a0:	3301      	adds	r3, #1
 800c7a2:	e7f9      	b.n	800c798 <memset+0x4>

0800c7a4 <strncpy>:
 800c7a4:	0003      	movs	r3, r0
 800c7a6:	b530      	push	{r4, r5, lr}
 800c7a8:	001d      	movs	r5, r3
 800c7aa:	2a00      	cmp	r2, #0
 800c7ac:	d006      	beq.n	800c7bc <strncpy+0x18>
 800c7ae:	780c      	ldrb	r4, [r1, #0]
 800c7b0:	3a01      	subs	r2, #1
 800c7b2:	3301      	adds	r3, #1
 800c7b4:	702c      	strb	r4, [r5, #0]
 800c7b6:	3101      	adds	r1, #1
 800c7b8:	2c00      	cmp	r4, #0
 800c7ba:	d1f5      	bne.n	800c7a8 <strncpy+0x4>
 800c7bc:	2100      	movs	r1, #0
 800c7be:	189a      	adds	r2, r3, r2
 800c7c0:	4293      	cmp	r3, r2
 800c7c2:	d100      	bne.n	800c7c6 <strncpy+0x22>
 800c7c4:	bd30      	pop	{r4, r5, pc}
 800c7c6:	7019      	strb	r1, [r3, #0]
 800c7c8:	3301      	adds	r3, #1
 800c7ca:	e7f9      	b.n	800c7c0 <strncpy+0x1c>

0800c7cc <__libc_init_array>:
 800c7cc:	b570      	push	{r4, r5, r6, lr}
 800c7ce:	2600      	movs	r6, #0
 800c7d0:	4c0c      	ldr	r4, [pc, #48]	@ (800c804 <__libc_init_array+0x38>)
 800c7d2:	4d0d      	ldr	r5, [pc, #52]	@ (800c808 <__libc_init_array+0x3c>)
 800c7d4:	1b64      	subs	r4, r4, r5
 800c7d6:	10a4      	asrs	r4, r4, #2
 800c7d8:	42a6      	cmp	r6, r4
 800c7da:	d109      	bne.n	800c7f0 <__libc_init_array+0x24>
 800c7dc:	2600      	movs	r6, #0
 800c7de:	f000 fe21 	bl	800d424 <_init>
 800c7e2:	4c0a      	ldr	r4, [pc, #40]	@ (800c80c <__libc_init_array+0x40>)
 800c7e4:	4d0a      	ldr	r5, [pc, #40]	@ (800c810 <__libc_init_array+0x44>)
 800c7e6:	1b64      	subs	r4, r4, r5
 800c7e8:	10a4      	asrs	r4, r4, #2
 800c7ea:	42a6      	cmp	r6, r4
 800c7ec:	d105      	bne.n	800c7fa <__libc_init_array+0x2e>
 800c7ee:	bd70      	pop	{r4, r5, r6, pc}
 800c7f0:	00b3      	lsls	r3, r6, #2
 800c7f2:	58eb      	ldr	r3, [r5, r3]
 800c7f4:	4798      	blx	r3
 800c7f6:	3601      	adds	r6, #1
 800c7f8:	e7ee      	b.n	800c7d8 <__libc_init_array+0xc>
 800c7fa:	00b3      	lsls	r3, r6, #2
 800c7fc:	58eb      	ldr	r3, [r5, r3]
 800c7fe:	4798      	blx	r3
 800c800:	3601      	adds	r6, #1
 800c802:	e7f2      	b.n	800c7ea <__libc_init_array+0x1e>
 800c804:	0800da14 	.word	0x0800da14
 800c808:	0800da14 	.word	0x0800da14
 800c80c:	0800da18 	.word	0x0800da18
 800c810:	0800da14 	.word	0x0800da14

0800c814 <memcpy>:
 800c814:	2300      	movs	r3, #0
 800c816:	b510      	push	{r4, lr}
 800c818:	429a      	cmp	r2, r3
 800c81a:	d100      	bne.n	800c81e <memcpy+0xa>
 800c81c:	bd10      	pop	{r4, pc}
 800c81e:	5ccc      	ldrb	r4, [r1, r3]
 800c820:	54c4      	strb	r4, [r0, r3]
 800c822:	3301      	adds	r3, #1
 800c824:	e7f8      	b.n	800c818 <memcpy+0x4>
	...

0800c828 <cosf>:
 800c828:	b507      	push	{r0, r1, r2, lr}
 800c82a:	4a18      	ldr	r2, [pc, #96]	@ (800c88c <cosf+0x64>)
 800c82c:	0043      	lsls	r3, r0, #1
 800c82e:	2100      	movs	r1, #0
 800c830:	085b      	lsrs	r3, r3, #1
 800c832:	4293      	cmp	r3, r2
 800c834:	d914      	bls.n	800c860 <cosf+0x38>
 800c836:	22ff      	movs	r2, #255	@ 0xff
 800c838:	05d2      	lsls	r2, r2, #23
 800c83a:	4293      	cmp	r3, r2
 800c83c:	d303      	bcc.n	800c846 <cosf+0x1e>
 800c83e:	1c01      	adds	r1, r0, #0
 800c840:	f7f4 fb48 	bl	8000ed4 <__aeabi_fsub>
 800c844:	bd0e      	pop	{r1, r2, r3, pc}
 800c846:	4669      	mov	r1, sp
 800c848:	f000 f94e 	bl	800cae8 <__ieee754_rem_pio2f>
 800c84c:	2203      	movs	r2, #3
 800c84e:	4002      	ands	r2, r0
 800c850:	2a01      	cmp	r2, #1
 800c852:	d008      	beq.n	800c866 <cosf+0x3e>
 800c854:	2a02      	cmp	r2, #2
 800c856:	d00e      	beq.n	800c876 <cosf+0x4e>
 800c858:	2a00      	cmp	r2, #0
 800c85a:	d111      	bne.n	800c880 <cosf+0x58>
 800c85c:	9901      	ldr	r1, [sp, #4]
 800c85e:	9800      	ldr	r0, [sp, #0]
 800c860:	f000 f84e 	bl	800c900 <__kernel_cosf>
 800c864:	e7ee      	b.n	800c844 <cosf+0x1c>
 800c866:	9901      	ldr	r1, [sp, #4]
 800c868:	9800      	ldr	r0, [sp, #0]
 800c86a:	f000 f8c9 	bl	800ca00 <__kernel_sinf>
 800c86e:	2380      	movs	r3, #128	@ 0x80
 800c870:	061b      	lsls	r3, r3, #24
 800c872:	18c0      	adds	r0, r0, r3
 800c874:	e7e6      	b.n	800c844 <cosf+0x1c>
 800c876:	9901      	ldr	r1, [sp, #4]
 800c878:	9800      	ldr	r0, [sp, #0]
 800c87a:	f000 f841 	bl	800c900 <__kernel_cosf>
 800c87e:	e7f6      	b.n	800c86e <cosf+0x46>
 800c880:	2201      	movs	r2, #1
 800c882:	9901      	ldr	r1, [sp, #4]
 800c884:	9800      	ldr	r0, [sp, #0]
 800c886:	f000 f8bb 	bl	800ca00 <__kernel_sinf>
 800c88a:	e7db      	b.n	800c844 <cosf+0x1c>
 800c88c:	3f490fd8 	.word	0x3f490fd8

0800c890 <sinf>:
 800c890:	b507      	push	{r0, r1, r2, lr}
 800c892:	4a1a      	ldr	r2, [pc, #104]	@ (800c8fc <sinf+0x6c>)
 800c894:	0043      	lsls	r3, r0, #1
 800c896:	085b      	lsrs	r3, r3, #1
 800c898:	4293      	cmp	r3, r2
 800c89a:	d804      	bhi.n	800c8a6 <sinf+0x16>
 800c89c:	2200      	movs	r2, #0
 800c89e:	2100      	movs	r1, #0
 800c8a0:	f000 f8ae 	bl	800ca00 <__kernel_sinf>
 800c8a4:	e006      	b.n	800c8b4 <sinf+0x24>
 800c8a6:	22ff      	movs	r2, #255	@ 0xff
 800c8a8:	05d2      	lsls	r2, r2, #23
 800c8aa:	4293      	cmp	r3, r2
 800c8ac:	d303      	bcc.n	800c8b6 <sinf+0x26>
 800c8ae:	1c01      	adds	r1, r0, #0
 800c8b0:	f7f4 fb10 	bl	8000ed4 <__aeabi_fsub>
 800c8b4:	bd0e      	pop	{r1, r2, r3, pc}
 800c8b6:	4669      	mov	r1, sp
 800c8b8:	f000 f916 	bl	800cae8 <__ieee754_rem_pio2f>
 800c8bc:	2303      	movs	r3, #3
 800c8be:	4018      	ands	r0, r3
 800c8c0:	2801      	cmp	r0, #1
 800c8c2:	d007      	beq.n	800c8d4 <sinf+0x44>
 800c8c4:	2802      	cmp	r0, #2
 800c8c6:	d00a      	beq.n	800c8de <sinf+0x4e>
 800c8c8:	2800      	cmp	r0, #0
 800c8ca:	d111      	bne.n	800c8f0 <sinf+0x60>
 800c8cc:	2201      	movs	r2, #1
 800c8ce:	9901      	ldr	r1, [sp, #4]
 800c8d0:	9800      	ldr	r0, [sp, #0]
 800c8d2:	e7e5      	b.n	800c8a0 <sinf+0x10>
 800c8d4:	9901      	ldr	r1, [sp, #4]
 800c8d6:	9800      	ldr	r0, [sp, #0]
 800c8d8:	f000 f812 	bl	800c900 <__kernel_cosf>
 800c8dc:	e7ea      	b.n	800c8b4 <sinf+0x24>
 800c8de:	2201      	movs	r2, #1
 800c8e0:	9901      	ldr	r1, [sp, #4]
 800c8e2:	9800      	ldr	r0, [sp, #0]
 800c8e4:	f000 f88c 	bl	800ca00 <__kernel_sinf>
 800c8e8:	2380      	movs	r3, #128	@ 0x80
 800c8ea:	061b      	lsls	r3, r3, #24
 800c8ec:	18c0      	adds	r0, r0, r3
 800c8ee:	e7e1      	b.n	800c8b4 <sinf+0x24>
 800c8f0:	9901      	ldr	r1, [sp, #4]
 800c8f2:	9800      	ldr	r0, [sp, #0]
 800c8f4:	f000 f804 	bl	800c900 <__kernel_cosf>
 800c8f8:	e7f6      	b.n	800c8e8 <sinf+0x58>
 800c8fa:	46c0      	nop			@ (mov r8, r8)
 800c8fc:	3f490fd8 	.word	0x3f490fd8

0800c900 <__kernel_cosf>:
 800c900:	23c8      	movs	r3, #200	@ 0xc8
 800c902:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c904:	0044      	lsls	r4, r0, #1
 800c906:	1c06      	adds	r6, r0, #0
 800c908:	9101      	str	r1, [sp, #4]
 800c90a:	0864      	lsrs	r4, r4, #1
 800c90c:	059b      	lsls	r3, r3, #22
 800c90e:	429c      	cmp	r4, r3
 800c910:	d203      	bcs.n	800c91a <__kernel_cosf+0x1a>
 800c912:	f7f4 fd43 	bl	800139c <__aeabi_f2iz>
 800c916:	2800      	cmp	r0, #0
 800c918:	d05d      	beq.n	800c9d6 <__kernel_cosf+0xd6>
 800c91a:	1c31      	adds	r1, r6, #0
 800c91c:	1c30      	adds	r0, r6, #0
 800c91e:	f7f4 f97f 	bl	8000c20 <__aeabi_fmul>
 800c922:	21fc      	movs	r1, #252	@ 0xfc
 800c924:	0589      	lsls	r1, r1, #22
 800c926:	1c05      	adds	r5, r0, #0
 800c928:	f7f4 f97a 	bl	8000c20 <__aeabi_fmul>
 800c92c:	492b      	ldr	r1, [pc, #172]	@ (800c9dc <__kernel_cosf+0xdc>)
 800c92e:	1c07      	adds	r7, r0, #0
 800c930:	1c28      	adds	r0, r5, #0
 800c932:	f7f4 f975 	bl	8000c20 <__aeabi_fmul>
 800c936:	492a      	ldr	r1, [pc, #168]	@ (800c9e0 <__kernel_cosf+0xe0>)
 800c938:	f7f3 fdb2 	bl	80004a0 <__aeabi_fadd>
 800c93c:	1c29      	adds	r1, r5, #0
 800c93e:	f7f4 f96f 	bl	8000c20 <__aeabi_fmul>
 800c942:	4928      	ldr	r1, [pc, #160]	@ (800c9e4 <__kernel_cosf+0xe4>)
 800c944:	f7f4 fac6 	bl	8000ed4 <__aeabi_fsub>
 800c948:	1c29      	adds	r1, r5, #0
 800c94a:	f7f4 f969 	bl	8000c20 <__aeabi_fmul>
 800c94e:	4926      	ldr	r1, [pc, #152]	@ (800c9e8 <__kernel_cosf+0xe8>)
 800c950:	f7f3 fda6 	bl	80004a0 <__aeabi_fadd>
 800c954:	1c29      	adds	r1, r5, #0
 800c956:	f7f4 f963 	bl	8000c20 <__aeabi_fmul>
 800c95a:	4924      	ldr	r1, [pc, #144]	@ (800c9ec <__kernel_cosf+0xec>)
 800c95c:	f7f4 faba 	bl	8000ed4 <__aeabi_fsub>
 800c960:	1c29      	adds	r1, r5, #0
 800c962:	f7f4 f95d 	bl	8000c20 <__aeabi_fmul>
 800c966:	4922      	ldr	r1, [pc, #136]	@ (800c9f0 <__kernel_cosf+0xf0>)
 800c968:	f7f3 fd9a 	bl	80004a0 <__aeabi_fadd>
 800c96c:	1c29      	adds	r1, r5, #0
 800c96e:	f7f4 f957 	bl	8000c20 <__aeabi_fmul>
 800c972:	1c29      	adds	r1, r5, #0
 800c974:	f7f4 f954 	bl	8000c20 <__aeabi_fmul>
 800c978:	9901      	ldr	r1, [sp, #4]
 800c97a:	1c05      	adds	r5, r0, #0
 800c97c:	1c30      	adds	r0, r6, #0
 800c97e:	f7f4 f94f 	bl	8000c20 <__aeabi_fmul>
 800c982:	1c01      	adds	r1, r0, #0
 800c984:	1c28      	adds	r0, r5, #0
 800c986:	f7f4 faa5 	bl	8000ed4 <__aeabi_fsub>
 800c98a:	4b1a      	ldr	r3, [pc, #104]	@ (800c9f4 <__kernel_cosf+0xf4>)
 800c98c:	1c05      	adds	r5, r0, #0
 800c98e:	429c      	cmp	r4, r3
 800c990:	d809      	bhi.n	800c9a6 <__kernel_cosf+0xa6>
 800c992:	1c01      	adds	r1, r0, #0
 800c994:	1c38      	adds	r0, r7, #0
 800c996:	f7f4 fa9d 	bl	8000ed4 <__aeabi_fsub>
 800c99a:	1c01      	adds	r1, r0, #0
 800c99c:	20fe      	movs	r0, #254	@ 0xfe
 800c99e:	0580      	lsls	r0, r0, #22
 800c9a0:	f7f4 fa98 	bl	8000ed4 <__aeabi_fsub>
 800c9a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c9a6:	4b14      	ldr	r3, [pc, #80]	@ (800c9f8 <__kernel_cosf+0xf8>)
 800c9a8:	429c      	cmp	r4, r3
 800c9aa:	d812      	bhi.n	800c9d2 <__kernel_cosf+0xd2>
 800c9ac:	23ff      	movs	r3, #255	@ 0xff
 800c9ae:	061b      	lsls	r3, r3, #24
 800c9b0:	18e4      	adds	r4, r4, r3
 800c9b2:	20fe      	movs	r0, #254	@ 0xfe
 800c9b4:	1c21      	adds	r1, r4, #0
 800c9b6:	0580      	lsls	r0, r0, #22
 800c9b8:	f7f4 fa8c 	bl	8000ed4 <__aeabi_fsub>
 800c9bc:	1c21      	adds	r1, r4, #0
 800c9be:	1c06      	adds	r6, r0, #0
 800c9c0:	1c38      	adds	r0, r7, #0
 800c9c2:	f7f4 fa87 	bl	8000ed4 <__aeabi_fsub>
 800c9c6:	1c29      	adds	r1, r5, #0
 800c9c8:	f7f4 fa84 	bl	8000ed4 <__aeabi_fsub>
 800c9cc:	1c01      	adds	r1, r0, #0
 800c9ce:	1c30      	adds	r0, r6, #0
 800c9d0:	e7e6      	b.n	800c9a0 <__kernel_cosf+0xa0>
 800c9d2:	4c0a      	ldr	r4, [pc, #40]	@ (800c9fc <__kernel_cosf+0xfc>)
 800c9d4:	e7ed      	b.n	800c9b2 <__kernel_cosf+0xb2>
 800c9d6:	20fe      	movs	r0, #254	@ 0xfe
 800c9d8:	0580      	lsls	r0, r0, #22
 800c9da:	e7e3      	b.n	800c9a4 <__kernel_cosf+0xa4>
 800c9dc:	ad47d74e 	.word	0xad47d74e
 800c9e0:	310f74f6 	.word	0x310f74f6
 800c9e4:	3493f27c 	.word	0x3493f27c
 800c9e8:	37d00d01 	.word	0x37d00d01
 800c9ec:	3ab60b61 	.word	0x3ab60b61
 800c9f0:	3d2aaaab 	.word	0x3d2aaaab
 800c9f4:	3e999999 	.word	0x3e999999
 800c9f8:	3f480000 	.word	0x3f480000
 800c9fc:	3e900000 	.word	0x3e900000

0800ca00 <__kernel_sinf>:
 800ca00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca02:	9201      	str	r2, [sp, #4]
 800ca04:	22c8      	movs	r2, #200	@ 0xc8
 800ca06:	0043      	lsls	r3, r0, #1
 800ca08:	1c04      	adds	r4, r0, #0
 800ca0a:	9100      	str	r1, [sp, #0]
 800ca0c:	085b      	lsrs	r3, r3, #1
 800ca0e:	0592      	lsls	r2, r2, #22
 800ca10:	4293      	cmp	r3, r2
 800ca12:	d203      	bcs.n	800ca1c <__kernel_sinf+0x1c>
 800ca14:	f7f4 fcc2 	bl	800139c <__aeabi_f2iz>
 800ca18:	2800      	cmp	r0, #0
 800ca1a:	d035      	beq.n	800ca88 <__kernel_sinf+0x88>
 800ca1c:	1c21      	adds	r1, r4, #0
 800ca1e:	1c20      	adds	r0, r4, #0
 800ca20:	f7f4 f8fe 	bl	8000c20 <__aeabi_fmul>
 800ca24:	1c05      	adds	r5, r0, #0
 800ca26:	1c01      	adds	r1, r0, #0
 800ca28:	1c20      	adds	r0, r4, #0
 800ca2a:	f7f4 f8f9 	bl	8000c20 <__aeabi_fmul>
 800ca2e:	4928      	ldr	r1, [pc, #160]	@ (800cad0 <__kernel_sinf+0xd0>)
 800ca30:	1c06      	adds	r6, r0, #0
 800ca32:	1c28      	adds	r0, r5, #0
 800ca34:	f7f4 f8f4 	bl	8000c20 <__aeabi_fmul>
 800ca38:	4926      	ldr	r1, [pc, #152]	@ (800cad4 <__kernel_sinf+0xd4>)
 800ca3a:	f7f4 fa4b 	bl	8000ed4 <__aeabi_fsub>
 800ca3e:	1c29      	adds	r1, r5, #0
 800ca40:	f7f4 f8ee 	bl	8000c20 <__aeabi_fmul>
 800ca44:	4924      	ldr	r1, [pc, #144]	@ (800cad8 <__kernel_sinf+0xd8>)
 800ca46:	f7f3 fd2b 	bl	80004a0 <__aeabi_fadd>
 800ca4a:	1c29      	adds	r1, r5, #0
 800ca4c:	f7f4 f8e8 	bl	8000c20 <__aeabi_fmul>
 800ca50:	4922      	ldr	r1, [pc, #136]	@ (800cadc <__kernel_sinf+0xdc>)
 800ca52:	f7f4 fa3f 	bl	8000ed4 <__aeabi_fsub>
 800ca56:	1c29      	adds	r1, r5, #0
 800ca58:	f7f4 f8e2 	bl	8000c20 <__aeabi_fmul>
 800ca5c:	4920      	ldr	r1, [pc, #128]	@ (800cae0 <__kernel_sinf+0xe0>)
 800ca5e:	f7f3 fd1f 	bl	80004a0 <__aeabi_fadd>
 800ca62:	9b01      	ldr	r3, [sp, #4]
 800ca64:	1c07      	adds	r7, r0, #0
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d110      	bne.n	800ca8c <__kernel_sinf+0x8c>
 800ca6a:	1c01      	adds	r1, r0, #0
 800ca6c:	1c28      	adds	r0, r5, #0
 800ca6e:	f7f4 f8d7 	bl	8000c20 <__aeabi_fmul>
 800ca72:	491c      	ldr	r1, [pc, #112]	@ (800cae4 <__kernel_sinf+0xe4>)
 800ca74:	f7f4 fa2e 	bl	8000ed4 <__aeabi_fsub>
 800ca78:	1c31      	adds	r1, r6, #0
 800ca7a:	f7f4 f8d1 	bl	8000c20 <__aeabi_fmul>
 800ca7e:	1c01      	adds	r1, r0, #0
 800ca80:	1c20      	adds	r0, r4, #0
 800ca82:	f7f3 fd0d 	bl	80004a0 <__aeabi_fadd>
 800ca86:	1c04      	adds	r4, r0, #0
 800ca88:	1c20      	adds	r0, r4, #0
 800ca8a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ca8c:	21fc      	movs	r1, #252	@ 0xfc
 800ca8e:	9800      	ldr	r0, [sp, #0]
 800ca90:	0589      	lsls	r1, r1, #22
 800ca92:	f7f4 f8c5 	bl	8000c20 <__aeabi_fmul>
 800ca96:	1c39      	adds	r1, r7, #0
 800ca98:	9001      	str	r0, [sp, #4]
 800ca9a:	1c30      	adds	r0, r6, #0
 800ca9c:	f7f4 f8c0 	bl	8000c20 <__aeabi_fmul>
 800caa0:	1c01      	adds	r1, r0, #0
 800caa2:	9801      	ldr	r0, [sp, #4]
 800caa4:	f7f4 fa16 	bl	8000ed4 <__aeabi_fsub>
 800caa8:	1c29      	adds	r1, r5, #0
 800caaa:	f7f4 f8b9 	bl	8000c20 <__aeabi_fmul>
 800caae:	9900      	ldr	r1, [sp, #0]
 800cab0:	f7f4 fa10 	bl	8000ed4 <__aeabi_fsub>
 800cab4:	490b      	ldr	r1, [pc, #44]	@ (800cae4 <__kernel_sinf+0xe4>)
 800cab6:	1c05      	adds	r5, r0, #0
 800cab8:	1c30      	adds	r0, r6, #0
 800caba:	f7f4 f8b1 	bl	8000c20 <__aeabi_fmul>
 800cabe:	1c01      	adds	r1, r0, #0
 800cac0:	1c28      	adds	r0, r5, #0
 800cac2:	f7f3 fced 	bl	80004a0 <__aeabi_fadd>
 800cac6:	1c01      	adds	r1, r0, #0
 800cac8:	1c20      	adds	r0, r4, #0
 800caca:	f7f4 fa03 	bl	8000ed4 <__aeabi_fsub>
 800cace:	e7da      	b.n	800ca86 <__kernel_sinf+0x86>
 800cad0:	2f2ec9d3 	.word	0x2f2ec9d3
 800cad4:	32d72f34 	.word	0x32d72f34
 800cad8:	3638ef1b 	.word	0x3638ef1b
 800cadc:	39500d01 	.word	0x39500d01
 800cae0:	3c088889 	.word	0x3c088889
 800cae4:	3e2aaaab 	.word	0x3e2aaaab

0800cae8 <__ieee754_rem_pio2f>:
 800cae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800caea:	4ba1      	ldr	r3, [pc, #644]	@ (800cd70 <__ieee754_rem_pio2f+0x288>)
 800caec:	b08d      	sub	sp, #52	@ 0x34
 800caee:	0045      	lsls	r5, r0, #1
 800caf0:	000c      	movs	r4, r1
 800caf2:	1c07      	adds	r7, r0, #0
 800caf4:	9006      	str	r0, [sp, #24]
 800caf6:	086d      	lsrs	r5, r5, #1
 800caf8:	429d      	cmp	r5, r3
 800cafa:	d804      	bhi.n	800cb06 <__ieee754_rem_pio2f+0x1e>
 800cafc:	2300      	movs	r3, #0
 800cafe:	6008      	str	r0, [r1, #0]
 800cb00:	604b      	str	r3, [r1, #4]
 800cb02:	2600      	movs	r6, #0
 800cb04:	e01b      	b.n	800cb3e <__ieee754_rem_pio2f+0x56>
 800cb06:	4b9b      	ldr	r3, [pc, #620]	@ (800cd74 <__ieee754_rem_pio2f+0x28c>)
 800cb08:	429d      	cmp	r5, r3
 800cb0a:	d84c      	bhi.n	800cba6 <__ieee754_rem_pio2f+0xbe>
 800cb0c:	4d9a      	ldr	r5, [pc, #616]	@ (800cd78 <__ieee754_rem_pio2f+0x290>)
 800cb0e:	4e9b      	ldr	r6, [pc, #620]	@ (800cd7c <__ieee754_rem_pio2f+0x294>)
 800cb10:	499b      	ldr	r1, [pc, #620]	@ (800cd80 <__ieee754_rem_pio2f+0x298>)
 800cb12:	4005      	ands	r5, r0
 800cb14:	2800      	cmp	r0, #0
 800cb16:	dd23      	ble.n	800cb60 <__ieee754_rem_pio2f+0x78>
 800cb18:	f7f4 f9dc 	bl	8000ed4 <__aeabi_fsub>
 800cb1c:	1c07      	adds	r7, r0, #0
 800cb1e:	42b5      	cmp	r5, r6
 800cb20:	d010      	beq.n	800cb44 <__ieee754_rem_pio2f+0x5c>
 800cb22:	4998      	ldr	r1, [pc, #608]	@ (800cd84 <__ieee754_rem_pio2f+0x29c>)
 800cb24:	f7f4 f9d6 	bl	8000ed4 <__aeabi_fsub>
 800cb28:	1c01      	adds	r1, r0, #0
 800cb2a:	1c05      	adds	r5, r0, #0
 800cb2c:	1c38      	adds	r0, r7, #0
 800cb2e:	f7f4 f9d1 	bl	8000ed4 <__aeabi_fsub>
 800cb32:	4994      	ldr	r1, [pc, #592]	@ (800cd84 <__ieee754_rem_pio2f+0x29c>)
 800cb34:	f7f4 f9ce 	bl	8000ed4 <__aeabi_fsub>
 800cb38:	2601      	movs	r6, #1
 800cb3a:	6025      	str	r5, [r4, #0]
 800cb3c:	6060      	str	r0, [r4, #4]
 800cb3e:	0030      	movs	r0, r6
 800cb40:	b00d      	add	sp, #52	@ 0x34
 800cb42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb44:	4990      	ldr	r1, [pc, #576]	@ (800cd88 <__ieee754_rem_pio2f+0x2a0>)
 800cb46:	f7f4 f9c5 	bl	8000ed4 <__aeabi_fsub>
 800cb4a:	4990      	ldr	r1, [pc, #576]	@ (800cd8c <__ieee754_rem_pio2f+0x2a4>)
 800cb4c:	1c06      	adds	r6, r0, #0
 800cb4e:	f7f4 f9c1 	bl	8000ed4 <__aeabi_fsub>
 800cb52:	1c01      	adds	r1, r0, #0
 800cb54:	1c05      	adds	r5, r0, #0
 800cb56:	1c30      	adds	r0, r6, #0
 800cb58:	f7f4 f9bc 	bl	8000ed4 <__aeabi_fsub>
 800cb5c:	498b      	ldr	r1, [pc, #556]	@ (800cd8c <__ieee754_rem_pio2f+0x2a4>)
 800cb5e:	e7e9      	b.n	800cb34 <__ieee754_rem_pio2f+0x4c>
 800cb60:	f7f3 fc9e 	bl	80004a0 <__aeabi_fadd>
 800cb64:	1c07      	adds	r7, r0, #0
 800cb66:	42b5      	cmp	r5, r6
 800cb68:	d00f      	beq.n	800cb8a <__ieee754_rem_pio2f+0xa2>
 800cb6a:	4986      	ldr	r1, [pc, #536]	@ (800cd84 <__ieee754_rem_pio2f+0x29c>)
 800cb6c:	f7f3 fc98 	bl	80004a0 <__aeabi_fadd>
 800cb70:	1c01      	adds	r1, r0, #0
 800cb72:	1c05      	adds	r5, r0, #0
 800cb74:	1c38      	adds	r0, r7, #0
 800cb76:	f7f4 f9ad 	bl	8000ed4 <__aeabi_fsub>
 800cb7a:	4982      	ldr	r1, [pc, #520]	@ (800cd84 <__ieee754_rem_pio2f+0x29c>)
 800cb7c:	f7f3 fc90 	bl	80004a0 <__aeabi_fadd>
 800cb80:	2601      	movs	r6, #1
 800cb82:	6025      	str	r5, [r4, #0]
 800cb84:	6060      	str	r0, [r4, #4]
 800cb86:	4276      	negs	r6, r6
 800cb88:	e7d9      	b.n	800cb3e <__ieee754_rem_pio2f+0x56>
 800cb8a:	497f      	ldr	r1, [pc, #508]	@ (800cd88 <__ieee754_rem_pio2f+0x2a0>)
 800cb8c:	f7f3 fc88 	bl	80004a0 <__aeabi_fadd>
 800cb90:	497e      	ldr	r1, [pc, #504]	@ (800cd8c <__ieee754_rem_pio2f+0x2a4>)
 800cb92:	1c06      	adds	r6, r0, #0
 800cb94:	f7f3 fc84 	bl	80004a0 <__aeabi_fadd>
 800cb98:	1c01      	adds	r1, r0, #0
 800cb9a:	1c05      	adds	r5, r0, #0
 800cb9c:	1c30      	adds	r0, r6, #0
 800cb9e:	f7f4 f999 	bl	8000ed4 <__aeabi_fsub>
 800cba2:	497a      	ldr	r1, [pc, #488]	@ (800cd8c <__ieee754_rem_pio2f+0x2a4>)
 800cba4:	e7ea      	b.n	800cb7c <__ieee754_rem_pio2f+0x94>
 800cba6:	4b7a      	ldr	r3, [pc, #488]	@ (800cd90 <__ieee754_rem_pio2f+0x2a8>)
 800cba8:	429d      	cmp	r5, r3
 800cbaa:	d900      	bls.n	800cbae <__ieee754_rem_pio2f+0xc6>
 800cbac:	e090      	b.n	800ccd0 <__ieee754_rem_pio2f+0x1e8>
 800cbae:	f000 f8fd 	bl	800cdac <fabsf>
 800cbb2:	4978      	ldr	r1, [pc, #480]	@ (800cd94 <__ieee754_rem_pio2f+0x2ac>)
 800cbb4:	9003      	str	r0, [sp, #12]
 800cbb6:	f7f4 f833 	bl	8000c20 <__aeabi_fmul>
 800cbba:	21fc      	movs	r1, #252	@ 0xfc
 800cbbc:	0589      	lsls	r1, r1, #22
 800cbbe:	f7f3 fc6f 	bl	80004a0 <__aeabi_fadd>
 800cbc2:	f7f4 fbeb 	bl	800139c <__aeabi_f2iz>
 800cbc6:	0006      	movs	r6, r0
 800cbc8:	f7f4 fc08 	bl	80013dc <__aeabi_i2f>
 800cbcc:	496c      	ldr	r1, [pc, #432]	@ (800cd80 <__ieee754_rem_pio2f+0x298>)
 800cbce:	9005      	str	r0, [sp, #20]
 800cbd0:	f7f4 f826 	bl	8000c20 <__aeabi_fmul>
 800cbd4:	1c01      	adds	r1, r0, #0
 800cbd6:	9803      	ldr	r0, [sp, #12]
 800cbd8:	f7f4 f97c 	bl	8000ed4 <__aeabi_fsub>
 800cbdc:	4969      	ldr	r1, [pc, #420]	@ (800cd84 <__ieee754_rem_pio2f+0x29c>)
 800cbde:	9003      	str	r0, [sp, #12]
 800cbe0:	9805      	ldr	r0, [sp, #20]
 800cbe2:	f7f4 f81d 	bl	8000c20 <__aeabi_fmul>
 800cbe6:	9004      	str	r0, [sp, #16]
 800cbe8:	2e1f      	cmp	r6, #31
 800cbea:	dc0c      	bgt.n	800cc06 <__ieee754_rem_pio2f+0x11e>
 800cbec:	4a6a      	ldr	r2, [pc, #424]	@ (800cd98 <__ieee754_rem_pio2f+0x2b0>)
 800cbee:	1e71      	subs	r1, r6, #1
 800cbf0:	0089      	lsls	r1, r1, #2
 800cbf2:	4b6a      	ldr	r3, [pc, #424]	@ (800cd9c <__ieee754_rem_pio2f+0x2b4>)
 800cbf4:	588a      	ldr	r2, [r1, r2]
 800cbf6:	403b      	ands	r3, r7
 800cbf8:	4293      	cmp	r3, r2
 800cbfa:	d004      	beq.n	800cc06 <__ieee754_rem_pio2f+0x11e>
 800cbfc:	1c01      	adds	r1, r0, #0
 800cbfe:	9803      	ldr	r0, [sp, #12]
 800cc00:	f7f4 f968 	bl	8000ed4 <__aeabi_fsub>
 800cc04:	e00c      	b.n	800cc20 <__ieee754_rem_pio2f+0x138>
 800cc06:	9904      	ldr	r1, [sp, #16]
 800cc08:	9803      	ldr	r0, [sp, #12]
 800cc0a:	f7f4 f963 	bl	8000ed4 <__aeabi_fsub>
 800cc0e:	22ff      	movs	r2, #255	@ 0xff
 800cc10:	15eb      	asrs	r3, r5, #23
 800cc12:	9307      	str	r3, [sp, #28]
 800cc14:	0dc3      	lsrs	r3, r0, #23
 800cc16:	4013      	ands	r3, r2
 800cc18:	9a07      	ldr	r2, [sp, #28]
 800cc1a:	1ad3      	subs	r3, r2, r3
 800cc1c:	2b08      	cmp	r3, #8
 800cc1e:	dc01      	bgt.n	800cc24 <__ieee754_rem_pio2f+0x13c>
 800cc20:	6020      	str	r0, [r4, #0]
 800cc22:	e026      	b.n	800cc72 <__ieee754_rem_pio2f+0x18a>
 800cc24:	4958      	ldr	r1, [pc, #352]	@ (800cd88 <__ieee754_rem_pio2f+0x2a0>)
 800cc26:	9805      	ldr	r0, [sp, #20]
 800cc28:	f7f3 fffa 	bl	8000c20 <__aeabi_fmul>
 800cc2c:	1c05      	adds	r5, r0, #0
 800cc2e:	1c01      	adds	r1, r0, #0
 800cc30:	9803      	ldr	r0, [sp, #12]
 800cc32:	f7f4 f94f 	bl	8000ed4 <__aeabi_fsub>
 800cc36:	1c01      	adds	r1, r0, #0
 800cc38:	1c07      	adds	r7, r0, #0
 800cc3a:	9803      	ldr	r0, [sp, #12]
 800cc3c:	f7f4 f94a 	bl	8000ed4 <__aeabi_fsub>
 800cc40:	1c29      	adds	r1, r5, #0
 800cc42:	f7f4 f947 	bl	8000ed4 <__aeabi_fsub>
 800cc46:	4951      	ldr	r1, [pc, #324]	@ (800cd8c <__ieee754_rem_pio2f+0x2a4>)
 800cc48:	1c05      	adds	r5, r0, #0
 800cc4a:	9805      	ldr	r0, [sp, #20]
 800cc4c:	f7f3 ffe8 	bl	8000c20 <__aeabi_fmul>
 800cc50:	1c29      	adds	r1, r5, #0
 800cc52:	f7f4 f93f 	bl	8000ed4 <__aeabi_fsub>
 800cc56:	9004      	str	r0, [sp, #16]
 800cc58:	1c01      	adds	r1, r0, #0
 800cc5a:	1c38      	adds	r0, r7, #0
 800cc5c:	f7f4 f93a 	bl	8000ed4 <__aeabi_fsub>
 800cc60:	22ff      	movs	r2, #255	@ 0xff
 800cc62:	0dc3      	lsrs	r3, r0, #23
 800cc64:	4013      	ands	r3, r2
 800cc66:	9a07      	ldr	r2, [sp, #28]
 800cc68:	1ad3      	subs	r3, r2, r3
 800cc6a:	2b19      	cmp	r3, #25
 800cc6c:	dc15      	bgt.n	800cc9a <__ieee754_rem_pio2f+0x1b2>
 800cc6e:	6020      	str	r0, [r4, #0]
 800cc70:	9703      	str	r7, [sp, #12]
 800cc72:	6825      	ldr	r5, [r4, #0]
 800cc74:	9803      	ldr	r0, [sp, #12]
 800cc76:	1c29      	adds	r1, r5, #0
 800cc78:	f7f4 f92c 	bl	8000ed4 <__aeabi_fsub>
 800cc7c:	9904      	ldr	r1, [sp, #16]
 800cc7e:	f7f4 f929 	bl	8000ed4 <__aeabi_fsub>
 800cc82:	9b06      	ldr	r3, [sp, #24]
 800cc84:	6060      	str	r0, [r4, #4]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	db00      	blt.n	800cc8c <__ieee754_rem_pio2f+0x1a4>
 800cc8a:	e758      	b.n	800cb3e <__ieee754_rem_pio2f+0x56>
 800cc8c:	2380      	movs	r3, #128	@ 0x80
 800cc8e:	061b      	lsls	r3, r3, #24
 800cc90:	18ed      	adds	r5, r5, r3
 800cc92:	18c0      	adds	r0, r0, r3
 800cc94:	6025      	str	r5, [r4, #0]
 800cc96:	6060      	str	r0, [r4, #4]
 800cc98:	e775      	b.n	800cb86 <__ieee754_rem_pio2f+0x9e>
 800cc9a:	4941      	ldr	r1, [pc, #260]	@ (800cda0 <__ieee754_rem_pio2f+0x2b8>)
 800cc9c:	9805      	ldr	r0, [sp, #20]
 800cc9e:	f7f3 ffbf 	bl	8000c20 <__aeabi_fmul>
 800cca2:	1c05      	adds	r5, r0, #0
 800cca4:	1c01      	adds	r1, r0, #0
 800cca6:	1c38      	adds	r0, r7, #0
 800cca8:	f7f4 f914 	bl	8000ed4 <__aeabi_fsub>
 800ccac:	1c01      	adds	r1, r0, #0
 800ccae:	9003      	str	r0, [sp, #12]
 800ccb0:	1c38      	adds	r0, r7, #0
 800ccb2:	f7f4 f90f 	bl	8000ed4 <__aeabi_fsub>
 800ccb6:	1c29      	adds	r1, r5, #0
 800ccb8:	f7f4 f90c 	bl	8000ed4 <__aeabi_fsub>
 800ccbc:	4939      	ldr	r1, [pc, #228]	@ (800cda4 <__ieee754_rem_pio2f+0x2bc>)
 800ccbe:	1c05      	adds	r5, r0, #0
 800ccc0:	9805      	ldr	r0, [sp, #20]
 800ccc2:	f7f3 ffad 	bl	8000c20 <__aeabi_fmul>
 800ccc6:	1c29      	adds	r1, r5, #0
 800ccc8:	f7f4 f904 	bl	8000ed4 <__aeabi_fsub>
 800cccc:	9004      	str	r0, [sp, #16]
 800ccce:	e795      	b.n	800cbfc <__ieee754_rem_pio2f+0x114>
 800ccd0:	23ff      	movs	r3, #255	@ 0xff
 800ccd2:	05db      	lsls	r3, r3, #23
 800ccd4:	429d      	cmp	r5, r3
 800ccd6:	d305      	bcc.n	800cce4 <__ieee754_rem_pio2f+0x1fc>
 800ccd8:	1c01      	adds	r1, r0, #0
 800ccda:	f7f4 f8fb 	bl	8000ed4 <__aeabi_fsub>
 800ccde:	6060      	str	r0, [r4, #4]
 800cce0:	6020      	str	r0, [r4, #0]
 800cce2:	e70e      	b.n	800cb02 <__ieee754_rem_pio2f+0x1a>
 800cce4:	15ee      	asrs	r6, r5, #23
 800cce6:	3e86      	subs	r6, #134	@ 0x86
 800cce8:	05f3      	lsls	r3, r6, #23
 800ccea:	1aed      	subs	r5, r5, r3
 800ccec:	1c28      	adds	r0, r5, #0
 800ccee:	f7f4 fb55 	bl	800139c <__aeabi_f2iz>
 800ccf2:	f7f4 fb73 	bl	80013dc <__aeabi_i2f>
 800ccf6:	1c01      	adds	r1, r0, #0
 800ccf8:	9009      	str	r0, [sp, #36]	@ 0x24
 800ccfa:	1c28      	adds	r0, r5, #0
 800ccfc:	f7f4 f8ea 	bl	8000ed4 <__aeabi_fsub>
 800cd00:	2187      	movs	r1, #135	@ 0x87
 800cd02:	05c9      	lsls	r1, r1, #23
 800cd04:	f7f3 ff8c 	bl	8000c20 <__aeabi_fmul>
 800cd08:	1c07      	adds	r7, r0, #0
 800cd0a:	f7f4 fb47 	bl	800139c <__aeabi_f2iz>
 800cd0e:	f7f4 fb65 	bl	80013dc <__aeabi_i2f>
 800cd12:	1c01      	adds	r1, r0, #0
 800cd14:	900a      	str	r0, [sp, #40]	@ 0x28
 800cd16:	1c05      	adds	r5, r0, #0
 800cd18:	1c38      	adds	r0, r7, #0
 800cd1a:	f7f4 f8db 	bl	8000ed4 <__aeabi_fsub>
 800cd1e:	2187      	movs	r1, #135	@ 0x87
 800cd20:	05c9      	lsls	r1, r1, #23
 800cd22:	f7f3 ff7d 	bl	8000c20 <__aeabi_fmul>
 800cd26:	2100      	movs	r1, #0
 800cd28:	900b      	str	r0, [sp, #44]	@ 0x2c
 800cd2a:	f7f3 fb73 	bl	8000414 <__aeabi_fcmpeq>
 800cd2e:	2303      	movs	r3, #3
 800cd30:	2800      	cmp	r0, #0
 800cd32:	d006      	beq.n	800cd42 <__ieee754_rem_pio2f+0x25a>
 800cd34:	2100      	movs	r1, #0
 800cd36:	1c28      	adds	r0, r5, #0
 800cd38:	f7f3 fb6c 	bl	8000414 <__aeabi_fcmpeq>
 800cd3c:	4243      	negs	r3, r0
 800cd3e:	4143      	adcs	r3, r0
 800cd40:	3301      	adds	r3, #1
 800cd42:	4a19      	ldr	r2, [pc, #100]	@ (800cda8 <__ieee754_rem_pio2f+0x2c0>)
 800cd44:	0021      	movs	r1, r4
 800cd46:	9201      	str	r2, [sp, #4]
 800cd48:	2202      	movs	r2, #2
 800cd4a:	a809      	add	r0, sp, #36	@ 0x24
 800cd4c:	9200      	str	r2, [sp, #0]
 800cd4e:	0032      	movs	r2, r6
 800cd50:	f000 f830 	bl	800cdb4 <__kernel_rem_pio2f>
 800cd54:	9b06      	ldr	r3, [sp, #24]
 800cd56:	0006      	movs	r6, r0
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	db00      	blt.n	800cd5e <__ieee754_rem_pio2f+0x276>
 800cd5c:	e6ef      	b.n	800cb3e <__ieee754_rem_pio2f+0x56>
 800cd5e:	2280      	movs	r2, #128	@ 0x80
 800cd60:	6823      	ldr	r3, [r4, #0]
 800cd62:	0612      	lsls	r2, r2, #24
 800cd64:	189b      	adds	r3, r3, r2
 800cd66:	6023      	str	r3, [r4, #0]
 800cd68:	6863      	ldr	r3, [r4, #4]
 800cd6a:	189b      	adds	r3, r3, r2
 800cd6c:	6063      	str	r3, [r4, #4]
 800cd6e:	e70a      	b.n	800cb86 <__ieee754_rem_pio2f+0x9e>
 800cd70:	3f490fd8 	.word	0x3f490fd8
 800cd74:	4016cbe3 	.word	0x4016cbe3
 800cd78:	7ffffff0 	.word	0x7ffffff0
 800cd7c:	3fc90fd0 	.word	0x3fc90fd0
 800cd80:	3fc90f80 	.word	0x3fc90f80
 800cd84:	37354443 	.word	0x37354443
 800cd88:	37354400 	.word	0x37354400
 800cd8c:	2e85a308 	.word	0x2e85a308
 800cd90:	43490f80 	.word	0x43490f80
 800cd94:	3f22f984 	.word	0x3f22f984
 800cd98:	0800d644 	.word	0x0800d644
 800cd9c:	7fffff00 	.word	0x7fffff00
 800cda0:	2e85a300 	.word	0x2e85a300
 800cda4:	248d3132 	.word	0x248d3132
 800cda8:	0800d6c4 	.word	0x0800d6c4

0800cdac <fabsf>:
 800cdac:	0040      	lsls	r0, r0, #1
 800cdae:	0840      	lsrs	r0, r0, #1
 800cdb0:	4770      	bx	lr
	...

0800cdb4 <__kernel_rem_pio2f>:
 800cdb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cdb6:	b0dd      	sub	sp, #372	@ 0x174
 800cdb8:	9206      	str	r2, [sp, #24]
 800cdba:	9a62      	ldr	r2, [sp, #392]	@ 0x188
 800cdbc:	9307      	str	r3, [sp, #28]
 800cdbe:	4bc8      	ldr	r3, [pc, #800]	@ (800d0e0 <__kernel_rem_pio2f+0x32c>)
 800cdc0:	0092      	lsls	r2, r2, #2
 800cdc2:	58d3      	ldr	r3, [r2, r3]
 800cdc4:	9009      	str	r0, [sp, #36]	@ 0x24
 800cdc6:	9304      	str	r3, [sp, #16]
 800cdc8:	9b07      	ldr	r3, [sp, #28]
 800cdca:	9102      	str	r1, [sp, #8]
 800cdcc:	3b01      	subs	r3, #1
 800cdce:	9305      	str	r3, [sp, #20]
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	9301      	str	r3, [sp, #4]
 800cdd4:	9b06      	ldr	r3, [sp, #24]
 800cdd6:	3304      	adds	r3, #4
 800cdd8:	db07      	blt.n	800cdea <__kernel_rem_pio2f+0x36>
 800cdda:	2107      	movs	r1, #7
 800cddc:	9b06      	ldr	r3, [sp, #24]
 800cdde:	1eda      	subs	r2, r3, #3
 800cde0:	17d3      	asrs	r3, r2, #31
 800cde2:	400b      	ands	r3, r1
 800cde4:	189b      	adds	r3, r3, r2
 800cde6:	10db      	asrs	r3, r3, #3
 800cde8:	9301      	str	r3, [sp, #4]
 800cdea:	9b01      	ldr	r3, [sp, #4]
 800cdec:	ae20      	add	r6, sp, #128	@ 0x80
 800cdee:	3301      	adds	r3, #1
 800cdf0:	00db      	lsls	r3, r3, #3
 800cdf2:	9308      	str	r3, [sp, #32]
 800cdf4:	9a08      	ldr	r2, [sp, #32]
 800cdf6:	9b06      	ldr	r3, [sp, #24]
 800cdf8:	1a9b      	subs	r3, r3, r2
 800cdfa:	9300      	str	r3, [sp, #0]
 800cdfc:	9a05      	ldr	r2, [sp, #20]
 800cdfe:	9b01      	ldr	r3, [sp, #4]
 800ce00:	1a9d      	subs	r5, r3, r2
 800ce02:	002c      	movs	r4, r5
 800ce04:	9b04      	ldr	r3, [sp, #16]
 800ce06:	189f      	adds	r7, r3, r2
 800ce08:	1b63      	subs	r3, r4, r5
 800ce0a:	429f      	cmp	r7, r3
 800ce0c:	da0d      	bge.n	800ce2a <__kernel_rem_pio2f+0x76>
 800ce0e:	9c07      	ldr	r4, [sp, #28]
 800ce10:	af48      	add	r7, sp, #288	@ 0x120
 800ce12:	9b07      	ldr	r3, [sp, #28]
 800ce14:	9a04      	ldr	r2, [sp, #16]
 800ce16:	1ae3      	subs	r3, r4, r3
 800ce18:	429a      	cmp	r2, r3
 800ce1a:	db25      	blt.n	800ce68 <__kernel_rem_pio2f+0xb4>
 800ce1c:	00a3      	lsls	r3, r4, #2
 800ce1e:	aa20      	add	r2, sp, #128	@ 0x80
 800ce20:	189e      	adds	r6, r3, r2
 800ce22:	2300      	movs	r3, #0
 800ce24:	2500      	movs	r5, #0
 800ce26:	9303      	str	r3, [sp, #12]
 800ce28:	e016      	b.n	800ce58 <__kernel_rem_pio2f+0xa4>
 800ce2a:	2000      	movs	r0, #0
 800ce2c:	2c00      	cmp	r4, #0
 800ce2e:	db04      	blt.n	800ce3a <__kernel_rem_pio2f+0x86>
 800ce30:	9a63      	ldr	r2, [sp, #396]	@ 0x18c
 800ce32:	00a3      	lsls	r3, r4, #2
 800ce34:	58d0      	ldr	r0, [r2, r3]
 800ce36:	f7f4 fad1 	bl	80013dc <__aeabi_i2f>
 800ce3a:	c601      	stmia	r6!, {r0}
 800ce3c:	3401      	adds	r4, #1
 800ce3e:	e7e3      	b.n	800ce08 <__kernel_rem_pio2f+0x54>
 800ce40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce42:	00ab      	lsls	r3, r5, #2
 800ce44:	6831      	ldr	r1, [r6, #0]
 800ce46:	58d0      	ldr	r0, [r2, r3]
 800ce48:	f7f3 feea 	bl	8000c20 <__aeabi_fmul>
 800ce4c:	1c01      	adds	r1, r0, #0
 800ce4e:	9803      	ldr	r0, [sp, #12]
 800ce50:	f7f3 fb26 	bl	80004a0 <__aeabi_fadd>
 800ce54:	3501      	adds	r5, #1
 800ce56:	9003      	str	r0, [sp, #12]
 800ce58:	9b05      	ldr	r3, [sp, #20]
 800ce5a:	3e04      	subs	r6, #4
 800ce5c:	429d      	cmp	r5, r3
 800ce5e:	ddef      	ble.n	800ce40 <__kernel_rem_pio2f+0x8c>
 800ce60:	9b03      	ldr	r3, [sp, #12]
 800ce62:	3401      	adds	r4, #1
 800ce64:	c708      	stmia	r7!, {r3}
 800ce66:	e7d4      	b.n	800ce12 <__kernel_rem_pio2f+0x5e>
 800ce68:	9b04      	ldr	r3, [sp, #16]
 800ce6a:	aa0c      	add	r2, sp, #48	@ 0x30
 800ce6c:	009b      	lsls	r3, r3, #2
 800ce6e:	189b      	adds	r3, r3, r2
 800ce70:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ce72:	9b01      	ldr	r3, [sp, #4]
 800ce74:	9a63      	ldr	r2, [sp, #396]	@ 0x18c
 800ce76:	009b      	lsls	r3, r3, #2
 800ce78:	18d3      	adds	r3, r2, r3
 800ce7a:	9f04      	ldr	r7, [sp, #16]
 800ce7c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce7e:	21f0      	movs	r1, #240	@ 0xf0
 800ce80:	ae0c      	add	r6, sp, #48	@ 0x30
 800ce82:	0034      	movs	r4, r6
 800ce84:	003d      	movs	r5, r7
 800ce86:	aa0c      	add	r2, sp, #48	@ 0x30
 800ce88:	00bb      	lsls	r3, r7, #2
 800ce8a:	1852      	adds	r2, r2, r1
 800ce8c:	58d3      	ldr	r3, [r2, r3]
 800ce8e:	9301      	str	r3, [sp, #4]
 800ce90:	2d00      	cmp	r5, #0
 800ce92:	dc64      	bgt.n	800cf5e <__kernel_rem_pio2f+0x1aa>
 800ce94:	9900      	ldr	r1, [sp, #0]
 800ce96:	9801      	ldr	r0, [sp, #4]
 800ce98:	f000 fa2c 	bl	800d2f4 <scalbnf>
 800ce9c:	21f8      	movs	r1, #248	@ 0xf8
 800ce9e:	0589      	lsls	r1, r1, #22
 800cea0:	1c04      	adds	r4, r0, #0
 800cea2:	f7f3 febd 	bl	8000c20 <__aeabi_fmul>
 800cea6:	f000 fa7b 	bl	800d3a0 <floorf>
 800ceaa:	2182      	movs	r1, #130	@ 0x82
 800ceac:	05c9      	lsls	r1, r1, #23
 800ceae:	f7f3 feb7 	bl	8000c20 <__aeabi_fmul>
 800ceb2:	1c01      	adds	r1, r0, #0
 800ceb4:	1c20      	adds	r0, r4, #0
 800ceb6:	f7f4 f80d 	bl	8000ed4 <__aeabi_fsub>
 800ceba:	1c04      	adds	r4, r0, #0
 800cebc:	f7f4 fa6e 	bl	800139c <__aeabi_f2iz>
 800cec0:	9003      	str	r0, [sp, #12]
 800cec2:	f7f4 fa8b 	bl	80013dc <__aeabi_i2f>
 800cec6:	1c01      	adds	r1, r0, #0
 800cec8:	1c20      	adds	r0, r4, #0
 800ceca:	f7f4 f803 	bl	8000ed4 <__aeabi_fsub>
 800cece:	9b00      	ldr	r3, [sp, #0]
 800ced0:	1c04      	adds	r4, r0, #0
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	dd63      	ble.n	800cf9e <__kernel_rem_pio2f+0x1ea>
 800ced6:	2008      	movs	r0, #8
 800ced8:	1e7b      	subs	r3, r7, #1
 800ceda:	009b      	lsls	r3, r3, #2
 800cedc:	aa0c      	add	r2, sp, #48	@ 0x30
 800cede:	589a      	ldr	r2, [r3, r2]
 800cee0:	9900      	ldr	r1, [sp, #0]
 800cee2:	9d03      	ldr	r5, [sp, #12]
 800cee4:	1a40      	subs	r0, r0, r1
 800cee6:	0011      	movs	r1, r2
 800cee8:	4101      	asrs	r1, r0
 800ceea:	186d      	adds	r5, r5, r1
 800ceec:	4081      	lsls	r1, r0
 800ceee:	1a52      	subs	r2, r2, r1
 800cef0:	a90c      	add	r1, sp, #48	@ 0x30
 800cef2:	505a      	str	r2, [r3, r1]
 800cef4:	2307      	movs	r3, #7
 800cef6:	9900      	ldr	r1, [sp, #0]
 800cef8:	9503      	str	r5, [sp, #12]
 800cefa:	1a5b      	subs	r3, r3, r1
 800cefc:	411a      	asrs	r2, r3
 800cefe:	9201      	str	r2, [sp, #4]
 800cf00:	9b01      	ldr	r3, [sp, #4]
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	dd5c      	ble.n	800cfc0 <__kernel_rem_pio2f+0x20c>
 800cf06:	9b03      	ldr	r3, [sp, #12]
 800cf08:	2200      	movs	r2, #0
 800cf0a:	3301      	adds	r3, #1
 800cf0c:	9303      	str	r3, [sp, #12]
 800cf0e:	2380      	movs	r3, #128	@ 0x80
 800cf10:	005b      	lsls	r3, r3, #1
 800cf12:	0015      	movs	r5, r2
 800cf14:	2101      	movs	r1, #1
 800cf16:	20ff      	movs	r0, #255	@ 0xff
 800cf18:	469c      	mov	ip, r3
 800cf1a:	4297      	cmp	r7, r2
 800cf1c:	dd00      	ble.n	800cf20 <__kernel_rem_pio2f+0x16c>
 800cf1e:	e082      	b.n	800d026 <__kernel_rem_pio2f+0x272>
 800cf20:	9b00      	ldr	r3, [sp, #0]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	dd05      	ble.n	800cf32 <__kernel_rem_pio2f+0x17e>
 800cf26:	2b01      	cmp	r3, #1
 800cf28:	d100      	bne.n	800cf2c <__kernel_rem_pio2f+0x178>
 800cf2a:	e08b      	b.n	800d044 <__kernel_rem_pio2f+0x290>
 800cf2c:	2b02      	cmp	r3, #2
 800cf2e:	d100      	bne.n	800cf32 <__kernel_rem_pio2f+0x17e>
 800cf30:	e091      	b.n	800d056 <__kernel_rem_pio2f+0x2a2>
 800cf32:	9b01      	ldr	r3, [sp, #4]
 800cf34:	2b02      	cmp	r3, #2
 800cf36:	d143      	bne.n	800cfc0 <__kernel_rem_pio2f+0x20c>
 800cf38:	20fe      	movs	r0, #254	@ 0xfe
 800cf3a:	1c21      	adds	r1, r4, #0
 800cf3c:	0580      	lsls	r0, r0, #22
 800cf3e:	f7f3 ffc9 	bl	8000ed4 <__aeabi_fsub>
 800cf42:	1c04      	adds	r4, r0, #0
 800cf44:	2d00      	cmp	r5, #0
 800cf46:	d03b      	beq.n	800cfc0 <__kernel_rem_pio2f+0x20c>
 800cf48:	20fe      	movs	r0, #254	@ 0xfe
 800cf4a:	9900      	ldr	r1, [sp, #0]
 800cf4c:	0580      	lsls	r0, r0, #22
 800cf4e:	f000 f9d1 	bl	800d2f4 <scalbnf>
 800cf52:	1c01      	adds	r1, r0, #0
 800cf54:	1c20      	adds	r0, r4, #0
 800cf56:	f7f3 ffbd 	bl	8000ed4 <__aeabi_fsub>
 800cf5a:	1c04      	adds	r4, r0, #0
 800cf5c:	e030      	b.n	800cfc0 <__kernel_rem_pio2f+0x20c>
 800cf5e:	21ee      	movs	r1, #238	@ 0xee
 800cf60:	9801      	ldr	r0, [sp, #4]
 800cf62:	0589      	lsls	r1, r1, #22
 800cf64:	f7f3 fe5c 	bl	8000c20 <__aeabi_fmul>
 800cf68:	f7f4 fa18 	bl	800139c <__aeabi_f2iz>
 800cf6c:	f7f4 fa36 	bl	80013dc <__aeabi_i2f>
 800cf70:	2187      	movs	r1, #135	@ 0x87
 800cf72:	05c9      	lsls	r1, r1, #23
 800cf74:	9003      	str	r0, [sp, #12]
 800cf76:	f7f3 fe53 	bl	8000c20 <__aeabi_fmul>
 800cf7a:	1c01      	adds	r1, r0, #0
 800cf7c:	9801      	ldr	r0, [sp, #4]
 800cf7e:	f7f3 ffa9 	bl	8000ed4 <__aeabi_fsub>
 800cf82:	f7f4 fa0b 	bl	800139c <__aeabi_f2iz>
 800cf86:	21f0      	movs	r1, #240	@ 0xf0
 800cf88:	3d01      	subs	r5, #1
 800cf8a:	aa0c      	add	r2, sp, #48	@ 0x30
 800cf8c:	00ab      	lsls	r3, r5, #2
 800cf8e:	1852      	adds	r2, r2, r1
 800cf90:	c401      	stmia	r4!, {r0}
 800cf92:	58d1      	ldr	r1, [r2, r3]
 800cf94:	9803      	ldr	r0, [sp, #12]
 800cf96:	f7f3 fa83 	bl	80004a0 <__aeabi_fadd>
 800cf9a:	9001      	str	r0, [sp, #4]
 800cf9c:	e778      	b.n	800ce90 <__kernel_rem_pio2f+0xdc>
 800cf9e:	9b00      	ldr	r3, [sp, #0]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d106      	bne.n	800cfb2 <__kernel_rem_pio2f+0x1fe>
 800cfa4:	1e7b      	subs	r3, r7, #1
 800cfa6:	009b      	lsls	r3, r3, #2
 800cfa8:	aa0c      	add	r2, sp, #48	@ 0x30
 800cfaa:	589b      	ldr	r3, [r3, r2]
 800cfac:	11db      	asrs	r3, r3, #7
 800cfae:	9301      	str	r3, [sp, #4]
 800cfb0:	e7a6      	b.n	800cf00 <__kernel_rem_pio2f+0x14c>
 800cfb2:	21fc      	movs	r1, #252	@ 0xfc
 800cfb4:	0589      	lsls	r1, r1, #22
 800cfb6:	f7f3 fa51 	bl	800045c <__aeabi_fcmpge>
 800cfba:	2800      	cmp	r0, #0
 800cfbc:	d130      	bne.n	800d020 <__kernel_rem_pio2f+0x26c>
 800cfbe:	9001      	str	r0, [sp, #4]
 800cfc0:	2100      	movs	r1, #0
 800cfc2:	1c20      	adds	r0, r4, #0
 800cfc4:	f7f3 fa26 	bl	8000414 <__aeabi_fcmpeq>
 800cfc8:	2800      	cmp	r0, #0
 800cfca:	d100      	bne.n	800cfce <__kernel_rem_pio2f+0x21a>
 800cfcc:	e08c      	b.n	800d0e8 <__kernel_rem_pio2f+0x334>
 800cfce:	2200      	movs	r2, #0
 800cfd0:	1e7b      	subs	r3, r7, #1
 800cfd2:	9904      	ldr	r1, [sp, #16]
 800cfd4:	428b      	cmp	r3, r1
 800cfd6:	da44      	bge.n	800d062 <__kernel_rem_pio2f+0x2ae>
 800cfd8:	2a00      	cmp	r2, #0
 800cfda:	d05c      	beq.n	800d096 <__kernel_rem_pio2f+0x2e2>
 800cfdc:	9b00      	ldr	r3, [sp, #0]
 800cfde:	3f01      	subs	r7, #1
 800cfe0:	3b08      	subs	r3, #8
 800cfe2:	9300      	str	r3, [sp, #0]
 800cfe4:	aa0c      	add	r2, sp, #48	@ 0x30
 800cfe6:	00bb      	lsls	r3, r7, #2
 800cfe8:	589b      	ldr	r3, [r3, r2]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d0f6      	beq.n	800cfdc <__kernel_rem_pio2f+0x228>
 800cfee:	20fe      	movs	r0, #254	@ 0xfe
 800cff0:	9900      	ldr	r1, [sp, #0]
 800cff2:	0580      	lsls	r0, r0, #22
 800cff4:	f000 f97e 	bl	800d2f4 <scalbnf>
 800cff8:	003d      	movs	r5, r7
 800cffa:	1c04      	adds	r4, r0, #0
 800cffc:	2d00      	cmp	r5, #0
 800cffe:	db00      	blt.n	800d002 <__kernel_rem_pio2f+0x24e>
 800d000:	e0a8      	b.n	800d154 <__kernel_rem_pio2f+0x3a0>
 800d002:	003c      	movs	r4, r7
 800d004:	4b37      	ldr	r3, [pc, #220]	@ (800d0e4 <__kernel_rem_pio2f+0x330>)
 800d006:	9306      	str	r3, [sp, #24]
 800d008:	2c00      	cmp	r4, #0
 800d00a:	da00      	bge.n	800d00e <__kernel_rem_pio2f+0x25a>
 800d00c:	e0d1      	b.n	800d1b2 <__kernel_rem_pio2f+0x3fe>
 800d00e:	00a3      	lsls	r3, r4, #2
 800d010:	aa48      	add	r2, sp, #288	@ 0x120
 800d012:	189b      	adds	r3, r3, r2
 800d014:	9305      	str	r3, [sp, #20]
 800d016:	1b3b      	subs	r3, r7, r4
 800d018:	2600      	movs	r6, #0
 800d01a:	2500      	movs	r5, #0
 800d01c:	9300      	str	r3, [sp, #0]
 800d01e:	e0ba      	b.n	800d196 <__kernel_rem_pio2f+0x3e2>
 800d020:	2302      	movs	r3, #2
 800d022:	9301      	str	r3, [sp, #4]
 800d024:	e76f      	b.n	800cf06 <__kernel_rem_pio2f+0x152>
 800d026:	6833      	ldr	r3, [r6, #0]
 800d028:	2d00      	cmp	r5, #0
 800d02a:	d109      	bne.n	800d040 <__kernel_rem_pio2f+0x28c>
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d003      	beq.n	800d038 <__kernel_rem_pio2f+0x284>
 800d030:	4665      	mov	r5, ip
 800d032:	1aeb      	subs	r3, r5, r3
 800d034:	6033      	str	r3, [r6, #0]
 800d036:	000b      	movs	r3, r1
 800d038:	001d      	movs	r5, r3
 800d03a:	3201      	adds	r2, #1
 800d03c:	3604      	adds	r6, #4
 800d03e:	e76c      	b.n	800cf1a <__kernel_rem_pio2f+0x166>
 800d040:	1ac3      	subs	r3, r0, r3
 800d042:	e7f7      	b.n	800d034 <__kernel_rem_pio2f+0x280>
 800d044:	217f      	movs	r1, #127	@ 0x7f
 800d046:	1e7b      	subs	r3, r7, #1
 800d048:	009b      	lsls	r3, r3, #2
 800d04a:	aa0c      	add	r2, sp, #48	@ 0x30
 800d04c:	589a      	ldr	r2, [r3, r2]
 800d04e:	400a      	ands	r2, r1
 800d050:	a90c      	add	r1, sp, #48	@ 0x30
 800d052:	505a      	str	r2, [r3, r1]
 800d054:	e76d      	b.n	800cf32 <__kernel_rem_pio2f+0x17e>
 800d056:	1e7b      	subs	r3, r7, #1
 800d058:	009b      	lsls	r3, r3, #2
 800d05a:	aa0c      	add	r2, sp, #48	@ 0x30
 800d05c:	213f      	movs	r1, #63	@ 0x3f
 800d05e:	589a      	ldr	r2, [r3, r2]
 800d060:	e7f5      	b.n	800d04e <__kernel_rem_pio2f+0x29a>
 800d062:	0099      	lsls	r1, r3, #2
 800d064:	a80c      	add	r0, sp, #48	@ 0x30
 800d066:	5809      	ldr	r1, [r1, r0]
 800d068:	3b01      	subs	r3, #1
 800d06a:	430a      	orrs	r2, r1
 800d06c:	e7b1      	b.n	800cfd2 <__kernel_rem_pio2f+0x21e>
 800d06e:	3301      	adds	r3, #1
 800d070:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d072:	009a      	lsls	r2, r3, #2
 800d074:	4252      	negs	r2, r2
 800d076:	588a      	ldr	r2, [r1, r2]
 800d078:	2a00      	cmp	r2, #0
 800d07a:	d0f8      	beq.n	800d06e <__kernel_rem_pio2f+0x2ba>
 800d07c:	9a07      	ldr	r2, [sp, #28]
 800d07e:	a920      	add	r1, sp, #128	@ 0x80
 800d080:	18ba      	adds	r2, r7, r2
 800d082:	0092      	lsls	r2, r2, #2
 800d084:	18fb      	adds	r3, r7, r3
 800d086:	1c7e      	adds	r6, r7, #1
 800d088:	188c      	adds	r4, r1, r2
 800d08a:	9301      	str	r3, [sp, #4]
 800d08c:	9b01      	ldr	r3, [sp, #4]
 800d08e:	42b3      	cmp	r3, r6
 800d090:	da03      	bge.n	800d09a <__kernel_rem_pio2f+0x2e6>
 800d092:	001f      	movs	r7, r3
 800d094:	e6f3      	b.n	800ce7e <__kernel_rem_pio2f+0xca>
 800d096:	2301      	movs	r3, #1
 800d098:	e7ea      	b.n	800d070 <__kernel_rem_pio2f+0x2bc>
 800d09a:	00b3      	lsls	r3, r6, #2
 800d09c:	9303      	str	r3, [sp, #12]
 800d09e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0a0:	00b2      	lsls	r2, r6, #2
 800d0a2:	5898      	ldr	r0, [r3, r2]
 800d0a4:	f7f4 f99a 	bl	80013dc <__aeabi_i2f>
 800d0a8:	2700      	movs	r7, #0
 800d0aa:	2500      	movs	r5, #0
 800d0ac:	6020      	str	r0, [r4, #0]
 800d0ae:	9b05      	ldr	r3, [sp, #20]
 800d0b0:	429f      	cmp	r7, r3
 800d0b2:	dd07      	ble.n	800d0c4 <__kernel_rem_pio2f+0x310>
 800d0b4:	21f0      	movs	r1, #240	@ 0xf0
 800d0b6:	9a03      	ldr	r2, [sp, #12]
 800d0b8:	ab0c      	add	r3, sp, #48	@ 0x30
 800d0ba:	185b      	adds	r3, r3, r1
 800d0bc:	509d      	str	r5, [r3, r2]
 800d0be:	3601      	adds	r6, #1
 800d0c0:	3404      	adds	r4, #4
 800d0c2:	e7e3      	b.n	800d08c <__kernel_rem_pio2f+0x2d8>
 800d0c4:	00bb      	lsls	r3, r7, #2
 800d0c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d0c8:	425a      	negs	r2, r3
 800d0ca:	58c9      	ldr	r1, [r1, r3]
 800d0cc:	58a0      	ldr	r0, [r4, r2]
 800d0ce:	f7f3 fda7 	bl	8000c20 <__aeabi_fmul>
 800d0d2:	1c01      	adds	r1, r0, #0
 800d0d4:	1c28      	adds	r0, r5, #0
 800d0d6:	f7f3 f9e3 	bl	80004a0 <__aeabi_fadd>
 800d0da:	3701      	adds	r7, #1
 800d0dc:	1c05      	adds	r5, r0, #0
 800d0de:	e7e6      	b.n	800d0ae <__kernel_rem_pio2f+0x2fa>
 800d0e0:	0800da08 	.word	0x0800da08
 800d0e4:	0800d9dc 	.word	0x0800d9dc
 800d0e8:	9b08      	ldr	r3, [sp, #32]
 800d0ea:	9a06      	ldr	r2, [sp, #24]
 800d0ec:	1c20      	adds	r0, r4, #0
 800d0ee:	1a99      	subs	r1, r3, r2
 800d0f0:	f000 f900 	bl	800d2f4 <scalbnf>
 800d0f4:	2187      	movs	r1, #135	@ 0x87
 800d0f6:	05c9      	lsls	r1, r1, #23
 800d0f8:	1c04      	adds	r4, r0, #0
 800d0fa:	f7f3 f9af 	bl	800045c <__aeabi_fcmpge>
 800d0fe:	2800      	cmp	r0, #0
 800d100:	d021      	beq.n	800d146 <__kernel_rem_pio2f+0x392>
 800d102:	21ee      	movs	r1, #238	@ 0xee
 800d104:	1c20      	adds	r0, r4, #0
 800d106:	0589      	lsls	r1, r1, #22
 800d108:	f7f3 fd8a 	bl	8000c20 <__aeabi_fmul>
 800d10c:	f7f4 f946 	bl	800139c <__aeabi_f2iz>
 800d110:	f7f4 f964 	bl	80013dc <__aeabi_i2f>
 800d114:	2187      	movs	r1, #135	@ 0x87
 800d116:	05c9      	lsls	r1, r1, #23
 800d118:	1c05      	adds	r5, r0, #0
 800d11a:	f7f3 fd81 	bl	8000c20 <__aeabi_fmul>
 800d11e:	1c01      	adds	r1, r0, #0
 800d120:	1c20      	adds	r0, r4, #0
 800d122:	f7f3 fed7 	bl	8000ed4 <__aeabi_fsub>
 800d126:	f7f4 f939 	bl	800139c <__aeabi_f2iz>
 800d12a:	00be      	lsls	r6, r7, #2
 800d12c:	ab0c      	add	r3, sp, #48	@ 0x30
 800d12e:	5198      	str	r0, [r3, r6]
 800d130:	9b00      	ldr	r3, [sp, #0]
 800d132:	1c28      	adds	r0, r5, #0
 800d134:	3308      	adds	r3, #8
 800d136:	9300      	str	r3, [sp, #0]
 800d138:	f7f4 f930 	bl	800139c <__aeabi_f2iz>
 800d13c:	3701      	adds	r7, #1
 800d13e:	00bc      	lsls	r4, r7, #2
 800d140:	ab0c      	add	r3, sp, #48	@ 0x30
 800d142:	5118      	str	r0, [r3, r4]
 800d144:	e753      	b.n	800cfee <__kernel_rem_pio2f+0x23a>
 800d146:	1c20      	adds	r0, r4, #0
 800d148:	f7f4 f928 	bl	800139c <__aeabi_f2iz>
 800d14c:	00bd      	lsls	r5, r7, #2
 800d14e:	ab0c      	add	r3, sp, #48	@ 0x30
 800d150:	5158      	str	r0, [r3, r5]
 800d152:	e74c      	b.n	800cfee <__kernel_rem_pio2f+0x23a>
 800d154:	ab0c      	add	r3, sp, #48	@ 0x30
 800d156:	00ae      	lsls	r6, r5, #2
 800d158:	58f0      	ldr	r0, [r6, r3]
 800d15a:	f7f4 f93f 	bl	80013dc <__aeabi_i2f>
 800d15e:	1c21      	adds	r1, r4, #0
 800d160:	f7f3 fd5e 	bl	8000c20 <__aeabi_fmul>
 800d164:	22f0      	movs	r2, #240	@ 0xf0
 800d166:	21ee      	movs	r1, #238	@ 0xee
 800d168:	ab0c      	add	r3, sp, #48	@ 0x30
 800d16a:	189b      	adds	r3, r3, r2
 800d16c:	5198      	str	r0, [r3, r6]
 800d16e:	0589      	lsls	r1, r1, #22
 800d170:	1c20      	adds	r0, r4, #0
 800d172:	f7f3 fd55 	bl	8000c20 <__aeabi_fmul>
 800d176:	3d01      	subs	r5, #1
 800d178:	1c04      	adds	r4, r0, #0
 800d17a:	e73f      	b.n	800cffc <__kernel_rem_pio2f+0x248>
 800d17c:	9a05      	ldr	r2, [sp, #20]
 800d17e:	00ab      	lsls	r3, r5, #2
 800d180:	58d1      	ldr	r1, [r2, r3]
 800d182:	9a06      	ldr	r2, [sp, #24]
 800d184:	3501      	adds	r5, #1
 800d186:	58d0      	ldr	r0, [r2, r3]
 800d188:	f7f3 fd4a 	bl	8000c20 <__aeabi_fmul>
 800d18c:	1c01      	adds	r1, r0, #0
 800d18e:	1c30      	adds	r0, r6, #0
 800d190:	f7f3 f986 	bl	80004a0 <__aeabi_fadd>
 800d194:	1c06      	adds	r6, r0, #0
 800d196:	9b04      	ldr	r3, [sp, #16]
 800d198:	429d      	cmp	r5, r3
 800d19a:	dc02      	bgt.n	800d1a2 <__kernel_rem_pio2f+0x3ee>
 800d19c:	9b00      	ldr	r3, [sp, #0]
 800d19e:	429d      	cmp	r5, r3
 800d1a0:	ddec      	ble.n	800d17c <__kernel_rem_pio2f+0x3c8>
 800d1a2:	21a0      	movs	r1, #160	@ 0xa0
 800d1a4:	9b00      	ldr	r3, [sp, #0]
 800d1a6:	aa0c      	add	r2, sp, #48	@ 0x30
 800d1a8:	009b      	lsls	r3, r3, #2
 800d1aa:	1852      	adds	r2, r2, r1
 800d1ac:	50d6      	str	r6, [r2, r3]
 800d1ae:	3c01      	subs	r4, #1
 800d1b0:	e72a      	b.n	800d008 <__kernel_rem_pio2f+0x254>
 800d1b2:	9b62      	ldr	r3, [sp, #392]	@ 0x188
 800d1b4:	2b02      	cmp	r3, #2
 800d1b6:	dc08      	bgt.n	800d1ca <__kernel_rem_pio2f+0x416>
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	dc58      	bgt.n	800d26e <__kernel_rem_pio2f+0x4ba>
 800d1bc:	d033      	beq.n	800d226 <__kernel_rem_pio2f+0x472>
 800d1be:	2007      	movs	r0, #7
 800d1c0:	9b03      	ldr	r3, [sp, #12]
 800d1c2:	4003      	ands	r3, r0
 800d1c4:	0018      	movs	r0, r3
 800d1c6:	b05d      	add	sp, #372	@ 0x174
 800d1c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1ca:	9b62      	ldr	r3, [sp, #392]	@ 0x188
 800d1cc:	2b03      	cmp	r3, #3
 800d1ce:	d1f6      	bne.n	800d1be <__kernel_rem_pio2f+0x40a>
 800d1d0:	00bb      	lsls	r3, r7, #2
 800d1d2:	aa34      	add	r2, sp, #208	@ 0xd0
 800d1d4:	18d6      	adds	r6, r2, r3
 800d1d6:	0034      	movs	r4, r6
 800d1d8:	003d      	movs	r5, r7
 800d1da:	3c04      	subs	r4, #4
 800d1dc:	2d00      	cmp	r5, #0
 800d1de:	dc50      	bgt.n	800d282 <__kernel_rem_pio2f+0x4ce>
 800d1e0:	003d      	movs	r5, r7
 800d1e2:	3e04      	subs	r6, #4
 800d1e4:	2d01      	cmp	r5, #1
 800d1e6:	dc61      	bgt.n	800d2ac <__kernel_rem_pio2f+0x4f8>
 800d1e8:	2000      	movs	r0, #0
 800d1ea:	ac34      	add	r4, sp, #208	@ 0xd0
 800d1ec:	2f01      	cmp	r7, #1
 800d1ee:	dc71      	bgt.n	800d2d4 <__kernel_rem_pio2f+0x520>
 800d1f0:	9901      	ldr	r1, [sp, #4]
 800d1f2:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 800d1f4:	6863      	ldr	r3, [r4, #4]
 800d1f6:	2900      	cmp	r1, #0
 800d1f8:	d172      	bne.n	800d2e0 <__kernel_rem_pio2f+0x52c>
 800d1fa:	9902      	ldr	r1, [sp, #8]
 800d1fc:	604b      	str	r3, [r1, #4]
 800d1fe:	000b      	movs	r3, r1
 800d200:	600a      	str	r2, [r1, #0]
 800d202:	6098      	str	r0, [r3, #8]
 800d204:	e7db      	b.n	800d1be <__kernel_rem_pio2f+0x40a>
 800d206:	00bb      	lsls	r3, r7, #2
 800d208:	5919      	ldr	r1, [r3, r4]
 800d20a:	f7f3 f949 	bl	80004a0 <__aeabi_fadd>
 800d20e:	3f01      	subs	r7, #1
 800d210:	2f00      	cmp	r7, #0
 800d212:	daf8      	bge.n	800d206 <__kernel_rem_pio2f+0x452>
 800d214:	9b01      	ldr	r3, [sp, #4]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d002      	beq.n	800d220 <__kernel_rem_pio2f+0x46c>
 800d21a:	2380      	movs	r3, #128	@ 0x80
 800d21c:	061b      	lsls	r3, r3, #24
 800d21e:	18c0      	adds	r0, r0, r3
 800d220:	9b02      	ldr	r3, [sp, #8]
 800d222:	6018      	str	r0, [r3, #0]
 800d224:	e7cb      	b.n	800d1be <__kernel_rem_pio2f+0x40a>
 800d226:	2000      	movs	r0, #0
 800d228:	ac34      	add	r4, sp, #208	@ 0xd0
 800d22a:	e7f1      	b.n	800d210 <__kernel_rem_pio2f+0x45c>
 800d22c:	00a3      	lsls	r3, r4, #2
 800d22e:	5959      	ldr	r1, [r3, r5]
 800d230:	f7f3 f936 	bl	80004a0 <__aeabi_fadd>
 800d234:	3c01      	subs	r4, #1
 800d236:	2c00      	cmp	r4, #0
 800d238:	daf8      	bge.n	800d22c <__kernel_rem_pio2f+0x478>
 800d23a:	9a01      	ldr	r2, [sp, #4]
 800d23c:	1c03      	adds	r3, r0, #0
 800d23e:	2a00      	cmp	r2, #0
 800d240:	d002      	beq.n	800d248 <__kernel_rem_pio2f+0x494>
 800d242:	2380      	movs	r3, #128	@ 0x80
 800d244:	061b      	lsls	r3, r3, #24
 800d246:	18c3      	adds	r3, r0, r3
 800d248:	9a02      	ldr	r2, [sp, #8]
 800d24a:	1c01      	adds	r1, r0, #0
 800d24c:	6013      	str	r3, [r2, #0]
 800d24e:	9834      	ldr	r0, [sp, #208]	@ 0xd0
 800d250:	f7f3 fe40 	bl	8000ed4 <__aeabi_fsub>
 800d254:	2401      	movs	r4, #1
 800d256:	ad34      	add	r5, sp, #208	@ 0xd0
 800d258:	42a7      	cmp	r7, r4
 800d25a:	da0c      	bge.n	800d276 <__kernel_rem_pio2f+0x4c2>
 800d25c:	9b01      	ldr	r3, [sp, #4]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d002      	beq.n	800d268 <__kernel_rem_pio2f+0x4b4>
 800d262:	2380      	movs	r3, #128	@ 0x80
 800d264:	061b      	lsls	r3, r3, #24
 800d266:	18c0      	adds	r0, r0, r3
 800d268:	9b02      	ldr	r3, [sp, #8]
 800d26a:	6058      	str	r0, [r3, #4]
 800d26c:	e7a7      	b.n	800d1be <__kernel_rem_pio2f+0x40a>
 800d26e:	003c      	movs	r4, r7
 800d270:	2000      	movs	r0, #0
 800d272:	ad34      	add	r5, sp, #208	@ 0xd0
 800d274:	e7df      	b.n	800d236 <__kernel_rem_pio2f+0x482>
 800d276:	00a3      	lsls	r3, r4, #2
 800d278:	5959      	ldr	r1, [r3, r5]
 800d27a:	f7f3 f911 	bl	80004a0 <__aeabi_fadd>
 800d27e:	3401      	adds	r4, #1
 800d280:	e7ea      	b.n	800d258 <__kernel_rem_pio2f+0x4a4>
 800d282:	6823      	ldr	r3, [r4, #0]
 800d284:	3d01      	subs	r5, #1
 800d286:	9300      	str	r3, [sp, #0]
 800d288:	6863      	ldr	r3, [r4, #4]
 800d28a:	9800      	ldr	r0, [sp, #0]
 800d28c:	1c19      	adds	r1, r3, #0
 800d28e:	9304      	str	r3, [sp, #16]
 800d290:	f7f3 f906 	bl	80004a0 <__aeabi_fadd>
 800d294:	1c01      	adds	r1, r0, #0
 800d296:	9005      	str	r0, [sp, #20]
 800d298:	9800      	ldr	r0, [sp, #0]
 800d29a:	f7f3 fe1b 	bl	8000ed4 <__aeabi_fsub>
 800d29e:	9904      	ldr	r1, [sp, #16]
 800d2a0:	f7f3 f8fe 	bl	80004a0 <__aeabi_fadd>
 800d2a4:	9b05      	ldr	r3, [sp, #20]
 800d2a6:	6060      	str	r0, [r4, #4]
 800d2a8:	6023      	str	r3, [r4, #0]
 800d2aa:	e796      	b.n	800d1da <__kernel_rem_pio2f+0x426>
 800d2ac:	6833      	ldr	r3, [r6, #0]
 800d2ae:	3d01      	subs	r5, #1
 800d2b0:	9300      	str	r3, [sp, #0]
 800d2b2:	6873      	ldr	r3, [r6, #4]
 800d2b4:	9800      	ldr	r0, [sp, #0]
 800d2b6:	1c19      	adds	r1, r3, #0
 800d2b8:	9304      	str	r3, [sp, #16]
 800d2ba:	f7f3 f8f1 	bl	80004a0 <__aeabi_fadd>
 800d2be:	1c01      	adds	r1, r0, #0
 800d2c0:	1c04      	adds	r4, r0, #0
 800d2c2:	9800      	ldr	r0, [sp, #0]
 800d2c4:	f7f3 fe06 	bl	8000ed4 <__aeabi_fsub>
 800d2c8:	9904      	ldr	r1, [sp, #16]
 800d2ca:	f7f3 f8e9 	bl	80004a0 <__aeabi_fadd>
 800d2ce:	6034      	str	r4, [r6, #0]
 800d2d0:	6070      	str	r0, [r6, #4]
 800d2d2:	e786      	b.n	800d1e2 <__kernel_rem_pio2f+0x42e>
 800d2d4:	00bb      	lsls	r3, r7, #2
 800d2d6:	58e1      	ldr	r1, [r4, r3]
 800d2d8:	f7f3 f8e2 	bl	80004a0 <__aeabi_fadd>
 800d2dc:	3f01      	subs	r7, #1
 800d2de:	e785      	b.n	800d1ec <__kernel_rem_pio2f+0x438>
 800d2e0:	2180      	movs	r1, #128	@ 0x80
 800d2e2:	9c02      	ldr	r4, [sp, #8]
 800d2e4:	0609      	lsls	r1, r1, #24
 800d2e6:	185b      	adds	r3, r3, r1
 800d2e8:	1852      	adds	r2, r2, r1
 800d2ea:	6063      	str	r3, [r4, #4]
 800d2ec:	6022      	str	r2, [r4, #0]
 800d2ee:	0023      	movs	r3, r4
 800d2f0:	1840      	adds	r0, r0, r1
 800d2f2:	e786      	b.n	800d202 <__kernel_rem_pio2f+0x44e>

0800d2f4 <scalbnf>:
 800d2f4:	0043      	lsls	r3, r0, #1
 800d2f6:	b570      	push	{r4, r5, r6, lr}
 800d2f8:	0002      	movs	r2, r0
 800d2fa:	000c      	movs	r4, r1
 800d2fc:	085d      	lsrs	r5, r3, #1
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d006      	beq.n	800d310 <scalbnf+0x1c>
 800d302:	21ff      	movs	r1, #255	@ 0xff
 800d304:	05c9      	lsls	r1, r1, #23
 800d306:	428d      	cmp	r5, r1
 800d308:	d303      	bcc.n	800d312 <scalbnf+0x1e>
 800d30a:	1c01      	adds	r1, r0, #0
 800d30c:	f7f3 f8c8 	bl	80004a0 <__aeabi_fadd>
 800d310:	bd70      	pop	{r4, r5, r6, pc}
 800d312:	4208      	tst	r0, r1
 800d314:	d118      	bne.n	800d348 <scalbnf+0x54>
 800d316:	2198      	movs	r1, #152	@ 0x98
 800d318:	05c9      	lsls	r1, r1, #23
 800d31a:	f7f3 fc81 	bl	8000c20 <__aeabi_fmul>
 800d31e:	4b19      	ldr	r3, [pc, #100]	@ (800d384 <scalbnf+0x90>)
 800d320:	429c      	cmp	r4, r3
 800d322:	db0d      	blt.n	800d340 <scalbnf+0x4c>
 800d324:	0002      	movs	r2, r0
 800d326:	15c3      	asrs	r3, r0, #23
 800d328:	b2db      	uxtb	r3, r3
 800d32a:	3b19      	subs	r3, #25
 800d32c:	4916      	ldr	r1, [pc, #88]	@ (800d388 <scalbnf+0x94>)
 800d32e:	428c      	cmp	r4, r1
 800d330:	dd0c      	ble.n	800d34c <scalbnf+0x58>
 800d332:	4b16      	ldr	r3, [pc, #88]	@ (800d38c <scalbnf+0x98>)
 800d334:	2800      	cmp	r0, #0
 800d336:	da00      	bge.n	800d33a <scalbnf+0x46>
 800d338:	4b15      	ldr	r3, [pc, #84]	@ (800d390 <scalbnf+0x9c>)
 800d33a:	4914      	ldr	r1, [pc, #80]	@ (800d38c <scalbnf+0x98>)
 800d33c:	1c18      	adds	r0, r3, #0
 800d33e:	e000      	b.n	800d342 <scalbnf+0x4e>
 800d340:	4914      	ldr	r1, [pc, #80]	@ (800d394 <scalbnf+0xa0>)
 800d342:	f7f3 fc6d 	bl	8000c20 <__aeabi_fmul>
 800d346:	e7e3      	b.n	800d310 <scalbnf+0x1c>
 800d348:	0e1b      	lsrs	r3, r3, #24
 800d34a:	e7ef      	b.n	800d32c <scalbnf+0x38>
 800d34c:	1919      	adds	r1, r3, r4
 800d34e:	29fe      	cmp	r1, #254	@ 0xfe
 800d350:	dcef      	bgt.n	800d332 <scalbnf+0x3e>
 800d352:	2900      	cmp	r1, #0
 800d354:	dd04      	ble.n	800d360 <scalbnf+0x6c>
 800d356:	4810      	ldr	r0, [pc, #64]	@ (800d398 <scalbnf+0xa4>)
 800d358:	05c9      	lsls	r1, r1, #23
 800d35a:	4010      	ands	r0, r2
 800d35c:	4308      	orrs	r0, r1
 800d35e:	e7d7      	b.n	800d310 <scalbnf+0x1c>
 800d360:	000b      	movs	r3, r1
 800d362:	3316      	adds	r3, #22
 800d364:	da05      	bge.n	800d372 <scalbnf+0x7e>
 800d366:	4b0b      	ldr	r3, [pc, #44]	@ (800d394 <scalbnf+0xa0>)
 800d368:	2800      	cmp	r0, #0
 800d36a:	da00      	bge.n	800d36e <scalbnf+0x7a>
 800d36c:	4b0b      	ldr	r3, [pc, #44]	@ (800d39c <scalbnf+0xa8>)
 800d36e:	4909      	ldr	r1, [pc, #36]	@ (800d394 <scalbnf+0xa0>)
 800d370:	e7e4      	b.n	800d33c <scalbnf+0x48>
 800d372:	3119      	adds	r1, #25
 800d374:	05c8      	lsls	r0, r1, #23
 800d376:	21cc      	movs	r1, #204	@ 0xcc
 800d378:	4b07      	ldr	r3, [pc, #28]	@ (800d398 <scalbnf+0xa4>)
 800d37a:	0589      	lsls	r1, r1, #22
 800d37c:	401a      	ands	r2, r3
 800d37e:	4310      	orrs	r0, r2
 800d380:	e7df      	b.n	800d342 <scalbnf+0x4e>
 800d382:	46c0      	nop			@ (mov r8, r8)
 800d384:	ffff3cb0 	.word	0xffff3cb0
 800d388:	0000c350 	.word	0x0000c350
 800d38c:	7149f2ca 	.word	0x7149f2ca
 800d390:	f149f2ca 	.word	0xf149f2ca
 800d394:	0da24260 	.word	0x0da24260
 800d398:	807fffff 	.word	0x807fffff
 800d39c:	8da24260 	.word	0x8da24260

0800d3a0 <floorf>:
 800d3a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3a2:	0045      	lsls	r5, r0, #1
 800d3a4:	086e      	lsrs	r6, r5, #1
 800d3a6:	0e2d      	lsrs	r5, r5, #24
 800d3a8:	3d7f      	subs	r5, #127	@ 0x7f
 800d3aa:	0007      	movs	r7, r0
 800d3ac:	2d16      	cmp	r5, #22
 800d3ae:	dc2c      	bgt.n	800d40a <floorf+0x6a>
 800d3b0:	0004      	movs	r4, r0
 800d3b2:	2d00      	cmp	r5, #0
 800d3b4:	da15      	bge.n	800d3e2 <floorf+0x42>
 800d3b6:	4919      	ldr	r1, [pc, #100]	@ (800d41c <floorf+0x7c>)
 800d3b8:	f7f3 f872 	bl	80004a0 <__aeabi_fadd>
 800d3bc:	2100      	movs	r1, #0
 800d3be:	f7f3 f843 	bl	8000448 <__aeabi_fcmpgt>
 800d3c2:	2800      	cmp	r0, #0
 800d3c4:	d00b      	beq.n	800d3de <floorf+0x3e>
 800d3c6:	2400      	movs	r4, #0
 800d3c8:	42a7      	cmp	r7, r4
 800d3ca:	da08      	bge.n	800d3de <floorf+0x3e>
 800d3cc:	1e73      	subs	r3, r6, #1
 800d3ce:	419e      	sbcs	r6, r3
 800d3d0:	23fe      	movs	r3, #254	@ 0xfe
 800d3d2:	4274      	negs	r4, r6
 800d3d4:	059b      	lsls	r3, r3, #22
 800d3d6:	401c      	ands	r4, r3
 800d3d8:	2380      	movs	r3, #128	@ 0x80
 800d3da:	061b      	lsls	r3, r3, #24
 800d3dc:	18e4      	adds	r4, r4, r3
 800d3de:	1c20      	adds	r0, r4, #0
 800d3e0:	e01a      	b.n	800d418 <floorf+0x78>
 800d3e2:	4e0f      	ldr	r6, [pc, #60]	@ (800d420 <floorf+0x80>)
 800d3e4:	412e      	asrs	r6, r5
 800d3e6:	4206      	tst	r6, r0
 800d3e8:	d016      	beq.n	800d418 <floorf+0x78>
 800d3ea:	490c      	ldr	r1, [pc, #48]	@ (800d41c <floorf+0x7c>)
 800d3ec:	f7f3 f858 	bl	80004a0 <__aeabi_fadd>
 800d3f0:	2100      	movs	r1, #0
 800d3f2:	f7f3 f829 	bl	8000448 <__aeabi_fcmpgt>
 800d3f6:	2800      	cmp	r0, #0
 800d3f8:	d0f1      	beq.n	800d3de <floorf+0x3e>
 800d3fa:	2f00      	cmp	r7, #0
 800d3fc:	da03      	bge.n	800d406 <floorf+0x66>
 800d3fe:	2380      	movs	r3, #128	@ 0x80
 800d400:	041b      	lsls	r3, r3, #16
 800d402:	412b      	asrs	r3, r5
 800d404:	18fc      	adds	r4, r7, r3
 800d406:	43b4      	bics	r4, r6
 800d408:	e7e9      	b.n	800d3de <floorf+0x3e>
 800d40a:	23ff      	movs	r3, #255	@ 0xff
 800d40c:	05db      	lsls	r3, r3, #23
 800d40e:	429e      	cmp	r6, r3
 800d410:	d302      	bcc.n	800d418 <floorf+0x78>
 800d412:	1c01      	adds	r1, r0, #0
 800d414:	f7f3 f844 	bl	80004a0 <__aeabi_fadd>
 800d418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d41a:	46c0      	nop			@ (mov r8, r8)
 800d41c:	7149f2ca 	.word	0x7149f2ca
 800d420:	007fffff 	.word	0x007fffff

0800d424 <_init>:
 800d424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d426:	46c0      	nop			@ (mov r8, r8)
 800d428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d42a:	bc08      	pop	{r3}
 800d42c:	469e      	mov	lr, r3
 800d42e:	4770      	bx	lr

0800d430 <_fini>:
 800d430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d432:	46c0      	nop			@ (mov r8, r8)
 800d434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d436:	bc08      	pop	{r3}
 800d438:	469e      	mov	lr, r3
 800d43a:	4770      	bx	lr
 800d43c:	0000      	movs	r0, r0
	...

0800d440 <__FLASH_Program_Fast_veneer>:
 800d440:	b401      	push	{r0}
 800d442:	4802      	ldr	r0, [pc, #8]	@ (800d44c <__FLASH_Program_Fast_veneer+0xc>)
 800d444:	4684      	mov	ip, r0
 800d446:	bc01      	pop	{r0}
 800d448:	4760      	bx	ip
 800d44a:	bf00      	nop
 800d44c:	2000000d 	.word	0x2000000d

Disassembly of section .data:

20000000 <SystemCoreClock>:
20000000:	00f42400                                .$..

20000004 <uwTickPrio>:
20000004:	00000004                                ....

20000008 <uwTickFreq>:
20000008:	00000001                                ....

2000000c <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
2000000c:	b580      	push	{r7, lr}
2000000e:	b088      	sub	sp, #32
20000010:	af00      	add	r7, sp, #0
20000012:	6078      	str	r0, [r7, #4]
20000014:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
20000016:	231f      	movs	r3, #31
20000018:	18fb      	adds	r3, r7, r3
2000001a:	2200      	movs	r2, #0
2000001c:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
2000001e:	687b      	ldr	r3, [r7, #4]
20000020:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20000022:	683b      	ldr	r3, [r7, #0]
20000024:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000026:	4b1a      	ldr	r3, [pc, #104]	@ (20000090 <FLASH_Program_Fast+0x84>)
20000028:	695a      	ldr	r2, [r3, #20]
2000002a:	4b19      	ldr	r3, [pc, #100]	@ (20000090 <FLASH_Program_Fast+0x84>)
2000002c:	2180      	movs	r1, #128	@ 0x80
2000002e:	02c9      	lsls	r1, r1, #11
20000030:	430a      	orrs	r2, r1
20000032:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
20000034:	f3ef 8310 	mrs	r3, PRIMASK
20000038:	60fb      	str	r3, [r7, #12]
  return(result);
2000003a:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
2000003c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
2000003e:	b672      	cpsid	i
}
20000040:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000042:	e00f      	b.n	20000064 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000044:	697a      	ldr	r2, [r7, #20]
20000046:	69bb      	ldr	r3, [r7, #24]
20000048:	6812      	ldr	r2, [r2, #0]
2000004a:	601a      	str	r2, [r3, #0]
    src += 4U;
2000004c:	697b      	ldr	r3, [r7, #20]
2000004e:	3304      	adds	r3, #4
20000050:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000052:	69bb      	ldr	r3, [r7, #24]
20000054:	3304      	adds	r3, #4
20000056:	61bb      	str	r3, [r7, #24]
    index++;
20000058:	211f      	movs	r1, #31
2000005a:	187b      	adds	r3, r7, r1
2000005c:	781a      	ldrb	r2, [r3, #0]
2000005e:	187b      	adds	r3, r7, r1
20000060:	3201      	adds	r2, #1
20000062:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
20000064:	231f      	movs	r3, #31
20000066:	18fb      	adds	r3, r7, r3
20000068:	781b      	ldrb	r3, [r3, #0]
2000006a:	2b3f      	cmp	r3, #63	@ 0x3f
2000006c:	d9ea      	bls.n	20000044 <FLASH_Program_Fast+0x38>
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
#else
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
2000006e:	46c0      	nop			@ (mov r8, r8)
20000070:	4b07      	ldr	r3, [pc, #28]	@ (20000090 <FLASH_Program_Fast+0x84>)
20000072:	691a      	ldr	r2, [r3, #16]
20000074:	2380      	movs	r3, #128	@ 0x80
20000076:	025b      	lsls	r3, r3, #9
20000078:	4013      	ands	r3, r2
2000007a:	d1f9      	bne.n	20000070 <FLASH_Program_Fast+0x64>
2000007c:	693b      	ldr	r3, [r7, #16]
2000007e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000080:	68bb      	ldr	r3, [r7, #8]
20000082:	f383 8810 	msr	PRIMASK, r3
}
20000086:	46c0      	nop			@ (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
20000088:	46c0      	nop			@ (mov r8, r8)
2000008a:	46bd      	mov	sp, r7
2000008c:	b008      	add	sp, #32
2000008e:	bd80      	pop	{r7, pc}
20000090:	40022000 	.word	0x40022000
