(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "top_00")
  (DATE "2024-08-22 16:24:06")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_OR////    Pos: x136y42
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (728:842:958)(715:810:906))
          (PORT IN2 (1583:1775:1969)(1601:1775:1952))
          (PORT IN3 (1539:1734:1933)(1615:1807:2002))
          (PORT IN4 (780:880:983)(790:884:981))
          (PORT IN5 (717:833:950)(698:792:889))
          (PORT IN6 (388:455:522)(368:419:471))
          (PORT IN7 (1035:1176:1319)(1010:1121:1234))
          (PORT IN8 (1210:1363:1520)(1277:1421:1569))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // CLKIN    Pos: x0y0
  (CELL (CELLTYPE "CLKIN")
    (INSTANCE _a2)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (1619:1623:1627)(1515:1521:1528))
    )))
 // C_AND///AND/    Pos: x133y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2049:2283:2522)(2104:2310:2521))
          (PORT IN6 (2016:2200:2389)(2157:2331:2509))
          (PORT IN7 (2354:2589:2829)(2486:2707:2932))
          (PORT IN8 (2496:2761:3032)(2623:2863:3111))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2228:2486:2749)(2303:2536:2775))
          (PORT IN2 (1846:2008:2175)(1966:2114:2265))
          (PORT IN3 (2533:2791:3054)(2683:2931:3184))
          (PORT IN4 (2320:2562:2810)(2423:2636:2856))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x129y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1943:2148:2358)(2009:2202:2399))
          (PORT IN6 (2152:2373:2601)(2274:2480:2691))
          (PORT IN7 (1863:2050:2242)(1928:2097:2270))
          (PORT IN8 (2185:2416:2654)(2294:2516:2744))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2147:2377:2613)(2235:2457:2683))
          (PORT IN2 (1958:2155:2358)(2057:2235:2417))
          (PORT IN3 (2066:2278:2496)(2152:2350:2552))
          (PORT IN4 (1987:2194:2407)(2076:2270:2470))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x124y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2266:2511:2762)(2338:2568:2802))
          (PORT IN6 (2616:2881:3153)(2764:3016:3271))
          (PORT IN7 (2301:2528:2762)(2427:2645:2867))
          (PORT IN8 (2767:3057:3354)(2909:3181:3463))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x125y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a9_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1320:1456:1596)(1379:1503:1629))
          (PORT IN3 (1507:1687:1868)(1586:1755:1926))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4a////    Pos: x124y59
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a10_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1289:1450:1614)(1320:1473:1628))
          (PORT IN4 (2443:2693:2950)(2557:2796:3041))
          (PORT IN5 (2178:2420:2667)(2245:2475:2712))
          (PORT IN7 (2266:2486:2712)(2370:2580:2793))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x142y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2416:2673:2939)(2490:2732:2981))
          (PORT IN6 (2042:2256:2475)(2164:2371:2583))
          (PORT IN7 (1705:1902:2103)(1765:1949:2136))
          (PORT IN8 (1842:2053:2270)(1923:2129:2340))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2603:2884:3175)(2697:2967:3245))
          (PORT IN2 (1860:2051:2246)(1961:2139:2322))
          (PORT IN3 (1898:2119:2345)(1976:2188:2403))
          (PORT IN4 (1663:1851:2045)(1721:1900:2083))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x139y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1236:1360:1485)(1267:1387:1510))
          (PORT IN6 (2032:2244:2459)(2165:2374:2587))
          (PORT IN7 (1919:2124:2336)(1945:2131:2322))
          (PORT IN8 (2029:2273:2522)(2102:2334:2571))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1039:1138:1238)(1049:1139:1232))
          (PORT IN2 (1845:2033:2224)(1956:2137:2322))
          (PORT IN3 (2110:2339:2576)(2157:2371:2591))
          (PORT IN4 (1845:2066:2292)(1898:2103:2312))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND///ORAND/    Pos: x143y41
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a14_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1811:2027:2246)(1845:2041:2242))
          (PORT IN6 (1421:1603:1788)(1484:1668:1855))
          (PORT IN7 (1210:1350:1494)(1232:1364:1497))
          (PORT IN8 (1138:1287:1440)(1158:1300:1446))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a14_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1408:1559:1716)(1438:1580:1724))
          (PORT IN2 (929:1049:1173)(967:1083:1201))
          (PORT IN3 (1222:1364:1508)(1250:1382:1515))
          (PORT IN4 (1418:1582:1751)(1486:1638:1793))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x137y41
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a18_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1580:1767:1956)(1657:1831:2007))
          (PORT IN2 (1502:1719:1939)(1532:1723:1920))
          (PORT IN3 (1264:1410:1561)(1335:1479:1625))
          (PORT IN4 (1305:1466:1629)(1318:1464:1614))
          (PORT IN5 (1436:1603:1773)(1466:1616:1768))
          (PORT IN6 (1481:1655:1832)(1499:1645:1795))
          (PORT IN7 (1239:1388:1541)(1299:1445:1594))
          (PORT IN8 (884:1014:1146)(902:1026:1152))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x123y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1529:1707:1888)(1542:1692:1845))
          (PORT IN7 (765:839:915)(785:850:917))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND///ORAND/    Pos: x134y47
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a24_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1443:1632:1824)(1456:1627:1801))
          (PORT IN6 (1200:1330:1465)(1204:1311:1423))
          (PORT IN7 (2108:2334:2564)(2170:2392:2616))
          (PORT IN8 (1212:1362:1515)(1243:1381:1523))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a24_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1176:1335:1496)(1165:1295:1426))
          (PORT IN2 (1016:1139:1266)(1047:1156:1266))
          (PORT IN3 (1939:2164:2394)(1963:2156:2354))
          (PORT IN4 (759:853:951)(793:882:973))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x134y48
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a25_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1104:1230:1360)(1108:1223:1338))
          (PORT IN2 (756:888:1022)(729:831:934))
          (PORT IN3 (617:708:799)(587:659:732))
          (PORT IN4 (964:1078:1194)(994:1097:1203))
          (PORT IN5 (908:1038:1168)(923:1038:1156))
          (PORT IN6 (1242:1380:1522)(1232:1352:1477))
          (PORT IN7 (630:717:806)(604:673:743))
          (PORT IN8 (960:1076:1193)(988:1095:1202))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x123y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a29_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1360:1530:1705)(1401:1559:1720))
          (PORT IN3 (1493:1668:1847)(1583:1752:1926))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND///ORAND/    Pos: x142y48
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a31_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1597:1780:1967)(1614:1782:1955))
          (PORT IN6 (893:1028:1166)(904:1028:1155))
          (PORT IN7 (559:644:730)(539:606:675))
          (PORT IN8 (1107:1266:1428)(1122:1264:1408))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a31_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1490:1696:1906)(1572:1768:1968))
          (PORT IN2 (1141:1291:1445)(1184:1329:1477))
          (PORT IN3 (586:673:762)(565:633:703))
          (PORT IN4 (1400:1557:1720)(1409:1545:1684))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x134y51
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a32_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1447:1618:1796)(1474:1641:1812))
          (PORT IN2 (1298:1485:1676)(1340:1512:1690))
          (PORT IN3 (1144:1291:1443)(1155:1277:1404))
          (PORT IN4 (559:643:728)(553:624:696))
          (PORT IN5 (1477:1653:1832)(1509:1666:1827))
          (PORT IN6 (1524:1686:1851)(1571:1722:1878))
          (PORT IN7 (1198:1346:1497)(1271:1413:1557))
          (PORT IN8 (553:634:716)(546:616:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x123y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a36_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (937:1046:1157)(971:1075:1180))
          (PORT IN7 (708:781:855)(719:781:845))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND///ORAND/    Pos: x135y53
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a38_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1100:1246:1393)(1118:1261:1406))
          (PORT IN6 (943:1065:1191)(977:1091:1207))
          (PORT IN7 (982:1095:1209)(993:1101:1210))
          (PORT IN8 (1384:1557:1734)(1384:1543:1707))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a38_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1615:1768:1925)(1665:1803:1945))
          (PORT IN2 (964:1083:1205)(1014:1130:1248))
          (PORT IN3 (1374:1574:1777)(1394:1581:1772))
          (PORT IN4 (961:1093:1225)(985:1105:1226))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x134y53
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a39_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1190:1336:1487)(1217:1360:1507))
          (PORT IN2 (1368:1542:1720)(1445:1608:1775))
          (PORT IN3 (1291:1467:1647)(1293:1454:1619))
          (PORT IN4 (769:878:991)(761:858:957))
          (PORT IN5 (719:791:866)(715:777:840))
          (PORT IN6 (1554:1771:1991)(1600:1800:2003))
          (PORT IN7 (1221:1397:1577)(1231:1389:1550))
          (PORT IN8 (1212:1374:1539)(1253:1395:1540))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x124y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a43_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1602:1787:1975)(1649:1829:2013))
          (PORT IN3 (701:815:931)(681:773:868))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND///ORAND/    Pos: x141y50
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a45_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1530:1714:1904)(1549:1724:1902))
          (PORT IN6 (722:830:939)(707:796:886))
          (PORT IN7 (740:843:946)(748:838:930))
          (PORT IN8 (735:850:968)(726:820:915))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a45_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (774:870:968)(801:891:983))
          (PORT IN2 (1515:1676:1841)(1594:1746:1902))
          (PORT IN3 (748:845:943)(752:840:930))
          (PORT IN4 (958:1075:1195)(981:1093:1207))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x137y57
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a46_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1629:1815:2005)(1704:1889:2079))
          (PORT IN2 (1562:1753:1948)(1599:1770:1947))
          (PORT IN3 (1055:1167:1282)(1069:1170:1274))
          (PORT IN4 (886:1019:1153)(917:1037:1159))
          (PORT IN5 (904:1002:1101)(920:1011:1104))
          (PORT IN6 (1118:1249:1381)(1121:1233:1347))
          (PORT IN7 (1105:1219:1336)(1126:1226:1328))
          (PORT IN8 (1241:1398:1558)(1283:1434:1590))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x123y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a50_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1182:1323:1467)(1228:1355:1484))
          (PORT IN7 (377:439:503)(370:425:482))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND///ORAND/    Pos: x142y56
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a52_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1848:2049:2254)(1893:2091:2294))
          (PORT IN6 (377:436:496)(357:404:453))
          (PORT IN7 (373:428:485)(348:392:437))
          (PORT IN8 (1333:1508:1687)(1370:1541:1716))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a52_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (860:967:1075)(853:946:1043))
          (PORT IN2 (1625:1803:1985)(1673:1840:2012))
          (PORT IN3 (376:434:493)(355:402:450))
          (PORT IN4 (1109:1251:1397)(1101:1226:1354))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x135y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a53_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1176:1346:1520)(1184:1327:1473))
          (PORT IN2 (1326:1484:1646)(1359:1510:1666))
          (PORT IN3 (1040:1178:1319)(1047:1162:1280))
          (PORT IN4 (2138:2377:2622)(2225:2453:2684))
          (PORT IN5 (846:945:1047)(872:963:1056))
          (PORT IN6 (1456:1628:1805)(1537:1710:1884))
          (PORT IN7 (777:900:1025)(757:859:963))
          (PORT IN8 (1196:1360:1525)(1189:1324:1464))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x121y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a57_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (707:816:928)(693:788:884))
          (PORT IN3 (1297:1485:1677)(1338:1513:1694))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND///ORAND/    Pos: x142y58
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a59_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (777:884:992)(805:911:1019))
          (PORT IN6 (904:1030:1158)(938:1051:1167))
          (PORT IN7 (564:639:716)(553:616:682))
          (PORT IN8 (1038:1165:1295)(1080:1197:1317))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a59_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1477:1668:1864)(1565:1756:1950))
          (PORT IN2 (740:848:959)(756:854:955))
          (PORT IN3 (582:662:745)(573:642:711))
          (PORT IN4 (1744:1957:2177)(1780:1987:2200))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x135y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a60_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1367:1528:1693)(1421:1576:1734))
          (PORT IN2 (941:1074:1209)(942:1055:1171))
          (PORT IN3 (879:969:1061)(867:940:1017))
          (PORT IN4 (1060:1206:1354)(1082:1208:1337))
          (PORT IN5 (1399:1564:1732)(1450:1607:1767))
          (PORT IN6 (978:1122:1269)(982:1100:1221))
          (PORT IN7 (916:1005:1097)(915:988:1061))
          (PORT IN8 (375:430:486)(348:389:431))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x122y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a64_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1398:1545:1694)(1470:1607:1748))
          (PORT IN7 (911:1049:1190)(918:1037:1161))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND///ORAND/    Pos: x145y61
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a66_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1406:1557:1713)(1411:1544:1681))
          (PORT IN6 (1380:1555:1733)(1465:1632:1804))
          (PORT IN7 (1303:1441:1583)(1305:1428:1555))
          (PORT IN8 (1404:1570:1739)(1471:1626:1785))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a66_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1282:1447:1615)(1371:1532:1695))
          (PORT IN2 (539:628:719)(517:588:662))
          (PORT IN3 (1342:1540:1744)(1345:1521:1700))
          (PORT IN4 (1384:1593:1807)(1423:1620:1819))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x136y66
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a67_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (718:828:941)(690:775:861))
          (PORT IN2 (776:892:1009)(752:840:930))
          (PORT IN3 (1116:1242:1372)(1110:1222:1337))
          (PORT IN4 (1286:1435:1586)(1354:1499:1648))
          (PORT IN5 (713:831:949)(679:771:866))
          (PORT IN6 (1066:1216:1367)(1046:1171:1298))
          (PORT IN7 (1111:1263:1416)(1146:1281:1420))
          (PORT IN8 (1294:1422:1552)(1328:1452:1579))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x125y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a71_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1898:2079:2264)(1954:2120:2292))
          (PORT IN4 (394:448:503)(384:431:479))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND///ORAND/    Pos: x145y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a73_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2287:2564:2844)(2392:2644:2902))
          (PORT IN6 (935:1048:1162)(963:1063:1166))
          (PORT IN7 (1413:1557:1706)(1411:1538:1669))
          (PORT IN8 (1537:1727:1919)(1606:1785:1967))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a73_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1486:1649:1816)(1562:1717:1875))
          (PORT IN2 (1241:1390:1543)(1283:1416:1552))
          (PORT IN3 (1514:1678:1848)(1533:1678:1829))
          (PORT IN4 (1559:1776:1998)(1554:1742:1935))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x136y68
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a74_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (768:863:961)(776:867:960))
          (PORT IN2 (1065:1203:1344)(1069:1196:1327))
          (PORT IN3 (712:786:861)(704:766:830))
          (PORT IN4 (1295:1459:1629)(1345:1504:1668))
          (PORT IN5 (389:451:514)(382:438:496))
          (PORT IN6 (1064:1200:1338)(1059:1187:1316))
          (PORT IN7 (1454:1657:1865)(1505:1695:1888))
          (PORT IN8 (768:880:993)(768:868:971))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x126y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a78_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1364:1550:1739)(1407:1568:1733))
          (PORT IN8 (756:856:958)(791:893:996))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND///ORAND/    Pos: x135y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a80_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1631:1795:1963)(1646:1789:1938))
          (PORT IN6 (1687:1877:2073)(1721:1900:2084))
          (PORT IN7 (2050:2277:2509)(2164:2393:2626))
          (PORT IN8 (1224:1409:1595)(1222:1382:1545))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a80_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1848:2050:2256)(1901:2085:2274))
          (PORT IN2 (1274:1442:1614)(1300:1448:1599))
          (PORT IN3 (2188:2410:2635)(2320:2528:2741))
          (PORT IN4 (1363:1510:1659)(1434:1573:1712))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x134y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a81_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1122:1282:1445)(1164:1315:1469))
          (PORT IN3 (1638:1820:2005)(1665:1824:1989))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x131y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a82_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (794:892:993)(807:897:990))
          (PORT IN3 (1680:1881:2084)(1737:1926:2118))
          (PORT IN4 (574:656:739)(570:648:727))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x134y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a83_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2383:2607:2836)(2490:2699:2913))
          (PORT IN6 (2207:2414:2628)(2370:2572:2778))
          (PORT IN7 (362:421:480)(340:387:436))
          (PORT IN8 (1206:1363:1525)(1198:1335:1475))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x128y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a84_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2148:2340:2534)(2272:2445:2621))
          (PORT IN2 (2176:2357:2540)(2282:2439:2602))
          (PORT IN3 (2850:3099:3355)(2934:3164:3401))
          (PORT IN4 (2270:2452:2637)(2386:2548:2714))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x138y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a85_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (911:1035:1161)(908:1015:1125))
          (PORT IN7 (1982:2197:2418)(2065:2267:2476))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x128y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a86_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2344:2561:2781)(2491:2693:2898))
          (PORT IN6 (2365:2570:2778)(2496:2681:2873))
          (PORT IN7 (3052:3327:3609)(3157:3418:3686))
          (PORT IN8 (2455:2661:2870)(2596:2786:2980))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x135y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a87_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1630:1846:2065)(1682:1882:2087))
          (PORT IN3 (3362:3710:4067)(3495:3825:4162))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x132y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a88_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2346:2567:2791)(2488:2695:2905))
          (PORT IN6 (2756:2999:3245)(2938:3174:3412))
          (PORT IN7 (3349:3694:4045)(3522:3862:4210))
          (PORT IN8 (2781:3025:3276)(2979:3217:3461))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x141y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a89_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1375:1547:1722)(1440:1596:1755))
          (PORT IN7 (1773:1985:2200)(1810:1993:2183))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x128y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a90_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2911:3180:3455)(3070:3320:3574))
          (PORT IN6 (2567:2790:3016)(2699:2903:3109))
          (PORT IN7 (2516:2745:2979)(2604:2821:3044))
          (PORT IN8 (2585:2814:3049)(2727:2938:3154))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x137y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a91_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1614:1812:2015)(1667:1853:2041))
          (PORT IN3 (1744:1961:2181)(1827:2034:2245))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x130y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a92_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3257:3571:3892)(3464:3766:4072))
          (PORT IN6 (2553:2774:2997)(2689:2892:3096))
          (PORT IN7 (2539:2742:2953)(2617:2802:2994))
          (PORT IN8 (2582:2809:3042)(2733:2939:3150))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x138y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a93_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1055:1208:1364)(1084:1220:1357))
          (PORT IN7 (1473:1622:1773)(1508:1640:1773))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x128y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a94_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3200:3474:3753)(3362:3625:3894))
          (PORT IN6 (2846:3103:3364)(3006:3243:3487))
          (PORT IN7 (2934:3204:3479)(3093:3351:3618))
          (PORT IN8 (2761:3004:3252)(2868:3093:3325))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x135y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a95_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1432:1610:1793)(1459:1624:1793))
          (PORT IN3 (1232:1399:1573)(1226:1370:1516))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x132y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a96_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2707:2983:3260)(2823:3080:3342))
          (PORT IN6 (3011:3281:3556)(3166:3419:3675))
          (PORT IN7 (2553:2780:3011)(2662:2874:3091))
          (PORT IN8 (3020:3294:3574)(3179:3437:3700))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x142y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a97_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1198:1345:1495)(1247:1375:1506))
          (PORT IN7 (2092:2354:2620)(2148:2403:2665))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x130y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a98_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2694:2964:3238)(2865:3125:3390))
          (PORT IN6 (2408:2606:2807)(2549:2732:2917))
          (PORT IN7 (2975:3271:3571)(3106:3389:3680))
          (PORT IN8 (2419:2617:2820)(2574:2759:2949))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x115y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a99_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (577:648:721)(568:625:684))
          (PORT IN3 (1790:2009:2232)(1846:2048:2255))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x115y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2333:2546:2763)(2460:2659:2863))
          (PORT IN2 (2743:2998:3261)(2898:3135:3378))
          (PORT IN4 (1835:2035:2238)(1931:2129:2330))
          (PORT IN5 (1210:1370:1533)(1277:1426:1578))
          (PORT IN7 (1939:2165:2400)(1986:2196:2416))
          (PORT IN8 (1432:1580:1733)(1434:1561:1691))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x128y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a102_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2715:2959:3209)(2852:3073:3298))
          (PORT IN2 (2761:3008:3258)(2915:3147:3382))
          (PORT IN3 (2315:2519:2728)(2383:2571:2765))
          (PORT IN4 (2774:3027:3287)(2938:3178:3424))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x114y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a103_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1063:1204:1349)(1112:1254:1398))
          (PORT IN3 (1451:1605:1761)(1465:1595:1729))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x126y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a104_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2790:3015:3243)(2893:3091:3292))
          (PORT IN2 (2614:2845:3080)(2756:2978:3204))
          (PORT IN3 (2911:3169:3431)(3041:3278:3520))
          (PORT IN4 (2675:2898:3127)(2815:3031:3251))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x115y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a105_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (385:449:514)(367:413:460))
          (PORT IN3 (1972:2220:2471)(2101:2340:2584))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x126y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a106_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2634:2835:3039)(2734:2913:3096))
          (PORT IN2 (2362:2572:2786)(2471:2652:2840))
          (PORT IN3 (2321:2549:2781)(2441:2658:2876))
          (PORT IN4 (3245:3513:3790)(3391:3643:3904))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x140y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1204:1359:1519)(1194:1321:1450))
          (PORT IN7 (1264:1401:1540)(1321:1447:1576))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x128y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a108_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2867:3163:3463)(3043:3330:3623))
          (PORT IN2 (2184:2366:2554)(2300:2461:2626))
          (PORT IN3 (2440:2667:2898)(2507:2711:2921))
          (PORT IN4 (2970:3263:3562)(3137:3404:3678))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x113y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a109_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (888:1007:1129)(912:1028:1146))
          (PORT IN3 (1398:1548:1701)(1421:1555:1694))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x130y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2664:2923:3186)(2853:3107:3364))
          (PORT IN6 (2683:2930:3181)(2859:3094:3336))
          (PORT IN7 (2683:2909:3141)(2764:2968:3180))
          (PORT IN8 (2777:3026:3279)(2966:3206:3452))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x111y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (872:1003:1137)(888:1012:1140))
          (PORT IN7 (1926:2114:2308)(1973:2145:2322))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x116y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a112_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1002:1152:1304)(1007:1145:1285))
          (PORT IN3 (1334:1480:1631)(1353:1475:1602))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x112y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (927:1050:1176)(952:1072:1194))
          (PORT IN7 (898:1002:1109)(901:988:1075))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x114y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a114_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (366:424:483)(340:388:436))
          (PORT IN3 (1411:1601:1794)(1415:1571:1733))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x138y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1356:1546:1739)(1358:1524:1693))
          (PORT IN7 (1961:2186:2415)(2051:2270:2493))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x126y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2713:2979:3248)(2886:3144:3407))
          (PORT IN6 (2956:3214:3478)(3095:3330:3571))
          (PORT IN7 (3430:3756:4090)(3563:3879:4204))
          (PORT IN8 (2579:2786:2996)(2684:2872:3065))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x114y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a117_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (564:653:743)(558:633:710))
          (PORT IN3 (2021:2253:2488)(2084:2314:2548))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x112y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (909:1037:1168)(935:1064:1195))
          (PORT IN7 (1691:1880:2072)(1759:1948:2138))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x133y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a119_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1794:2021:2256)(1848:2068:2292))
          (PORT IN3 (1900:2162:2430)(1972:2216:2464))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x126y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3275:3594:3920)(3463:3767:4077))
          (PORT IN6 (2915:3186:3460)(3076:3333:3593))
          (PORT IN7 (2870:3149:3433)(2986:3257:3536))
          (PORT IN8 (2934:3210:3493)(3105:3370:3641))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x110y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (576:648:721)(581:644:709))
          (PORT IN7 (2034:2264:2499)(2130:2345:2568))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x115y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a122_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (581:664:748)(574:639:705))
          (PORT IN3 (1104:1229:1357)(1142:1263:1389))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x142y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1017:1147:1280)(1049:1166:1284))
          (PORT IN7 (2415:2694:2984)(2483:2734:2992))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x128y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3073:3394:3720)(3272:3588:3910))
          (PORT IN6 (2376:2583:2796)(2515:2705:2900))
          (PORT IN7 (2640:2892:3148)(2727:2959:3198))
          (PORT IN8 (3163:3480:3803)(3352:3647:3949))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x109y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a125_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (903:1026:1153)(912:1030:1151))
          (PORT IN3 (2045:2261:2483)(2130:2343:2562))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x110y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1410:1598:1790)(1455:1645:1840))
          (PORT IN7 (1577:1769:1965)(1612:1784:1960))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x113y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a127_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1288:1444:1604)(1307:1444:1585))
          (PORT IN3 (2762:3082:3407)(2851:3137:3431))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x109y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1463:1644:1830)(1483:1640:1800))
          (PORT IN7 (2087:2349:2615)(2190:2458:2729))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x132y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a129_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (552:638:725)(548:623:699))
          (PORT IN3 (1613:1831:2054)(1634:1830:2031))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x142y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1396:1586:1780)(1416:1583:1753))
          (PORT IN7 (3155:3515:3880)(3289:3627:3973))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x136y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a131_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1266:1427:1590)(1303:1451:1602))
          (PORT IN3 (1894:2108:2323)(1985:2179:2377))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x139y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (728:828:929)(714:793:874))
          (PORT IN7 (1437:1593:1753)(1451:1583:1718))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x137y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a133_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1390:1561:1735)(1443:1603:1767))
          (PORT IN3 (1671:1854:2041)(1703:1872:2045))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x141y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1515:1656:1800)(1593:1721:1853))
          (PORT IN3 (1956:2186:2419)(2024:2233:2445))
          (PORT IN4 (1040:1167:1298)(1094:1210:1328))
          (PORT IN5 (2468:2699:2935)(2598:2810:3027))
          (PORT IN6 (911:1036:1166)(960:1080:1201))
          (PORT IN8 (1350:1516:1684)(1379:1526:1677))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x141y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1286:1433:1586)(1327:1465:1608))
          (PORT IN7 (1692:1883:2080)(1770:1959:2152))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x139y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a137_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1297:1450:1610)(1310:1445:1586))
          (PORT IN3 (1758:1959:2164)(1817:1998:2184))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x143y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1106:1261:1420)(1140:1295:1452))
          (PORT IN7 (2166:2400:2639)(2248:2473:2704))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x137y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a139_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1261:1436:1615)(1317:1479:1644))
          (PORT IN3 (1915:2163:2414)(1937:2161:2390))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x141y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1090:1242:1397)(1130:1279:1433))
          (PORT IN7 (1301:1435:1572)(1308:1421:1539))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x136y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a141_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (787:885:984)(792:884:977))
          (PORT IN3 (1750:1963:2182)(1841:2049:2260))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x145y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (920:1049:1182)(936:1061:1189))
          (PORT IN7 (1469:1625:1783)(1535:1674:1815))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x138y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a143_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (934:1059:1186)(979:1098:1219))
          (PORT IN3 (1350:1495:1645)(1408:1539:1674))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x145y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1109:1259:1413)(1154:1306:1460))
          (PORT IN7 (1446:1586:1730)(1508:1633:1762))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x140y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a145_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1488:1666:1851)(1522:1685:1854))
          (PORT IN3 (1896:2080:2270)(1956:2118:2286))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x144y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1111:1267:1427)(1144:1299:1457))
          (PORT IN7 (1493:1629:1769)(1515:1635:1758))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x137y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a147_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (723:828:936)(715:812:911))
          (PORT IN3 (1703:1861:2022)(1748:1889:2035))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x145y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (751:857:967)(759:857:957))
          (PORT IN7 (1976:2217:2461)(2073:2296:2524))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x138y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a149_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (551:632:716)(533:603:675))
          (PORT IN3 (1660:1838:2018)(1678:1830:1984))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x143y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (793:902:1014)(808:916:1025))
          (PORT IN7 (1667:1851:2040)(1677:1836:1999))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x120y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1407:1603:1804)(1463:1661:1863))
          (PORT IN3 (2175:2385:2598)(2299:2495:2693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x123y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1380:1590:1804)(1402:1609:1819))
          (PORT IN3 (2716:3044:3382)(2789:3098:3417))
          (PORT IN4 (1362:1537:1717)(1438:1613:1791))
          (PORT IN5 (2544:2745:2952)(2653:2834:3020))
          (PORT IN6 (2061:2251:2446)(2155:2337:2523))
          (PORT IN8 (1295:1471:1650)(1297:1451:1608))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x118y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (778:881:987)(776:869:963))
          (PORT IN7 (1876:2092:2313)(1884:2067:2258))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x123y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a155_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (579:668:759)(578:653:730))
          (PORT IN3 (2238:2510:2784)(2376:2652:2932))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x121y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (555:632:711)(539:607:677))
          (PORT IN7 (1541:1739:1941)(1611:1788:1971))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x122y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a157_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (759:873:989)(772:874:979))
          (PORT IN3 (1621:1841:2065)(1658:1855:2061))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x119y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (768:875:985)(763:861:963))
          (PORT IN7 (1795:1980:2171)(1868:2043:2223))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x123y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a159_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (736:853:971)(743:848:954))
          (PORT IN3 (1557:1754:1955)(1586:1761:1940))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x120y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (585:667:751)(567:638:712))
          (PORT IN7 (1567:1777:1993)(1582:1762:1945))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x127y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a161_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (965:1084:1203)(982:1102:1223))
          (PORT IN3 (1261:1397:1536)(1287:1407:1531))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x123y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (382:439:498)(357:404:452))
          (PORT IN7 (1475:1634:1797)(1491:1631:1774))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x125y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a163_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1207:1373:1545)(1229:1387:1549))
          (PORT IN3 (2213:2522:2836)(2246:2514:2788))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x121y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (951:1076:1203)(960:1078:1198))
          (PORT IN7 (1192:1346:1502)(1226:1361:1497))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x124y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1283:1443:1605)(1333:1483:1638))
          (PORT IN7 (1622:1815:2012)(1639:1820:2008))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x125y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (900:1024:1151)(920:1033:1148))
          (PORT IN7 (1192:1349:1511)(1189:1326:1466))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x125y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a167_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1294:1453:1614)(1349:1500:1655))
          (PORT IN3 (574:650:726)(570:631:695))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x122y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (775:876:978)(774:866:959))
          (PORT IN7 (1059:1199:1344)(1033:1146:1261))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x119y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a169_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1788:2025:2265)(1855:2098:2343))
          (PORT IN4 (1087:1206:1328)(1142:1258:1376))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x128y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1559:1750:1948)(1607:1789:1975))
          (PORT IN2 (2162:2382:2609)(2269:2472:2676))
          (PORT IN3 (1832:2054:2283)(1876:2087:2306))
          (PORT IN4 (580:662:746)(575:649:725))
          (PORT IN5 (2528:2756:2990)(2641:2843:3049))
          (PORT IN8 (1725:1922:2125)(1759:1947:2141))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x116y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2397:2685:2980)(2430:2685:2949))
          (PORT IN8 (1094:1217:1342)(1149:1270:1392))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x120y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a173_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1123:1275:1431)(1155:1301:1451))
          (PORT IN4 (1232:1378:1527)(1304:1446:1589))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x116y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1651:1822:2000)(1688:1844:2005))
          (PORT IN8 (1051:1173:1298)(1091:1202:1314))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x122y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a175_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1045:1186:1328)(1085:1211:1339))
          (PORT IN4 (1226:1410:1596)(1250:1417:1587))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x118y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1399:1553:1711)(1421:1554:1692))
          (PORT IN8 (1376:1547:1721)(1471:1639:1810))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x123y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a177_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3030:3362:3700)(3179:3497:3821))
          (PORT IN4 (946:1071:1197)(979:1094:1211))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x118y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2843:3100:3363)(2963:3190:3424))
          (PORT IN8 (1178:1312:1449)(1203:1325:1452))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x122y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a179_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1423:1580:1740)(1446:1579:1716))
          (PORT IN4 (900:1030:1162)(923:1047:1172))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x120y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1863:2087:2315)(1926:2134:2345))
          (PORT IN8 (1436:1610:1788)(1543:1715:1889))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x124y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a181_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1358:1497:1640)(1377:1492:1612))
          (PORT IN4 (1041:1190:1344)(1064:1205:1347))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x119y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1526:1708:1895)(1546:1700:1859))
          (PORT IN8 (1216:1364:1515)(1298:1441:1585))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x121y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a183_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1375:1535:1698)(1425:1571:1719))
          (PORT IN4 (1398:1601:1806)(1432:1625:1821))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x122y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1213:1370:1532)(1199:1331:1467))
          (PORT IN8 (922:1052:1184)(945:1070:1197))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x119y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a185_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1716:1940:2170)(1773:1978:2187))
          (PORT IN4 (725:840:956)(717:812:909))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x122y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1698:1909:2129)(1707:1892:2082))
          (PORT IN8 (1087:1240:1396)(1130:1282:1435))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x123y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a187_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2058:2332:2609)(2152:2434:2718))
          (PORT IN4 (1270:1440:1614)(1343:1513:1685))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x128y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (561:641:722)(555:628:701))
          (PORT IN7 (741:851:962)(731:825:920))
          (PORT IN8 (1154:1305:1459)(1212:1366:1521))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x127y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (870:983:1098)(853:953:1056))
          (PORT IN8 (750:864:980)(770:874:981))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x125y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a190_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1937:2160:2385)(1961:2165:2372))
          (PORT IN4 (1154:1302:1450)(1212:1357:1506))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x125y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (563:655:748)(545:618:693))
          (PORT IN8 (1092:1216:1343)(1096:1199:1308))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x126y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a192_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1170:1325:1482)(1215:1354:1496))
          (PORT IN4 (793:889:988)(815:907:1001))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x128y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (780:886:994)(811:910:1012))
          (PORT IN8 (970:1089:1210)(1029:1146:1266))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x126y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a194_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1274:1417:1564)(1257:1384:1514))
          (PORT IN4 (399:461:524)(385:442:500))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x126y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a195_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1132:1295:1461)(1131:1274:1422))
          (PORT IN8 (373:428:484)(343:386:430))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x123y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a196_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1280:1441:1605)(1277:1408:1546))
          (PORT IN4 (1257:1437:1622)(1269:1433:1600))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x126y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1895:2115:2341)(1958:2151:2351))
          (PORT IN8 (782:888:996)(814:922:1030))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x124y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a198_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2059:2329:2606)(2086:2320:2562))
          (PORT IN4 (1014:1151:1291)(1020:1135:1255))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x125y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1662:1887:2116)(1712:1915:2123))
          (PORT IN8 (1094:1246:1402)(1132:1284:1439))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x125y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a200_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1263:1414:1569)(1256:1391:1531))
          (PORT IN4 (872:1012:1152)(903:1033:1166))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x128y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1785:2011:2244)(1845:2058:2275))
          (PORT IN4 (773:868:965)(810:899:991))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x128y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1508:1673:1841)(1536:1685:1838))
          (PORT IN8 (791:894:1000)(827:932:1037))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x123y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a203_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (907:1024:1142)(889:988:1091))
          (PORT IN4 (795:896:997)(812:903:997))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x136y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a204_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (764:858:954)(760:840:920))
          (PORT IN3 (1004:1130:1258)(1039:1159:1281))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x143y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a205_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1973:2172:2375)(2048:2236:2429))
          (PORT IN3 (1385:1531:1679)(1407:1533:1662))
          (PORT IN4 (1196:1325:1456)(1221:1330:1444))
          (PORT IN5 (2242:2452:2668)(2317:2498:2686))
          (PORT IN6 (1059:1187:1317)(1072:1187:1304))
          (PORT IN8 (1198:1327:1459)(1217:1331:1449))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x145y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (756:861:968)(757:857:959))
          (PORT IN7 (2576:2900:3231)(2680:2974:3274))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x144y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1053:1205:1361)(1073:1217:1366))
          (PORT IN7 (2047:2284:2526)(2108:2323:2541))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x145y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (574:657:740)(565:638:711))
          (PORT IN7 (1686:1883:2082)(1727:1905:2087))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x143y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (746:852:960)(756:858:962))
          (PORT IN7 (1825:2027:2235)(1859:2043:2231))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x137y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a210_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (733:845:960)(710:805:902))
          (PORT IN3 (914:1012:1111)(926:1017:1109))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x146y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a211_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (577:657:739)(567:637:708))
          (PORT IN7 (1263:1411:1562)(1303:1449:1595))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x139y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a212_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (767:871:976)(766:858:951))
          (PORT IN3 (1555:1750:1948)(1621:1808:2000))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x138y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a213_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (947:1076:1206)(960:1079:1200))
          (PORT IN3 (2028:2237:2453)(2099:2290:2489))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x146y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1115:1262:1412)(1150:1293:1440))
          (PORT IN7 (1513:1686:1864)(1582:1752:1925))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x142y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a215_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (741:848:958)(746:848:952))
          (PORT IN3 (2093:2353:2618)(2161:2392:2631))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x139y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a216_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1046:1193:1344)(1037:1162:1290))
          (PORT IN3 (1001:1111:1224)(1019:1121:1226))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x138y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a217_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1207:1386:1570)(1227:1396:1568))
          (PORT IN3 (1643:1825:2009)(1678:1837:2001))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x147y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (747:844:943)(755:842:931))
          (PORT IN7 (1345:1486:1628)(1386:1510:1639))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x140y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a219_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (588:668:748)(573:638:703))
          (PORT IN3 (1824:2003:2185)(1869:2038:2212))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x145y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a220_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1311:1484:1661)(1360:1532:1709))
          (PORT IN7 (1647:1828:2015)(1674:1831:1992))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x116y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a221_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (415:475:535)(401:452:503))
          (PORT IN3 (2056:2312:2571)(2176:2437:2700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x117y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a222_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (549:628:707)(538:604:671))
          (PORT IN3 (1257:1402:1549)(1287:1420:1555))
          (PORT IN4 (1177:1301:1428)(1208:1329:1452))
          (PORT IN5 (2556:2784:3017)(2669:2881:3097))
          (PORT IN6 (2410:2617:2830)(2564:2758:2957))
          (PORT IN8 (1423:1603:1786)(1473:1641:1814))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x111y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1303:1488:1679)(1349:1531:1718))
          (PORT IN7 (2414:2694:2981)(2507:2769:3037))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x112y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1118:1278:1443)(1150:1305:1464))
          (PORT IN7 (1504:1665:1831)(1520:1665:1814))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x116y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1058:1202:1351)(1069:1199:1333))
          (PORT IN7 (875:984:1095)(882:969:1057))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x117y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a226_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (384:438:494)(372:419:466))
          (PORT IN3 (749:824:902)(755:820:888))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x117y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (748:860:973)(777:888:1002))
          (PORT IN7 (1636:1838:2045)(1726:1919:2116))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x119y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (566:653:740)(582:665:750))
          (PORT IN3 (1488:1673:1863)(1482:1642:1806))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x115y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (923:1050:1181)(962:1091:1221))
          (PORT IN7 (1626:1815:2007)(1673:1853:2040))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x120y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (927:1067:1207)(961:1093:1228))
          (PORT IN3 (1447:1634:1825)(1475:1644:1818))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x114y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a231_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (756:867:982)(762:862:964))
          (PORT IN7 (1172:1305:1440)(1182:1297:1413))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x119y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a232_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1043:1197:1355)(1058:1200:1348))
          (PORT IN3 (1200:1386:1575)(1209:1372:1539))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x115y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a233_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (790:900:1011)(812:921:1031))
          (PORT IN7 (1383:1527:1675)(1390:1514:1641))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x118y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a234_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (388:445:502)(383:432:483))
          (PORT IN3 (1473:1677:1883)(1485:1677:1870))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x113y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (804:907:1012)(823:919:1016))
          (PORT IN7 (1273:1415:1558)(1312:1437:1566))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x117y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a236_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (804:901:1001)(824:915:1009))
          (PORT IN3 (1041:1182:1326)(1025:1136:1253))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x116y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a237_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (746:859:973)(751:852:954))
          (PORT IN3 (1450:1620:1793)(1490:1650:1813))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x132y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a238_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1088:1232:1379)(1129:1273:1420))
          (PORT IN3 (778:881:986)(797:900:1004))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x137y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1780:1945:2116)(1870:2022:2175))
          (PORT IN3 (2193:2476:2765)(2270:2547:2832))
          (PORT IN4 (2006:2245:2488)(2105:2343:2585))
          (PORT IN5 (2180:2375:2576)(2285:2465:2649))
          (PORT IN6 (591:669:748)(603:671:741))
          (PORT IN8 (1237:1379:1526)(1233:1355:1480))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x135y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a240_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1234:1404:1576)(1265:1431:1602))
          (PORT IN7 (1827:2055:2289)(1879:2089:2304))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x130y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a241_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (940:1059:1179)(966:1080:1197))
          (PORT IN3 (2234:2515:2802)(2293:2548:2809))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x135y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a242_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1216:1383:1553)(1252:1416:1584))
          (PORT IN7 (790:913:1038)(779:878:977))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x127y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a243_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1098:1249:1402)(1120:1263:1410))
          (PORT IN3 (582:664:749)(576:653:731))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x132y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a244_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1186:1351:1519)(1211:1364:1522))
          (PORT IN7 (652:724:799)(654:718:783))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x129y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a245_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1370:1552:1738)(1379:1544:1713))
          (PORT IN3 (875:995:1117)(880:991:1105))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x133y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a246_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (729:826:926)(735:825:917))
          (PORT IN7 (393:452:511)(363:408:454))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x131y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a247_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1581:1799:2022)(1651:1869:2091))
          (PORT IN3 (1374:1530:1689)(1401:1541:1686))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x135y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (555:631:709)(542:605:668))
          (PORT IN7 (797:912:1030)(789:883:979))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x131y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a249_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (769:865:961)(779:867:957))
          (PORT IN3 (1287:1451:1619)(1295:1439:1588))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x134y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a250_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (557:631:707)(547:609:673))
          (PORT IN7 (1205:1370:1539)(1224:1377:1534))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x133y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1021:1164:1309)(1033:1160:1291))
          (PORT IN7 (1988:2222:2459)(2024:2242:2465))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x137y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (862:981:1102)(871:982:1096))
          (PORT IN7 (1395:1558:1725)(1435:1593:1754))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x132y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a253_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1388:1580:1776)(1437:1623:1813))
          (PORT IN3 (1929:2162:2400)(2013:2242:2476))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x133y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1204:1373:1547)(1217:1366:1520))
          (PORT IN7 (1337:1497:1664)(1348:1493:1641))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x139y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a255_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1272:1402:1535)(1283:1398:1517))
          (PORT IN4 (782:884:989)(788:880:974))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x144y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a256_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1271:1439:1609)(1339:1500:1663))
          (PORT IN7 (1753:1989:2231)(1791:2001:2218))
          (PORT IN8 (1398:1571:1751)(1430:1589:1751))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x146y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2222:2520:2824)(2264:2524:2789))
          (PORT IN8 (1286:1456:1629)(1324:1492:1663))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x142y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a258_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1295:1439:1587)(1360:1497:1638))
          (PORT IN4 (901:1028:1156)(934:1048:1164))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x147y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2122:2361:2604)(2204:2431:2662))
          (PORT IN8 (1316:1473:1632)(1365:1520:1680))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x138y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a260_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1837:2016:2200)(1881:2036:2195))
          (PORT IN4 (1165:1330:1498)(1163:1310:1459))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x150y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a261_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1483:1649:1816)(1535:1685:1836))
          (PORT IN8 (1563:1773:1987)(1598:1790:1985))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x143y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a262_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1206:1349:1494)(1221:1352:1485))
          (PORT IN4 (1321:1504:1689)(1395:1577:1764))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x149y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1477:1634:1794)(1538:1677:1819))
          (PORT IN8 (1577:1773:1973)(1600:1784:1974))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x142y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a264_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1412:1557:1706)(1475:1609:1747))
          (PORT IN4 (1019:1171:1325)(1033:1170:1310))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x141y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a265_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1634:1810:1990)(1716:1891:2069))
          (PORT IN4 (1535:1720:1911)(1576:1749:1925))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x141y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a266_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1765:1972:2185)(1830:2020:2218))
          (PORT IN4 (1477:1647:1821)(1518:1683:1850))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x148y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1276:1409:1546)(1297:1418:1541))
          (PORT IN8 (929:1053:1179)(966:1084:1204))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x145y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a268_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2762:3047:3339)(2875:3138:3410))
          (PORT IN4 (955:1087:1221)(1000:1126:1256))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x147y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1983:2224:2468)(2085:2308:2536))
          (PORT IN8 (914:1034:1157)(915:1026:1139))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x144y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a270_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1612:1794:1982)(1643:1810:1983))
          (PORT IN4 (820:917:1016)(848:939:1032))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x150y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1643:1832:2025)(1677:1850:2027))
          (PORT IN8 (1483:1684:1887)(1521:1713:1909))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x130y56
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2156:2369:2589)(2297:2504:2712))
          (PORT IN7 (1962:2149:2341)(2055:2233:2414))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a277_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2694:2985:3284)(2827:3096:3371))
          (PORT IN6 (2156:2369:2589)(2297:2504:2712))
          (PORT IN7 (1962:2149:2341)(2055:2233:2414))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x130y57
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a279_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2247:2479:2719)(2348:2571:2800))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (509:535:562)(492:530:568))  // in 1 out 1
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_///AND/D    Pos: x136y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a282_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2656:2850:3048)(2755:2926:3101))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a282_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1635:1778:1925)(1703:1835:1970))
          (PORT EN (3074:3439:3810)(3171:3505:3844))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2628:2816:3009)(2752:2921:3096))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a283_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (996:1070:1147)(992:1057:1124))
          (PORT EN (3100:3452:3814)(3142:3453:3772))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2401:2614:2830)(2523:2724:2931))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a284_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1157:1261:1367)(1159:1245:1334))
          (PORT EN (2563:2876:3193)(2656:2949:3246))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a285_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2626:2845:3069)(2752:2948:3149))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a285_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1631:1785:1941)(1706:1856:2008))
          (PORT EN (1762:1977:2196)(1776:1977:2185))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a286_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2842:3092:3349)(2971:3199:3433))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a286_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1668:1807:1950)(1740:1868:1999))
          (PORT EN (2006:2249:2496)(2020:2238:2460))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a287_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2652:2892:3140)(2775:3004:3241))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a287_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1467:1592:1722)(1486:1592:1703))
          (PORT EN (738:835:936)(715:793:874))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x130y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a288_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2810:3035:3263)(2913:3103:3295))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a288_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1554:1677:1805)(1593:1695:1798))
          (PORT EN (1913:2137:2367)(1976:2189:2409))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x142y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2499:2713:2931)(2605:2800:3000))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a289_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1030:1106)(968:1032:1098))
          (PORT EN (1230:1408:1589)(1235:1387:1541))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x142y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a290_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1824:2048:2275)(1914:2129:2347))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a290_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1476:1602:1730)(1497:1608:1723))
          (PORT EN (2306:2633:2967)(2353:2645:2942))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x133y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a291_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1343:1479:1617)(1390:1512:1637))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a291_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1271:1368:1466)(1303:1387:1473))
          (PORT EN (2779:3141:3514)(2867:3199:3536))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a292_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2355:2571:2793)(2472:2669:2872))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a292_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1030:1106)(968:1032:1098))
          (PORT EN (2824:3133:3447)(3014:3316:3626))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2514:2710:2911)(2639:2822:3010))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a293_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1334:1462:1591)(1369:1486:1606))
          (PORT EN (2089:2311:2536)(2218:2429:2646))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a294_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2103:2267:2433)(2183:2329:2478))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a294_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1094:1167:1241)(1089:1152:1217))
          (PORT EN (2418:2682:2954)(2563:2812:3069))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a295_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3864:4208:4563)(4124:4470:4823))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a295_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1465:1599:1736)(1493:1614:1736))
          (PORT EN (1726:1922:2122)(1750:1928:2111))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a296_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2061:2257:2455)(2141:2310:2481))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a296_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1135:1232:1331)(1137:1220:1304))
          (PORT EN (1968:2200:2437)(2050:2266:2488))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a297_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1944:2105:2272)(2029:2174:2324))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a297_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1254:1379:1507)(1297:1416:1537))
          (PORT EN (3856:4262:4679)(4049:4416:4793))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a298_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2227:2418:2613)(2327:2508:2692))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a298_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1059:1132:1207)(1052:1113:1177))
          (PORT EN (3300:3654:4017)(3530:3870:4222))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a299_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2443:2668:2895)(2532:2731:2936))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a299_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1481:1601:1725)(1483:1591:1701))
          (PORT EN (1772:1997:2227)(1783:1979:2182))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a300_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1775:1960:2149)(1849:2024:2201))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a300_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (949:1024:1102)(956:1021:1087))
          (PORT EN (2976:3254:3539)(3093:3337:3589))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a301_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2345:2605:2870)(2439:2684:2934))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a301_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1870:2016:2166)(1914:2042:2174))
          (PORT EN (1799:1974:2152)(1852:2008:2168))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a302_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3674:4015:4363)(3958:4295:4641))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a302_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1028:1104:1180)(1032:1094:1158))
          (PORT EN (2017:2223:2435)(2070:2253:2440))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x147y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a303_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2702:2923:3149)(2847:3058:3275))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a303_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (970:1045:1121)(970:1032:1095))
          (PORT EN (1622:1773:1929)(1698:1835:1978))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a304_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2402:2616:2835)(2498:2687:2883))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a304_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1293:1386:1480)(1306:1385:1464))
          (PORT EN (1640:1789:1944)(1659:1793:1934))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a305_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2562:2778:3001)(2693:2897:3107))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a305_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1638:1822:2008)(1701:1893:2089))
          (PORT EN (1870:2073:2280)(1973:2166:2363))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x151y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a306_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2680:2930:3188)(2816:3057:3303))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a306_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1212:1331:1451)(1254:1366:1481))
          (PORT EN (2028:2265:2506)(2071:2284:2504))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a307_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2124:2308:2499)(2229:2401:2579))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a307_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1092:1193:1294)(1096:1180:1266))
          (PORT EN (1879:2095:2314)(1919:2110:2307))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a308_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2510:2717:2927)(2638:2831:3027))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a308_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1867:2012:2160)(1908:2036:2166))
          (PORT EN (2274:2463:2657)(2358:2530:2708))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a309_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2300:2513:2729)(2433:2634:2841))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a309_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1496:1628:1762)(1515:1633:1754))
          (PORT EN (2351:2592:2839)(2369:2578:2793))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a310_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1597:1758:1922)(1661:1809:1959))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a310_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1262:1383:1506)(1308:1423:1541))
          (PORT EN (1889:2054:2224)(1975:2124:2277))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1691:1871:2055)(1779:1954:2132))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a311_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1254:1342:1432)(1259:1334:1413))
          (PORT EN (1722:1875:2032)(1755:1897:2043))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x147y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a312_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2411:2646:2887)(2555:2784:3019))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a312_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (974:1048:1124)(974:1037:1101))
          (PORT EN (2100:2330:2565)(2204:2433:2664))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x147y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2425:2651:2881)(2507:2702:2903))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a313_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1056:1161:1269)(1058:1146:1237))
          (PORT EN (2231:2468:2711)(2299:2517:2741))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a314_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2305:2484:2666)(2411:2571:2736))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a314_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1255:1344:1435)(1256:1335:1415))
          (PORT EN (2383:2645:2914)(2427:2662:2904))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2980:3254:3533)(3116:3364:3620))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a315_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1317:1420:1525)(1349:1445:1542))
          (PORT EN (2457:2771:3092)(2538:2850:3169))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a316_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1922:2089:2258)(2005:2150:2298))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a316_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1017:1091:1165)(1019:1082:1147))
          (PORT EN (1443:1609:1779)(1497:1659:1823))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x145y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a317_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2108:2294:2483)(2227:2400:2576))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a317_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1340:1465:1593)(1387:1505:1625))
          (PORT EN (1157:1301:1449)(1202:1348:1496))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a318_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2194:2386:2582)(2271:2444:2618))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a318_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1221:1321:1422)(1208:1292:1378))
          (PORT EN (1719:1924:2134)(1715:1895:2082))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2134:2319:2507)(2247:2416:2590))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a319_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1319:1441:1565)(1375:1488:1603))
          (PORT EN (1706:1921:2142)(1733:1935:2144))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a320_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1868:2090:2315)(1978:2200:2427))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a320_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (946:1026:1107)(943:1011:1081))
          (PORT EN (2761:3096:3442)(2821:3134:3455))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1839:2038:2240)(1869:2050:2234))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a321_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1179:1270:1362)(1202:1280:1360))
          (PORT EN (2676:3030:3392)(2717:3039:3371))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a322_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2106:2292:2484)(2191:2355:2525))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a322_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1371:1495:1621)(1409:1523:1640))
          (PORT EN (1875:2059:2250)(1962:2136:2313))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a323_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3260:3570:3884)(3471:3763:4059))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a323_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1642:1780:1923)(1720:1846:1975))
          (PORT EN (1334:1461:1594)(1377:1497:1620))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a324_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2589:2838:3089)(2697:2925:3160))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a324_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1128:1232:1339)(1129:1216:1304))
          (PORT EN (1831:2034:2244)(1933:2131:2335))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3675:3999:4334)(3888:4200:4516))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a325_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1778:1968:2162)(1803:1987:2175))
          (PORT EN (1955:2177:2404)(2032:2238:2450))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a326_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1898:2058:2220)(1978:2119:2261))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a326_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (990:1066:1143)(985:1051:1118))
          (PORT EN (1554:1749:1948)(1558:1728:1902))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2337:2537:2741)(2466:2649:2837))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a327_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1119:1222:1328)(1122:1207:1295))
          (PORT EN (2182:2440:2703)(2221:2462:2712))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a328_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1985:2148:2318)(2065:2213:2363))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a328_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1064:1136:1211)(1057:1119:1183))
          (PORT EN (2469:2715:2969)(2564:2783:3009))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2311:2521:2734)(2438:2635:2838))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a329_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1028:1104:1180)(1032:1094:1158))
          (PORT EN (1631:1809:1990)(1682:1834:1991))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a330_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1627:1791:1959)(1709:1864:2022))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a330_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1255:1344:1435)(1256:1335:1415))
          (PORT EN (1297:1422:1551)(1315:1416:1521))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x128y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a331_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2386:2642:2905)(2448:2687:2928))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a331_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1900:2046:2194)(1940:2067:2195))
          (PORT EN (2156:2384:2617)(2235:2430:2631))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a332_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2499:2742:2994)(2616:2846:3083))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a332_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1508:1634:1763)(1508:1615:1725))
          (PORT EN (2400:2684:2976)(2445:2699:2959))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2813:3026:3245)(2951:3148:3351))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a333_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1615:1760:1910)(1687:1819:1954))
          (PORT EN (2060:2275:2495)(2124:2336:2554))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x144y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2643:2841:3045)(2739:2913:3095))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a334_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1026:1103:1181)(1021:1087:1154))
          (PORT EN (2025:2264:2506)(2126:2348:2575))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2711:2957:3209)(2809:3047:3290))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a335_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1338:1469:1603)(1357:1494:1634))
          (PORT EN (3294:3623:3959)(3461:3765:4080))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a336_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2260:2479:2703)(2358:2554:2752))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a336_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (972:1047:1124)(974:1038:1102))
          (PORT EN (1981:2225:2472)(2050:2282:2521))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2341:2543:2747)(2446:2624:2804))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a337_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1546:1671:1800)(1562:1672:1785))
          (PORT EN (2842:3147:3462)(2993:3283:3579))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2044:2212:2383)(2122:2277:2434))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a338_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1065:1139:1214)(1058:1120:1184))
          (PORT EN (721:814:910)(718:805:894))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a339_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2474:2713:2956)(2615:2845:3079))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a339_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1065:1139:1214)(1058:1120:1184))
          (PORT EN (1520:1740:1966)(1526:1727:1934))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a340_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1635:1834:2038)(1699:1886:2075))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a340_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1004:1079:1156)(1019:1080:1144))
          (PORT EN (1705:1927:2156)(1694:1885:2080))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2253:2524:2798)(2324:2580:2842))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a341_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1622:1746:1872)(1647:1756:1867))
          (PORT EN (2621:2910:3205)(2727:2998:3276))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2844:3114:3391)(3002:3268:3539))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a342_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1011:1084:1158)(1013:1076:1139))
          (PORT EN (1843:2058:2279)(1915:2115:2317))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2293:2473:2656)(2403:2561:2723))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a343_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1064:1136:1211)(1057:1119:1183))
          (PORT EN (1194:1309:1427)(1228:1337:1448))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2897:3137:3381)(3076:3298:3526))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a344_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1053:1128)(979:1043:1108))
          (PORT EN (1793:1977:2167)(1795:1957:2127))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a345_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2518:2718:2922)(2655:2839:3025))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a345_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1630:1784:1941)(1709:1860:2014))
          (PORT EN (1712:1899:2089)(1787:1967:2150))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a346_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2451:2679:2911)(2526:2728:2932))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a346_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1183:1286:1391)(1190:1274:1359))
          (PORT EN (2376:2647:2920)(2468:2720:2975))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x144y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2535:2763:2993)(2658:2864:3072))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a347_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1334:1459:1587)(1380:1496:1614))
          (PORT EN (2053:2290:2533)(2151:2385:2622))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a348_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2651:2884:3122)(2779:2999:3222))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a348_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1672:1811:1955)(1749:1877:2006))
          (PORT EN (3392:3776:4171)(3485:3828:4182))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2641:2879:3123)(2737:2956:3180))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a349_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (972:1047:1124)(974:1038:1102))
          (PORT EN (3405:3779:4160)(3621:3980:4345))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x144y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1713:1913:2117)(1798:1994:2194))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a350_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1520:1647:1778)(1540:1652:1767))
          (PORT EN (4383:4818:5262)(4617:5031:5455))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1751:1930:2112)(1803:1958:2119))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a351_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1311:1405:1501)(1336:1414:1494))
          (PORT EN (3268:3614:3967)(3493:3835:4183))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a352_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2496:2704:2914)(2626:2815:3008))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a352_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1173:1275:1379)(1176:1262:1348))
          (PORT EN (1993:2204:2420)(2044:2253:2464))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a353_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2801:3053:3313)(2938:3173:3415))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a353_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1277:1368:1461)(1292:1369:1446))
          (PORT EN (2097:2346:2600)(2170:2420:2671))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a354_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2382:2563:2746)(2490:2646:2806))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a354_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1065:1139:1214)(1058:1120:1184))
          (PORT EN (3033:3330:3634)(3182:3465:3752))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x124y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2802:3053:3309)(2921:3143:3373))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a355_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1927:2085:2247)(1958:2095:2236))
          (PORT EN (1920:2167:2418)(2000:2256:2516))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2658:2891:3129)(2804:3026:3249))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a356_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1497:1627:1760)(1511:1622:1736))
          (PORT EN (1719:1932:2151)(1785:1987:2192))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x144y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2328:2550:2778)(2426:2626:2831))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a357_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1326:1447:1572)(1380:1492:1607))
          (PORT EN (2418:2699:2987)(2551:2830:3115))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x135y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a358_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2994:3280:3574)(3175:3452:3732))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a358_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1191:1282:1375)(1221:1296:1375))
          (PORT EN (2329:2594:2868)(2396:2645:2900))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x143y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2686:2924:3167)(2811:3033:3261))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a359_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1271:1399:1529)(1324:1444:1567))
          (PORT EN (2012:2235:2465)(2129:2353:2582))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a360_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1617:1815:2016)(1671:1850:2030))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a360_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1053:1128)(989:1051:1115))
          (PORT EN (2965:3251:3543)(3119:3394:3674))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a361_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2559:2837:3121)(2673:2936:3203))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a361_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1637:1778:1923)(1712:1842:1974))
          (PORT EN (2366:2614:2869)(2502:2749:3002))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a362_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2624:2850:3079)(2775:2982:3195))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a362_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1604:1744:1888)(1661:1790:1923))
          (PORT EN (2353:2616:2883)(2477:2727:2984))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2043:2203:2367)(2136:2278:2424))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a363_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1383:1509:1637)(1421:1535:1653))
          (PORT EN (2109:2336:2569)(2166:2376:2594))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2808:3062:3321)(2958:3188:3427))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a364_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1344:1474:1606)(1389:1509:1633))
          (PORT EN (3180:3565:3956)(3372:3741:4118))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2672:2894:3120)(2812:3020:3231))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a365_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1775:1925:2078)(1849:1993:2140))
          (PORT EN (2399:2652:2911)(2519:2769:3024))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a366_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2350:2535:2723)(2452:2619:2787))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a366_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1065:1139:1214)(1058:1120:1184))
          (PORT EN (1932:2137:2348)(1976:2171:2370))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a367_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2835:3085:3338)(2994:3237:3485))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a367_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (966:1042:1119)(976:1042:1109))
          (PORT EN (949:1060:1173)(951:1056:1165))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a368_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2972:3265:3564)(3133:3403:3679))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a368_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1559:1697:1838)(1621:1749:1881))
          (PORT EN (1142:1282:1423)(1156:1279:1408))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x144y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2348:2559:2774)(2456:2650:2847))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a369_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (990:1066:1143)(985:1051:1118))
          (PORT EN (2975:3287:3604)(3094:3381:3678))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a370_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1633:1824:2018)(1712:1893:2079))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a370_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (968:1041:1117)(968:1030:1094))
          (PORT EN (3297:3658:4027)(3442:3769:4104))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x133y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2156:2388:2626)(2232:2440:2653))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a371_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1839:1983:2129)(1877:2010:2144))
          (PORT EN (2639:2929:3226)(2731:2989:3253))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2305:2514:2727)(2451:2651:2857))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a372_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1050:1161:1276)(1044:1136:1230))
          (PORT EN (3112:3411:3715)(3303:3584:3869))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2893:3150:3415)(3031:3268:3512))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a373_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1873:2023:2175)(1919:2053:2188))
          (PORT EN (3198:3488:3783)(3382:3657:3940))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a374_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2547:2748:2953)(2679:2862:3051))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a374_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1678:1821:1968)(1743:1876:2012))
          (PORT EN (3110:3434:3762)(3288:3601:3921))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a375_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2621:2834:3049)(2758:2956:3159))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a375_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1421:1526:1633)(1440:1535:1633))
          (PORT EN (3306:3659:4019)(3502:3860:4225))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a376_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2275:2487:2704)(2399:2598:2799))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a376_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (984:1059:1136)(1000:1061:1125))
          (PORT EN (2443:2712:2987)(2550:2802:3062))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a377_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2509:2731:2958)(2660:2869:3084))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a377_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (936:1014:1094)(936:1004:1072))
          (PORT EN (2848:3121:3398)(3041:3296:3560))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x142y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2332:2515:2705)(2406:2578:2753))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a378_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (949:1024:1102)(956:1021:1087))
          (PORT EN (1739:1924:2114)(1772:1942:2115))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2368:2581:2798)(2496:2692:2892))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a379_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1088:1160:1234)(1083:1146:1209))
          (PORT EN (1629:1794:1961)(1662:1813:1967))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a380_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1461:1634:1811)(1507:1663:1823))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a380_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1028:1104:1180)(1032:1094:1158))
          (PORT EN (1328:1466:1606)(1387:1518:1653))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2236:2493:2756)(2317:2578:2845))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a381_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1470:1568:1667)(1494:1581:1671))
          (PORT EN (2592:2892:3198)(2719:3032:3352))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a382_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2695:2927:3162)(2856:3072:3293))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a382_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1094:1167:1241)(1089:1152:1217))
          (PORT EN (2005:2223:2448)(2117:2327:2543))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a383_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2874:3132:3393)(3040:3276:3516))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a383_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1682:1828:1975)(1755:1887:2021))
          (PORT EN (2043:2262:2486)(2166:2384:2609))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a384_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2489:2734:2984)(2609:2833:3063))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a384_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1116:1219:1324)(1125:1214:1304))
          (PORT EN (1679:1863:2053)(1715:1886:2060))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a385_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2657:2874:3095)(2813:3017:3224))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a385_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1269:1359:1450)(1288:1366:1445))
          (PORT EN (2147:2418:2694)(2280:2544:2814))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2208:2398:2590)(2321:2497:2677))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a386_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1508:1628:1752)(1525:1635:1746))
          (PORT EN (3538:3896:4263)(3733:4067:4409))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2672:2910:3154)(2800:3025:3256))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a387_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1516:1638:1764)(1530:1640:1751))
          (PORT EN (1456:1626:1802)(1555:1726:1901))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a388_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2636:2867:3102)(2766:2986:3211))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a388_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1674:1819:1968)(1752:1888:2026))
          (PORT EN (1879:2072:2270)(1956:2139:2329))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a389_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2256:2476:2699)(2363:2556:2755))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a389_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1371:1495:1621)(1409:1523:1640))
          (PORT EN (2026:2241:2463)(2141:2346:2560))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1824:2044:2269)(1908:2118:2333))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a390_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1383:1509:1637)(1421:1535:1653))
          (PORT EN (2158:2363:2574)(2300:2501:2707))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2336:2592:2855)(2430:2665:2905))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a391_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1650:1794:1940)(1714:1846:1980))
          (PORT EN (3719:4070:4428)(3956:4284:4621))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a392_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2178:2370:2568)(2273:2443:2618))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a392_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1161:1263:1369)(1172:1256:1342))
          (PORT EN (1790:1987:2188)(1874:2057:2245))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x142y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2636:2874:3115)(2769:2976:3189))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a393_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (949:1024:1102)(956:1021:1087))
          (PORT EN (2235:2483:2737)(2345:2592:2843))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x147y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2388:2599:2813)(2516:2717:2925))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a394_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1149:1253:1358)(1151:1236:1324))
          (PORT EN (2219:2469:2724)(2352:2590:2834))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a395_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2847:3077:3314)(2969:3177:3390))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a395_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1781:1926:2074)(1810:1933:2059))
          (PORT EN (1633:1818:2008)(1724:1904:2089))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a396_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2868:3127:3390)(3010:3252:3495))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a396_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1102:1209:1319)(1107:1198:1291))
          (PORT EN (1607:1813:2024)(1656:1858:2064))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a397_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2499:2703:2910)(2623:2812:3004))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a397_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1309:1437:1567)(1349:1470:1594))
          (PORT EN (808:898:989)(809:898:988))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a398_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2618:2853:3094)(2768:2988:3211))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a398_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1336:1429:1525)(1361:1440:1521))
          (PORT EN (2000:2216:2436)(2091:2301:2516))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a399_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2000:2159:2323)(2089:2235:2384))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a399_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1340:1465:1593)(1387:1505:1625))
          (PORT EN (1765:1941:2121)(1871:2038:2210))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x143y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a400_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1652:1852:2056)(1725:1913:2103))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a400_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1067:1170:1275)(1073:1162:1253))
          (PORT EN (2531:2775:3024)(2640:2868:3101))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a401_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1844:2045:2248)(1886:2070:2260))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a401_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1264:1353:1444)(1265:1341:1419))
          (PORT EN (1954:2153:2359)(2033:2209:2390))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a402_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3194:3463:3736)(3346:3590:3838))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a402_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1318:1411:1508)(1347:1428:1510))
          (PORT EN (1681:1863:2049)(1708:1873:2044))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2954:3192:3436)(3087:3297:3515))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a403_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1546:1662:1779)(1582:1686:1791))
          (PORT EN (1546:1734:1927)(1580:1741:1906))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a404_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3715:4069:4428)(3934:4269:4612))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a404_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2218:2384:2555)(2269:2410:2554))
          (PORT EN (1052:1168:1288)(1050:1150:1253))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a405_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3049:3301:3561)(3204:3426:3656))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a405_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2410:2599:2794)(2462:2623:2786))
          (PORT EN (1379:1544:1714)(1411:1562:1717))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a406_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3074:3326:3584)(3247:3486:3732))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a406_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2036:2193:2351)(2139:2281:2427))
          (PORT EN (1287:1434:1585)(1302:1441:1584))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a407_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3522:3836:4157)(3696:3991:4291))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a407_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2031:2156:2286)(2106:2212:2319))
          (PORT EN (2234:2527:2828)(2310:2572:2839))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a408_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3381:3666:3959)(3553:3829:4111))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a408_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2105:2232:2360)(2186:2296:2408))
          (PORT EN (1609:1794:1984)(1689:1863:2043))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3946:4287:4638)(4199:4533:4873))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a409_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2471:2698:2930)(2555:2782:3013))
          (PORT EN (1965:2193:2427)(2029:2246:2468))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a410_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2008:2262:2520)(2112:2379:2649))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a410_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2420:2629:2845)(2510:2701:2899))
          (PORT EN (1320:1460:1602)(1369:1497:1629))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a411_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2562:2844:3132)(2644:2910:3180))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a411_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1353:1450:1550)(1374:1456:1540))
          (PORT EN (1970:2154:2341)(2061:2230:2403))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a412_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2836:3067:3301)(2960:3164:3373))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a412_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (999:1077:1157)(1003:1071:1139))
          (PORT EN (2239:2432:2630)(2339:2512:2688))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x142y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a413_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2402:2617:2835)(2517:2709:2906))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a413_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1004:1079:1156)(1019:1080:1144))
          (PORT EN (2342:2624:2912)(2428:2707:2991))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a414_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2729:2947:3169)(2887:3083:3284))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a414_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1583:1724:1868)(1640:1768:1899))
          (PORT EN (1889:2121:2356)(1967:2195:2426))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a415_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2339:2514:2692)(2450:2604:2761))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a415_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1356:1449:1544)(1379:1456:1534))
          (PORT EN (3440:3777:4123)(3545:3839:4138))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2465:2673:2885)(2594:2787:2982))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a416_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (968:1041:1117)(968:1030:1094))
          (PORT EN (2799:3123:3454)(2898:3215:3537))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2124:2319:2520)(2207:2376:2550))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a417_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1457:1582:1711)(1469:1580:1695))
          (PORT EN (2919:3260:3607)(3037:3366:3703))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a418_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2835:3063:3297)(2965:3170:3380))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a418_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1839:1983:2129)(1877:2010:2144))
          (PORT EN (2279:2570:2867)(2314:2579:2850))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a419_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2621:2870:3123)(2715:2935:3161))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a419_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1554:1690:1830)(1573:1695:1820))
          (PORT EN (3051:3415:3786)(3137:3470:3810))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a420_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1505:1671:1841)(1564:1719:1879))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a420_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1065:1139:1214)(1058:1120:1184))
          (PORT EN (2106:2366:2631)(2190:2442:2698))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2193:2428:2668)(2262:2472:2686))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a421_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1482:1598:1718)(1507:1606:1706))
          (PORT EN (2445:2722:3004)(2499:2739:2982))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x143y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a422_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2742:3007:3278)(2900:3154:3414))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a422_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1271:1399:1529)(1324:1444:1567))
          (PORT EN (4826:5245:5675)(5090:5481:5879))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x143y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2670:2900:3132)(2827:3040:3259))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a423_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (998:1078:1160)(993:1061:1131))
          (PORT EN (1953:2171:2396)(2013:2214:2423))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a424_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2511:2718:2928)(2615:2790:2970))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a424_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1200:1300:1401)(1192:1276:1362))
          (PORT EN (1892:2084:2280)(1938:2107:2279))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a425_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2491:2686:2885)(2626:2804:2985))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a425_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1662:1805:1951)(1727:1855:1987))
          (PORT EN (1522:1693:1866)(1494:1637:1785))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a426_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2052:2217:2387)(2134:2284:2438))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a426_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1412:1531:1655)(1428:1537:1647))
          (PORT EN (1438:1617:1800)(1478:1648:1825))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a427_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2574:2815:3063)(2692:2915:3144))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a427_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1005:1082:1160)(1008:1071:1136))
          (PORT EN (1182:1325:1475)(1152:1276:1403))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a428_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2854:3093:3335)(2972:3188:3408))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a428_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1183:1286:1391)(1190:1274:1359))
          (PORT EN (1127:1266:1409)(1147:1274:1403))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x142y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a429_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2715:2954:3197)(2835:3053:3277))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a429_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (992:1064:1138)(1000:1062:1126))
          (PORT EN (2038:2242:2451)(2135:2333:2534))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a430_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2050:2295:2545)(2182:2428:2679))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a430_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1477:1604:1736)(1492:1606:1723))
          (PORT EN (2221:2422:2628)(2297:2476:2657))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2018:2229:2445)(2069:2252:2438))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a431_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1333:1426:1520)(1356:1433:1512))
          (PORT EN (2193:2381:2573)(2246:2418:2591))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a432_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3629:3982:4342)(3890:4243:4605))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a432_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1535:1660:1788)(1554:1665:1781))
          (PORT EN (2435:2744:3060)(2517:2814:3115))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a433_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2426:2647:2876)(2523:2731:2946))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a433_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1030:1106:1183)(1036:1100:1165))
          (PORT EN (1740:1926:2118)(1784:1957:2134))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a434_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2418:2642:2868)(2519:2721:2928))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a434_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1028:1104:1180)(1032:1094:1158))
          (PORT EN (1077:1185:1298)(1116:1218:1324))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x124y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a435_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2724:2966:3217)(2863:3082:3305))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a435_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1748:1928:2110)(1819:1997:2178))
          (PORT EN (2072:2341:2616)(2185:2464:2747))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a436_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2417:2651:2887)(2567:2787:3013))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a436_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1180:1286:1395)(1188:1275:1364))
          (PORT EN (1993:2231:2473)(2114:2346:2584))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a437_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3238:3556:3878)(3447:3758:4073))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a437_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (941:1013:1087)(946:1008:1072))
          (PORT EN (2667:2971:3287)(2841:3139:3445))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2420:2636:2857)(2537:2747:2959))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a438_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1588:1718:1850)(1595:1705:1819))
          (PORT EN (1395:1533:1673)(1407:1532:1661))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a439_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2437:2683:2932)(2554:2775:3002))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a439_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1594:1724:1855)(1598:1710:1825))
          (PORT EN (1559:1730:1906)(1606:1773:1942))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a440_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1741:1929:2121)(1807:1985:2167))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a440_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1555:1682:1813)(1564:1674:1788))
          (PORT EN (3195:3532:3880)(3429:3763:4106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a441_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2199:2428:2660)(2283:2499:2720))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a441_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1708:1851:1998)(1770:1900:2034))
          (PORT EN (2120:2346:2577)(2201:2409:2620))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a442_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3283:3520:3762)(3420:3634:3851))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a442_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1372:1462:1553)(1416:1497:1579))
          (PORT EN (1461:1581:1706)(1514:1628:1746))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3342:3590:3844)(3515:3745:3983))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a443_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1318:1411:1507)(1344:1423:1503))
          (PORT EN (1993:2187:2387)(2029:2193:2364))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a444_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3527:3853:4184)(3727:4031:4340))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a444_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1990:2150:2315)(2078:2223:2371))
          (PORT EN (1612:1776:1945)(1618:1762:1912))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a445_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2941:3175:3416)(3100:3319:3543))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a445_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1763:1870:1978)(1830:1927:2025))
          (PORT EN (1716:1887:2064)(1805:1972:2142))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a446_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3246:3499:3760)(3387:3618:3857))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a446_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2270:2432:2597)(2325:2466:2608))
          (PORT EN (1740:1938:2140)(1799:1988:2182))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2631:2828:3031)(2765:2939:3120))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a447_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1782:1893:2005)(1820:1913:2008))
          (PORT EN (1116:1242:1372)(1108:1222:1339))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a448_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2417:2607:2800)(2536:2708:2886))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a448_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1923:2048:2177)(1991:2098:2207))
          (PORT EN (1613:1786:1965)(1635:1794:1957))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a449_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4507:4923:5350)(4819:5235:5660))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a449_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1713:1823:1937)(1768:1861:1954))
          (PORT EN (2701:2990:3289)(2771:3028:3294))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2292:2506:2721)(2361:2547:2738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a450_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2173:2338:2507)(2232:2380:2533))
          (PORT EN (1447:1609:1775)(1515:1671:1831))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1874:2050:2230)(1934:2086:2242))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a451_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1521:1613)(1467:1543:1621))
          (PORT EN (1914:2117:2328)(1960:2143:2332))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3340:3583:3832)(3481:3698:3924))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a452_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1825:1967:2113)(1849:1969:2094))
          (PORT EN (2320:2550:2788)(2409:2626:2852))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a453_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3855:4207:4567)(4052:4391:4738))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a453_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1747:1886:2027)(1817:1945:2075))
          (PORT EN (2113:2349:2594)(2183:2410:2642))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a454_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3268:3558:3853)(3464:3741:4022))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a454_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2161:2325:2494)(2203:2343:2487))
          (PORT EN (2052:2295:2542)(2126:2354:2585))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a455_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3346:3635:3928)(3536:3804:4077))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a455_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2245:2413:2585)(2317:2469:2625))
          (PORT EN (2067:2346:2631)(2121:2383:2650))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3208:3480:3761)(3378:3628:3886))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a456_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1715:1824:1936)(1751:1845:1940))
          (PORT EN (1883:2136:2394)(1927:2161:2398))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3205:3488:3778)(3413:3686:3963))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a457_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2310:2485:2662)(2367:2524:2684))
          (PORT EN (1562:1757:1956)(1611:1802:1999))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a458_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2518:2723:2928)(2637:2821:3009))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a458_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1900:2045:2194)(1952:2077:2205))
          (PORT EN (1890:2105:2326)(1955:2164:2379))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a459_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2612:2828:3053)(2720:2914:3113))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a459_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1753:1868:1985)(1809:1912:2018))
          (PORT EN (2073:2307:2550)(2146:2370:2602))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a460_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2474:2689:2908)(2546:2733:2924))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a460_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2178:2337:2502)(2226:2361:2497))
          (PORT EN (1915:2125:2341)(1981:2183:2391))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a461_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2059:2295:2535)(2110:2343:2581))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a461_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2045:2186:2330)(2082:2209:2336))
          (PORT EN (1938:2196:2457)(1984:2225:2471))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a462_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3554:3866:4184)(3754:4049:4349))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a462_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1872:2011:2155)(1903:2027:2151))
          (PORT EN (2477:2711:2949)(2647:2876:3110))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a463_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3955:4315:4683)(4193:4542:4901))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a463_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1341:1432:1525)(1382:1461:1541))
          (PORT EN (2199:2422:2652)(2271:2481:2696))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a464_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3289:3548:3814)(3443:3682:3926))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a464_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2016:2174:2336)(2099:2242:2387))
          (PORT EN (1923:2117:2314)(2047:2236:2429))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3130:3396:3668)(3281:3522:3768))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a465_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2160:2324:2493)(2201:2340:2483))
          (PORT EN (2017:2237:2461)(2125:2335:2551))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3153:3412:3677)(3321:3567:3817))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a466_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2141:2300:2464)(2237:2382:2531))
          (PORT EN (1727:1918:2111)(1827:2015:2206))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3200:3468:3742)(3340:3584:3833))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a467_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2308:2488:2670)(2364:2522:2684))
          (PORT EN (1382:1542:1708)(1397:1546:1696))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a468_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2907:3155:3409)(3037:3274:3514))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a468_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2277:2488:2704)(2347:2556:2769))
          (PORT EN (1893:2085:2280)(2013:2204:2396))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2497:2671:2850)(2609:2764:2923))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a469_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2390:2540:2695)(2457:2593:2733))
          (PORT EN (1978:2173:2373)(2092:2282:2475))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a470_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2523:2812:3108)(2628:2925:3229))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a470_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2306:2471:2639)(2374:2524:2678))
          (PORT EN (1921:2141:2364)(1989:2193:2401))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a471_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2399:2665:2937)(2487:2742:2999))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a471_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2036:2230:2430)(2112:2294:2483))
          (PORT EN (2097:2325:2557)(2227:2445:2669))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a472_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3735:4070:4411)(3950:4271:4597))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a472_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1349:1444:1541)(1397:1482:1568))
          (PORT EN (1465:1613:1764)(1520:1662:1805))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3583:3895:4214)(3784:4078:4381))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a473_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1945:2088:2233)(1985:2109:2236))
          (PORT EN (1561:1726:1897)(1617:1774:1933))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a474_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3197:3462:3730)(3377:3628:3883))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a474_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1523:1618)(1463:1542:1624))
          (PORT EN (1626:1818:2013)(1678:1857:2040))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a475_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2785:2999:3219)(2926:3121:3322))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a475_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2233:2389:2551)(2284:2422:2560))
          (PORT EN (1446:1615:1789)(1515:1682:1852))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x104y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a476_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3327:3613:3903)(3498:3767:4041))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a476_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1810:1922:2039)(1878:1975:2074))
          (PORT EN (1292:1460:1632)(1316:1481:1651))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a477_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3569:3883:4204)(3747:4044:4348))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a477_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2093:2269:2447)(2181:2344:2511))
          (PORT EN (1756:1960:2169)(1820:2026:2237))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a478_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3096:3373:3657)(3259:3527:3799))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a478_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2121:2284:2448)(2226:2373:2525))
          (PORT EN (1501:1657:1817)(1540:1681:1824))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a479_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2545:2750:2960)(2666:2853:3045))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a479_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2397:2597:2802)(2497:2681:2872))
          (PORT EN (1641:1792:1946)(1652:1786:1924))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a480_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1970:2149:2331)(2056:2224:2397))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a480_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2072:2240:2412)(2163:2319:2480))
          (PORT EN (1764:1945:2132)(1774:1929:2088))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a481_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2422:2714:3010)(2487:2759:3037))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a481_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1463:1555:1648)(1481:1561:1642))
          (PORT EN (1939:2139:2342)(2017:2200:2388))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a482_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3040:3279:3522)(3197:3420:3648))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a482_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1326:1416:1508)(1359:1439:1521))
          (PORT EN (2113:2328:2548)(2214:2424:2637))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a483_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3093:3351:3613)(3266:3500:3739))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a483_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1794:1940:2089)(1862:1995:2132))
          (PORT EN (1464:1614:1765)(1538:1687:1839))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a484_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2977:3240:3505)(3114:3348:3587))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a484_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2497:2676:2858)(2575:2733:2895))
          (PORT EN (1491:1642:1797)(1585:1736:1890))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a485_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3037:3260:3491)(3164:3356:3553))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a485_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2048:2217:2388)(2134:2292:2454))
          (PORT EN (2341:2589:2842)(2485:2729:2977))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a486_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3167:3433:3702)(3317:3566:3816))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a486_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2141:2301:2465)(2237:2384:2533))
          (PORT EN (2470:2727:2988)(2584:2834:3087))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a487_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2841:3073:3309)(2989:3206:3426))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a487_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2295:2514:2738)(2361:2578:2800))
          (PORT EN (2585:2822:3066)(2710:2943:3182))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a488_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3122:3415:3713)(3280:3547:3824))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a488_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1779:1902:2027)(1821:1930:2042))
          (PORT EN (2845:3118:3397)(2985:3243:3506))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4138:4504:4881)(4412:4773:5141))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a489_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2241:2401:2565)(2306:2446:2592))
          (PORT EN (2769:3038:3312)(2921:3176:3436))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a490_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2346:2552:2759)(2422:2605:2794))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a490_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1743:1861:1982)(1793:1898:2005))
          (PORT EN (2841:3126:3418)(3026:3310:3600))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2154:2361:2573)(2221:2401:2585))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a491_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1494:1587:1681)(1538:1613:1691))
          (PORT EN (1567:1712:1863)(1639:1774:1913))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a492_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (4004:4380:4764)(4182:4530:4885))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a492_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1326:1416:1508)(1359:1439:1521))
          (PORT EN (2266:2503:2742)(2360:2581:2808))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a493_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3848:4183:4525)(4055:4367:4688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a493_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1886:2026:2171)(1916:2041:2167))
          (PORT EN (1977:2162:2350)(2078:2248:2426))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a494_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2889:3133:3380)(3043:3266:3491))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a494_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1860:1995:2135)(1909:2020:2134))
          (PORT EN (2106:2376:2650)(2209:2456:2707))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3302:3591:3886)(3474:3740:4012))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a495_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1762:1864:1968)(1828:1918:2009))
          (PORT EN (2270:2541:2817)(2355:2605:2861))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a496_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3320:3603:3892)(3509:3783:4061))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a496_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2314:2468:2627)(2378:2519:2663))
          (PORT EN (2063:2305:2552)(2136:2360:2589))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a497_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3173:3439:3712)(3317:3559:3805))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a497_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2388:2600:2814)(2465:2664:2867))
          (PORT EN (3069:3398:3736)(3148:3441:3743))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a498_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2741:2983:3230)(2882:3104:3332))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a498_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2105:2318:2534)(2200:2413:2630))
          (PORT EN (2337:2559:2785)(2418:2617:2821))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x105y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a499_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2868:3095:3329)(2999:3203:3412))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a499_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2208:2363:2522)(2300:2440:2586))
          (PORT EN (1984:2185:2390)(2094:2278:2467))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a500_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2726:3002:3285)(2856:3115:3379))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a500_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2269:2432:2599)(2334:2485:2638))
          (PORT EN (2488:2746:3010)(2556:2782:3015))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a501_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2292:2509:2730)(2370:2572:2779))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a501_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2015:2183:2354)(2106:2266:2429))
          (PORT EN (2791:3053:3323)(2931:3176:3428))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a502_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3175:3437:3705)(3331:3571:3815))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a502_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1762:1898:2038)(1788:1913:2040))
          (PORT EN (2458:2692:2931)(2595:2810:3032))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3010:3237:3470)(3179:3390:3605))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a503_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1666:1809:1955)(1733:1865:1998))
          (PORT EN (1912:2103:2301)(1976:2146:2319))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a504_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3290:3549:3814)(3440:3678:3922))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a504_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1850:1984:2122)(1901:2010:2123))
          (PORT EN (2080:2295:2515)(2192:2392:2598))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a505_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3049:3295:3546)(3217:3442:3674))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a505_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2332:2494:2659)(2411:2551:2694))
          (PORT EN (1737:1926:2121)(1826:2005:2189))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a506_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3522:3844:4175)(3689:3983:4285))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a506_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1963:2105:2252)(2026:2142:2261))
          (PORT EN (943:1056:1171)(952:1052:1154))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x110y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a507_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3538:3869:4209)(3757:4076:4399))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a507_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2104:2281:2459)(2180:2344:2511))
          (PORT EN (931:1041:1155)(925:1028:1132))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a508_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2702:2926:3155)(2814:3022:3232))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a508_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1724:1832:1941)(1786:1876:1969))
          (PORT EN (2125:2384:2651)(2163:2388:2621))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a509_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2849:3075:3307)(2980:3184:3392))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a509_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2381:2531:2685)(2441:2577:2718))
          (PORT EN (1967:2179:2398)(2064:2271:2484))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a510_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2816:3161:3512)(2962:3317:3676))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a510_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2377:2574:2779)(2451:2629:2810))
          (PORT EN (1559:1716:1875)(1609:1764:1922))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a511_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2197:2454:2714)(2263:2518:2780))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a511_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1464:1555:1648)(1482:1558:1635))
          (PORT EN (1824:2002:2187)(1852:2015:2184))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a512_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3589:3893:4201)(3786:4069:4358))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a512_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1863:2003:2146)(1916:2041:2170))
          (PORT EN (1781:1965:2153)(1793:1950:2111))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3394:3681:3975)(3573:3840:4115))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a513_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1729:1872:2018)(1804:1936:2071))
          (PORT EN (1811:2017:2229)(1856:2039:2227))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a514_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2889:3130:3374)(3041:3264:3489))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a514_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1679:1789:1903)(1725:1818:1912))
          (PORT EN (1805:2012:2222)(1892:2097:2304))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a515_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3015:3254:3497)(3188:3411:3639))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a515_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2248:2412:2579)(2310:2454:2601))
          (PORT EN (2286:2550:2820)(2322:2567:2817))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a516_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3080:3294:3513)(3222:3412:3608))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a516_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2132:2292:2456)(2239:2386:2538))
          (PORT EN (2198:2459:2726)(2277:2519:2766))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a517_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3581:3898:4222)(3765:4064:4369))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a517_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2300:2472:2646)(2358:2515:2675))
          (PORT EN (783:881:981)(782:870:959))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a518_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3059:3285:3518)(3233:3439:3651))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a518_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2310:2485:2662)(2367:2524:2684))
          (PORT EN (913:1035:1159)(915:1023:1133))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x103y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3050:3305:3568)(3189:3421:3660))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a519_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2053:2186:2323)(2123:2245:2369))
          (PORT EN (2010:2255:2506)(2101:2334:2572))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a520_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2364:2664:2968)(2511:2829:3152))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a520_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2372:2578:2788)(2465:2658:2857))
          (PORT EN (1827:2035:2249)(1940:2150:2364))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a521_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2255:2523:2794)(2328:2585:2847))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a521_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1402:1528:1655)(1434:1558:1683))
          (PORT EN (2466:2752:3042)(2598:2873:3157))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a522_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3577:3880:4188)(3768:4051:4340))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a522_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1819:1959:2103)(1842:1962:2086))
          (PORT EN (2379:2615:2857)(2512:2742:2979))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3338:3596:3862)(3475:3711:3954))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a523_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1938:2083:2231)(1987:2112:2240))
          (PORT EN (2074:2262:2455)(2179:2358:2542))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a524_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3659:3964:4277)(3848:4139:4437))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a524_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1732:1845:1960)(1805:1906:2008))
          (PORT EN (2114:2353:2599)(2218:2450:2686))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a525_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3647:3981:4322)(3861:4180:4505))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a525_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2220:2396:2573)(2333:2489:2650))
          (PORT EN (1768:1957:2151)(1861:2044:2232))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a526_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3553:3870:4190)(3744:4051:4360))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a526_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2316:2474:2637)(2383:2526:2671))
          (PORT EN (1741:1953:2171)(1800:1991:2185))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a527_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3231:3503:3782)(3427:3682:3942))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a527_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2091:2265:2441)(2178:2340:2505))
          (PORT EN (1094:1230:1369)(1092:1214:1339))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a528_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3403:3706:4017)(3593:3873:4159))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a528_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2494:2685:2881)(2571:2750:2934))
          (PORT EN (1471:1633:1801)(1548:1705:1865))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a529_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3233:3509:3792)(3408:3667:3932))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a529_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2094:2252:2410)(2201:2344:2492))
          (PORT EN (1776:1945:2119)(1851:2011:2176))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a530_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2538:2840:3149)(2610:2914:3224))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a530_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2402:2611:2827)(2504:2700:2903))
          (PORT EN (3155:3474:3804)(3320:3617:3923))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a531_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2119:2312:2509)(2184:2358:2537))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a531_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1594:1712:1830)(1628:1726:1826))
          (PORT EN (2196:2411:2632)(2262:2471:2688))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a532_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3947:4299:4657)(4172:4511:4857))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a532_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1318:1406:1496)(1352:1427:1505))
          (PORT EN (2260:2476:2696)(2367:2562:2761))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4023:4380:4743)(4249:4584:4930))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a533_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1811:1962:2113)(1851:1981:2115))
          (PORT EN (1548:1714:1884)(1594:1749:1907))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3234:3492:3757)(3376:3611:3850))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a534_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2123:2283:2446)(2228:2375:2525))
          (PORT EN (1836:2065:2298)(1898:2111:2327))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a535_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3214:3482:3759)(3394:3636:3885))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a535_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2282:2441:2603)(2345:2487:2633))
          (PORT EN (1181:1313:1447)(1193:1314:1436))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a536_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2725:2928:3137)(2867:3052:3243))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a536_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1874:2002:2133)(1951:2060:2172))
          (PORT EN (1273:1424:1579)(1251:1384:1517))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a537_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3569:3898:4234)(3816:4142:4474))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a537_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2106:2283:2461)(2184:2349:2516))
          (PORT EN (762:857:953)(771:863:957))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a538_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2597:2815:3039)(2714:2911:3114))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a538_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2232:2453:2675)(2292:2520:2750))
          (PORT EN (2081:2289:2504)(2149:2352:2558))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a539_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2861:3088:3322)(2993:3196:3404))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a539_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2208:2364:2523)(2300:2442:2588))
          (PORT EN (1836:2058:2285)(1906:2118:2335))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a540_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2563:2866:3177)(2645:2953:3267))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a540_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1880:2024:2171)(1929:2056:2185))
          (PORT EN (1699:1865:2035)(1729:1886:2047))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2048:2245:2447)(2127:2306:2491))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a541_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2233:2409:2587)(2291:2449:2610))
          (PORT EN (2223:2457:2699)(2278:2501:2730))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a542_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (4037:4418:4806)(4204:4555:4913))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a542_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1628:1772:1918)(1695:1830:1965))
          (PORT EN (2043:2219:2402)(2090:2252:2420))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3865:4217:4578)(4065:4406:4755))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a543_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1957:2106:2258)(1995:2123:2254))
          (PORT EN (2885:3155:3433)(3038:3298:3565))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3442:3755:4073)(3656:3960:4268))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a544_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2340:2537:2741)(2408:2590:2776))
          (PORT EN (1749:1943:2143)(1797:1983:2172))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a545_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2989:3233:3480)(3138:3353:3572))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a545_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1753:1868:1985)(1809:1912:2018))
          (PORT EN (1999:2215:2435)(2126:2343:2565))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a546_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3360:3651:3950)(3522:3792:4070))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a546_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2490:2692:2900)(2549:2733:2919))
          (PORT EN (1722:1931:2146)(1760:1955:2155))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a547_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3383:3675:3974)(3535:3805:4081))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a547_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1785:1909:2034)(1827:1937:2049))
          (PORT EN (1421:1597:1777)(1456:1624:1799))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a548_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3707:4020:4342)(3890:4180:4477))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a548_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2305:2472:2643)(2366:2523:2682))
          (PORT EN (1275:1428:1585)(1338:1487:1639))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a549_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3054:3306:3565)(3209:3440:3676))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a549_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2383:2537:2695)(2446:2584:2726))
          (PORT EN (4004:4322:4647)(4200:4494:4795))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a550_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2421:2715:3013)(2528:2824:3124))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a550_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2226:2382:2545)(2290:2426:2565))
          (PORT EN (1902:2101:2302)(1990:2187:2389))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a551_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2233:2452:2676)(2337:2541:2752))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a551_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1943:2093:2245)(1973:2103:2235))
          (PORT EN (2034:2238:2447)(2115:2314:2516))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a552_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2918:3140:3363)(3065:3264:3468))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a552_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1881:2021:2164)(1930:2055:2185))
          (PORT EN (2825:3105:3388)(2941:3193:3451))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a553_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4101:4449:4803)(4362:4702:5051))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a553_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1873:2012:2156)(1916:2041:2168))
          (PORT EN (2986:3279:3579)(3143:3426:3715))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a554_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3010:3252:3499)(3172:3399:3629))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a554_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1401:1491:1583)(1444:1524:1606))
          (PORT EN (1786:1965:2147)(1886:2053:2223))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a555_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3473:3784:4101)(3665:3957:4255))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a555_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2285:2437:2592)(2354:2489:2627))
          (PORT EN (2637:2893:3154)(2775:3029:3292))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a556_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3322:3605:3894)(3513:3786:4062))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a556_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2526:2700:2876)(2614:2768:2927))
          (PORT EN (1179:1308:1440)(1218:1345:1475))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3353:3643:3940)(3520:3789:4062))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a557_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1798:1916:2038)(1840:1947:2057))
          (PORT EN (2535:2789:3049)(2669:2925:3189))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a558_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2569:2787:3010)(2693:2887:3087))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a558_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1932:2077:2227)(1991:2116:2245))
          (PORT EN (2020:2223:2429)(2092:2294:2501))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x104y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a559_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2881:3105:3335)(3027:3238:3454))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a559_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1979:2113:2250)(2035:2148:2263))
          (PORT EN (2245:2473:2706)(2335:2549:2769))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a560_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2380:2601:2828)(2495:2702:2914))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a560_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2163:2331:2503)(2221:2369:2522))
          (PORT EN (1299:1423:1548)(1363:1487:1616))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2501:2756:3016)(2607:2840:3079))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a561_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2064:2222:2384)(2147:2290:2436))
          (PORT EN (2048:2249:2454)(2137:2336:2543))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a562_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3264:3508:3758)(3398:3617:3844))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a562_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1830:1975:2123)(1862:1989:2121))
          (PORT EN (2070:2250:2433)(2109:2268:2430))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a563_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3537:3811:4091)(3736:3995:4261))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a563_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1702:1842:1984)(1777:1909:2043))
          (PORT EN (2439:2668:2901)(2493:2697:2905))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a564_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2807:3029:3253)(2948:3152:3359))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a564_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2264:2422:2583)(2338:2479:2625))
          (PORT EN (1245:1379:1515)(1271:1391:1515))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a565_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3482:3783:4092)(3709:4009:4316))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a565_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1852:1989:2132)(1897:2013:2132))
          (PORT EN (1780:1967:2157)(1788:1952:2121))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a566_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3369:3662:3965)(3566:3841:4124))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a566_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2043:2202:2365)(2133:2277:2423))
          (PORT EN (3537:3868:4208)(3694:3994:4302))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a567_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3905:4277:4658)(4204:4581:4965))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a567_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2288:2451:2619)(2339:2478:2622))
          (PORT EN (1335:1479:1626)(1323:1450:1580))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a568_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2688:2909:3135)(2799:3004:3212))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a568_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2267:2430:2595)(2331:2470:2612))
          (PORT EN (1829:2007:2189)(1848:2010:2175))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a569_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2682:2880:3084)(2816:2998:3185))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a569_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1886:2026:2166)(1946:2059:2174))
          (PORT EN (1774:1972:2174)(1777:1940:2107))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a570_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2721:3046:3379)(2829:3162:3501))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a570_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2315:2518:2727)(2400:2590:2787))
          (PORT EN (1462:1618:1777)(1495:1638:1784))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a571_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2235:2454:2678)(2343:2546:2757))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a571_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1785:1927:2072)(1858:1988:2120))
          (PORT EN (1749:1950:2154)(1776:1957:2142))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a572_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2733:2929:3126)(2864:3035:3211))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a572_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1394:1483:1574)(1436:1519:1603))
          (PORT EN (2205:2434:2669)(2257:2460:2670))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a573_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3249:3511:3782)(3427:3677:3934))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a573_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1491:1611:1736)(1516:1618:1723))
          (PORT EN (1995:2229:2470)(2043:2248:2458))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a574_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2763:2992:3226)(2890:3084:3284))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a574_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2337:2493:2653)(2401:2540:2684))
          (PORT EN (1146:1275:1409)(1173:1290:1410))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a575_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3122:3377:3639)(3303:3549:3802))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a575_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1785:1891:1999)(1850:1949:2049))
          (PORT EN (2235:2499:2770)(2302:2533:2773))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a576_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3366:3608:3856)(3533:3759:3993))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a576_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2199:2362:2528)(2269:2413:2562))
          (PORT EN (1683:1854:2028)(1722:1887:2057))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3139:3411:3692)(3323:3573:3830))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a577_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2154:2316:2484)(2205:2342:2482))
          (PORT EN (1831:2037:2249)(1886:2085:2288))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a578_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2709:2946:3189)(2848:3074:3307))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a578_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2231:2392:2557)(2298:2438:2583))
          (PORT EN (2027:2261:2500)(2042:2228:2421))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2870:3093:3322)(3024:3234:3450))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a579_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2198:2361:2526)(2256:2392:2532))
          (PORT EN (1980:2196:2418)(1996:2176:2362))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a580_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2431:2680:2934)(2504:2716:2936))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a580_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2048:2217:2388)(2134:2292:2454))
          (PORT EN (2650:2963:3282)(2724:3001:3286))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a581_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2009:2239:2474)(2113:2352:2595))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a581_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1427:1533:1640)(1446:1542:1640))
          (PORT EN (2872:3167:3468)(2921:3167:3423))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a582_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3106:3319:3536)(3230:3417:3607))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a582_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1911:2046:2185)(1957:2078:2202))
          (PORT EN (1834:2009:2189)(1891:2049:2212))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a583_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2854:3066:3285)(2990:3181:3380))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a583_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1531:1646:1761)(1571:1673:1775))
          (PORT EN (2139:2324:2514)(2229:2393:2560))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a584_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3908:4263:4623)(4170:4527:4891))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a584_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1901:2062:2226)(1985:2132:2281))
          (PORT EN (1817:1999:2187)(1818:1968:2123))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3130:3388:3654)(3312:3558:3811))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a585_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2276:2435:2596)(2340:2481:2626))
          (PORT EN (2372:2619:2872)(2437:2652:2873))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a586_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2558:2764:2974)(2658:2836:3017))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a586_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2043:2194:2347)(2085:2217:2353))
          (PORT EN (1305:1439:1575)(1348:1474:1603))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a587_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3133:3402:3680)(3314:3562:3818))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a587_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2278:2440:2606)(2331:2468:2611))
          (PORT EN (749:836:924)(738:816:895))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a588_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2827:3083:3344)(2934:3168:3405))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a588_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1898:2034:2171)(1960:2073:2188))
          (PORT EN (1918:2107:2298)(2010:2186:2364))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a589_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2679:2911:3147)(2818:3024:3236))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a589_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2353:2558:2770)(2439:2623:2812))
          (PORT EN (2502:2735:2972)(2592:2805:3021))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a590_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2148:2351:2557)(2253:2447:2647))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a590_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1656:1777:1900)(1696:1794:1895))
          (PORT EN (1302:1471:1644)(1331:1486:1644))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a591_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2058:2258:2462)(2141:2319:2502))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a591_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1765:1909:2057)(1842:1972:2104))
          (PORT EN (1904:2148:2399)(1934:2149:2370))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2411:2646:2888)(2543:2762:2988))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a592_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1333:1459:1589)(1383:1502:1624))
          (PORT EN (2182:2380:2582)(2228:2402:2581))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3166:3431:3702)(3332:3577:3829))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a593_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1296:1423:1552)(1336:1456:1579))
          (PORT EN (1963:2180:2400)(2039:2241:2445))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x135y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a594_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2575:2812:3055)(2683:2898:3121))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a594_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1128:1231:1335)(1137:1224:1314))
          (PORT EN (1195:1336:1479)(1165:1281:1400))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a595_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2675:2898:3129)(2831:3046:3267))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a595_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1892:2051:2215)(1934:2075:2222))
          (PORT EN (1516:1682:1851)(1511:1657:1807))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a596_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2450:2693:2942)(2568:2792:3018))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a596_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1408:1529:1653)(1421:1529:1639))
          (PORT EN (2041:2299:2563)(2084:2324:2566))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a597_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2516:2741:2968)(2642:2847:3054))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a597_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (972:1047:1124)(974:1038:1102))
          (PORT EN (1344:1489:1638)(1364:1495:1630))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x144y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a598_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2459:2702:2948)(2583:2807:3034))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a598_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1026:1103:1181)(1021:1087:1154))
          (PORT EN (2918:3216:3521)(3006:3275:3548))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2583:2824:3069)(2727:2953:3182))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a599_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1169:1270:1374)(1179:1264:1350))
          (PORT EN (3028:3344:3667)(3162:3456:3756))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a600_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1469:1644:1822)(1514:1671:1832))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a600_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1531:1655:1783)(1553:1664:1779))
          (PORT EN (1771:1960:2153)(1826:2004:2186))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a601_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2204:2447:2694)(2260:2487:2716))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a601_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1764:1915:2070)(1840:1983:2130))
          (PORT EN (2212:2407:2606)(2261:2428:2598))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a602_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2256:2455:2659)(2344:2529:2716))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a602_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (972:1047:1124)(974:1038:1102))
          (PORT EN (3720:4029:4350)(3930:4232:4542))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a603_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2646:2922:3201)(2790:3046:3309))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a603_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1522:1647:1774)(1537:1650:1765))
          (PORT EN (3903:4235:4580)(4135:4464:4802))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a604_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1758:1932:2110)(1825:1979:2138))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a604_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1388:1514:1644)(1435:1554:1676))
          (PORT EN (1590:1789:1991)(1603:1791:1981))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3184:3473:3769)(3415:3701:3996))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a605_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1812:1961:2114)(1855:1982:2111))
          (PORT EN (3735:4084:4443)(3930:4260:4599))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a606_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2539:2797:3058)(2648:2873:3103))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a606_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1233:1373:1515)(1264:1389:1518))
          (PORT EN (3493:3801:4117)(3725:4025:4332))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2038:2241:2450)(2117:2295:2477))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a607_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1407:1530:1655)(1425:1529:1636))
          (PORT EN (2729:2998:3273)(2908:3168:3437))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a608_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2316:2494:2675)(2391:2541:2693))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a608_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1031:1108:1186)(1037:1101:1165))
          (PORT EN (2149:2322:2499)(2208:2369:2533))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x140y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a609_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2610:2838:3068)(2706:2915:3130))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a609_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1169:1270:1374)(1179:1264:1350))
          (PORT EN (1684:1871:2062)(1771:1953:2139))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x150y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a610_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2231:2488:2751)(2364:2615:2871))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a610_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1076:1198:1322)(1066:1168:1272))
          (PORT EN (2496:2737:2983)(2636:2869:3111))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a611_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2340:2594:2855)(2442:2675:2913))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a611_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1533:1670:1811)(1601:1727:1857))
          (PORT EN (2341:2569:2806)(2414:2623:2841))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a612_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2449:2665:2886)(2573:2778:2988))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a612_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (984:1059:1136)(1000:1061:1125))
          (PORT EN (2053:2291:2531)(2100:2309:2525))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a613_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2861:3114:3374)(3013:3254:3499))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a613_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1544:1673:1804)(1556:1669:1785))
          (PORT EN (2062:2272:2484)(2124:2318:2518))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a614_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2347:2554:2764)(2478:2677:2881))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a614_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1318:1444:1572)(1367:1483:1601))
          (PORT EN (1516:1723:1933)(1495:1674:1856))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2463:2661:2865)(2605:2785:2970))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a615_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1472:1593:1717)(1496:1595:1698))
          (PORT EN (1220:1365:1514)(1226:1356:1490))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x151y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a616_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2285:2526:2771)(2317:2520:2728))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a616_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1470:1596:1726)(1478:1591:1705))
          (PORT EN (1729:1965:2203)(1742:1953:2171))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a617_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2441:2670:2903)(2605:2828:3056))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a617_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (948:1024:1102)(947:1010:1076))
          (PORT EN (1704:1927:2153)(1721:1921:2128))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x135y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a618_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2613:2843:3076)(2740:2954:3173))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a618_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1874:2015:2160)(1925:2051:2178))
          (PORT EN (2091:2341:2596)(2179:2416:2660))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a619_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3257:3568:3884)(3452:3751:4057))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a619_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1521:1649:1780)(1537:1652:1769))
          (PORT EN (1754:1936:2122)(1765:1919:2078))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a620_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1922:2168:2418)(2007:2239:2475))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a620_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (941:1013:1087)(946:1008:1072))
          (PORT EN (2005:2223:2447)(2053:2250:2450))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a621_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2227:2492:2761)(2299:2547:2799))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a621_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1731:1876:2024)(1769:1899:2033))
          (PORT EN (2107:2328:2554)(2186:2384:2588))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a622_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2648:2889:3135)(2795:3027:3265))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a622_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1308:1427:1548)(1364:1475:1587))
          (PORT EN (1742:1983:2228)(1717:1912:2112))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x143y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a623_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2823:3086:3351)(2977:3212:3452))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a623_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1524:1653:1785)(1548:1664:1783))
          (PORT EN (2604:2966:3334)(2656:2968:3288))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a624_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1880:2043:2208)(1958:2104:2253))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a624_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1352:1474:1599)(1400:1514:1631))
          (PORT EN (1359:1533:1711)(1361:1517:1679))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a625_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2617:2842:3073)(2748:2950:3158))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a625_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1652:1798:1945)(1712:1842:1976))
          (PORT EN (1921:2139:2364)(1948:2147:2353))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a626_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2368:2576:2789)(2494:2688:2883))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a626_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (779:863:948)(761:830:901))
          (PORT EN (1720:1916:2121)(1763:1947:2138))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a627_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2411:2627:2851)(2511:2712:2920))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a627_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1420:1546:1674)(1437:1548:1663))
          (PORT EN (1503:1672:1847)(1519:1671:1828))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a628_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2599:2800:3006)(2709:2899:3096))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a628_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (927:999:1071)(924:984:1046))
          (PORT EN (1870:2089:2314)(1910:2115:2325))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2064:2295:2529)(2159:2363:2572))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a629_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:1025:1102)(962:1023:1087))
          (PORT EN (2966:3292:3629)(3070:3374:3685))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a630_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1616:1788:1964)(1653:1815:1980))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a630_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (910:986:1063)(916:982:1049))
          (PORT EN (2125:2371:2623)(2197:2431:2671))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a631_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2076:2308:2546)(2131:2347:2566))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a631_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1474:1600:1729)(1486:1595:1708))
          (PORT EN (2137:2351:2570)(2216:2411:2611))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a632_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2633:2870:3113)(2788:3021:3259))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a632_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1129:1231:1336)(1133:1217:1302))
          (PORT EN (4277:4710:5156)(4497:4894:5299))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2329:2501:2677)(2432:2588:2748))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a633_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1028:1105:1182)(1022:1087:1153))
          (PORT EN (1511:1663:1818)(1575:1723:1873))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a634_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2030:2217:2405)(2129:2303:2480))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a634_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1525:1649:1777)(1540:1651:1764))
          (PORT EN (1914:2124:2339)(1958:2157:2361))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a635_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2490:2688:2892)(2629:2812:3001))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a635_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1854:2010:2167)(1898:2043:2189))
          (PORT EN (1735:1926:2121)(1758:1923:2094))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a636_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2713:2945:3181)(2822:3031:3245))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a636_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:888:959)(812:872:933))
          (PORT EN (3641:3995:4359)(3837:4164:4499))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x152y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a637_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2212:2450:2693)(2297:2506:2721))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a637_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1273:1403:1536)(1318:1438:1559))
          (PORT EN (1938:2167:2400)(1976:2182:2393))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a638_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2943:3211:3486)(3076:3327:3584))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a638_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1287:1381:1478)(1292:1373:1456))
          (PORT EN (1899:2125:2359)(1944:2152:2362))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a639_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2128:2347:2573)(2222:2430:2643))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a639_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (998:1072:1147)(995:1056:1118))
          (PORT EN (1866:2057:2253)(1891:2056:2226))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x151y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a640_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1396:1570:1746)(1446:1603:1764))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a640_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (930:1005:1082)(943:1004:1068))
          (PORT EN (2145:2392:2644)(2164:2378:2597))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1664:1839:2017)(1679:1832:1987))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a641_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1128:1232:1339)(1129:1216:1304))
          (PORT EN (2246:2492:2746)(2320:2542:2768))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a642_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2993:3276:3566)(3197:3484:3776))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a642_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (946:1026:1107)(943:1011:1081))
          (PORT EN (2719:3011:3311)(2882:3162:3448))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a643_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2952:3197:3448)(3127:3367:3612))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a643_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1264:1387:1512)(1306:1421:1538))
          (PORT EN (2401:2667:2937)(2496:2744:2996))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a644_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2075:2263:2452)(2176:2351:2528))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a644_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1129:1231:1336)(1133:1217:1302))
          (PORT EN (2240:2468:2702)(2314:2529:2748))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a645_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3183:3455:3736)(3350:3599:3853))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a645_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1915:2064:2215)(1961:2098:2238))
          (PORT EN (1069:1175:1283)(1094:1191:1292))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x153y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a646_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2196:2412:2631)(2261:2449:2641))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a646_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1470:1590:1713)(1481:1586:1695))
          (PORT EN (1046:1156:1267)(1055:1151:1249))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x145y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a647_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2677:2911:3151)(2782:2999:3222))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a647_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1373:1501:1631)(1378:1490:1605))
          (PORT EN (3008:3305:3609)(3100:3364:3635))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a648_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2576:2801:3031)(2674:2880:3092))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a648_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1383:1509:1637)(1421:1535:1653))
          (PORT EN (3170:3476:3791)(3265:3537:3818))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a649_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2817:3066:3325)(2929:3164:3401))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a649_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1497:1627:1760)(1511:1622:1736))
          (PORT EN (2806:3062:3326)(2918:3143:3374))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x152y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1550:1697:1847)(1571:1699:1831))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a650_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (977:1092:1211)(963:1057:1152))
          (PORT EN (2103:2318:2537)(2188:2392:2600))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2195:2427:2664)(2267:2477:2689))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a651_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1755:1895:2040)(1791:1915:2041))
          (PORT EN (2705:2950:3201)(2835:3064:3296))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x145y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a652_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2806:3069:3337)(2980:3236:3499))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a652_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1313:1436:1563)(1354:1466:1582))
          (PORT EN (2545:2794:3051)(2599:2832:3073))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a653_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3056:3333:3616)(3233:3502:3776))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a653_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1501:1626:1753)(1523:1635:1751))
          (PORT EN (1914:2096:2283)(1937:2100:2269))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a654_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1893:2055:2219)(1976:2120:2267))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a654_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1301:1426:1554)(1344:1459:1577))
          (PORT EN (2706:3057:3417)(2760:3080:3405))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2902:3166:3439)(3064:3308:3558))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a655_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1886:2031:2179)(1936:2072:2212))
          (PORT EN (1593:1776:1964)(1601:1757:1919))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x153y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a656_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2310:2533:2761)(2334:2522:2714))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a656_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1222:1361:1503)(1204:1324:1447))
          (PORT EN (1899:2133:2372)(1937:2148:2363))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2290:2508:2732)(2385:2580:2780))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a657_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1535:1657:1781)(1555:1664:1775))
          (PORT EN (3180:3551:3933)(3253:3592:3937))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x143y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a658_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2464:2700:2941)(2600:2829:3062))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a658_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (988:1061:1135)(989:1049:1112))
          (PORT EN (1582:1792:2009)(1614:1811:2013))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2260:2434:2614)(2334:2490:2648))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a659_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (927:999:1071)(924:984:1046))
          (PORT EN (3179:3509:3850)(3360:3676:3997))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x152y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a660_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1632:1804:1981)(1654:1802:1955))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a660_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (897:982:1069)(889:959:1030))
          (PORT EN (3543:3897:4260)(3688:4014:4348))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a661_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2187:2436:2694)(2244:2476:2712))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a661_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1742:1880:2020)(1776:1899:2025))
          (PORT EN (3403:3791:4191)(3596:3966:4343))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a662_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2733:2998:3269)(2891:3143:3402))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a662_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (998:1072:1147)(995:1056:1118))
          (PORT EN (2154:2375:2601)(2268:2477:2692))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a663_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2136:2327:2521)(2233:2400:2571))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a663_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1476:1602:1730)(1488:1606:1726))
          (PORT EN (2107:2311:2523)(2158:2332:2512))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a664_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2363:2570:2780)(2492:2688:2891))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a664_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1311:1438:1568)(1365:1484:1606))
          (PORT EN (2177:2401:2632)(2244:2444:2650))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a665_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2817:3059:3307)(3004:3237:3477))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a665_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1773:1916:2063)(1803:1926:2054))
          (PORT EN (3776:4168:4568)(3981:4354:4733))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a666_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1989:2152:2315)(2043:2179:2316))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a666_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1138:1267:1398)(1177:1298:1421))
          (PORT EN (1617:1769:1926)(1638:1777:1919))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a667_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2541:2762:2987)(2696:2904:3116))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a667_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:974:1050)(908:972:1038))
          (PORT EN (2551:2860:3173)(2654:2943:3239))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a668_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2392:2600:2810)(2483:2668:2857))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a668_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1590:1715:1842)(1598:1707:1819))
          (PORT EN (1995:2184:2382)(2058:2234:2416))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a669_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2304:2549:2800)(2413:2649:2891))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a669_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1271:1399:1529)(1324:1444:1567))
          (PORT EN (2260:2521:2788)(2340:2593:2852))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a670_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1541:1702:1868)(1598:1745:1897))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a670_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1244:1369:1495)(1281:1397:1517))
          (PORT EN (2263:2523:2787)(2360:2612:2870))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a671_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2184:2402:2622)(2266:2464:2668))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a671_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1363:1455:1550)(1391:1470:1549))
          (PORT EN (2185:2380:2584)(2275:2460:2650))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a672_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2515:2758:3007)(2648:2879:3116))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a672_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:1025:1102)(962:1023:1087))
          (PORT EN (2114:2356:2602)(2198:2436:2681))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3142:3412:3688)(3341:3608:3881))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a673_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1051:1126)(979:1040:1104))
          (PORT EN (1949:2162:2377)(1983:2169:2360))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a674_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2416:2668:2921)(2540:2774:3012))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a674_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1529:1649:1772)(1545:1654:1765))
          (PORT EN (1520:1724:1929)(1569:1769:1974))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a675_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2734:2979:3232)(2872:3093:3320))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a675_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1925:2083:2244)(1963:2105:2253))
          (PORT EN (1941:2167:2398)(2055:2279:2511))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a676_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2136:2319:2504)(2210:2371:2535))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a676_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (749:834:919)(729:801:875))
          (PORT EN (1819:2052:2288)(1851:2063:2281))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a677_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2874:3145:3419)(3042:3300:3561))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a677_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1274:1397:1524)(1326:1441:1557))
          (PORT EN (1352:1533:1715)(1386:1560:1738))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a678_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2379:2587:2796)(2469:2652:2840))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a678_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1133:1233:1335)(1135:1218:1303))
          (PORT EN (2386:2669:2958)(2451:2708:2969))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x147y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2466:2664:2868)(2562:2747:2934))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a679_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1486:1612:1743)(1500:1610:1723))
          (PORT EN (2287:2553:2823)(2348:2592:2843))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x151y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a680_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1603:1803:2007)(1673:1860:2050))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a680_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1468:1597:1730)(1477:1591:1709))
          (PORT EN (2136:2381:2633)(2210:2447:2688))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x134y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a681_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1982:2190:2404)(2043:2224:2409))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a681_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1211:1302:1395)(1240:1315:1394))
          (PORT EN (2683:2944:3214)(2796:3047:3307))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a682_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3435:3763:4097)(3673:3999:4333))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a682_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (988:1061:1135)(989:1049:1112))
          (PORT EN (1673:1847:2026)(1754:1921:2092))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a683_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2876:3129:3388)(3034:3276:3523))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a683_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1017:1091:1165)(1019:1082:1147))
          (PORT EN (1806:1979:2157)(1905:2069:2238))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a684_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2340:2541:2746)(2437:2614:2798))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a684_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1004:1079:1156)(1019:1080:1144))
          (PORT EN (1823:1994:2170)(1871:2031:2196))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2633:2866:3105)(2766:2971:3181))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a685_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1333:1426:1520)(1356:1433:1512))
          (PORT EN (3950:4333:4726)(4110:4454:4807))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a686_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2624:2854:3089)(2728:2934:3143))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a686_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (816:892:970)(806:874:942))
          (PORT EN (2312:2534:2762)(2404:2613:2830))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x155y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a687_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2116:2295:2477)(2224:2384:2547))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a687_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1147:1271:1397)(1179:1297:1415))
          (PORT EN (1643:1820:2003)(1725:1900:2079))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a688_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2126:2310:2496)(2210:2377:2546))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a688_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1146:1251:1358)(1146:1232:1321))
          (PORT EN (3635:4002:4378)(3842:4193:4552))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x143y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a689_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2328:2536:2749)(2468:2665:2866))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a689_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1053:1128)(989:1051:1115))
          (PORT EN (2627:2913:3202)(2743:3003:3269))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a690_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1859:2067:2281)(1948:2145:2347))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a690_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1264:1387:1512)(1306:1421:1538))
          (PORT EN (2316:2539:2768)(2420:2622:2827))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a691_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2212:2476:2745)(2289:2547:2808))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a691_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1094:1167:1241)(1089:1152:1217))
          (PORT EN (3328:3668:4015)(3462:3780:4102))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a692_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2579:2820:3069)(2705:2934:3169))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a692_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1506:1624:1745)(1530:1638:1749))
          (PORT EN (1755:1950:2148)(1869:2063:2263))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a693_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2589:2786:2988)(2724:2909:3098))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a693_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1469:1593:1721)(1475:1586:1700))
          (PORT EN (2070:2284:2503)(2162:2366:2576))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x147y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a694_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2233:2423:2616)(2341:2518:2700))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a694_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1017:1091:1165)(1019:1082:1147))
          (PORT EN (1721:1917:2118)(1779:1961:2148))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2466:2678:2896)(2582:2762:2948))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a695_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1926:2078:2234)(1968:2106:2248))
          (PORT EN (1037:1145:1256)(1061:1158:1259))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a696_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2523:2778:3036)(2587:2813:3042))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a696_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1135:1258:1383)(1169:1285:1404))
          (PORT EN (935:1018:1104)(951:1023:1097))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a697_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2511:2746:2989)(2614:2831:3055))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a697_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1486:1612:1743)(1500:1610:1723))
          (PORT EN (1787:1965:2149)(1867:2034:2206))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a698_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2485:2703:2925)(2571:2772:2975))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a698_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1588:1719:1856)(1590:1707:1827))
          (PORT EN (1136:1240:1346)(1168:1264:1365))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x147y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a699_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2402:2604:2812)(2493:2682:2874))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a699_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1249:1373:1501)(1299:1416:1534))
          (PORT EN (1942:2112:2288)(2038:2193:2351))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a700_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1245:1430:1617)(1255:1420:1586))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a700_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (749:834:919)(729:801:875))
          (PORT EN (3119:3421:3734)(3315:3606:3903))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a701_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1956:2150:2347)(2023:2198:2377))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a701_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1727:1867:2010)(1764:1890:2021))
          (PORT EN (3261:3594:3935)(3453:3757:4069))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a702_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3213:3532:3858)(3410:3731:4057))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a702_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:974:1050)(908:972:1038))
          (PORT EN (2245:2481:2723)(2356:2577:2801))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2580:2816:3057)(2697:2911:3129))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a703_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:888:959)(812:872:933))
          (PORT EN (2276:2519:2764)(2404:2638:2877))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a704_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2371:2583:2799)(2467:2654:2847))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a704_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1300:1391:1484)(1312:1390:1469))
          (PORT EN (3514:3937:4370)(3651:4037:4433))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a705_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2744:3004:3272)(2888:3145:3408))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a705_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1173:1275:1379)(1176:1262:1348))
          (PORT EN (3095:3416:3746)(3282:3583:3894))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a706_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2218:2440:2665)(2317:2525:2736))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a706_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (910:986:1063)(916:982:1049))
          (PORT EN (1835:2065:2300)(1906:2128:2355))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a707_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2152:2335:2521)(2207:2367:2532))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a707_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (816:892:970)(806:874:942))
          (PORT EN (1714:1919:2126)(1790:1993:2199))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a708_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2677:2944:3216)(2824:3080:3339))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a708_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1264:1387:1512)(1306:1421:1538))
          (PORT EN (1819:2006:2198)(1907:2080:2255))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x144y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3092:3381:3675)(3260:3533:3813))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a709_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1334:1459:1587)(1380:1496:1614))
          (PORT EN (1898:2103:2313)(1999:2205:2413))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a710_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1871:2083:2300)(1963:2161:2364))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a710_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (907:980:1054)(911:973:1036))
          (PORT EN (2419:2648:2886)(2514:2726:2945))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1617:1801:1988)(1657:1824:1997))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a711_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1200:1300:1401)(1192:1276:1362))
          (PORT EN (1660:1828:1998)(1714:1867:2023))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a712_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2296:2506:2723)(2400:2591:2788))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a712_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1418:1544:1674)(1461:1581:1703))
          (PORT EN (3167:3481:3801)(3378:3662:3957))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x154y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a713_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2422:2637:2860)(2509:2707:2909))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a713_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (853:928:1004)(854:917:981))
          (PORT EN (1610:1769:1931)(1676:1820:1968))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a714_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1898:2059:2226)(1989:2136:2285))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a714_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (957:1032:1109)(965:1030:1096))
          (PORT EN (2353:2585:2823)(2421:2633:2852))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x134y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a715_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3167:3454:3747)(3319:3576:3838))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a715_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1781:1928:2077)(1824:1953:2087))
          (PORT EN (5099:5613:6139)(5410:5882:6367))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a716_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2176:2365:2557)(2284:2448:2614))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a716_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (937:1024:1113)(937:1009:1082))
          (PORT EN (2459:2708:2961)(2615:2851:3095))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2029:2217:2410)(2130:2306:2487))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a717_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1483:1606:1732)(1494:1601:1713))
          (PORT EN (2903:3177:3456)(3043:3294:3552))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a718_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2596:2837:3082)(2736:2974:3214))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a718_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1189:1298:1408)(1188:1278:1369))
          (PORT EN (1844:2063:2288)(1922:2130:2340))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a719_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2611:2879:3157)(2710:2970:3235))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a719_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1454:1576:1701)(1473:1576:1682))
          (PORT EN (2352:2569:2792)(2443:2640:2843))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a720_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1750:1941:2135)(1819:1991:2166))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a720_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (984:1059:1136)(1000:1061:1125))
          (PORT EN (1625:1779:1937)(1700:1839:1982))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x134y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2227:2455:2688)(2310:2528:2749))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a721_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1904:2055:2211)(1947:2082:2221))
          (PORT EN (2336:2601:2871)(2438:2683:2935))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a722_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3071:3352:3638)(3269:3542:3821))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a722_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (966:1042:1119)(976:1042:1109))
          (PORT EN (2038:2255:2477)(2139:2355:2574))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2398:2604:2812)(2539:2727:2920))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a723_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1552:1684:1819)(1569:1688:1811))
          (PORT EN (2210:2431:2658)(2307:2515:2728))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a724_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2715:2987:3263)(2866:3125:3392))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a724_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1261:1382:1506)(1313:1426:1540))
          (PORT EN (1816:2025:2239)(1875:2073:2275))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a725_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3223:3500:3786)(3397:3652:3911))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a725_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1849:1993:2142)(1889:2014:2141))
          (PORT EN (907:1022:1140)(889:989:1093))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x145y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a726_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2115:2298:2484)(2214:2383:2553))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a726_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1467:1596:1728)(1471:1583:1698))
          (PORT EN (1198:1359:1522)(1197:1342:1489))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x145y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a727_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2198:2411:2630)(2309:2503:2703))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a727_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1304:1428:1554)(1343:1455:1571))
          (PORT EN (3083:3411:3745)(3249:3564:3887))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a728_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2408:2624:2844)(2522:2731:2942))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a728_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (957:1032:1109)(965:1030:1096))
          (PORT EN (1561:1731:1903)(1591:1741:1895))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a729_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1905:2061:2221)(1985:2127:2273))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a729_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (944:1016:1090)(937:998:1062))
          (PORT EN (2340:2590:2843)(2457:2700:2949))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x151y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1744:1930:2119)(1826:2001:2180))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a730_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1212:1331:1451)(1254:1366:1481))
          (PORT EN (2252:2491:2735)(2330:2552:2779))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a731_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1867:2084:2304)(1909:2104:2302))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a731_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1422:1552:1685)(1428:1544:1662))
          (PORT EN (1498:1654:1814)(1530:1668:1809))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a732_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2476:2684:2895)(2569:2759:2953))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a732_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1171:1277:1385)(1173:1261:1350))
          (PORT EN (2636:2936:3241)(2773:3056:3344))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x152y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2415:2624:2838)(2528:2721:2918))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a733_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (931:1046:1164)(914:1007:1102))
          (PORT EN (2296:2554:2817)(2411:2667:2925))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a734_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2186:2390:2598)(2279:2457:2641))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a734_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1032:1111)(955:1020:1086))
          (PORT EN (742:841:942)(738:830:924))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a735_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2900:3166:3441)(3057:3304:3557))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a735_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1364:1466:1570)(1406:1495:1588))
          (PORT EN (2114:2345:2579)(2227:2454:2687))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a736_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2446:2676:2910)(2543:2754:2968))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a736_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1478:1605:1736)(1493:1604:1717))
          (PORT EN (4364:4858:5367)(4557:5004:5462))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a737_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3058:3353:3651)(3248:3533:3821))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a737_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1478:1605:1736)(1493:1604:1717))
          (PORT EN (4364:4858:5367)(4557:5004:5462))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a738_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2048:2238:2434)(2139:2307:2478))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a738_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1092:1193:1294)(1096:1180:1266))
          (PORT EN (4551:5033:5532)(4764:5203:5653))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2267:2472:2685)(2325:2514:2707))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a739_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1526:1646:1769)(1541:1646:1755))
          (PORT EN (1354:1494:1635)(1393:1530:1668))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a740_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (898:999:1102)(912:998:1086))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a740_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1282:1408:1537)(1328:1444:1563))
          (PORT EN (1818:2036:2260)(1878:2086:2298))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a741_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2052:2281:2514)(2108:2320:2537))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a741_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1641:1804:1971)(1688:1840:1996))
          (PORT EN (2167:2408:2654)(2250:2470:2695))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a742_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2285:2481:2683)(2381:2566:2756))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a742_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1333:1460:1589)(1379:1497:1619))
          (PORT EN (2267:2504:2748)(2388:2605:2828))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x151y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a743_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2742:3005:3272)(2901:3137:3379))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a743_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1212:1331:1451)(1254:1366:1481))
          (PORT EN (1910:2108:2312)(1983:2157:2335))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a744_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2406:2634:2867)(2499:2708:2921))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a744_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1075:1178:1281)(1077:1161:1248))
          (PORT EN (700:778:858)(673:740:810))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a745_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3365:3660:3964)(3560:3838:4120))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a745_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1627:1768:1911)(1695:1825:1956))
          (PORT EN (724:811:900)(691:762:835))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x152y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a746_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2387:2603:2824)(2504:2698:2896))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a746_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1444:1570:1696)(1460:1571:1683))
          (PORT EN (2288:2507:2730)(2341:2531:2725))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x152y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a747_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2056:2255:2460)(2161:2345:2533))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a747_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (960:1072:1186)(942:1034:1128))
          (PORT EN (1528:1704:1885)(1614:1779:1949))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a748_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2116:2299:2484)(2201:2367:2535))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a748_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1133:1233:1335)(1135:1218:1303))
          (PORT EN (3055:3342:3635)(3255:3535:3823))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a749_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2405:2607:2815)(2495:2685:2877))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a749_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (936:1014:1094)(936:1004:1072))
          (PORT EN (2306:2548:2798)(2420:2642:2871))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x152y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a750_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1640:1814:1994)(1659:1811:1969))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a750_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1471:1593:1717)(1487:1598:1709))
          (PORT EN (1959:2156:2360)(2062:2249:2441))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a751_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1880:2100:2323)(1928:2124:2325))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a751_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1208:1304:1403)(1199:1282:1366))
          (PORT EN (1927:2113:2303)(2031:2208:2391))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a752_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2120:2305:2493)(2243:2416:2595))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a752_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1292:1418:1547)(1337:1452:1570))
          (PORT EN (2352:2594:2840)(2419:2642:2870))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a753_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2228:2412:2600)(2326:2491:2660))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a753_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (927:1016:1106)(917:990:1065))
          (PORT EN (1892:2095:2304)(1906:2084:2266))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a754_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2720:2944:3172)(2877:3087:3303))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a754_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1260:1356:1453)(1295:1377:1462))
          (PORT EN (2701:2991:3289)(2789:3057:3331))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x133y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a755_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2599:2825:3057)(2774:2981:3193))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a755_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1271:1368:1466)(1303:1387:1473))
          (PORT EN (1238:1379:1524)(1273:1410:1550))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a756_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2339:2559:2784)(2416:2613:2812))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a756_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (779:863:948)(761:830:901))
          (PORT EN (1038:1182:1328)(1025:1149:1278))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x153y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a757_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2801:3101:3408)(2964:3246:3535))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a757_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (927:1016:1106)(917:990:1065))
          (PORT EN (1899:2099:2306)(2013:2211:2413))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a758_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2234:2420:2608)(2311:2465:2625))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a758_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (984:1059:1136)(1000:1061:1125))
          (PORT EN (1818:1999:2185)(1883:2056:2234))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x143y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a759_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2896:3160:3428)(3040:3285:3536))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a759_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1484:1609:1738)(1508:1619:1733))
          (PORT EN (1569:1725:1885)(1602:1752:1905))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a760_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2254:2515:2783)(2393:2649:2910))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a760_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1489:1611:1736)(1505:1615:1727))
          (PORT EN (2220:2439:2666)(2348:2564:2783))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a761_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2053:2297:2544)(2112:2335:2564))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a761_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1409:1531:1657)(1416:1527:1639))
          (PORT EN (2238:2461:2689)(2360:2570:2785))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a762_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3185:3428:3678)(3332:3556:3785))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a762_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1326:1416:1508)(1359:1439:1521))
          (PORT EN (3299:3652:4015)(3470:3796:4130))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a763_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3174:3447:3725)(3373:3638:3910))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a763_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1916:2074:2236)(1950:2092:2237))
          (PORT EN (2606:2920:3241)(2732:3019:3311))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a764_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2744:2940:3139)(2873:3046:3225))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a764_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1984:2123:2266)(2022:2146:2272))
          (PORT EN (4219:4623:5040)(4388:4749:5119))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3220:3479:3746)(3391:3632:3880))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a765_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1509:1604:1699)(1538:1617:1697))
          (PORT EN (2774:3103:3443)(2944:3255:3572))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a766_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2901:3127:3357)(3066:3276:3491))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a766_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2411:2614:2825)(2508:2701:2899))
          (PORT EN (4828:5346:5880)(5116:5607:6106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a767_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2350:2528:2712)(2465:2623:2787))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a767_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1690:1842:1996)(1765:1909:2056))
          (PORT EN (1861:2116:2378)(1933:2170:2415))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a768_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2411:2613:2820)(2527:2704:2883))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a768_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1472:1593:1717)(1496:1595:1698))
          (PORT EN (2489:2759:3036)(2627:2880:3137))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a769_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2627:2824:3026)(2764:2946:3134))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a769_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1573:1705:1839)(1590:1708:1828))
          (PORT EN (3825:4231:4649)(4090:4472:4862))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a770_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2238:2462:2691)(2308:2501:2699))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a770_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1443:1532:1623)(1478:1554:1632))
          (PORT EN (2725:2993:3269)(2823:3065:3314))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a771_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2031:2227:2427)(2086:2262:2442))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a771_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1693:1837:1984)(1755:1885:2017))
          (PORT EN (2023:2250:2485)(2096:2306:2520))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x115y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a772_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3324:3624:3931)(3477:3760:4050))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a772_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1852:1990:2131)(1891:2015:2142))
          (PORT EN (1682:1867:2057)(1757:1943:2133))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a773_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2950:3193:3443)(3063:3287:3516))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a773_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1712:1858:2004)(1788:1921:2058))
          (PORT EN (1986:2218:2454)(2096:2325:2558))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a774_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3421:3690:3964)(3623:3868:4120))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a774_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1553:1673:1794)(1596:1692:1792))
          (PORT EN (1568:1754:1944)(1621:1799:1982))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3006:3247:3496)(3127:3338:3554))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a775_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1557:1673:1791)(1601:1699:1801))
          (PORT EN (1487:1652:1823)(1511:1665:1823))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a776_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3165:3423:3686)(3339:3582:3830))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a776_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1474:1567:1661)(1519:1594:1672))
          (PORT EN (2015:2218:2425)(2123:2324:2533))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a777_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2724:2964:3212)(2838:3067:3303))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a777_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1402:1528:1655)(1434:1558:1683))
          (PORT EN (1101:1243:1388)(1097:1231:1367))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a778_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2981:3231:3484)(3113:3335:3564))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a778_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1639:1782:1927)(1710:1838:1970))
          (PORT EN (1964:2168:2377)(2010:2202:2400))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a779_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2794:3024:3257)(2960:3177:3397))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a779_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1858:2012:2170)(1901:2035:2175))
          (PORT EN (1599:1787:1978)(1643:1815:1990))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a780_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1720:1889:2061)(1760:1902:2045))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a780_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2226:2447:2671)(2282:2505:2729))
          (PORT EN (2100:2308:2522)(2179:2372:2569))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1769:1983:2200)(1848:2062:2280))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a781_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1470:1568:1667)(1494:1581:1671))
          (PORT EN (1985:2212:2443)(2039:2245:2456))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a782_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3336:3634:3940)(3498:3780:4069))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a782_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1340:1431:1523)(1373:1450:1531))
          (PORT EN (3042:3348:3665)(3163:3449:3741))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2677:2878:3086)(2805:2987:3177))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a783_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1375:1461:1547)(1422:1495:1570))
          (PORT EN (2218:2433:2655)(2290:2491:2697))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a784_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2448:2628:2810)(2567:2725:2887))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a784_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1725:1868:2014)(1805:1939:2077))
          (PORT EN (1687:1882:2085)(1670:1843:2021))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a785_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3226:3485:3753)(3399:3641:3891))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a785_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1962:2105:2250)(2005:2133:2265))
          (PORT EN (1997:2226:2461)(2045:2263:2485))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x120y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a786_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3364:3647:3935)(3561:3831:4107))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a786_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1798:1935:2073)(1883:2008:2134))
          (PORT EN (1144:1270:1399)(1165:1284:1406))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a787_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2840:3085:3336)(2971:3202:3439))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a787_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1937:2098:2261)(1975:2121:2272))
          (PORT EN (2168:2416:2675)(2234:2467:2706))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a788_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3165:3439:3717)(3316:3565:3822))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a788_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1833:1975:2119)(1878:2001:2129))
          (PORT EN (2489:2773:3063)(2623:2893:3165))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a789_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2630:2833:3040)(2746:2924:3108))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a789_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2036:2179:2325)(2081:2205:2332))
          (PORT EN (2387:2640:2900)(2467:2699:2933))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a790_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2741:3090:3445)(2933:3306:3684))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a790_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2191:2359:2532)(2248:2398:2554))
          (PORT EN (2361:2627:2899)(2454:2705:2966))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a791_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1667:1844:2024)(1718:1881:2044))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a791_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1706:1862:2021)(1781:1928:2077))
          (PORT EN (2710:3019:3337)(2831:3130:3434))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a792_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3123:3392:3668)(3265:3522:3787))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a792_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1468:1586:1706)(1509:1604:1703))
          (PORT EN (3187:3525:3872)(3362:3692:4030))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a793_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2961:3211:3468)(3111:3341:3578))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a793_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1417:1508:1601)(1458:1537:1618))
          (PORT EN (3179:3457:3746)(3327:3598:3875))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a794_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2800:3018:3240)(2939:3137:3340))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a794_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1656:1777:1900)(1696:1794:1895))
          (PORT EN (922:1039:1159)(922:1027:1135))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a795_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2990:3227:3471)(3113:3322:3535))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a795_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1375:1470:1567)(1420:1503:1587))
          (PORT EN (3320:3635:3957)(3431:3731:4037))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a796_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3605:3928:4259)(3778:4086:4399))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a796_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2132:2291:2453)(2224:2370:2520))
          (PORT EN (1379:1544:1712)(1415:1581:1749))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a797_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2840:3085:3338)(2952:3174:3401))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a797_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1566:1696:1830)(1602:1714:1830))
          (PORT EN (1435:1604:1777)(1464:1625:1790))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a798_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2271:2455:2644)(2361:2521:2685))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a798_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1211:1302:1395)(1240:1315:1394))
          (PORT EN (2430:2706:2988)(2526:2786:3052))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a799_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2447:2621:2799)(2563:2718:2879))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a799_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1779:1919:2064)(1841:1968:2099))
          (PORT EN (1301:1443:1586)(1350:1490:1633))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a800_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1598:1730:1864)(1646:1760:1878))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a800_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2278:2440:2606)(2331:2468:2611))
          (PORT EN (2259:2503:2753)(2382:2617:2857))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a801_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1981:2207:2436)(2086:2323:2563))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a801_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1421:1526:1633)(1440:1535:1633))
          (PORT EN (2632:2915:3205)(2742:3014:3293))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a802_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3708:4050:4398)(3894:4207:4524))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a802_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1730:1872:2015)(1804:1935:2069))
          (PORT EN (2094:2323:2556)(2203:2417:2633))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a803_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3149:3418:3694)(3292:3545:3803))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a803_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1556:1671:1789)(1598:1696:1797))
          (PORT EN (2762:3062:3369)(2896:3180:3469))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a804_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3289:3558:3830)(3480:3733:3990))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a804_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1501:1620:1741)(1533:1630:1729))
          (PORT EN (2399:2654:2914)(2492:2724:2959))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a805_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3000:3252:3509)(3142:3371:3605))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a805_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1982:2119:2260)(2025:2149:2276))
          (PORT EN (2076:2341:2611)(2186:2437:2690))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a806_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3066:3324:3588)(3228:3464:3705))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a806_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2150:2321:2495)(2205:2365:2529))
          (PORT EN (1025:1131:1240)(1048:1148:1251))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a807_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3198:3491:3792)(3348:3624:3907))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a807_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1731:1907:2085)(1804:1979:2158))
          (PORT EN (2373:2580:2792)(2466:2660:2858))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a808_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2738:2939:3146)(2851:3034:3222))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a808_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1842:1993:2149)(1886:2018:2156))
          (PORT EN (1932:2108:2290)(1959:2117:2279))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a809_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3063:3325:3594)(3204:3451:3703))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a809_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1893:2080:2270)(1932:2115:2301))
          (PORT EN (1315:1440:1567)(1378:1501:1625))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a810_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2332:2535:2739)(2411:2589:2772))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a810_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2297:2459:2627)(2361:2510:2663))
          (PORT EN (1983:2195:2413)(2024:2220:2420))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a811_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2137:2398:2663)(2254:2523:2798))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a811_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1775:1925:2078)(1849:1993:2140))
          (PORT EN (2135:2347:2566)(2272:2492:2717))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a812_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3523:3824:4133)(3688:3968:4255))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a812_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1317:1405:1494)(1354:1429:1507))
          (PORT EN (1982:2211:2447)(2032:2251:2475))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a813_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2825:3054:3288)(2958:3165:3378))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a813_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1522:1617)(1469:1550:1633))
          (PORT EN (1897:2130:2366)(1949:2170:2393))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a814_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2834:3070:3308)(2958:3169:3385))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a814_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1792:1938:2086)(1868:2002:2139))
          (PORT EN (1508:1704:1905)(1541:1729:1922))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a815_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3064:3304:3549)(3234:3456:3683))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a815_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1875:2019:2167)(1915:2040:2168))
          (PORT EN (1261:1428:1599)(1303:1469:1638))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a816_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2721:2942:3169)(2838:3040:3249))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a816_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1443:1532:1623)(1478:1554:1632))
          (PORT EN (1420:1592:1767)(1467:1631:1796))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a817_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3193:3491:3795)(3350:3629:3914))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a817_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1858:2012:2170)(1901:2035:2175))
          (PORT EN (1136:1272:1411)(1176:1313:1452))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a818_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2626:2837:3052)(2761:2955:3152))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a818_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1607:1736:1868)(1636:1742:1849))
          (PORT EN (2343:2612:2887)(2454:2720:2993))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a819_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2745:2946:3153)(2842:3016:3194))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a819_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1427:1533:1640)(1446:1542:1640))
          (PORT EN (1937:2154:2376)(2026:2248:2473))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a820_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1796:1956:2118)(1856:2000:2147))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a820_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2304:2479:2656)(2352:2512:2676))
          (PORT EN (2104:2356:2612)(2163:2404:2649))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a821_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1645:1815:1990)(1695:1853:2012))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a821_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1915:2064:2215)(1961:2098:2238))
          (PORT EN (2157:2366:2579)(2207:2388:2576))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a822_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2943:3187:3438)(3070:3300:3537))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a822_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1659:1796:1936)(1722:1847:1977))
          (PORT EN (1996:2208:2427)(2071:2275:2487))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a823_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2836:3064:3296)(2973:3180:3393))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a823_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1647:1773:1902)(1669:1781:1894))
          (PORT EN (2484:2757:3035)(2558:2809:3068))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a824_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3291:3568:3848)(3460:3708:3960))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a824_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1927:2069:2216)(1971:2097:2225))
          (PORT EN (1942:2157:2377)(2012:2220:2433))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a825_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2967:3214:3468)(3106:3330:3562))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a825_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1442:1528:1615)(1488:1564:1641))
          (PORT EN (1934:2148:2366)(1958:2160:2368))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a826_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3552:3831:4117)(3763:4028:4297))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a826_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1717:1824:1933)(1773:1869:1967))
          (PORT EN (1806:2029:2257)(1913:2132:2355))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a827_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3013:3287:3567)(3146:3397:3654))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a827_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1337:1440:1545)(1379:1473:1568))
          (PORT EN (1221:1380:1542)(1234:1387:1543))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a828_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2446:2657:2870)(2557:2737:2921))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a828_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1921:2068:2219)(1959:2088:2222))
          (PORT EN (3277:3610:3950)(3441:3767:4099))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a829_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3133:3383:3641)(3271:3501:3736))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a829_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1950:2112:2276)(1983:2127:2275))
          (PORT EN (1992:2179:2372)(2075:2257:2445))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a830_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1618:1822:2029)(1673:1884:2097))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a830_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2093:2269:2447)(2181:2344:2511))
          (PORT EN (2021:2222:2426)(2118:2312:2509))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a831_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1697:1871:2049)(1755:1921:2090))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a831_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1732:1881:2033)(1806:1948:2094))
          (PORT EN (3220:3557:3901)(3384:3716:4055))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a832_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2954:3199:3451)(3090:3320:3557))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a832_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1847:1989:2135)(1885:2010:2138))
          (PORT EN (1675:1853:2036)(1745:1914:2086))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a833_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2998:3251:3508)(3146:3379:3617))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a833_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1391:1479:1568)(1425:1501:1579))
          (PORT EN (1362:1520:1682)(1398:1539:1683))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a834_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3110:3355:3602)(3285:3511:3741))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a834_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1389:1484:1580)(1426:1510:1597))
          (PORT EN (1536:1722:1913)(1574:1738:1905))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a835_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2624:2823:3026)(2752:2934:3119))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a835_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1892:2036:2182)(1941:2066:2195))
          (PORT EN (1179:1318:1460)(1217:1355:1496))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a836_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3967:4337:4715)(4195:4547:4906))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a836_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2322:2477:2635)(2390:2527:2668))
          (PORT EN (978:1090:1206)(973:1071:1173))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a837_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3119:3360:3606)(3260:3486:3716))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a837_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1741:1888:2038)(1821:1958:2099))
          (PORT EN (566:640:717)(535:596:660))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x131y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a838_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2659:2893:3128)(2817:3034:3255))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a838_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1333:1426:1520)(1356:1433:1512))
          (PORT EN (1902:2119:2344)(2001:2216:2438))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a839_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2629:2857:3092)(2749:2956:3168))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a839_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1356:1449:1544)(1379:1456:1534))
          (PORT EN (2717:3059:3410)(2852:3184:3522))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a840_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2727:3051:3382)(2824:3154:3490))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a840_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2402:2611:2827)(2501:2696:2898))
          (PORT EN (2492:2740:2995)(2568:2808:3053))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a841_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1542:1695:1851)(1589:1731:1874))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a841_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1773:1916:2063)(1803:1926:2054))
          (PORT EN (2274:2541:2816)(2388:2647:2910))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a842_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3140:3406:3677)(3281:3526:3776))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a842_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1328:1415:1504)(1361:1435:1513))
          (PORT EN (4010:4397:4795)(4236:4606:4985))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a843_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2872:3113:3360)(3012:3231:3455))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a843_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1485:1647:1811)(1507:1667:1831))
          (PORT EN (5272:5752:6249)(5554:6013:6482))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x120y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a844_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2465:2644:2825)(2574:2733:2896))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a844_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1463:1555:1648)(1481:1561:1642))
          (PORT EN (3761:4131:4513)(3908:4257:4612))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a845_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3520:3819:4128)(3743:4033:4331))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a845_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1828:1973:2120)(1907:2039:2173))
          (PORT EN (3261:3579:3904)(3428:3733:4044))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a846_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3030:3281:3535)(3177:3405:3637))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a846_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2063:2223:2387)(2140:2284:2430))
          (PORT EN (1274:1444:1618)(1253:1389:1530))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a847_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2592:2802:3019)(2713:2910:3113))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a847_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1672:1848:2028)(1750:1930:2111))
          (PORT EN (3724:4108:4502)(3881:4242:4611))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a848_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3178:3456:3739)(3332:3590:3854))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a848_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1369:1462:1557)(1397:1476:1557))
          (PORT EN (3592:3975:4369)(3730:4092:4462))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a849_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2774:3049:3329)(2901:3147:3398))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a849_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1888:2072:2260)(1930:2112:2296))
          (PORT EN (2501:2793:3091)(2598:2873:3152))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a850_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1928:2115:2304)(2013:2183:2356))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a850_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1962:2106:2253)(2010:2130:2256))
          (PORT EN (2899:3220:3551)(3007:3306:3614))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a851_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2045:2246:2452)(2116:2305:2498))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a851_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1834:1982:2132)(1880:2011:2147))
          (PORT EN (1996:2203:2415)(2068:2258:2454))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a852_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2775:2976:3183)(2875:3043:3217))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a852_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1818:1961:2107)(1849:1969:2092))
          (PORT EN (1504:1663:1824)(1545:1695:1848))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a853_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2507:2684:2868)(2620:2777:2940))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a853_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1394:1483:1574)(1436:1519:1603))
          (PORT EN (1487:1643:1803)(1549:1696:1845))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a854_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2621:2833:3049)(2738:2919:3104))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a854_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1930:2070:2214)(1974:2099:2227))
          (PORT EN (912:1013:1118)(921:1015:1110))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a855_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3164:3423:3690)(3309:3544:3783))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a855_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1876:2017:2161)(1926:2049:2176))
          (PORT EN (901:1023:1146)(889:994:1103))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a856_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2743:2935:3132)(2869:3040:3214))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a856_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2486:2661:2839)(2556:2715:2877))
          (PORT EN (1309:1465:1621)(1358:1495:1635))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a857_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2835:3077:3326)(2970:3197:3432))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a857_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1688:1834:1982)(1770:1909:2050))
          (PORT EN (1411:1588:1768)(1423:1582:1748))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a858_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2971:3225:3482)(3107:3338:3576))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a858_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1641:1786:1933)(1713:1842:1976))
          (PORT EN (1796:1979:2167)(1879:2041:2209))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a859_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3108:3354:3608)(3238:3465:3695))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a859_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1691:1863:2037)(1773:1946:2121))
          (PORT EN (2106:2342:2585)(2190:2401:2618))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a860_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1769:1925:2083)(1828:1969:2114))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a860_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2037:2197:2360)(2118:2259:2405))
          (PORT EN (1669:1831:1995)(1741:1886:2033))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a861_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2092:2351:2613)(2217:2482:2751))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a861_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1745:1903:2063)(1809:1957:2109))
          (PORT EN (2117:2318:2523)(2215:2392:2574))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a862_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3189:3439:3695)(3322:3549:3781))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a862_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1509:1624:1740)(1547:1643:1740))
          (PORT EN (1956:2158:2364)(1970:2137:2312))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a863_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2634:2833:3037)(2764:2946:3135))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a863_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1598:1702:1809)(1659:1750:1843))
          (PORT EN (2211:2450:2696)(2279:2505:2734))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a864_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2633:2852:3076)(2745:2939:3139))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a864_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1796:1987:2182)(1819:2005:2194))
          (PORT EN (1668:1860:2057)(1726:1896:2070))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a865_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3130:3429:3734)(3256:3538:3828))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a865_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1730:1874:2020)(1796:1925:2058))
          (PORT EN (2010:2227:2451)(2051:2255:2463))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a866_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3022:3261:3505)(3181:3405:3630))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a866_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2163:2331:2503)(2221:2369:2522))
          (PORT EN (2642:2941:3245)(2699:2961:3234))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a867_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3018:3292:3573)(3153:3404:3661))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a867_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1574:1703:1835)(1609:1722:1838))
          (PORT EN (4540:5058:5590)(4689:5162:5650))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a868_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2237:2433:2635)(2322:2505:2692))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a868_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1053:1128)(979:1043:1108))
          (PORT EN (2700:3036:3379)(2730:3026:3332))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a869_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2627:2860:3100)(2747:2958:3175))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a869_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1927:2082:2239)(1965:2108:2255))
          (PORT EN (2108:2384:2667)(2110:2355:2608))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a870_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2729:2985:3242)(2848:3089:3336))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a870_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2244:2410:2582)(2310:2462:2619))
          (PORT EN (2654:2983:3318)(2712:3007:3308))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a871_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1967:2172:2381)(2048:2239:2436))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a871_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1882:2035:2193)(1920:2059:2202))
          (PORT EN (2427:2727:3034)(2486:2757:3034))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a872_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2965:3192:3425)(3081:3277:3479))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a872_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1363:1456:1551)(1394:1472:1552))
          (PORT EN (1788:1981:2180)(1877:2069:2267))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a873_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3002:3253:3510)(3158:3392:3634))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a873_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1826:1971:2118)(1900:2031:2165))
          (PORT EN (2185:2433:2687)(2264:2503:2749))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a874_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2353:2531:2712)(2461:2618:2777))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a874_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1770:1949:2133)(1796:1979:2165))
          (PORT EN (1887:2105:2328)(2009:2227:2451))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a875_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2848:3060:3279)(2980:3168:3362))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a875_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1889:2029:2172)(1939:2062:2189))
          (PORT EN (1536:1706:1881)(1607:1771:1941))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a876_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2852:3078:3307)(2994:3195:3400))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a876_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1664:1784:1905)(1703:1802:1903))
          (PORT EN (1550:1762:1981)(1579:1779:1984))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x124y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a877_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2879:3141:3410)(3019:3274:3536))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a877_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1482:1612:1743)(1518:1633:1750))
          (PORT EN (1545:1738:1935)(1568:1749:1935))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a878_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2992:3244:3500)(3126:3355:3590))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a878_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1781:1922:2066)(1818:1941:2067))
          (PORT EN (2253:2497:2749)(2331:2551:2774))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x124y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a879_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2583:2832:3085)(2694:2912:3134))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a879_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1689:1873:2058)(1755:1944:2135))
          (PORT EN (1764:1962:2162)(1819:2007:2200))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a880_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1787:2025:2268)(1853:2093:2338))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a880_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1400:1526:1652)(1430:1552:1676))
          (PORT EN (2511:2770:3034)(2582:2803:3030))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a881_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2262:2532:2806)(2338:2595:2858))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a881_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1400:1526:1652)(1430:1552:1676))
          (PORT EN (1969:2137:2309)(2010:2158:2309))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a882_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2739:2963:3193)(2847:3057:3269))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a882_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1730:1872:2015)(1804:1935:2069))
          (PORT EN (3170:3508:3851)(3394:3718:4045))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a883_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2788:3011:3239)(2947:3156:3371))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a883_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1470:1568:1667)(1494:1581:1671))
          (PORT EN (1464:1627:1794)(1524:1681:1841))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a884_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3387:3652:3922)(3578:3820:4068))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a884_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1729:1872:2018)(1804:1936:2071))
          (PORT EN (3419:3798:4184)(3673:4050:4430))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a885_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3113:3409:3711)(3251:3531:3819))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a885_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1813:1954:2098)(1883:2015:2149))
          (PORT EN (2124:2376:2632)(2218:2471:2727))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a886_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3087:3338:3593)(3274:3513:3758))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a886_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1521:1613)(1467:1543:1621))
          (PORT EN (2539:2813:3092)(2694:2962:3233))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a887_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2500:2698:2903)(2639:2821:3010))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a887_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1452:1571:1693)(1479:1577:1676))
          (PORT EN (1539:1732:1929)(1546:1722:1902))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a888_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3028:3276:3530)(3164:3395:3629))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a888_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1694:1838:1985)(1763:1895:2030))
          (PORT EN (2835:3123:3415)(2965:3233:3508))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a889_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2941:3225:3515)(3095:3360:3632))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a889_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1886:2047:2211)(1908:2050:2196))
          (PORT EN (1938:2176:2418)(2000:2217:2437))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a890_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2528:2816:3111)(2636:2935:3239))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a890_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2295:2470:2648)(2357:2511:2667))
          (PORT EN (2566:2839:3118)(2624:2879:3142))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x124y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a891_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2005:2235:2470)(2109:2347:2589))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a891_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1540:1667:1795)(1570:1680:1793))
          (PORT EN (1957:2188:2424)(2023:2245:2471))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a892_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3212:3459:3711)(3355:3580:3809))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a892_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1346:1438:1533)(1386:1464:1545))
          (PORT EN (3428:3754:4089)(3608:3914:4229))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a893_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2622:2823:3028)(2740:2917:3099))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a893_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1791:1933:2077)(1863:1993:2125))
          (PORT EN (1914:2164:2420)(1928:2147:2373))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a894_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2651:2863:3077)(2756:2940:3128))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a894_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1998:2138:2282)(2035:2160:2288))
          (PORT EN (1691:1930:2171)(1667:1858:2055))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a895_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3366:3644:3932)(3567:3832:4105))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a895_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1516:1609:1703)(1544:1622:1702))
          (PORT EN (2030:2292:2560)(2028:2255:2486))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a896_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2451:2632:2816)(2554:2717:2882))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a896_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1741:1888:2038)(1824:1962:2104))
          (PORT EN (1134:1270:1411)(1137:1268:1401))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a897_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2329:2510:2698)(2444:2605:2772))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a897_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1607:1747:1891)(1684:1816:1948))
          (PORT EN (1501:1691:1882)(1574:1754:1938))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a898_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2564:2814:3072)(2666:2905:3148))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a898_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1534:1676:1821)(1593:1725:1859))
          (PORT EN (2840:3129:3425)(2934:3207:3486))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a899_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2369:2541:2717)(2475:2628:2787))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a899_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1811:1954:2099)(1870:2000:2132))
          (PORT EN (2386:2629:2879)(2461:2682:2907))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a900_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2815:3093:3376)(2977:3247:3523))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a900_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2448:2633:2822)(2535:2707:2881))
          (PORT EN (2491:2730:2977)(2607:2837:3070))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a901_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2266:2548:2834)(2413:2705:3001))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a901_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1869:2017:2170)(1909:2045:2184))
          (PORT EN (2527:2795:3071)(2588:2833:3081))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a902_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3132:3380:3634)(3282:3501:3728))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a902_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1531:1646:1761)(1571:1673:1775))
          (PORT EN (3747:4129:4525)(3907:4264:4630))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a903_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2990:3239:3492)(3148:3380:3617))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a903_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1825:1968:2113)(1898:2027:2159))
          (PORT EN (2880:3154:3436)(3029:3280:3537))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a904_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2806:3043:3284)(2933:3142:3355))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a904_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1455:1543:1633)(1501:1579:1658))
          (PORT EN (2919:3233:3554)(3003:3287:3577))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a905_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3523:3827:4141)(3712:4000:4292))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a905_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1464:1555:1648)(1482:1558:1635))
          (PORT EN (1795:1987:2183)(1847:2023:2204))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a906_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3216:3491:3771)(3376:3634:3893))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a906_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1716:1836:1958)(1764:1870:1978))
          (PORT EN (3295:3611:3938)(3441:3735:4034))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a907_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2489:2694:2904)(2627:2816:3009))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a907_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1477:1595:1716)(1501:1601:1701))
          (PORT EN (1972:2187:2410)(2064:2271:2485))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a908_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2424:2649:2880)(2520:2734:2951))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a908_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1221:1321:1422)(1208:1292:1378))
          (PORT EN (4371:4804:5248)(4627:5034:5450))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a909_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2551:2747:2948)(2680:2861:3048))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a909_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1830:2014:2202)(1860:2040:2223))
          (PORT EN (5375:5917:6472)(5637:6129:6631))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a910_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2421:2667:2918)(2496:2704:2919))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a910_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1644:1770:1898)(1661:1768:1877))
          (PORT EN (4194:4596:5008)(4440:4823:5212))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a911_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2229:2455:2685)(2327:2542:2762))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a911_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1863:2019:2178)(1897:2035:2176))
          (PORT EN (3279:3595:3917)(3462:3766:4076))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a912_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2928:3149:3375)(3036:3224:3415))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a912_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1885:2028:2173)(1929:2056:2188))
          (PORT EN (1676:1869:2065)(1740:1923:2107))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a913_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2987:3236:3489)(3146:3377:3614))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a913_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1638:1772:1907)(1666:1781:1899))
          (PORT EN (1463:1620:1780)(1508:1657:1808))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a914_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3296:3573:3853)(3467:3717:3970))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a914_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1747:1886:2027)(1817:1945:2075))
          (PORT EN (1786:1991:2201)(1869:2071:2277))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a915_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2959:3234:3515)(3072:3328:3591))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a915_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1907:2047:2190)(1953:2076:2204))
          (PORT EN (1657:1825:1997)(1700:1856:2016))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a916_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2847:3063:3283)(2985:3182:3380))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a916_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1855:2000:2148)(1907:2032:2160))
          (PORT EN (1236:1374:1512)(1267:1399:1532))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a917_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2823:3070:3323)(2946:3171:3403))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a917_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2040:2181:2324)(2085:2210:2338))
          (PORT EN (2285:2547:2816)(2404:2658:2916))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a918_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2052:2247:2443)(2136:2302:2472))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a918_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1173:1277:1383)(1179:1264:1352))
          (PORT EN (2662:2965:3275)(2746:3024:3305))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a919_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2360:2542:2727)(2470:2630:2793))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a919_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1792:1941:2093)(1856:1995:2138))
          (PORT EN (1636:1820:2007)(1733:1915:2100))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a920_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2116:2405:2697)(2197:2487:2781))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a920_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1357:1492:1628)(1385:1522:1659))
          (PORT EN (1740:1925:2111)(1799:1975:2153))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a921_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1801:2025:2251)(1851:2070:2294))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a921_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1357:1492:1628)(1385:1522:1659))
          (PORT EN (1740:1925:2111)(1799:1975:2153))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a922_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3162:3446:3737)(3337:3610:3889))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a922_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1847:1989:2135)(1885:2009:2137))
          (PORT EN (2317:2542:2775)(2404:2623:2845))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a923_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2617:2830:3046)(2760:2961:3166))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a923_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1517:1639:1762)(1548:1647:1748))
          (PORT EN (2248:2476:2711)(2313:2523:2739))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a924_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3065:3306:3550)(3235:3462:3695))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a924_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1979:2115:2257)(2022:2145:2271))
          (PORT EN (2441:2708:2982)(2554:2810:3072))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a925_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2911:3173:3444)(3077:3334:3597))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a925_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1321:1452:1584)(1344:1480:1618))
          (PORT EN (2019:2250:2488)(2092:2319:2551))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a926_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2921:3185:3453)(3050:3280:3516))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a926_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1359:1489:1621)(1387:1518:1649))
          (PORT EN (1021:1148:1277)(996:1103:1213))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a927_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2640:2838:3042)(2768:2942:3122))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a927_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1742:1849:1958)(1785:1876:1969))
          (PORT EN (2369:2636:2909)(2431:2691:2956))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a928_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3370:3664:3962)(3501:3780:4064))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a928_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2314:2512:2715)(2393:2574:2759))
          (PORT EN (2171:2430:2693)(2252:2505:2762))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a929_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2725:2917:3115)(2858:3030:3207))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a929_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2046:2205:2369)(2129:2270:2416))
          (PORT EN (2340:2589:2842)(2445:2681:2921))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a930_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2129:2382:2640)(2225:2488:2755))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a930_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2022:2167:2315)(2053:2181:2312))
          (PORT EN (2189:2411:2642)(2326:2545:2769))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a931_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1582:1743:1905)(1635:1773:1916))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a931_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1059:1132:1207)(1052:1113:1177))
          (PORT EN (2019:2247:2482)(2129:2350:2574))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a932_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3020:3278:3540)(3174:3412:3655))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a932_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1764:1904:2048)(1793:1920:2048))
          (PORT EN (1942:2118:2295)(1983:2138:2300))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a933_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2864:3092:3326)(3000:3206:3418))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a933_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1372:1462:1553)(1416:1497:1579))
          (PORT EN (2421:2640:2863)(2485:2679:2882))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a934_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3022:3266:3514)(3202:3427:3659))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a934_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1641:1759:1878)(1682:1790:1900))
          (PORT EN (1401:1574:1753)(1395:1550:1710))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a935_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3844:4170:4508)(4056:4372:4691))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a935_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2043:2227:2414)(2129:2296:2466))
          (PORT EN (1766:1995:2226)(1831:2056:2285))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a936_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3026:3248:3477)(3143:3341:3543))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a936_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2222:2398:2575)(2337:2494:2655))
          (PORT EN (1585:1769:1958)(1630:1807:1989))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a937_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2902:3162:3426)(3038:3276:3520))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a937_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2156:2322:2493)(2207:2354:2502))
          (PORT EN (955:1078:1203)(982:1101:1223))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a938_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3041:3287:3536)(3173:3389:3611))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a938_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2040:2203:2370)(2127:2274:2424))
          (PORT EN (1601:1765:1933)(1624:1776:1932))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a939_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3068:3309:3557)(3240:3467:3700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a939_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2088:2250:2414)(2167:2312:2461))
          (PORT EN (2111:2388:2669)(2120:2370:2627))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a940_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1895:2087:2283)(1974:2148:2324))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a940_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1996:2132:2270)(2049:2171:2296))
          (PORT EN (1503:1663:1826)(1572:1726:1884))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a941_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2131:2385:2644)(2211:2456:2709))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a941_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1191:1282:1375)(1221:1296:1375))
          (PORT EN (1865:2049:2236)(1939:2104:2273))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a942_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2785:3021:3263)(2919:3136:3358))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a942_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1667:1806:1946)(1731:1858:1988))
          (PORT EN (2596:2821:3053)(2685:2898:3115))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a943_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2855:3084:3319)(2987:3192:3403))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a943_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1505:1623:1744)(1542:1640:1742))
          (PORT EN (1507:1658:1813)(1538:1667:1799))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a944_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3095:3340:3588)(3255:3485:3722))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a944_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1391:1479:1568)(1425:1501:1579))
          (PORT EN (1937:2124:2315)(2028:2200:2375))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2974:3212:3454)(3116:3328:3548))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a945_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1956:2130:2308)(2046:2212:2380))
          (PORT EN (1948:2175:2405)(2043:2263:2486))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a946_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3366:3642:3925)(3514:3772:4035))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a946_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1494:1587:1681)(1538:1613:1691))
          (PORT EN (895:1017:1141)(884:988:1096))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a947_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2744:2986:3234)(2886:3118:3354))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a947_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1874:2053:2234)(1907:2076:2248))
          (PORT EN (1120:1245:1373)(1151:1273:1397))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a948_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2764:2981:3202)(2862:3047:3239))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a948_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1599:1716:1834)(1634:1731:1830))
          (PORT EN (2177:2398:2625)(2254:2464:2679))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a949_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3094:3336:3585)(3252:3478:3711))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a949_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2293:2462:2636)(2357:2514:2674))
          (PORT EN (1727:1928:2134)(1755:1926:2105))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a950_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2459:2690:2923)(2546:2759:2977))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a950_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1599:1716:1834)(1634:1731:1830))
          (PORT EN (1684:1855:2030)(1762:1918:2081))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a951_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1957:2187:2422)(2026:2245:2472))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a951_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1128:1231:1334)(1137:1223:1311))
          (PORT EN (2026:2237:2453)(2127:2333:2544))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a952_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2779:3015:3257)(2913:3130:3353))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a952_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1844:1985:2128)(1881:2002:2128))
          (PORT EN (2030:2221:2418)(2128:2301:2477))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x124y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a953_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2606:2819:3035)(2741:2941:3145))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a953_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1914:2058:2204)(1958:2087:2220))
          (PORT EN (2926:3245:3572)(3084:3385:3693))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a954_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3092:3340:3595)(3268:3496:3731))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a954_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1412:1504:1598)(1445:1524:1605))
          (PORT EN (1254:1427:1600)(1273:1428:1587))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a955_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2532:2735:2943)(2651:2832:3018))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a955_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1783:1970:2161)(1808:1996:2188))
          (PORT EN (1822:2047:2276)(1901:2115:2334))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a956_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3004:3220:3440)(3150:3343:3537))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a956_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1618:1736:1855)(1662:1757:1856))
          (PORT EN (1301:1455:1613)(1327:1466:1609))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a957_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3264:3536:3816)(3442:3692:3949))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a957_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2075:2245:2419)(2173:2330:2490))
          (PORT EN (1876:2079:2290)(1935:2125:2319))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a958_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3115:3368:3625)(3250:3474:3705))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a958_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1962:2106:2253)(2010:2130:2256))
          (PORT EN (1378:1566:1757)(1378:1546:1718))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a959_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2871:3095:3323)(3013:3206:3404))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a959_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2329:2501:2678)(2387:2551:2718))
          (PORT EN (2008:2257:2510)(2112:2349:2589))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a960_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2098:2348:2605)(2190:2449:2713))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a960_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2011:2154:2301)(2043:2166:2294))
          (PORT EN (1812:2013:2220)(1892:2086:2283))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a961_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1562:1740:1922)(1617:1787:1958))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a961_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1533:1670:1811)(1601:1727:1857))
          (PORT EN (3071:3392:3722)(3207:3509:3815))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a962_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2675:2913:3158)(2807:3023:3247))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a962_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1370:1466:1563)(1397:1477:1557))
          (PORT EN (2294:2537:2788)(2396:2616:2840))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x124y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a963_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3238:3517:3804)(3415:3677:3947))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a963_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1378:1466:1556)(1425:1502:1581))
          (PORT EN (1666:1833:2005)(1702:1858:2018))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x115y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a964_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3231:3504:3785)(3403:3649:3905))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a964_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1561:1685:1813)(1592:1697:1806))
          (PORT EN (1539:1741:1949)(1517:1689:1864))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a965_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3147:3408:3673)(3309:3549:3797))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a965_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1553:1676:1802)(1584:1688:1795))
          (PORT EN (1537:1736:1940)(1514:1684:1858))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a966_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2903:3117:3335)(3054:3250:3449))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a966_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2145:2310:2481)(2205:2353:2506))
          (PORT EN (1651:1838:2031)(1691:1869:2052))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a967_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3383:3663:3952)(3551:3815:4088))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a967_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2045:2211:2382)(2145:2301:2460))
          (PORT EN (2665:2928:3196)(2798:3049:3310))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a968_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2902:3158:3420)(3006:3243:3483))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a968_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1620:1752:1888)(1638:1756:1875))
          (PORT EN (1669:1824:1983)(1708:1855:2007))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a969_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2941:3159:3385)(3093:3296:3503))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a969_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2058:2217:2380)(2139:2281:2429))
          (PORT EN (2064:2288:2516)(2201:2423:2651))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a970_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2330:2557:2787)(2459:2680:2908))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a970_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1932:2074:2219)(1980:2098:2221))
          (PORT EN (1812:2013:2218)(1902:2106:2316))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a971_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1801:1978:2157)(1877:2031:2188))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a971_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1254:1342:1432)(1259:1334:1413))
          (PORT EN (2710:2991:3279)(2885:3156:3428))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x124y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a972_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2811:3050:3295)(2956:3187:3423))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a972_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1317:1405:1494)(1354:1429:1507))
          (PORT EN (2794:3103:3416)(2932:3234:3541))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a973_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3031:3275:3527)(3196:3418:3646))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a973_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1691:1833:1975)(1766:1897:2031))
          (PORT EN (2178:2441:2708)(2304:2556:2812))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a974_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2854:3076:3302)(3013:3212:3417))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a974_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1707:1816:1926)(1764:1861:1959))
          (PORT EN (1729:1939:2151)(1759:1952:2150))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a975_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2597:2795:3001)(2727:2912:3102))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a975_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1982:2132:2285)(2028:2155:2287))
          (PORT EN (961:1089:1219)(962:1074:1187))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a976_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2847:3075:3309)(3009:3223:3442))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a976_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1929:2066:2207)(1973:2098:2226))
          (PORT EN (580:655:731)(557:618:681))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a977_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2700:2917:3140)(2812:3007:3203))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a977_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1404:1496:1591)(1436:1515:1596))
          (PORT EN (561:633:706)(537:595:656))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a978_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2888:3142:3403)(2993:3227:3466))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a978_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1794:1939:2087)(1852:1983:2118))
          (PORT EN (1516:1687:1860)(1522:1669:1819))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a979_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3185:3452:3726)(3350:3596:3848))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a979_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2262:2436:2616)(2324:2484:2650))
          (PORT EN (1751:1949:2153)(1803:1992:2183))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a980_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2903:3252:3610)(3034:3395:3762))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a980_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2173:2342:2516)(2229:2379:2533))
          (PORT EN (1875:2059:2247)(1876:2034:2194))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a981_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1870:2070:2273)(1942:2122:2308))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a981_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1005:1082:1160)(1008:1071:1136))
          (PORT EN (2249:2477:2708)(2355:2565:2780))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x135y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a982_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2947:3192:3442)(3139:3368:3605))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a982_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1280:1372:1466)(1312:1390:1471))
          (PORT EN (2127:2349:2574)(2210:2411:2615))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a983_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3411:3705:4007)(3616:3894:4180))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a983_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1913:2057:2203)(1956:2084:2216))
          (PORT EN (1457:1614:1776)(1482:1623:1767))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a984_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2612:2809:3009)(2730:2905:3084))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a984_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2392:2575:2764)(2443:2601:2762))
          (PORT EN (2323:2594:2870)(2439:2687:2943))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a985_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2692:2892:3099)(2827:3003:3185))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a985_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1971:2143:2317)(2052:2217:2386))
          (PORT EN (2427:2705:2988)(2553:2810:3071))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a986_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3437:3737:4046)(3627:3909:4199))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a986_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1885:2017:2154)(1925:2039:2153))
          (PORT EN (2481:2727:2978)(2628:2863:3106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a987_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3008:3241:3481)(3137:3347:3565))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a987_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1741:1859:1979)(1789:1892:1998))
          (PORT EN (2417:2658:2905)(2556:2785:3020))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a988_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2879:3124:3374)(3002:3227:3456))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a988_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1945:2089:2238)(1990:2117:2246))
          (PORT EN (1530:1691:1859)(1538:1679:1825))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a989_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2760:2983:3211)(2904:3106:3314))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a989_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1971:2174:2378)(2058:2261:2466))
          (PORT EN (2590:2853:3125)(2660:2902:3150))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a990_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1933:2110:2290)(2026:2189:2355))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a990_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1454:1544:1636)(1476:1551:1629))
          (PORT EN (2238:2478:2725)(2330:2558:2789))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a991_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2043:2266:2492)(2135:2343:2557))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a991_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1321:1445:1570)(1367:1482:1598))
          (PORT EN (3007:3303:3608)(3128:3409:3698))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a992_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2532:2730:2934)(2664:2840:3022))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a992_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1686:1832:1982)(1757:1890:2025))
          (PORT EN (2524:2810:3101)(2636:2925:3220))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a993_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3242:3522:3809)(3419:3682:3954))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a993_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1824:1962:2102)(1860:1986:2112))
          (PORT EN (1835:2041:2249)(1940:2145:2356))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a994_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (4049:4432:4821)(4318:4702:5093))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a994_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2101:2260:2423)(2157:2300:2446))
          (PORT EN (1998:2237:2482)(2026:2254:2489))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a995_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2844:3059:3280)(3003:3196:3395))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a995_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2132:2290:2452)(2221:2366:2516))
          (PORT EN (1830:2060:2297)(1903:2121:2347))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a996_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2741:2972:3209)(2856:3063:3272))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a996_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2064:2222:2384)(2147:2290:2436))
          (PORT EN (2642:2911:3184)(2787:3044:3312))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a997_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2804:3034:3270)(2945:3163:3384))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a997_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1436:1531:1628)(1473:1556:1641))
          (PORT EN (1848:2085:2328)(1923:2155:2392))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a998_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2924:3173:3428)(3048:3288:3532))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a998_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1901:2087:2276)(1941:2125:2312))
          (PORT EN (3691:4080:4477)(3819:4178:4548))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a999_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2829:3043:3264)(2975:3173:3376))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a999_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2199:2369:2543)(2255:2405:2559))
          (PORT EN (3632:3981:4341)(3799:4135:4483))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1000_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2398:2619:2846)(2524:2733:2947))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1000_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2316:2522:2732)(2401:2595:2795))
          (PORT EN (3370:3661:3961)(3549:3834:4130))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1001_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2305:2549:2797)(2454:2687:2924))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1001_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1482:1610:1740)(1493:1602:1713))
          (PORT EN (4513:4934:5367)(4712:5101:5503))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1002_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2043:2205:2372)(2130:2278:2430))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1002_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (957:1032:1109)(965:1030:1096))
          (PORT EN (2354:2587:2827)(2495:2715:2939))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1003_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2881:3107:3342)(3037:3251:3471))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1003_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1399:1486:1574)(1438:1515:1593))
          (PORT EN (1889:2076:2273)(1931:2111:2295))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1004_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2926:3148:3372)(3073:3277:3486))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1004_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1907:2047:2190)(1953:2076:2204))
          (PORT EN (1779:1977:2180)(1791:1964:2141))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1005_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3062:3302:3547)(3233:3454:3680))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1005_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1404:1496:1591)(1436:1515:1596))
          (PORT EN (1498:1678:1862)(1555:1731:1910))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x115y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1006_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3005:3265:3530)(3117:3342:3570))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1006_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2133:2287:2446)(2187:2323:2461))
          (PORT EN (1745:1952:2167)(1807:2007:2208))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1007_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2729:2973:3220)(2856:3082:3312))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1007_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1972:2117:2265)(2015:2144:2275))
          (PORT EN (1152:1280:1411)(1169:1291:1416))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1008_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3093:3322:3556)(3236:3440:3652))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1008_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2013:2173:2337)(2100:2244:2391))
          (PORT EN (2589:2877:3174)(2731:3006:3289))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1009_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2827:3046:3272)(2949:3140:3337))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1009_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1867:2003:2143)(1905:2019:2135))
          (PORT EN (1755:1934:2119)(1822:1980:2142))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1010_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1920:2111:2304)(1989:2162:2338))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1010_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1867:2003:2143)(1905:2019:2135))
          (PORT EN (1755:1934:2119)(1822:1980:2142))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1011_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1846:2052:2264)(1899:2092:2290))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1011_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2010:2190:2372)(2079:2244:2416))
          (PORT EN (2316:2573:2835)(2418:2650:2888))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1012_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2513:2725:2939)(2628:2808:2994))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1012_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1472:1593:1717)(1496:1595:1698))
          (PORT EN (2622:2917:3216)(2751:3024:3306))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1013_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2673:2878:3089)(2787:2965:3150))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1013_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1488:1607:1729)(1519:1624:1731))
          (PORT EN (3218:3546:3878)(3435:3749:4074))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3296:3583:3873)(3460:3723:3993))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1014_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1522:1617)(1469:1550:1633))
          (PORT EN (2010:2206:2406)(2042:2207:2376))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1015_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2869:3093:3325)(3018:3222:3432))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1015_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2199:2374:2553)(2251:2412:2576))
          (PORT EN (1920:2127:2337)(1972:2156:2343))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1016_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2726:2928:3134)(2869:3052:3240))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1016_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2242:2407:2577)(2305:2453:2606))
          (PORT EN (2022:2268:2521)(2078:2309:2549))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1017_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2788:3006:3230)(2937:3136:3340))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1017_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2151:2313:2480)(2201:2345:2492))
          (PORT EN (1407:1580:1758)(1425:1586:1753))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1018_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3244:3504:3768)(3392:3625:3865))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1018_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2025:2187:2353)(2112:2256:2404))
          (PORT EN (2599:2843:3091)(2688:2913:3142))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1019_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3015:3261:3515)(3151:3371:3598))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1019_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2097:2261:2430)(2199:2352:2510))
          (PORT EN (2377:2595:2819)(2512:2718:2927))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1020_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2045:2243:2444)(2099:2263:2432))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1020_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2242:2407:2577)(2305:2453:2606))
          (PORT EN (1859:2049:2245)(1922:2106:2296))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1021_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1730:1930:2135)(1813:2007:2204))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1021_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1445:1572:1701)(1454:1566:1681))
          (PORT EN (2199:2415:2634)(2278:2486:2699))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1022_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2249:2439:2634)(2352:2529:2711))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1022_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1541:1671:1805)(1554:1668:1787))
          (PORT EN (2205:2390:2581)(2232:2390:2550))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1023_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2670:2869:3075)(2805:2987:3176))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1023_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1409:1500:1593)(1451:1530:1610))
          (PORT EN (1965:2181:2402)(1980:2162:2349))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1024_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2875:3101:3330)(3027:3229:3437))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1024_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1593:1701:1812)(1642:1738:1837))
          (PORT EN (2483:2746:3015)(2600:2844:3094))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1025_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2647:2851:3059)(2759:2934:3114))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1025_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1883:2033:2187)(1923:2052:2184))
          (PORT EN (1437:1623:1813)(1398:1540:1683))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1026_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2553:2759:2970)(2653:2832:3013))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1026_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2133:2288:2449)(2187:2329:2476))
          (PORT EN (1800:2009:2220)(1898:2101:2309))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1027_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2862:3124:3393)(2998:3247:3502))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1027_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1765:1909:2057)(1842:1972:2104))
          (PORT EN (1169:1299:1432)(1201:1327:1455))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1028_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2818:3038:3267)(2968:3172:3378))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1028_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1664:1784:1905)(1703:1802:1903))
          (PORT EN (2074:2321:2575)(2085:2289:2497))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1029_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3006:3251:3504)(3141:3363:3590))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1029_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1731:1841:1953)(1770:1860:1952))
          (PORT EN (2162:2441:2722)(2146:2352:2565))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1030_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2205:2442:2681)(2282:2493:2706))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1030_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2032:2196:2364)(2132:2286:2443))
          (PORT EN (1978:2268:2562)(1990:2226:2469))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1031_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1983:2184:2387)(2085:2266:2450))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1031_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1173:1275:1379)(1176:1262:1348))
          (PORT EN (2380:2726:3075)(2384:2669:2960))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1032_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2231:2418:2610)(2344:2521:2702))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1032_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1189:1298:1408)(1188:1278:1369))
          (PORT EN (2304:2559:2820)(2363:2596:2833))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2592:2789:2991)(2727:2908:3095))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1033_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1971:2114:2259)(2007:2135:2264))
          (PORT EN (1698:1900:2107)(1723:1907:2092))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1034_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3516:3831:4151)(3718:4020:4328))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1034_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1386:1480:1575)(1429:1513:1597))
          (PORT EN (1692:1863:2039)(1757:1913:2074))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1035_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2766:2987:3216)(2926:3135:3350))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1035_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1565:1720:1877)(1593:1738:1887))
          (PORT EN (1728:1950:2174)(1793:2016:2243))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1036_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2842:3086:3337)(2956:3175:3399))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1036_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2232:2393:2558)(2289:2428:2570))
          (PORT EN (1564:1775:1990)(1596:1789:1985))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1037_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2721:2966:3214)(2845:3071:3300))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1037_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1785:1927:2072)(1858:1988:2120))
          (PORT EN (745:841:939)(748:836:926))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1038_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3022:3286:3556)(3177:3426:3679))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1038_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1820:2003:2189)(1852:2030:2212))
          (PORT EN (3189:3545:3907)(3286:3635:3988))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1039_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2840:3062:3288)(2995:3195:3401))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1039_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2258:2432:2612)(2323:2477:2637))
          (PORT EN (2295:2513:2738)(2344:2532:2725))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1040_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1742:1909:2077)(1797:1943:2091))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1040_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1662:1819:1977)(1707:1860:2014))
          (PORT EN (1597:1780:1967)(1625:1789:1957))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1041_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1928:2133:2341)(1977:2171:2368))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1041_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1514:1658:1806)(1577:1709:1843))
          (PORT EN (2817:3122:3433)(2879:3157:3439))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1042_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2579:2783:2992)(2699:2886:3075))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1042_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1824:1966:2111)(1851:1971:2096))
          (PORT EN (2180:2406:2637)(2260:2476:2696))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1043_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3430:3734:4046)(3627:3917:4215))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1043_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1957:2106:2258)(1995:2123:2254))
          (PORT EN (1714:1872:2035)(1758:1903:2053))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1044_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2950:3211:3475)(3086:3318:3556))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1044_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1866:1994:2126)(1921:2037:2154))
          (PORT EN (1755:1931:2111)(1853:2014:2180))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3334:3619:3908)(3522:3789:4065))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1045_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1871:2007:2149)(1913:2036:2162))
          (PORT EN (1814:2040:2272)(1866:2086:2311))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1046_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3522:3827:4137)(3746:4040:4341))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1046_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2025:2165:2306)(2074:2197:2322))
          (PORT EN (1789:2011:2238)(1856:2072:2292))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1047_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2552:2756:2964)(2674:2862:3055))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1047_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1575:1729:1885)(1604:1748:1894))
          (PORT EN (1120:1247:1379)(1143:1267:1394))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x115y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1048_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2873:3085:3300)(2985:3165:3350))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1048_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1741:1859:1979)(1789:1892:1998))
          (PORT EN (2338:2585:2838)(2407:2646:2888))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1049_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3112:3354:3603)(3279:3507:3741))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1049_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2079:2241:2406)(2183:2335:2490))
          (PORT EN (3213:3493:3780)(3385:3641:3901))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1050_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2447:2753:3065)(2553:2862:3178))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1050_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1972:2117:2265)(2015:2144:2275))
          (PORT EN (3175:3456:3744)(3329:3594:3864))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1051_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1918:2117:2319)(1988:2175:2365))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1051_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1549:1681:1817)(1567:1686:1810))
          (PORT EN (2622:2893:3168)(2730:2983:3242))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1052_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2636:2865:3099)(2769:2975:3185))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1052_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1053:1128)(979:1043:1108))
          (PORT EN (2210:2466:2728)(2322:2565:2812))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1053_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2528:2751:2978)(2646:2842:3043))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1053_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1923:2075:2230)(2009:2147:2290))
          (PORT EN (2151:2374:2605)(2211:2418:2631))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1054_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3863:4222:4587)(4106:4463:4826))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1054_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1903:2064:2228)(1989:2137:2286))
          (PORT EN (2231:2485:2746)(2327:2562:2802))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1055_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2425:2600:2782)(2539:2696:2858))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1055_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1737:1881:2029)(1804:1939:2077))
          (PORT EN (1434:1607:1785)(1446:1607:1772))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1056_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3801:4149:4506)(3994:4330:4672))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1056_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2244:2410:2582)(2310:2462:2619))
          (PORT EN (1808:2015:2227)(1859:2056:2257))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1057_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2348:2529:2714)(2452:2613:2778))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1057_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1842:1982:2124)(1919:2047:2178))
          (PORT EN (1241:1411:1585)(1270:1430:1592))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1058_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2738:2937:3139)(2832:3001:3174))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1058_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1471:1567:1665)(1489:1571:1655))
          (PORT EN (1762:1990:2225)(1775:1977:2186))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1059_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2926:3143:3368)(3080:3282:3488))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1059_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2275:2435:2600)(2327:2465:2607))
          (PORT EN (2573:2853:3139)(2669:2919:3174))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1060_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1972:2196:2424)(2056:2262:2469))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1060_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1361:1461:1562)(1398:1487:1579))
          (PORT EN (1990:2190:2395)(2050:2238:2428))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1061_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1697:1900:2106)(1779:1980:2184))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1061_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1373:1499:1627)(1412:1527:1646))
          (PORT EN (2354:2596:2843)(2439:2655:2876))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1062_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3294:3585:3882)(3534:3814:4103))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1062_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1628:1771:1915)(1684:1813:1945))
          (PORT EN (2317:2579:2846)(2435:2680:2929))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1063_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2908:3181:3458)(3061:3314:3572))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1063_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1945:2088:2233)(1985:2109:2236))
          (PORT EN (1769:1941:2120)(1805:1959:2117))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1064_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3415:3712:4017)(3612:3885:4168))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1064_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2089:2261:2437)(2178:2337:2500))
          (PORT EN (1792:2001:2213)(1837:2028:2223))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1065_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2604:2802:3007)(2738:2922:3112))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1065_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1949:2094:2240)(1994:2122:2252))
          (PORT EN (752:850:950)(728:806:886))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x120y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1066_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3374:3649:3932)(3528:3784:4046))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1066_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1816:1955:2097)(1899:2025:2154))
          (PORT EN (1825:2032:2247)(1873:2063:2258))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1067_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3153:3416:3686)(3349:3599:3855))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1067_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2185:2345:2508)(2254:2398:2548))
          (PORT EN (1966:2187:2412)(2050:2265:2487))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1068_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2734:2959:3189)(2838:3050:3266))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1068_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1402:1528:1655)(1434:1558:1683))
          (PORT EN (2421:2693:2972)(2516:2774:3037))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1069_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3199:3446:3700)(3327:3545:3769))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1069_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2300:2463:2630)(2364:2514:2668))
          (PORT EN (2137:2363:2594)(2219:2430:2645))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1070_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2736:3010:3289)(2880:3137:3399))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1070_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2407:2582:2761)(2489:2648:2809))
          (PORT EN (2279:2503:2734)(2408:2630:2858))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1071_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2135:2362:2594)(2225:2445:2669))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1071_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1344:1471:1599)(1386:1503:1622))
          (PORT EN (2339:2602:2871)(2467:2723:2983))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x145y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1072_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2441:2660:2886)(2546:2756:2969))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1072_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1094:1196:1301)(1098:1182:1268))
          (PORT EN (2278:2489:2706)(2376:2577:2783))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1073_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3308:3598:3896)(3477:3755:4038))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1073_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1741:1882:2027)(1812:1941:2074))
          (PORT EN (2247:2467:2695)(2361:2568:2779))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1074_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3202:3478:3759)(3362:3610:3867))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1074_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1443:1530:1619)(1487:1562:1639))
          (PORT EN (1812:2011:2217)(1815:1985:2162))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1075_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3059:3350:3647)(3182:3465:3755))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1075_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1864:2006:2150)(1939:2069:2200))
          (PORT EN (2220:2407:2600)(2318:2486:2659))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1076_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2753:2985:3222)(2874:3081:3290))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1076_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1474:1567:1661)(1519:1594:1672))
          (PORT EN (2347:2593:2847)(2439:2674:2914))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1077_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2887:3156:3430)(3029:3276:3531))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1077_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1779:1919:2064)(1841:1968:2099))
          (PORT EN (1968:2164:2366)(2031:2210:2394))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1078_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2382:2564:2750)(2450:2606:2765))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1078_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1471:1567:1665)(1489:1571:1655))
          (PORT EN (1303:1443:1587)(1328:1454:1585))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1079_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3229:3474:3727)(3353:3571:3795))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1079_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2291:2458:2629)(2362:2515:2674))
          (PORT EN (2114:2342:2576)(2180:2391:2606))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1080_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2112:2324:2538)(2215:2414:2616))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1080_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1474:1567:1661)(1519:1594:1672))
          (PORT EN (1206:1320:1438)(1229:1338:1450))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1081_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2135:2356:2580)(2260:2466:2675))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1081_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (996:1070:1147)(992:1057:1124))
          (PORT EN (1964:2182:2405)(2018:2229:2446))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1082_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2628:2865:3107)(2768:2981:3201))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1082_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1363:1455:1550)(1391:1470:1549))
          (PORT EN (2481:2757:3037)(2549:2801:3058))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1083_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2879:3092:3311)(3032:3228:3430))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1083_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1703:1848:1995)(1767:1897:2031))
          (PORT EN (2292:2539:2792)(2355:2582:2816))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1084_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3421:3729:4042)(3625:3910:4202))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1084_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2058:2248:2444)(2122:2292:2466))
          (PORT EN (2004:2223:2445)(2086:2293:2509))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1085_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2243:2425:2610)(2342:2510:2682))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1085_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1257:1362:1469)(1257:1343:1431))
          (PORT EN (3581:3986:4401)(3696:4065:4443))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1086_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2681:2916:3155)(2811:3033:3258))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1086_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1299:1397:1497)(1324:1407:1492))
          (PORT EN (1945:2207:2472)(2017:2259:2508))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1087_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2504:2706:2912)(2632:2816:3005))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1087_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1565:1720:1877)(1593:1738:1887))
          (PORT EN (919:1026:1137)(915:1020:1128))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1088_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2847:3088:3334)(2981:3203:3429))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1088_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1512:1672:1834)(1538:1693:1850))
          (PORT EN (1420:1566:1715)(1466:1610:1759))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1089_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2577:2775:2978)(2709:2883:3062))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1089_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2145:2326:2511)(2216:2377:2544))
          (PORT EN (2665:2968:3277)(2755:3039:3333))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1090_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1980:2181:2386)(2091:2280:2474))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1090_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1173:1275:1379)(1176:1262:1348))
          (PORT EN (2547:2818:3098)(2640:2893:3151))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1091_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2527:2789:3054)(2648:2898:3155))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1091_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1663:1809:1960)(1743:1878:2016))
          (PORT EN (2074:2285:2502)(2157:2348:2545))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1092_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2443:2653:2865)(2556:2736:2920))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1092_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1930:2080:2233)(1972:2111:2254))
          (PORT EN (2132:2373:2620)(2188:2405:2629))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1093_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3612:3940:4276)(3826:4142:4467))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1093_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1931:2085:2240)(2018:2158:2301))
          (PORT EN (2398:2584:2777)(2469:2637:2808))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1094_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3069:3309:3551)(3252:3473:3699))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1094_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1914:2050:2190)(1953:2078:2206))
          (PORT EN (2926:3216:3513)(3087:3361:3641))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1095_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2761:2953:3152)(2865:3026:3194))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1095_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1307:1402:1500)(1322:1403:1487))
          (PORT EN (2003:2230:2464)(2021:2223:2429))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1096_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2504:2708:2916)(2617:2803:2990))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1096_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1642:1797:1955)(1727:1875:2026))
          (PORT EN (3923:4311:4710)(4138:4505:4881))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1097_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2722:2968:3219)(2852:3075:3304))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1097_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1804:1951:2102)(1872:2006:2145))
          (PORT EN (3370:3733:4107)(3510:3855:4208))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1098_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3065:3333:3609)(3212:3468:3727))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1098_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1996:2132:2270)(2049:2171:2296))
          (PORT EN (2415:2685:2960)(2539:2792:3052))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1099_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2934:3182:3435)(3092:3321:3556))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1099_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1655:1811:1968)(1699:1850:2004))
          (PORT EN (5573:6199:6837)(5884:6469:7067))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1100_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1800:2000:2203)(1883:2068:2256))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1100_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1364:1466:1570)(1406:1495:1588))
          (PORT EN (4987:5576:6180)(5299:5866:6444))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1971:2175:2383)(2058:2247:2443))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1101_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1866:2017:2172)(1917:2055:2197))
          (PORT EN (3798:4217:4645)(4047:4454:4868))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1102_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2402:2606:2815)(2534:2722:2917))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1102_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1803:1950:2099)(1839:1966:2095))
          (PORT EN (2311:2541:2779)(2414:2636:2862))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2809:3047:3288)(2971:3200:3434))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1103_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1346:1438:1532)(1373:1449:1528))
          (PORT EN (2190:2430:2677)(2276:2512:2753))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1104_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2816:3067:3321)(2946:3177:3414))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1104_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1897:2046:2197)(1931:2065:2203))
          (PORT EN (1915:2124:2337)(1996:2206:2420))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1105_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2786:3031:3280)(2943:3179:3420))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1105_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1689:1831:1976)(1752:1886:2022))
          (PORT EN (2187:2423:2666)(2282:2520:2759))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1106_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2685:2914:3148)(2812:3025:3239))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1106_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1326:1428:1532)(1371:1463:1557))
          (PORT EN (1915:2130:2349)(2018:2232:2448))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2552:2776:3004)(2660:2857:3060))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1107_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1594:1726:1860)(1606:1724:1844))
          (PORT EN (1410:1584:1763)(1435:1600:1769))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1108_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3023:3283:3551)(3174:3421:3672))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1108_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1402:1528:1655)(1434:1558:1683))
          (PORT EN (2187:2429:2677)(2239:2464:2693))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2728:2955:3188)(2846:3051:3262))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1109_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1464:1555:1648)(1482:1558:1635))
          (PORT EN (1868:2105:2348)(1917:2135:2358))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1110_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1773:1958:2148)(1859:2034:2214))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1110_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1664:1807:1953)(1730:1860:1994))
          (PORT EN (1916:2131:2352)(1987:2197:2408))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2154:2381:2612)(2264:2479:2702))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1111_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1716:1867:2021)(1789:1932:2078))
          (PORT EN (2337:2591:2852)(2400:2631:2865))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2835:3075:3320)(2987:3217:3453))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1112_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1363:1456:1551)(1394:1472:1552))
          (PORT EN (1646:1804:1965)(1714:1863:2014))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2309:2483:2662)(2422:2577:2737))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1113_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1397:1491:1586)(1420:1498:1578))
          (PORT EN (1926:2131:2341)(2036:2233:2433))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1114_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2943:3180:3421)(3073:3281:3495))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1114_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1546:1662:1779)(1582:1686:1791))
          (PORT EN (2144:2396:2654)(2208:2442:2682))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2676:2889:3110)(2802:2991:3186))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1115_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1566:1713:1863)(1640:1772:1908))
          (PORT EN (1784:1963:2147)(1853:2021:2194))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1116_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2790:2997:3210)(2907:3093:3283))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1116_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1384:1486:1590)(1425:1514:1607))
          (PORT EN (2026:2224:2430)(2099:2287:2481))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2603:2841:3084)(2718:2940:3167))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1117_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1488:1582:1678)(1505:1584:1665))
          (PORT EN (1796:2008:2225)(1883:2086:2292))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1118_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3067:3379:3699)(3190:3479:3772))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1118_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1666:1847:2029)(1736:1923:2111))
          (PORT EN (1664:1843:2026)(1721:1895:2073))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1119_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3133:3405:3682)(3326:3591:3863))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1119_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1574:1703:1835)(1609:1722:1838))
          (PORT EN (1813:2017:2227)(1866:2060:2257))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1120_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2164:2405:2651)(2240:2461:2685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1120_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1858:2012:2170)(1901:2035:2175))
          (PORT EN (1668:1849:2036)(1748:1931:2116))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1824:1995:2168)(1862:2008:2158))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1121_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1760:1902:2048)(1793:1914:2038))
          (PORT EN (1835:2027:2224)(1869:2043:2221))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1122_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2838:3079:3325)(2991:3221:3456))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1122_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1364:1466:1570)(1406:1495:1588))
          (PORT EN (1982:2147:2315)(2020:2163:2309))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3004:3267:3534)(3188:3445:3707))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1123_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1931:2076:2225)(1968:2095:2227))
          (PORT EN (2578:2813:3052)(2678:2890:3106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1124_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2939:3172:3407)(3090:3303:3522))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1124_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1865:2004:2147)(1904:2023:2148))
          (PORT EN (1976:2140:2308)(2012:2154:2302))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2903:3141:3386)(3038:3257:3480))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1125_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1891:2033:2178)(1935:2061:2190))
          (PORT EN (1821:2007:2196)(1833:1990:2149))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x134y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2554:2786:3021)(2672:2879:3089))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1126_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1708:1851:1998)(1770:1900:2034))
          (PORT EN (1923:2120:2319)(1956:2129:2310))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2293:2487:2684)(2390:2567:2748))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1127_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1470:1568:1667)(1494:1581:1671))
          (PORT EN (2128:2395:2666)(2257:2519:2788))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1128_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2367:2552:2742)(2459:2629:2804))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1128_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1374:1472:1572)(1409:1498:1590))
          (PORT EN (3556:3840:4130)(3702:3953:4213))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3588:3905:4231)(3793:4093:4399))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1129_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2249:2419:2593)(2310:2464:2624))
          (PORT EN (1550:1748:1949)(1528:1687:1852))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1130_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1983:2171:2364)(2043:2210:2381))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1130_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1854:1997:2145)(1899:2025:2155))
          (PORT EN (1888:2087:2290)(1928:2104:2286))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2062:2274:2492)(2133:2325:2520))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1131_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1364:1466:1570)(1406:1495:1588))
          (PORT EN (1766:1964:2166)(1842:2026:2217))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1132_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2357:2536:2716)(2472:2629:2791))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1132_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1683:1825:1971)(1748:1877:2011))
          (PORT EN (1688:1874:2062)(1763:1935:2113))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1133_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3186:3463:3747)(3324:3583:3849))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1133_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1674:1821:1969)(1755:1888:2023))
          (PORT EN (3375:3648:3929)(3535:3794:4060))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1134_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2726:2932:3140)(2855:3041:3229))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1134_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1481:1596:1712)(1515:1612:1714))
          (PORT EN (2276:2530:2790)(2407:2644:2889))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x133y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2510:2712:2917)(2650:2831:3016))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1135_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1639:1782:1927)(1710:1838:1970))
          (PORT EN (1897:2091:2291)(1983:2158:2338))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1136_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2928:3159:3397)(3039:3245:3457))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1136_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1849:1996:2145)(1892:2023:2158))
          (PORT EN (1002:1124:1248)(1024:1146:1270))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2447:2660:2876)(2569:2770:2974))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1137_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1566:1696:1830)(1602:1714:1830))
          (PORT EN (1473:1630:1790)(1536:1695:1854))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1138_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2335:2543:2756)(2420:2615:2811))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1138_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1848:2022:2198)(1884:2051:2222))
          (PORT EN (1749:1926:2108)(1823:1993:2167))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3166:3409:3659)(3296:3514:3738))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1139_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1741:1859:1979)(1789:1892:1998))
          (PORT EN (2172:2398:2632)(2268:2488:2711))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1808:2000:2198)(1886:2063:2243))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1140_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1716:1867:2021)(1789:1932:2078))
          (PORT EN (1509:1672:1839)(1569:1723:1879))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2341:2605:2874)(2427:2675:2928))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1141_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1369:1462:1557)(1397:1476:1557))
          (PORT EN (2213:2439:2670)(2329:2555:2786))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1142_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3608:3942:4281)(3824:4147:4476))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1142_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1715:1861:2009)(1792:1925:2062))
          (PORT EN (2565:2819:3079)(2635:2864:3099))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2482:2684:2892)(2594:2770:2951))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1143_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1662:1805:1951)(1727:1855:1987))
          (PORT EN (2468:2733:3004)(2522:2764:3012))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2934:3165:3398)(3084:3295:3511))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1144_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1394:1483:1574)(1434:1511:1590))
          (PORT EN (2094:2310:2530)(2175:2370:2571))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2685:2940:3204)(2829:3079:3336))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1145_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1264:1353:1444)(1265:1341:1419))
          (PORT EN (2701:3009:3324)(2772:3055:3346))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1146_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2648:2878:3112)(2793:3006:3222))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1146_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1279:1374:1472)(1295:1376:1460))
          (PORT EN (2979:3335:3699)(3085:3409:3738))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1147_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2567:2805:3047)(2692:2910:3132))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1147_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1778:1932:2091)(1839:1987:2138))
          (PORT EN (1131:1273:1417)(1148:1276:1407))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1148_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2061:2222:2386)(2150:2293:2438))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1148_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1779:1919:2064)(1841:1968:2099))
          (PORT EN (1694:1922:2156)(1670:1853:2045))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3299:3604:3915)(3497:3776:4062))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1149_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1463:1555:1648)(1481:1561:1642))
          (PORT EN (2552:2808:3068)(2694:2932:3175))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1150_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2108:2349:2595)(2210:2438:2669))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1150_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1841:1986:2134)(1877:2005:2138))
          (PORT EN (2175:2451:2733)(2222:2468:2718))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2016:2225:2439)(2066:2249:2434))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1151_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1335:1428:1523)(1360:1439:1519))
          (PORT EN (1975:2192:2412)(2067:2271:2481))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1152_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2460:2665:2873)(2598:2785:2980))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1152_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1624:1763:1905)(1699:1827:1957))
          (PORT EN (2410:2673:2941)(2513:2772:3036))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3793:4146:4507)(4031:4374:4726))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1153_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2080:2246:2417)(2124:2271:2421))
          (PORT EN (1333:1467:1604)(1394:1527:1662))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3046:3308:3573)(3196:3433:3673))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1154_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1939:2076:2216)(1983:2106:2233))
          (PORT EN (1513:1661:1813)(1585:1730:1879))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x134y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2624:2851:3081)(2751:2952:3158))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1155_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1293:1383:1476)(1323:1401:1482))
          (PORT EN (2110:2335:2566)(2211:2435:2668))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1156_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2593:2817:3045)(2707:2909:3115))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1156_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1361:1461:1562)(1398:1487:1579))
          (PORT EN (1253:1421:1591)(1286:1445:1608))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2365:2570:2780)(2484:2674:2870))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1157_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1865:2016:2170)(1901:2027:2156))
          (PORT EN (1705:1900:2101)(1718:1894:2073))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1158_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2513:2747:2987)(2616:2841:3069))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1158_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1594:1726:1860)(1606:1724:1844))
          (PORT EN (2137:2367:2604)(2219:2434:2655))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2579:2789:3005)(2660:2843:3030))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1159_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1948:2093:2240)(1995:2115:2240))
          (PORT EN (2244:2492:2744)(2359:2604:2853))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x131y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1160_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1748:1938:2133)(1817:1987:2161))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1160_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1333:1426:1520)(1356:1433:1512))
          (PORT EN (2894:3225:3561)(3069:3400:3738))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x130y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1161_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2183:2413:2647)(2239:2447:2659))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1161_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1882:2022:2167)(1921:2047:2175))
          (PORT EN (3064:3375:3693)(3240:3550:3868))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1162_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3219:3502:3790)(3396:3662:3933))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1162_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1340:1431:1523)(1373:1450:1531))
          (PORT EN (1544:1703:1867)(1598:1748:1900))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2967:3234:3504)(3130:3378:3631))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1163_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1885:2028:2173)(1929:2056:2188))
          (PORT EN (2389:2647:2912)(2421:2652:2895))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1164_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2986:3236:3489)(3157:3385:3618))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1164_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1879:2022:2166)(1924:2050:2181))
          (PORT EN (2450:2723:3002)(2502:2758:3027))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2584:2798:3017)(2700:2887:3081))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1165_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1311:1405:1501)(1336:1414:1494))
          (PORT EN (1846:2057:2273)(1942:2142:2348))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1166_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2486:2699:2916)(2589:2774:2962))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1166_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1568:1705:1845)(1590:1709:1830))
          (PORT EN (931:1037:1145)(950:1051:1155))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2961:3238:3521)(3136:3403:3675))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1167_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1540:1665:1794)(1569:1675:1782))
          (PORT EN (1362:1533:1707)(1392:1555:1722))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3139:3389:3642)(3274:3500:3730))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1168_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1575:1729:1885)(1604:1748:1894))
          (PORT EN (1679:1833:1992)(1707:1852:2001))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2554:2751:2953)(2674:2855:3042))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1169_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1765:1909:2057)(1842:1972:2104))
          (PORT EN (2607:2920:3238)(2718:3012:3315))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1170_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2158:2405:2657)(2287:2525:2766))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1170_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1930:2080:2233)(1972:2111:2254))
          (PORT EN (2020:2242:2468)(2124:2341:2565))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1489:1643:1800)(1520:1657:1794))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1171_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1876:2029:2186)(1922:2062:2207))
          (PORT EN (1676:1853:2032)(1731:1898:2070))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1172_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2760:2994:3232)(2926:3152:3384))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1172_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1832:1981:2134)(1866:1994:2124))
          (PORT EN (1891:2073:2261)(1960:2132:2307))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2661:2887:3119)(2793:2997:3206))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1173_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1702:1846:1993)(1777:1908:2044))
          (PORT EN (2003:2174:2348)(2052:2200:2356))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x128y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1174_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2827:3018:3214)(2925:3086:3255))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1174_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1395:1489:1585)(1419:1498:1579))
          (PORT EN (2526:2752:2985)(2592:2796:3008))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1175_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2912:3180:3455)(3045:3294:3549))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1175_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (999:1077:1157)(1003:1071:1139))
          (PORT EN (2049:2304:2562)(2107:2331:2560))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1176_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2343:2522:2706)(2449:2611:2778))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1176_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1641:1786:1933)(1713:1842:1976))
          (PORT EN (1913:2069:2228)(1963:2103:2249))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2618:2856:3098)(2750:2979:3212))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1177_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1793:1937:2085)(1862:1994:2131))
          (PORT EN (1092:1229:1370)(1111:1241:1373))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1178_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2684:2946:3216)(2779:3024:3273))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1178_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1808:1951:2095)(1867:1996:2128))
          (PORT EN (2430:2662:2904)(2535:2764:2996))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3202:3470:3746)(3367:3613:3865))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1179_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2154:2316:2484)(2205:2342:2482))
          (PORT EN (2288:2549:2818)(2374:2615:2863))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1180_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2165:2383:2605)(2222:2417:2618))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1180_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1299:1397:1497)(1324:1407:1492))
          (PORT EN (1884:2097:2316)(1969:2176:2389))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2366:2625:2889)(2446:2683:2925))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1181_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1690:1834:1980)(1752:1881:2013))
          (PORT EN (2226:2478:2737)(2337:2581:2829))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2686:2913:3144)(2813:3015:3220))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1182_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1397:1491:1586)(1420:1498:1578))
          (PORT EN (3086:3397:3716)(3212:3487:3768))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2746:2974:3209)(2885:3091:3302))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1183_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1755:1895:2038)(1787:1908:2033))
          (PORT EN (2175:2385:2601)(2294:2498:2707))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1184_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2985:3232:3481)(3172:3397:3629))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1184_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1672:1813:1958)(1736:1863:1995))
          (PORT EN (1862:2061:2263)(1954:2141:2336))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2594:2810:3031)(2708:2897:3092))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1185_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1318:1413:1510)(1344:1424:1504))
          (PORT EN (1746:1975:2209)(1760:1965:2175))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1186_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2429:2642:2858)(2529:2712:2898))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1186_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1903:2057:2214)(1946:2088:2233))
          (PORT EN (1067:1192:1320)(1106:1227:1353))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1187_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3062:3333:3610)(3252:3517:3788))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1187_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1427:1533:1640)(1446:1542:1640))
          (PORT EN (1399:1559:1722)(1418:1571:1728))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1188_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2883:3171:3467)(2989:3251:3516))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1188_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1350:1484:1619)(1377:1512:1649))
          (PORT EN (1214:1382:1552)(1220:1363:1508))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1189_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2755:2978:3205)(2909:3111:3319))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1189_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2015:2177:2343)(2103:2248:2397))
          (PORT EN (2727:3034:3348)(2880:3172:3470))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1190_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2082:2322:2566)(2168:2387:2610))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1190_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1627:1768:1911)(1695:1825:1956))
          (PORT EN (1769:1955:2144)(1859:2031:2208))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2163:2381:2602)(2229:2427:2631))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1191_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1690:1842:1996)(1765:1909:2056))
          (PORT EN (2428:2710:2997)(2560:2828:3101))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x131y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1192_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2701:2932:3165)(2845:3053:3267))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1192_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1369:1462:1557)(1397:1476:1557))
          (PORT EN (2513:2794:3081)(2565:2827:3095))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2596:2799:3011)(2725:2912:3104))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1193_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1482:1602:1725)(1507:1605:1705))
          (PORT EN (1871:2081:2296)(1939:2134:2334))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1194_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2535:2739:2946)(2662:2849:3042))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1194_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2141:2322:2506)(2182:2346:2514))
          (PORT EN (1818:1995:2177)(1881:2046:2215))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1195_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2328:2507:2688)(2447:2601:2759))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1195_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1327:1419:1513)(1353:1428:1507))
          (PORT EN (1738:1942:2150)(1779:1968:2160))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2805:3068:3334)(2946:3186:3429))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1196_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1326:1424:1522)(1352:1431:1512))
          (PORT EN (1804:2014:2227)(1799:1988:2182))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2758:3029:3305)(2899:3150:3404))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1197_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1733:1889:2047)(1797:1945:2096))
          (PORT EN (1604:1804:2007)(1617:1794:1976))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x125y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1198_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2363:2589:2820)(2457:2657:2863))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1198_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1553:1683:1817)(1580:1689:1800))
          (PORT EN (1745:1946:2150)(1806:2002:2200))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3105:3385:3671)(3282:3532:3789))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1199_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2010:2152:2296)(2062:2188:2318))
          (PORT EN (4011:4435:4866)(4105:4479:4861))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1200_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2090:2295:2505)(2189:2382:2578))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1200_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1904:2050:2200)(1937:2066:2197))
          (PORT EN (2278:2527:2780)(2343:2571:2801))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1201_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2003:2224:2449)(2104:2317:2531))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1201_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1318:1413:1510)(1344:1424:1504))
          (PORT EN (2493:2766:3045)(2582:2836:3094))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x131y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1202_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2876:3136:3398)(3029:3261:3501))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1202_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1940:2120:2305)(2005:2171:2342))
          (PORT EN (2315:2555:2801)(2419:2652:2889))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x131y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1203_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2823:3079:3340)(2990:3235:3484))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1203_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1880:2028:2181)(1911:2041:2174))
          (PORT EN (2165:2384:2610)(2267:2481:2701))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1204_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2765:3006:3249)(2896:3114:3338))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1204_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1968:2115:2266)(2009:2143:2282))
          (PORT EN (1800:1973:2149)(1839:1997:2160))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1205_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2273:2450:2630)(2383:2539:2698))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1205_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1254:1342:1432)(1259:1334:1413))
          (PORT EN (2120:2337:2561)(2227:2437:2652))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1206_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2944:3204:3469)(3077:3312:3550))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1206_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1629:1775:1924)(1698:1833:1970))
          (PORT EN (1965:2168:2377)(2016:2203:2396))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2501:2715:2934)(2610:2804:3002))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1207_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1862:2045:2229)(1893:2062:2234))
          (PORT EN (1716:1891:2072)(1733:1888:2050))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1208_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2348:2573:2803)(2462:2671:2885))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1208_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1464:1561:1660)(1488:1575:1663))
          (PORT EN (1299:1429:1562)(1359:1485:1615))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2920:3176:3437)(3075:3298:3528))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1209_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1893:2031:2171)(1944:2062:2184))
          (PORT EN (2094:2351:2612)(2157:2387:2620))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1210_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1976:2191:2412)(2081:2284:2491))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1210_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1926:2078:2234)(1968:2106:2248))
          (PORT EN (2187:2420:2660)(2279:2506:2739))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1211_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2236:2472:2714)(2325:2544:2767))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1211_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1568:1705:1845)(1590:1709:1830))
          (PORT EN (1499:1655:1814)(1555:1699:1849))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1212_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2401:2606:2817)(2517:2696:2881))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1212_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1841:1986:2135)(1879:2005:2134))
          (PORT EN (2432:2680:2936)(2504:2735:2972))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2574:2780:2993)(2690:2870:3056))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1213_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1926:2078:2234)(1968:2106:2248))
          (PORT EN (2438:2689:2947)(2496:2731:2970))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x131y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1214_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3015:3238:3464)(3132:3323:3525))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1214_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1914:2068:2225)(1955:2092:2231))
          (PORT EN (2368:2637:2916)(2404:2646:2897))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1215_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2612:2837:3067)(2744:2944:3151))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1215_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1280:1372:1466)(1312:1390:1471))
          (PORT EN (2178:2429:2688)(2211:2441:2677))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1216_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2313:2497:2683)(2418:2584:2751))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1216_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1617:1760:1906)(1686:1820:1955))
          (PORT EN (1452:1631:1817)(1491:1664:1841))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1217_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2767:3033:3303)(2912:3159:3411))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1217_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1454:1560:1669)(1473:1569:1665))
          (PORT EN (2549:2818:3094)(2644:2904:3170))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1218_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2561:2775:2996)(2646:2837:3033))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1218_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1892:2051:2215)(1934:2075:2222))
          (PORT EN (2366:2619:2878)(2472:2717:2969))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1219_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3220:3485:3757)(3409:3662:3920))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1219_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1664:1784:1905)(1703:1802:1903))
          (PORT EN (2701:2965:3236)(2825:3081:3343))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x131y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1220_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1881:2059:2243)(1964:2126:2292))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1220_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1773:1921:2074)(1805:1937:2072))
          (PORT EN (3111:3448:3794)(3227:3538:3859))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1221_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2076:2289:2508)(2145:2338:2534))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1221_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1384:1486:1590)(1425:1514:1607))
          (PORT EN (2578:2833:3097)(2703:2958:3220))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1222_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2703:2925:3153)(2850:3053:3263))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1222_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1875:2025:2178)(1922:2054:2189))
          (PORT EN (1867:2061:2258)(1939:2112:2290))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2756:2986:3224)(2892:3100:3315))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1223_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1335:1428:1523)(1360:1439:1519))
          (PORT EN (2375:2611:2851)(2465:2678:2896))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2954:3221:3490)(3105:3352:3605))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1224_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1765:1918:2073)(1833:1975:2120))
          (PORT EN (1308:1449:1592)(1360:1486:1617))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3172:3450:3738)(3366:3631:3903))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1225_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1200:1300:1401)(1192:1276:1362))
          (PORT EN (2031:2273:2520)(2100:2325:2555))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1226_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3256:3539:3830)(3394:3658:3932))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1226_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1343:1474:1608)(1353:1459:1567))
          (PORT EN (2464:2708:2958)(2612:2842:3079))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2706:2931:3160)(2852:3064:3282))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1227_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1791:1931:2075)(1851:1979:2112))
          (PORT EN (2785:3092:3406)(2971:3264:3566))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2857:3098:3346)(2994:3219:3447))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1228_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1594:1726:1860)(1606:1724:1844))
          (PORT EN (1851:2060:2275)(1943:2143:2349))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3025:3265:3512)(3195:3421:3652))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1229_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2376:2583:2794)(2460:2654:2853))
          (PORT EN (2059:2234:2415)(2117:2270:2428))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1941:2128:2320)(1985:2151:2320))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1230_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1617:1760:1906)(1686:1820:1955))
          (PORT EN (1861:2055:2252)(1919:2102:2289))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1231_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2203:2435:2673)(2249:2460:2674))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1231_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1695:1837:1983)(1768:1900:2034))
          (PORT EN (1664:1864:2068)(1743:1927:2115))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x128y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1232_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2697:2934:3174)(2826:3033:3247))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1232_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1732:1881:2033)(1806:1948:2094))
          (PORT EN (1802:1974:2149)(1913:2085:2262))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1233_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2391:2568:2752)(2507:2664:2827))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1233_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1671:1813:1960)(1738:1866:1998))
          (PORT EN (2723:2988:3259)(2835:3084:3338))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1234_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2836:3035:3237)(2942:3107:3282))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1234_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1370:1466:1563)(1397:1477:1557))
          (PORT EN (2105:2336:2569)(2255:2484:2717))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2777:3017:3263)(2913:3131:3355))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1235_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1849:1993:2142)(1889:2014:2141))
          (PORT EN (1838:2043:2251)(1959:2161:2366))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1236_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2863:3081:3308)(2989:3185:3384))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1236_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1650:1794:1940)(1714:1846:1980))
          (PORT EN (1055:1173:1293)(1082:1196:1313))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2509:2740:2974)(2626:2836:3048))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1237_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1395:1489:1585)(1419:1498:1579))
          (PORT EN (1642:1837:2038)(1696:1883:2076))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1238_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3128:3380:3636)(3270:3494:3725))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1238_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1798:1935:2073)(1883:2008:2134))
          (PORT EN (2751:3051:3359)(2889:3174:3463))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2588:2828:3074)(2695:2908:3128))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1239_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1785:1927:2072)(1858:1988:2120))
          (PORT EN (1497:1653:1813)(1542:1687:1834))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1240_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2230:2456:2689)(2336:2552:2772))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1240_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1452:1571:1693)(1479:1577:1676))
          (PORT EN (1781:1969:2164)(1792:1959:2130))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1985:2178:2374)(2034:2205:2381))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1241_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1452:1571:1693)(1479:1577:1676))
          (PORT EN (1781:1969:2164)(1792:1959:2130))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1242_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2600:2854:3115)(2705:2943:3186))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1242_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (970:1045:1121)(970:1032:1095))
          (PORT EN (1353:1491:1631)(1402:1536:1673))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2946:3202:3466)(3105:3342:3586))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1243_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1891:2033:2178)(1935:2061:2190))
          (PORT EN (2330:2597:2865)(2463:2715:2972))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x145y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1244_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2554:2796:3044)(2705:2930:3163))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1244_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1335:1462:1590)(1371:1486:1604))
          (PORT EN (608:681:754)(591:656:723))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1245_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3719:4075:4439)(3935:4272:4616))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1245_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1128:1231:1334)(1137:1223:1311))
          (PORT EN (3680:4090:4510)(3837:4212:4597))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1246_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2175:2402:2633)(2262:2463:2669))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1246_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1287:1413:1541)(1325:1442:1562))
          (PORT EN (1615:1830:2051)(1662:1871:2082))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2195:2429:2669)(2284:2491:2703))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1247_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (827:905:984)(823:889:955))
          (PORT EN (2780:3076:3382)(2964:3252:3548))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1248_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1878:2047:2219)(1929:2070:2216))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1248_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (984:1059:1136)(1000:1061:1125))
          (PORT EN (1839:2021:2208)(1906:2081:2262))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2018:2207:2399)(2119:2293:2472))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1249_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1264:1387:1512)(1306:1421:1538))
          (PORT EN (2028:2253:2482)(2143:2371:2605))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1250_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1935:2153:2373)(1995:2199:2409))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1250_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (749:834:919)(729:801:875))
          (PORT EN (2082:2305:2534)(2224:2449:2681))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x143y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1601:1780:1963)(1659:1822:1991))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1251_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1484:1609:1738)(1508:1619:1733))
          (PORT EN (1583:1741:1903)(1618:1770:1927))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x151y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2390:2644:2900)(2526:2765:3010))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1252_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (887:971:1057)(883:952:1024))
          (PORT EN (1896:2096:2303)(1968:2159:2353))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1253_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2703:2929:3160)(2844:3050:3260))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1253_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1289:1385:1484)(1317:1400:1483))
          (PORT EN (2338:2586:2841)(2463:2705:2952))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1254_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2280:2529:2781)(2402:2642:2887))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1254_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1097:1197:1298)(1102:1185:1270))
          (PORT EN (2618:2915:3223)(2745:3030:3322))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x134y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2590:2818:3054)(2721:2925:3135))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1255_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1320:1412:1507)(1359:1434:1512))
          (PORT EN (2183:2432:2690)(2279:2513:2753))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1256_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2813:3103:3401)(2970:3247:3527))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1256_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1506:1634:1765)(1524:1637:1752))
          (PORT EN (1709:1923:2144)(1734:1939:2147))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x152y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1767:1942:2121)(1843:1999:2158))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1257_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (895:983:1072)(886:961:1037))
          (PORT EN (1381:1578:1779)(1405:1589:1776))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1258_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2411:2620:2831)(2512:2698:2888))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1258_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1535:1660:1788)(1554:1665:1781))
          (PORT EN (1782:2028:2282)(1812:2042:2276))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x151y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1259_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2436:2680:2929)(2565:2800:3041))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1259_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (930:1005:1082)(943:1004:1068))
          (PORT EN (2196:2507:2824)(2244:2537:2836))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x151y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1260_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (929:1069:1212)(917:1036:1157))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1260_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (928:1002:1077)(935:997:1061))
          (PORT EN (2051:2338:2631)(2113:2392:2676))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1261_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1453:1624:1799)(1503:1667:1833))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1261_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1113:1213:1316)(1114:1199:1285))
          (PORT EN (3102:3379:3663)(3266:3529:3795))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1262_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2459:2691:2930)(2587:2808:3033))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1262_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1590:1715:1842)(1598:1707:1819))
          (PORT EN (2232:2536:2846)(2285:2564:2849))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2348:2523:2703)(2466:2623:2785))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1263_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1671:1813:1960)(1738:1866:1998))
          (PORT EN (2166:2360:2563)(2219:2392:2571))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1264_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2363:2589:2820)(2475:2679:2890))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1264_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1431:1564:1700)(1441:1560:1680))
          (PORT EN (1577:1761:1951)(1602:1778:1960))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2250:2425:2606)(2361:2518:2680))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1265_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1594:1743:1894)(1660:1794:1932))
          (PORT EN (2394:2705:3020)(2482:2779:3082))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x152y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2529:2777:3029)(2614:2841:3070))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1266_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1464:1591:1722)(1480:1592:1707))
          (PORT EN (2722:3060:3402)(2790:3101:3415))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x155y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2061:2284:2512)(2150:2352:2556))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1267_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (851:926:1001)(850:911:974))
          (PORT EN (2556:2876:3205)(2619:2917:3221))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1268_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1888:2054:2222)(1934:2076:2221))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1268_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (998:1078:1160)(993:1061:1131))
          (PORT EN (1622:1845:2075)(1639:1835:2036))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x156y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1870:2029:2192)(1957:2100:2246))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1269_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (926:998:1071)(927:989:1052))
          (PORT EN (2123:2354:2590)(2214:2425:2644))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x152y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1270_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (751:866:984)(725:817:910))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1270_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1263:1390:1521)(1310:1426:1544))
          (PORT EN (2860:3160:3466)(2939:3209:3489))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x147y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1622:1815:2013)(1693:1883:2075))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1271_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (948:1024:1102)(947:1010:1076))
          (PORT EN (1921:2121:2326)(1980:2167:2359))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1272_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2263:2449:2638)(2343:2508:2676))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1272_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (998:1072:1147)(995:1056:1118))
          (PORT EN (1461:1624:1789)(1522:1684:1849))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1273_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2605:2838:3074)(2757:2967:3180))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1273_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1879:2023:2170)(1922:2055:2190))
          (PORT EN (2121:2336:2552)(2230:2432:2638))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x151y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1274_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1927:2127:2329)(2028:2208:2390))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1274_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1215:1343:1473)(1264:1384:1507))
          (PORT EN (1558:1785:2015)(1580:1775:1977))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1275_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2402:2600:2804)(2536:2717:2903))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1275_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1173:1277:1383)(1179:1264:1352))
          (PORT EN (2883:3150:3424)(3018:3269:3527))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x152y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1276_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2642:2901:3162)(2804:3056:3311))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1276_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (897:982:1069)(889:959:1030))
          (PORT EN (1464:1633:1805)(1466:1611:1762))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2125:2344:2567)(2243:2450:2662))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1277_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1245:1382:1522)(1288:1415:1544))
          (PORT EN (923:1044:1166)(908:1007:1110))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1278_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2256:2476:2700)(2338:2535:2737))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1278_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1416:1540:1667)(1451:1566:1684))
          (PORT EN (3016:3341:3675)(3184:3502:3829))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1279_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2010:2244:2484)(2089:2299:2515))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1279_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (853:928:1004)(854:917:981))
          (PORT EN (2348:2602:2861)(2422:2648:2882))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1280_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1952:2156:2362)(2009:2199:2394))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1280_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (827:905:984)(823:889:955))
          (PORT EN (1746:1939:2134)(1841:2030:2224))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1281_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1468:1622:1779)(1474:1608:1745))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1281_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1314:1436:1561)(1352:1463:1579))
          (PORT EN (3376:3725:4084)(3437:3739:4053))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1282_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1880:2045:2215)(1968:2117:2271))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1282_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1051:1126)(979:1040:1104))
          (PORT EN (3193:3517:3848)(3420:3736:4058))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x134y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3513:3842:4180)(3729:4047:4373))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1283_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1702:1846:1993)(1779:1913:2049))
          (PORT EN (3249:3544:3850)(3418:3692:3976))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1284_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2220:2431:2644)(2334:2534:2740))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1284_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (927:999:1071)(924:984:1046))
          (PORT EN (2782:3092:3409)(2964:3262:3565))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1285_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3348:3657:3973)(3516:3799:4087))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1285_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1300:1392:1487)(1340:1415:1493))
          (PORT EN (3217:3539:3871)(3369:3669:3982))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x154y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1286_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2234:2479:2728)(2314:2539:2765))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1286_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1233:1373:1515)(1264:1389:1518))
          (PORT EN (1969:2188:2412)(2046:2258:2474))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1287_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1989:2171:2359)(2096:2267:2445))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1287_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (907:980:1054)(911:973:1036))
          (PORT EN (1803:2015:2231)(1831:2029:2232))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x145y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1288_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2542:2746:2954)(2634:2823:3016))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1288_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1318:1444:1572)(1367:1483:1601))
          (PORT EN (1872:2103:2341)(1954:2172:2396))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2034:2223:2416)(2144:2318:2496))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1289_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1076:1198:1322)(1066:1168:1272))
          (PORT EN (1977:2173:2373)(2034:2216:2402))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1290_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1950:2166:2387)(2037:2237:2440))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1290_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1326:1447:1572)(1380:1492:1607))
          (PORT EN (1530:1662:1796)(1590:1713:1840))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x143y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1291_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1842:2040:2242)(1907:2096:2288))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1291_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (998:1078:1160)(993:1061:1131))
          (PORT EN (1554:1718:1886)(1603:1755:1913))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1292_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1861:2025:2193)(1958:2105:2257))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1292_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1322:1448:1576)(1374:1494:1616))
          (PORT EN (2136:2341:2551)(2229:2417:2608))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2460:2667:2878)(2592:2781:2974))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1293_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1791:1937:2086)(1829:1955:2083))
          (PORT EN (2168:2411:2657)(2281:2516:2759))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1294_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2674:2937:3207)(2863:3117:3379))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1294_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1489:1611:1736)(1505:1615:1727))
          (PORT EN (1857:2067:2282)(1954:2147:2344))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1295_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3143:3436:3733)(3340:3617:3901))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1295_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1822:1968:2118)(1860:1991:2125))
          (PORT EN (2186:2412:2645)(2276:2489:2711))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1296_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2009:2203:2403)(2073:2252:2436))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1296_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (779:863:948)(761:830:901))
          (PORT EN (1547:1727:1911)(1628:1802:1980))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x151y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1297_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2124:2350:2580)(2219:2423:2630))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1297_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (930:1005:1082)(943:1004:1068))
          (PORT EN (1532:1712:1895)(1596:1769:1946))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1298_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2538:2781:3031)(2615:2832:3052))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1298_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (974:1048:1124)(974:1037:1101))
          (PORT EN (3645:4030:4427)(3854:4246:4646))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1299_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2803:3061:3323)(2932:3178:3430))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1299_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1499:1624:1752)(1514:1624:1736))
          (PORT EN (1867:2079:2294)(1973:2170:2370))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1300_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1887:2102:2323)(1959:2158:2362))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1300_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1135:1232:1331)(1137:1220:1304))
          (PORT EN (1776:1956:2138)(1889:2059:2232))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1301_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2013:2246:2482)(2108:2332:2563))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1301_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1416:1540:1667)(1451:1566:1684))
          (PORT EN (1870:2070:2271)(1983:2181:2386))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x154y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1302_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2433:2674:2924)(2535:2759:2989))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1302_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1233:1373:1516)(1267:1394:1525))
          (PORT EN (1914:2106:2302)(1959:2135:2315))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1303_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2849:3100:3357)(3005:3236:3473))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1303_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1513:1634:1755)(1541:1640:1740))
          (PORT EN (1860:2046:2236)(1936:2101:2269))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x145y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1304_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2203:2412:2622)(2339:2534:2734))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1304_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (944:1016:1090)(937:998:1062))
          (PORT EN (1589:1779:1975)(1648:1825:2007))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1305_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2948:3222:3505)(3120:3376:3639))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1305_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1642:1780:1923)(1720:1846:1975))
          (PORT EN (2606:2852:3106)(2744:2974:3210))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1306_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2187:2406:2631)(2267:2473:2684))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1306_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (870:946:1024)(869:935:1002))
          (PORT EN (1482:1656:1834)(1535:1709:1885))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1307_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2095:2313:2536)(2217:2422:2632))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1307_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1432:1567:1706)(1441:1562:1685))
          (PORT EN (1055:1197:1343)(1044:1170:1299))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1308_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2223:2435:2652)(2352:2555:2765))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1308_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1486:1616:1749)(1503:1619:1737))
          (PORT EN (3322:3617:3919)(3406:3670:3942))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x147y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3629:3990:4357)(3867:4223:4587))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1309_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1473:1596:1724)(1491:1602:1716))
          (PORT EN (1799:2005:2219)(1865:2062:2263))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1310_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1704:1894:2089)(1762:1931:2105))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1310_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (970:1045:1121)(970:1032:1095))
          (PORT EN (1792:1993:2201)(1860:2061:2267))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1626:1811:1998)(1674:1843:2017))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1311_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1321:1445:1570)(1367:1482:1598))
          (PORT EN (2194:2450:2710)(2272:2520:2774))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x152y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1312_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2100:2324:2553)(2196:2398:2604))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1312_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (897:982:1069)(889:959:1030))
          (PORT EN (2283:2542:2806)(2389:2631:2879))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3064:3319:3581)(3187:3422:3666))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1313_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1267:1357:1449)(1286:1362:1440))
          (PORT EN (2084:2382:2686)(2073:2322:2575))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1314_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2042:2229:2418)(2146:2319:2497))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1314_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1244:1369:1495)(1281:1397:1517))
          (PORT EN (1568:1746:1930)(1571:1729:1893))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1315_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2473:2678:2889)(2617:2805:2998))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1315_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1664:1807:1953)(1730:1860:1994))
          (PORT EN (1879:2119:2362)(1909:2123:2342))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1316_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2246:2459:2677)(2324:2518:2716))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1316_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1135:1258:1383)(1169:1285:1404))
          (PORT EN (2188:2433:2686)(2188:2400:2617))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x152y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1317_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2138:2377:2619)(2231:2440:2655))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1317_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1272:1393:1518)(1323:1435:1550))
          (PORT EN (1091:1222:1357)(1073:1183:1298))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1318_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2391:2599:2808)(2491:2674:2861))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1318_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1314:1441:1572)(1364:1480:1598))
          (PORT EN (2956:3293:3637)(3083:3396:3718))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2360:2617:2880)(2446:2681:2920))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1319_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1292:1418:1547)(1337:1452:1570))
          (PORT EN (2209:2430:2657)(2226:2417:2614))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1320_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2011:2225:2445)(2058:2253:2453))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1320_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1476:1602:1730)(1488:1606:1726))
          (PORT EN (2303:2552:2808)(2356:2577:2805))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x142y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1662:1838:2017)(1709:1871:2036))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1321_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1453:1572:1694)(1472:1575:1681))
          (PORT EN (2577:2855:3140)(2588:2822:3060))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2533:2767:3007)(2639:2856:3080))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1322_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:972:1047)(902:964:1027))
          (PORT EN (2348:2586:2832)(2414:2626:2844))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x134y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2461:2668:2878)(2608:2797:2990))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1323_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1848:1989:2132)(1890:2013:2140))
          (PORT EN (2128:2352:2583)(2198:2410:2628))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1324_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2049:2243:2439)(2128:2298:2472))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1324_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1428:1554:1683)(1444:1560:1677))
          (PORT EN (3532:3901:4277)(3697:4043:4396))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3108:3404:3709)(3308:3588:3876))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1325_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1445:1572:1701)(1454:1566:1681))
          (PORT EN (946:1061:1180)(959:1064:1172))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x150y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1326_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2327:2542:2760)(2444:2649:2857))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1326_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:972:1047)(902:964:1027))
          (PORT EN (2364:2635:2911)(2494:2760:3030))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x156y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2233:2479:2730)(2345:2574:2805))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1327_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1142:1263:1386)(1193:1305:1419))
          (PORT EN (2016:2234:2457)(2131:2342:2559))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1328_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2191:2401:2616)(2268:2458:2656))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1328_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (970:1045:1121)(970:1032:1095))
          (PORT EN (3082:3390:3708)(3268:3559:3859))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x153y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1329_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2034:2269:2509)(2114:2325:2541))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1329_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1470:1598:1729)(1483:1598:1715))
          (PORT EN (2973:3284:3606)(3147:3451:3762))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1330_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1256:1434:1617)(1283:1452:1625))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1330_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (762:848:936)(742:816:892))
          (PORT EN (2545:2806:3075)(2696:2953:3215))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x142y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1006:1116:1228)(1021:1120:1220))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1331_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1030:1106)(968:1032:1098))
          (PORT EN (3434:3767:4109)(3609:3927:4254))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1332_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2303:2525:2751)(2392:2594:2799))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1332_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (984:1059:1136)(1000:1061:1125))
          (PORT EN (4055:4433:4820)(4207:4558:4915))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2549:2749:2956)(2688:2875:3066))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1333_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1900:2043:2191)(1936:2061:2189))
          (PORT EN (3229:3511:3799)(3346:3606:3875))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x152y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1334_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2248:2503:2761)(2345:2575:2811))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1334_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (909:1022:1135)(891:986:1083))
          (PORT EN (2870:3154:3444)(2969:3224:3488))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2204:2380:2558)(2314:2469:2628))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1335_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1832:1976:2124)(1873:2001:2134))
          (PORT EN (1142:1276:1415)(1150:1269:1393))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2423:2650:2882)(2525:2735:2950))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1336_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1471:1593:1719)(1486:1593:1703))
          (PORT EN (3312:3606:3909)(3477:3753:4035))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2300:2542:2789)(2442:2676:2915))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1337_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1450:1588:1731)(1457:1580:1706))
          (PORT EN (4228:4629:5042)(4370:4743:5123))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1957:2120:2285)(2011:2155:2302))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1338_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (990:1066:1143)(985:1051:1118))
          (PORT EN (5209:5686:6179)(5469:5911:6361))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2159:2391:2628)(2277:2494:2716))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1339_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (826:904:983)(813:881:951))
          (PORT EN (2486:2731:2979)(2559:2774:2996))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1340_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (606:696:787)(579:652:726))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1340_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (759:848:940)(743:817:893))
          (PORT EN (4261:4620:4990)(4464:4802:5147))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1459:1632:1808)(1483:1634:1789))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1341_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1287:1413:1541)(1325:1442:1562))
          (PORT EN (2199:2408:2623)(2278:2473:2674))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1342_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2157:2343:2533)(2222:2393:2568))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1342_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1484:1609:1738)(1508:1619:1733))
          (PORT EN (1491:1633:1777)(1542:1678:1817))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x131y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1343_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2788:3042:3299)(2968:3209:3456))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1343_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1893:2036:2181)(1935:2061:2191))
          (PORT EN (2565:2838:3119)(2688:2947:3209))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2821:3107:3400)(3006:3281:3562))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1344_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1416:1547:1680)(1422:1531:1642))
          (PORT EN (2385:2634:2888)(2532:2766:3002))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2441:2680:2924)(2537:2755:2978))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1345_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1128:1232:1339)(1129:1216:1304))
          (PORT EN (1271:1429:1592)(1304:1457:1613))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1346_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1871:2033:2199)(1971:2117:2267))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1346_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1322:1448:1576)(1374:1494:1616))
          (PORT EN (2606:2900:3200)(2801:3092:3387))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1951:2164:2380)(2026:2207:2393))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1347_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1496:1619:1745)(1509:1620:1734))
          (PORT EN (2132:2380:2635)(2263:2503:2748))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1348_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1877:2038:2203)(1930:2072:2220))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1348_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1287:1413:1541)(1325:1442:1562))
          (PORT EN (2616:2913:3220)(2782:3068:3360))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2062:2247:2436)(2184:2355:2530))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1349_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1050:1161:1276)(1044:1136:1230))
          (PORT EN (2904:3226:3558)(3033:3330:3637))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1992:2206:2424)(2080:2288:2502))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1350_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (816:892:970)(806:874:942))
          (PORT EN (2520:2792:3071)(2683:2960:3242))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x143y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1825:2027:2233)(1859:2046:2238))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1351_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1271:1399:1529)(1327:1448:1572))
          (PORT EN (4130:4574:5031)(4333:4749:5177))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1352_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2305:2521:2743)(2372:2564:2761))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1352_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1053:1128)(989:1051:1115))
          (PORT EN (1954:2172:2395)(2043:2256:2473))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2614:2844:3077)(2779:2994:3212))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1353_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1384:1474:1565)(1397:1474:1553))
          (PORT EN (3930:4394:4871)(4115:4558:5011))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1354_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2320:2540:2764)(2427:2624:2825))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1354_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (992:1064:1138)(1000:1062:1126))
          (PORT EN (1948:2201:2462)(1994:2222:2456))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2344:2520:2702)(2417:2565:2719))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1355_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1581:1721:1864)(1641:1771:1903))
          (PORT EN (3874:4328:4794)(4089:4531:4984))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1356_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2087:2273:2461)(2186:2356:2527))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1356_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1311:1438:1568)(1365:1484:1606))
          (PORT EN (2773:3109:3456)(2865:3173:3492))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x157y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1357_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1996:2221:2449)(2090:2305:2522))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1357_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (870:942:1017)(869:931:995))
          (PORT EN (1838:2034:2233)(1972:2161:2358))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1358_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2008:2192:2381)(2070:2231:2399))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1358_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1261:1382:1506)(1313:1426:1540))
          (PORT EN (2842:3137:3440)(2982:3263:3551))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2184:2406:2630)(2293:2489:2690))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1359_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (941:1013:1087)(946:1008:1072))
          (PORT EN (2102:2324:2552)(2220:2440:2665))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1360_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1077:1231:1389)(1090:1232:1377))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1360_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1138:1267:1398)(1177:1298:1421))
          (PORT EN (1764:1936:2111)(1882:2045:2214))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1609:1784:1961)(1630:1786:1947))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1361_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1304:1428:1554)(1343:1455:1571))
          (PORT EN (2621:2891:3168)(2777:3026:3283))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1362_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2149:2338:2533)(2251:2427:2609))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1362_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1153:1263:1375)(1150:1243:1338))
          (PORT EN (3807:4217:4635)(4047:4440:4840))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3139:3419:3708)(3318:3582:3853))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1363_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1637:1778:1923)(1712:1842:1974))
          (PORT EN (3386:3741:4102)(3569:3903:4243))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3063:3380:3701)(3257:3567:3886))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1364_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1050:1161:1276)(1044:1136:1230))
          (PORT EN (1604:1753:1905)(1666:1802:1940))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2149:2333:2520)(2253:2418:2589))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1365_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1312:1436:1564)(1366:1483:1601))
          (PORT EN (1818:2004:2194)(1860:2027:2199))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1366_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1984:2186:2391)(2055:2228:2405))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1366_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1476:1602:1730)(1488:1606:1726))
          (PORT EN (1060:1176:1296)(1073:1171:1273))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x155y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1856:2020:2189)(1941:2090:2243))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1367_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1134:1254:1377)(1173:1290:1407))
          (PORT EN (2553:2795:3042)(2656:2872:3094))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1368_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2077:2271:2468)(2151:2319:2493))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1368_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1067:1170:1274)(1073:1161:1250))
          (PORT EN (2113:2338:2569)(2167:2370:2579))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1835:1999:2166)(1924:2070:2220))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1369_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1460:1579:1702)(1472:1583:1696))
          (PORT EN (2147:2360:2579)(2266:2468:2673))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1370_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1936:2140:2346)(1994:2182:2374))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1370_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (820:897:975)(815:879:945))
          (PORT EN (1837:2008:2183)(1938:2102:2270))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1371_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2381:2667:2960)(2472:2755:3041))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1371_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1621:1749:1880)(1626:1739:1855))
          (PORT EN (1506:1634:1767)(1525:1641:1760))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1372_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2658:2884:3116)(2782:2996:3215))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1372_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (972:1047:1124)(974:1038:1102))
          (PORT EN (1433:1596:1763)(1482:1638:1796))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3120:3397:3681)(3301:3561:3828))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1373_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1327:1419:1513)(1353:1428:1507))
          (PORT EN (2076:2268:2465)(2107:2270:2437))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x150y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1374_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1938:2139:2342)(2031:2217:2406))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1374_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1552:1684:1819)(1569:1688:1811))
          (PORT EN (1636:1838:2046)(1662:1855:2054))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3490:3827:4169)(3729:4059:4397))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1375_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1116:1219:1324)(1125:1214:1304))
          (PORT EN (1789:2028:2271)(1785:1996:2210))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1376_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2167:2394:2626)(2253:2455:2660))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1376_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1339:1464:1591)(1381:1496:1614))
          (PORT EN (1112:1258:1406)(1131:1265:1404))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1377_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2059:2283:2513)(2145:2349:2556))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1377_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1240:1379:1519)(1272:1396:1523))
          (PORT EN (1568:1773:1982)(1584:1768:1957))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2542:2786:3036)(2619:2837:3058))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1378_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1545:1671:1802)(1556:1670:1787))
          (PORT EN (1443:1645:1850)(1468:1653:1840))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x151y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2365:2612:2861)(2498:2721:2949))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1379_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1375:1521:1669)(1378:1503:1630))
          (PORT EN (1914:2170:2431)(1974:2224:2480))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x151y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1380_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1567:1766:1967)(1618:1796:1977))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1380_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1470:1596:1726)(1478:1591:1705))
          (PORT EN (1874:2077:2285)(1948:2144:2343))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x144y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1832:2031:2234)(1900:2085:2275))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1381_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (990:1066:1143)(985:1051:1118))
          (PORT EN (2158:2356:2559)(2199:2380:2567))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1382_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2041:2233:2432)(2136:2308:2485))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1382_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1088:1213:1339)(1078:1184:1291))
          (PORT EN (2118:2306:2501)(2175:2354:2538))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2616:2839:3069)(2749:2960:3177))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1383_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1839:1984:2132)(1875:2001:2132))
          (PORT EN (1858:2049:2248)(1873:2037:2207))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1384_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2109:2333:2560)(2214:2426:2642))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1384_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1334:1461:1590)(1379:1496:1615))
          (PORT EN (3590:3965:4350)(3762:4113:4471))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1385_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3176:3471:3771)(3370:3651:3939))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1385_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1635:1778:1925)(1703:1835:1970))
          (PORT EN (2491:2739:2996)(2535:2751:2974))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1386_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2413:2640:2872)(2509:2718:2932))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1386_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1261:1382:1506)(1313:1426:1540))
          (PORT EN (1484:1654:1829)(1540:1699:1862))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2191:2407:2629)(2319:2523:2734))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1387_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:888:959)(812:872:933))
          (PORT EN (2721:2995:3274)(2865:3117:3371))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1388_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1968:2161:2355)(2072:2255:2443))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1388_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (974:1048:1124)(974:1037:1101))
          (PORT EN (2571:2840:3116)(2662:2896:3134))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3192:3491:3800)(3347:3637:3931))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1389_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1489:1611:1736)(1505:1615:1727))
          (PORT EN (2280:2516:2759)(2351:2565:2783))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1409:1576:1747)(1430:1582:1736))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1390_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (892:970:1050)(891:957:1023))
          (PORT EN (2020:2248:2481)(2124:2331:2542))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x147y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1805:2012:2222)(1836:2022:2212))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1391_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1165:1271:1378)(1177:1263:1351))
          (PORT EN (3021:3322:3629)(3146:3430:3717))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1392_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2267:2479:2697)(2407:2612:2822))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1392_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1489:1611:1736)(1505:1615:1727))
          (PORT EN (2135:2370:2612)(2200:2421:2644))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3044:3320:3602)(3220:3478:3743))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1393_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1378:1467:1558)(1391:1468:1545))
          (PORT EN (2120:2333:2552)(2182:2376:2572))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1394_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2215:2413:2615)(2317:2490:2670))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1394_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1053:1128)(989:1051:1115))
          (PORT EN (1481:1643:1811)(1487:1633:1782))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1395_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2260:2475:2695)(2342:2533:2729))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1395_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1409:1531:1657)(1416:1527:1639))
          (PORT EN (1306:1465:1629)(1332:1484:1638))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1396_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1983:2167:2356)(2089:2261:2438))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1396_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1532:1660:1792)(1535:1649:1767))
          (PORT EN (1069:1208:1350)(1115:1251:1390))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1397_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2121:2356:2595)(2218:2425:2637))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1397_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (827:905:984)(823:889:955))
          (PORT EN (1900:2120:2346)(2002:2209:2421))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1398_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1660:1829:2003)(1728:1878:2032))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1398_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1478:1605:1736)(1493:1604:1717))
          (PORT EN (2009:2238:2471)(2104:2331:2561))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1399_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2048:2275:2505)(2142:2344:2552))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1399_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1112:1215:1321)(1120:1204:1291))
          (PORT EN (2103:2357:2617)(2182:2424:2669))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1400_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (770:880:993)(760:857:957))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1400_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (820:897:975)(815:879:945))
          (PORT EN (2232:2476:2726)(2368:2602:2841))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x144y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1401_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1649:1828:2010)(1672:1833:1998))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1401_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1535:1660:1788)(1554:1665:1781))
          (PORT EN (2845:3194:3550)(2946:3282:3625))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1402_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3164:3379:3599)(3293:3485:3682))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1402_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1741:1883:2028)(1812:1943:2076))
          (PORT EN (1584:1740:1900)(1642:1795:1950))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3072:3280:3495)(3190:3376:3565))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1403_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1741:1883:2028)(1812:1943:2076))
          (PORT EN (1584:1740:1900)(1642:1795:1950))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1404_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3374:3661:3952)(3573:3851:4134))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1404_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1442:1528:1615)(1488:1564:1641))
          (PORT EN (2004:2212:2422)(2109:2308:2512))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1405_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3032:3260:3491)(3197:3408:3625))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1405_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1630:1750:1871)(1672:1769:1869))
          (PORT EN (1966:2177:2391)(2061:2264:2473))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1406_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3309:3594:3883)(3500:3774:4050))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1406_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1792:1899:2008)(1858:1954:2052))
          (PORT EN (1493:1658:1825)(1551:1711:1875))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1407_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2794:3011:3234)(2947:3145:3348))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1407_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2036:2196:2361)(2131:2278:2428))
          (PORT EN (1574:1749:1929)(1610:1777:1948))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1408_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3570:3888:4212)(3744:4038:4338))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1408_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2020:2238:2457)(2110:2335:2562))
          (PORT EN (2116:2359:2606)(2205:2432:2663))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3040:3296:3559)(3174:3402:3636))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1409_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1776:1939:2104)(1830:1992:2155))
          (PORT EN (2266:2552:2841)(2323:2570:2826))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1410_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2624:2854:3089)(2735:2945:3160))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1410_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2226:2384:2546)(2289:2429:2573))
          (PORT EN (1360:1490:1622)(1384:1495:1609))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1984:2232:2483)(2056:2304:2557))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1411_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1881:2039:2201)(1906:2047:2191))
          (PORT EN (2101:2348:2599)(2189:2418:2651))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1412_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3884:4223:4566)(4067:4384:4707))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1412_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1853:1995:2142)(1896:2024:2154))
          (PORT EN (1137:1240:1348)(1153:1246:1339))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1413_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4101:4448:4801)(4359:4699:5047))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1413_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1360:1454:1549)(1406:1492:1578))
          (PORT EN (2913:3169:3433)(3029:3263:3500))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1414_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3489:3763:4042)(3667:3911:4164))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1414_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1741:1883:2028)(1812:1943:2076))
          (PORT EN (1889:2063:2243)(1916:2070:2226))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1415_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3186:3422:3667)(3341:3558:3780))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1415_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1792:1938:2086)(1868:2002:2139))
          (PORT EN (1847:2019:2198)(1880:2034:2190))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1416_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3193:3432:3676)(3345:3561:3785))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1416_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2495:2682:2872)(2576:2739:2905))
          (PORT EN (1102:1252:1405)(1111:1248:1389))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2840:3057:3279)(3009:3205:3407))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1417_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1846:1982:2122)(1889:2003:2119))
          (PORT EN (1431:1585:1742)(1449:1591:1737))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1418_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3418:3724:4034)(3586:3862:4143))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1418_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1774:1937:2101)(1826:1986:2148))
          (PORT EN (1707:1915:2129)(1761:1955:2152))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1419_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3016:3230:3450)(3169:3366:3567))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1419_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2499:2685:2874)(2557:2718:2885))
          (PORT EN (1832:2017:2207)(1835:1993:2154))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1420_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2971:3335:3707)(3128:3505:3890))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1420_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1703:1812:1925)(1761:1852:1945))
          (PORT EN (1952:2152:2357)(2016:2200:2386))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2317:2546:2781)(2412:2617:2827))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1421_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1798:1935:2073)(1883:2008:2134))
          (PORT EN (2123:2312:2507)(2205:2374:2547))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1422_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3788:4117:4450)(4008:4318:4635))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1422_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1375:1461:1547)(1422:1495:1570))
          (PORT EN (3432:3786:4149)(3615:3951:4296))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3732:4031:4336)(3950:4236:4529))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1423_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1800:1947:2098)(1822:1948:2078))
          (PORT EN (2737:3001:3273)(2890:3132:3382))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1424_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3167:3393:3621)(3332:3530:3734))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1424_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1676:1815:1955)(1754:1882:2014))
          (PORT EN (2996:3308:3630)(3154:3443:3742))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1425_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3366:3625:3894)(3542:3785:4034))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1425_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1843:1994:2146)(1879:2008:2141))
          (PORT EN (1844:2083:2328)(1869:2075:2285))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x110y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1426_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3085:3343:3609)(3248:3487:3733))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1426_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2484:2676:2869)(2556:2726:2901))
          (PORT EN (746:844:944)(759:856:956))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1427_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2968:3252:3541)(3131:3413:3701))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1427_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1770:1911:2055)(1830:1957:2088))
          (PORT EN (1732:1932:2134)(1764:1948:2139))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1428_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2992:3238:3486)(3149:3368:3591))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1428_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2123:2288:2457)(2219:2374:2534))
          (PORT EN (1465:1613:1767)(1521:1661:1804))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1429_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3389:3657:3932)(3561:3806:4056))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1429_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2242:2463:2688)(2304:2524:2747))
          (PORT EN (1623:1790:1962)(1630:1778:1929))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1430_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2608:2925:3249)(2725:3047:3375))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1430_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2355:2550:2748)(2445:2622:2803))
          (PORT EN (1973:2156:2346)(2008:2168:2335))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2140:2346:2557)(2209:2388:2571))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1431_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1913:2054:2198)(1946:2068:2193))
          (PORT EN (1940:2149:2363)(2009:2196:2388))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1432_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3553:3819:4091)(3727:3976:4231))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1432_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1794:1940:2089)(1862:1995:2132))
          (PORT EN (2181:2450:2723)(2273:2527:2787))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1433_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3711:4008:4311)(3909:4183:4467))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1433_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1704:1845:1988)(1774:1903:2036))
          (PORT EN (2499:2775:3055)(2604:2862:3124))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1434_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3023:3264:3508)(3184:3409:3638))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1434_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1895:2042:2192)(1928:2058:2191))
          (PORT EN (2200:2435:2677)(2336:2560:2787))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1435_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3340:3621:3908)(3517:3778:4047))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1435_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1543:1662:1782)(1585:1684:1785))
          (PORT EN (2433:2709:2991)(2574:2840:3112))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x110y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1436_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3079:3330:3589)(3242:3474:3715))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1436_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2482:2685:2890)(2541:2720:2904))
          (PORT EN (2766:3088:3414)(2884:3181:3485))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1437_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3727:4076:4434)(4001:4351:4707))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1437_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2047:2205:2367)(2127:2267:2413))
          (PORT EN (1566:1762:1961)(1589:1773:1962))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1438_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2930:3197:3470)(3063:3303:3550))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1438_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2078:2289:2504)(2182:2395:2610))
          (PORT EN (1948:2176:2409)(2056:2287:2521))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1439_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3013:3260:3512)(3167:3394:3627))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1439_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1704:1875:2047)(1751:1924:2100))
          (PORT EN (1725:1903:2084)(1803:1972:2145))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1440_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2470:2761:3058)(2583:2887:3196))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1440_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2199:2362:2527)(2258:2395:2536))
          (PORT EN (2300:2544:2794)(2404:2640:2879))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1441_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2376:2632:2893)(2461:2698:2938))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1441_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1903:2057:2214)(1946:2088:2233))
          (PORT EN (2815:3112:3417)(2945:3231:3521))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1442_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (4099:4482:4871)(4356:4732:5114))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1442_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1389:1484:1580)(1426:1510:1597))
          (PORT EN (1978:2185:2395)(2019:2207:2401))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4210:4591:4979)(4455:4817:5191))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1443_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1389:1484:1580)(1426:1510:1597))
          (PORT EN (1978:2185:2395)(2019:2207:2401))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1444_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3164:3404:3647)(3341:3554:3773))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1444_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1741:1882:2027)(1812:1941:2074))
          (PORT EN (1616:1774:1935)(1628:1761:1898))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1445_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3307:3567:3834)(3464:3700:3944))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1445_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2284:2446:2611)(2353:2495:2640))
          (PORT EN (1750:1953:2162)(1821:2010:2205))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1446_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3080:3335:3594)(3253:3493:3735))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1446_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1946:2080:2218)(2000:2114:2232))
          (PORT EN (1871:2083:2302)(1936:2141:2350))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2379:2562:2748)(2498:2661:2827))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1447_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1454:1544:1636)(1476:1551:1629))
          (PORT EN (3778:4151:4535)(4002:4363:4735))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1448_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3419:3724:4033)(3586:3861:4142))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1448_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2081:2208:2339)(2148:2255:2365))
          (PORT EN (2461:2703:2951)(2619:2850:3087))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2834:3024:3219)(2964:3133:3306))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1449_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2115:2240:2367)(2195:2304:2416))
          (PORT EN (2476:2735:3001)(2586:2830:3080))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2390:2611:2837)(2511:2718:2931))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1450_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1736:1842:1951)(1779:1870:1961))
          (PORT EN (1966:2187:2415)(2012:2214:2419))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1615:1795:1979)(1670:1852:2037))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1451_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1565:1720:1877)(1593:1738:1887))
          (PORT EN (2157:2363:2577)(2204:2390:2583))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1452_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3226:3465:3709)(3355:3571:3793))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1452_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1927:2069:2216)(1971:2097:2225))
          (PORT EN (2786:3100:3420)(2904:3202:3507))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1453_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4293:4666:5045)(4573:4941:5319))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1453_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1668:1811:1957)(1737:1870:2003))
          (PORT EN (3702:4125:4555)(3840:4226:4619))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1454_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3666:3962:4264)(3863:4133:4413))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1454_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1916:2056:2200)(1958:2085:2214))
          (PORT EN (2638:2931:3229)(2754:3034:3318))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1455_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3030:3280:3538)(3185:3405:3631))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1455_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2387:2581:2779)(2448:2626:2807))
          (PORT EN (3445:3841:4242)(3697:4075:4459))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3363:3655:3956)(3526:3797:4077))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1456_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1814:1927:2043)(1875:1968:2062))
          (PORT EN (2925:3237:3556)(3098:3401:3709))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2627:2860:3095)(2736:2946:3160))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1457_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1733:1839:1949)(1777:1866:1959))
          (PORT EN (3564:3966:4375)(3806:4193:4588))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1458_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3033:3276:3525)(3173:3398:3626))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1458_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2151:2276:2405)(2232:2338:2448))
          (PORT EN (2518:2784:3053)(2623:2876:3135))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1459_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2656:2853:3055)(2784:2956:3133))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1459_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2216:2430:2647)(2276:2497:2720))
          (PORT EN (2940:3243:3553)(3115:3412:3715))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1460_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2547:2849:3160)(2610:2909:3212))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1460_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2244:2400:2563)(2304:2440:2580))
          (PORT EN (3147:3502:3865)(3311:3652:4002))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1461_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1465:1625:1789)(1502:1661:1822))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1461_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1813:1954:2098)(1883:2015:2149))
          (PORT EN (2576:2886:3202)(2742:3039:3342))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1462_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3920:4289:4664)(4121:4465:4813))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1462_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1366:1456:1548)(1402:1480:1561))
          (PORT EN (2488:2716:2952)(2631:2847:3067))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1463_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4488:4886:5291)(4790:5186:5592))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1463_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1866:2007:2152)(1905:2033:2163))
          (PORT EN (2278:2485:2700)(2340:2529:2722))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1464_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3342:3634:3931)(3526:3801:4082))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1464_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1557:1673:1791)(1601:1699:1801))
          (PORT EN (2218:2433:2655)(2281:2474:2671))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2864:3082:3306)(3012:3208:3411))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1465_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2476:2652:2830)(2558:2715:2875))
          (PORT EN (1909:2096:2290)(2006:2181:2358))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1466_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2926:3155:3389)(3041:3251:3469))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1466_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2228:2404:2583)(2277:2432:2590))
          (PORT EN (2227:2439:2656)(2293:2490:2695))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2789:3051:3319)(2917:3166:3421))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1467_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2028:2171:2317)(2067:2194:2321))
          (PORT EN (2320:2576:2840)(2409:2653:2901))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1468_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3395:3689:3990)(3550:3821:4096))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1468_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1785:1909:2034)(1827:1937:2049))
          (PORT EN (2006:2237:2476)(2039:2240:2446))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1469_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2694:2918:3149)(2833:3045:3263))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1469_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2075:2245:2419)(2173:2330:2490))
          (PORT EN (2551:2787:3030)(2594:2796:3005))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1470_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2761:3082:3408)(2854:3177:3504))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1470_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2282:2453:2627)(2346:2502:2661))
          (PORT EN (2253:2465:2684)(2302:2484:2672))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1471_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1638:1821:2008)(1698:1883:2070))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1471_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1866:2043:2223)(1900:2069:2243))
          (PORT EN (1658:1805:1955)(1688:1828:1970))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1472_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3150:3360:3575)(3280:3468:3663))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1472_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1914:2050:2190)(1953:2078:2206))
          (PORT EN (1663:1844:2029)(1728:1899:2073))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3444:3705:3974)(3601:3844:4092))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1473_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1945:2088:2233)(1985:2109:2236))
          (PORT EN (2799:3072:3352)(2925:3171:3422))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1474_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3654:3951:4252)(3851:4121:4399))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1474_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1397:1485:1575)(1440:1516:1594))
          (PORT EN (1951:2183:2420)(2018:2233:2453))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1475_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3213:3489:3774)(3376:3623:3878))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1475_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1707:1852:2000)(1746:1868:1992))
          (PORT EN (2524:2823:3129)(2662:2947:3241))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1476_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2938:3173:3413)(3103:3322:3544))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1476_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1929:2062:2195)(1993:2108:2224))
          (PORT EN (1702:1917:2138)(1762:1961:2166))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2648:2893:3140)(2764:2990:3219))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1477_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1486:1580:1677)(1504:1584:1666))
          (PORT EN (1757:1987:2223)(1829:2056:2288))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1478_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2926:3193:3466)(3083:3332:3588))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1478_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2295:2514:2738)(2361:2578:2800))
          (PORT EN (2025:2253:2487)(2125:2342:2564))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1479_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3584:3877:4177)(3778:4050:4327))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1479_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2122:2339:2559)(2215:2431:2650))
          (PORT EN (2699:3017:3345)(2827:3134:3449))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1480_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2764:3105:3450)(2920:3267:3620))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1480_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2434:2626:2821)(2501:2674:2849))
          (PORT EN (3060:3342:3632)(3234:3498:3767))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x124y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1481_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1921:2158:2398)(2026:2265:2508))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1481_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1691:1863:2037)(1773:1946:2121))
          (PORT EN (1717:1902:2092)(1787:1962:2142))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1482_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (4081:4471:4869)(4305:4672:5044))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1482_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1738:1881:2028)(1815:1947:2084))
          (PORT EN (1768:1948:2135)(1786:1947:2110))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1483_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3041:3289:3543)(3223:3455:3694))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1483_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1904:2046:2192)(1937:2058:2183))
          (PORT EN (1931:2156:2388)(1973:2173:2376))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1484_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2741:2940:3140)(2865:3043:3226))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1484_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1411:1505:1602)(1441:1523:1606))
          (PORT EN (1790:1972:2160)(1807:1961:2119))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1485_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3474:3760:4055)(3628:3890:4158))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1485_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1411:1505:1602)(1441:1523:1606))
          (PORT EN (1790:1972:2160)(1807:1961:2119))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x110y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1486_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2896:3134:3378)(3025:3242:3464))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1486_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2152:2324:2501)(2244:2409:2577))
          (PORT EN (1600:1786:1976)(1657:1826:2000))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1487_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3011:3256:3507)(3174:3394:3621))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1487_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2131:2294:2462)(2237:2382:2530))
          (PORT EN (1084:1223:1363)(1109:1237:1368))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1488_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3434:3733:4039)(3651:3938:4232))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1488_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2428:2671:2916)(2489:2730:2974))
          (PORT EN (1909:2129:2354)(1941:2135:2334))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3205:3444:3689)(3376:3600:3830))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1489_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1774:1937:2101)(1826:1986:2148))
          (PORT EN (1926:2113:2305)(1976:2146:2321))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1490_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2745:3021:3303)(2884:3144:3410))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1490_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2361:2549:2742)(2426:2593:2764))
          (PORT EN (2164:2351:2545)(2226:2397:2574))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2048:2282:2521)(2106:2339:2577))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1491_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2021:2165:2314)(2051:2176:2305))
          (PORT EN (2211:2456:2709)(2243:2465:2693))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1492_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3454:3711:3975)(3617:3847:4083))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1492_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1343:1436:1531)(1385:1465:1547))
          (PORT EN (2191:2409:2631)(2328:2543:2761))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1493_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3530:3803:4082)(3723:3981:4248))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1493_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1799:1946:2097)(1820:1945:2074))
          (PORT EN (2102:2289:2482)(2220:2394:2571))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1494_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3138:3406:3675)(3298:3543:3793))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1494_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1914:2050:2190)(1953:2078:2206))
          (PORT EN (2126:2359:2595)(2229:2448:2669))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3485:3766:4057)(3653:3916:4182))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1495_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1837:1988:2139)(1874:2002:2134))
          (PORT EN (2616:2886:3160)(2739:2997:3259))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1496_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3115:3374:3638)(3300:3547:3798))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1496_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2222:2399:2578)(2271:2426:2584))
          (PORT EN (1546:1732:1920)(1621:1795:1971))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1497_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2675:2906:3141)(2806:3026:3251))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1497_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1982:2132:2285)(2028:2155:2287))
          (PORT EN (2736:3083:3439)(2882:3219:3561))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1498_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2715:2920:3130)(2861:3046:3237))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1498_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2118:2295:2474)(2205:2370:2538))
          (PORT EN (2044:2275:2510)(2169:2392:2618))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2883:3101:3325)(3044:3241:3443))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1499_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2104:2281:2459)(2180:2344:2511))
          (PORT EN (2363:2635:2912)(2533:2808:3087))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1500_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2786:3130:3481)(2919:3272:3628))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1500_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1875:2012:2153)(1931:2046:2164))
          (PORT EN (2294:2547:2806)(2437:2680:2928))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1501_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2251:2520:2793)(2301:2548:2800))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1501_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2018:2163:2309)(2055:2182:2310))
          (PORT EN (2357:2631:2909)(2471:2739:3011))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1502_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3267:3506:3751)(3372:3580:3793))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1502_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1341:1432:1525)(1382:1461:1541))
          (PORT EN (2184:2400:2618)(2307:2507:2714))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2768:2962:3164)(2899:3071:3249))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1503_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1953:2088:2226)(1990:2109:2233))
          (PORT EN (2333:2546:2765)(2405:2604:2811))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1504_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3701:4039:4379)(3926:4253:4586))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1504_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1561:1676:1793)(1601:1699:1801))
          (PORT EN (1663:1809:1958)(1734:1867:2004))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1505_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3474:3759:4053)(3630:3891:4158))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1505_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1864:2005:2149)(1893:2014:2138))
          (PORT EN (2373:2612:2856)(2507:2735:2971))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1506_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3595:3900:4213)(3787:4070:4364))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1506_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1821:1932:2047)(1881:1973:2067))
          (PORT EN (2290:2511:2737)(2338:2543:2753))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1507_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3174:3439:3710)(3364:3607:3858))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1507_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1948:2090:2235)(2015:2130:2248))
          (PORT EN (1374:1509:1648)(1382:1497:1617))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1508_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2756:2999:3247)(2877:3090:3310))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1508_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2228:2456:2685)(2286:2513:2742))
          (PORT EN (1627:1786:1949)(1648:1786:1930))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1509_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3407:3672:3943)(3603:3855:4111))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1509_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1940:2084:2232)(1998:2124:2253))
          (PORT EN (1711:1887:2065)(1782:1941:2103))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1510_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2057:2241:2429)(2144:2312:2483))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1510_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1471:1567:1665)(1489:1571:1655))
          (PORT EN (2510:2783:3062)(2566:2819:3077))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1511_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2227:2484:2744)(2313:2570:2833))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1511_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1913:2069:2228)(1945:2087:2233))
          (PORT EN (1597:1768:1942)(1635:1795:1958))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1512_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2774:2973:3176)(2877:3050:3226))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1512_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1389:1484:1580)(1429:1514:1602))
          (PORT EN (1848:2055:2268)(1889:2085:2286))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3323:3596:3878)(3497:3749:4008))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1513_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1914:2050:2188)(1960:2082:2207))
          (PORT EN (2134:2380:2635)(2202:2442:2689))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x110y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1514_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3687:4024:4367)(3910:4241:4578))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1514_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1936:2077:2222)(1972:2092:2217))
          (PORT EN (2135:2392:2654)(2194:2439:2691))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1515_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3544:3826:4118)(3740:4009:4284))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1515_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1461:1550:1643)(1503:1579:1659))
          (PORT EN (2201:2460:2727)(2310:2561:2816))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1516_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3521:3834:4157)(3710:4005:4310))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1516_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2366:2529:2697)(2438:2580:2726))
          (PORT EN (1466:1663:1863)(1520:1712:1909))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1517_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2895:3153:3414)(3039:3277:3520))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1517_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1996:2132:2270)(2049:2171:2296))
          (PORT EN (1844:2084:2327)(1848:2073:2302))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1518_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3003:3232:3469)(3157:3355:3559))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1518_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2490:2679:2876)(2570:2750:2934))
          (PORT EN (1733:1964:2202)(1744:1952:2163))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2855:3077:3305)(3004:3204:3409))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1519_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2238:2406:2580)(2305:2452:2606))
          (PORT EN (1786:2002:2220)(1849:2048:2251))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1520_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2944:3238:3538)(3129:3417:3713))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1520_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2114:2277:2443)(2160:2304:2453))
          (PORT EN (1974:2197:2428)(2071:2294:2524))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1521_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1878:2089:2304)(1912:2118:2328))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1521_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1780:1919:2062)(1839:1965:2096))
          (PORT EN (1758:1959:2164)(1805:1997:2194))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1522_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2415:2596:2780)(2523:2685:2850))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1522_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1741:1881:2024)(1799:1929:2060))
          (PORT EN (1628:1768:1911)(1644:1769:1898))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3265:3498:3738)(3406:3620:3837))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1523_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1916:2056:2200)(1958:2085:2214))
          (PORT EN (1436:1565:1697)(1441:1554:1670))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x105y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1524_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2992:3249:3510)(3129:3352:3580))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1524_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1379:1470:1562)(1424:1502:1582))
          (PORT EN (1784:1950:2119)(1872:2029:2191))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1525_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3045:3290:3544)(3205:3423:3647))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1525_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2247:2404:2567)(2297:2436:2576))
          (PORT EN (1983:2169:2360)(2047:2216:2392))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1526_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2731:2933:3140)(2833:3013:3200))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1526_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2122:2339:2559)(2215:2431:2650))
          (PORT EN (2660:2910:3165)(2712:2929:3153))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1527_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2973:3213:3460)(3148:3372:3602))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1527_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2075:2232:2395)(2175:2317:2462))
          (PORT EN (2142:2352:2569)(2204:2393:2586))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1528_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2749:2992:3239)(2870:3082:3302))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1528_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2091:2265:2441)(2178:2340:2505))
          (PORT EN (2234:2452:2677)(2309:2513:2722))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1529_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3572:3864:4164)(3782:4059:4342))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1529_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2519:2710:2906)(2599:2775:2954))
          (PORT EN (1602:1755:1912)(1674:1812:1954))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1530_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2246:2469:2697)(2300:2484:2675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1530_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2237:2406:2577)(2297:2456:2618))
          (PORT EN (1294:1430:1567)(1308:1421:1536))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1531_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2538:2818:3105)(2607:2872:3140))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1531_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1849:1996:2145)(1892:2023:2158))
          (PORT EN (1852:2038:2229)(1871:2032:2196))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1532_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3355:3632:3917)(3509:3762:4022))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1532_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1837:1972:2111)(1879:2002:2129))
          (PORT EN (1901:2082:2266)(1927:2080:2237))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3247:3481:3722)(3390:3602:3818))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1533_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1767:1908:2051)(1837:1966:2099))
          (PORT EN (1359:1500:1642)(1416:1553:1693))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3355:3663:3974)(3533:3814:4102))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1534_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1949:2089:2233)(1995:2121:2250))
          (PORT EN (2679:2963:3254)(2735:2991:3256))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1535_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3015:3245:3479)(3182:3392:3608))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1535_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1576:1685:1796)(1634:1728:1824))
          (PORT EN (2383:2641:2906)(2471:2705:2944))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1536_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3551:3867:4191)(3734:4031:4337))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1536_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1731:1841:1953)(1770:1860:1952))
          (PORT EN (1279:1436:1596)(1335:1491:1653))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2717:2952:3190)(2839:3050:3266))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1537_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1494:1587:1681)(1538:1613:1691))
          (PORT EN (1732:1934:2140)(1790:1977:2169))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1538_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2778:3018:3262)(2930:3158:3393))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1538_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2443:2678:2915)(2514:2749:2989))
          (PORT EN (2094:2345:2602)(2174:2410:2651))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1539_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2559:2763:2973)(2687:2874:3065))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1539_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1718:1826:1938)(1770:1861:1953))
          (PORT EN (2026:2259:2493)(2105:2327:2558))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1540_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2568:2813:3063)(2708:2941:3181))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1540_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2036:2196:2361)(2131:2278:2428))
          (PORT EN (2748:3050:3359)(2895:3181:3473))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x124y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2604:2889:3181)(2724:2997:3276))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1541_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1666:1847:2029)(1736:1923:2111))
          (PORT EN (2208:2484:2765)(2289:2536:2790))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1542_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2918:3146:3378)(3033:3229:3431))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1542_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1730:1871:2014)(1797:1924:2055))
          (PORT EN (1125:1228:1334)(1139:1226:1317))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1543_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2838:3061:3290)(2984:3187:3396))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1543_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1397:1485:1575)(1440:1516:1594))
          (PORT EN (1495:1648:1805)(1541:1684:1832))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2988:3230:3477)(3148:3376:3608))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1544_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1603:1723:1847)(1635:1737:1844))
          (PORT EN (1787:1966:2150)(1859:2018:2182))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1545_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3147:3465:3787)(3303:3619:3942))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1545_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1658:1761:1865)(1717:1806:1897))
          (PORT EN (2389:2638:2892)(2506:2740:2977))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1546_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2881:3106:3336)(3053:3263:3480))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1546_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2103:2279:2457)(2190:2352:2518))
          (PORT EN (1694:1893:2097)(1789:1983:2179))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1547_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2830:3099:3370)(2956:3208:3464))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1547_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2014:2161:2310)(2067:2197:2330))
          (PORT EN (765:849:935)(780:861:942))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x104y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1548_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3242:3545:3855)(3381:3666:3955))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1548_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2020:2156:2296)(2080:2196:2315))
          (PORT EN (2034:2244:2460)(2103:2298:2499))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1549_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2873:3133:3398)(3008:3236:3471))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1549_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2208:2374:2546)(2275:2420:2571))
          (PORT EN (2280:2506:2739)(2350:2553:2762))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1550_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2163:2421:2684)(2268:2534:2806))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1550_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2000:2139:2282)(2036:2162:2290))
          (PORT EN (2546:2796:3053)(2689:2928:3170))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x125y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2423:2684:2951)(2531:2777:3028))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1551_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1792:1941:2093)(1856:1995:2138))
          (PORT EN (3210:3542:3882)(3381:3695:4013))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1552_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3432:3724:4022)(3601:3867:4140))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1552_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1581:1684:1788)(1641:1729:1820))
          (PORT EN (2146:2363:2586)(2256:2469:2684))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1553_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3376:3639:3910)(3510:3750:3992))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1553_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1523:1618)(1463:1542:1624))
          (PORT EN (1129:1250:1373)(1156:1254:1355))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1554_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3159:3425:3694)(3346:3597:3854))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1554_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2143:2306:2476)(2185:2324:2466))
          (PORT EN (2365:2614:2868)(2420:2655:2895))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1555_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2998:3233:3473)(3149:3358:3573))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1555_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2088:2248:2413)(2148:2291:2437))
          (PORT EN (1607:1790:1977)(1654:1830:2009))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1556_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2871:3096:3326)(3037:3246:3462))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1556_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2082:2200:2321)(2168:2272:2377))
          (PORT EN (2210:2503:2803)(2281:2566:2856))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3356:3644:3939)(3567:3837:4115))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1557_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1701:1810:1923)(1743:1834:1928))
          (PORT EN (1098:1236:1378)(1127:1265:1405))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1558_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2612:2846:3083)(2729:2938:3151))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1558_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2097:2261:2430)(2199:2352:2510))
          (PORT EN (1707:1885:2067)(1763:1934:2111))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3073:3362:3656)(3228:3485:3748))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1559_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2277:2438:2603)(2349:2498:2652))
          (PORT EN (1882:2084:2289)(1950:2148:2353))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1560_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3131:3500:3875)(3266:3644:4027))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1560_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2361:2549:2743)(2429:2598:2771))
          (PORT EN (2048:2269:2494)(2136:2358:2586))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x122y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2063:2291:2524)(2133:2361:2591))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1561_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1573:1705:1839)(1590:1708:1828))
          (PORT EN (2614:2904:3197)(2724:2998:3281))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x151y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1562_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2510:2746:2988)(2643:2863:3088))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1562_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1470:1599:1731)(1491:1607:1726))
          (PORT EN (3388:3738:4094)(3564:3902:4249))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1563_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3230:3499:3776)(3415:3668:3926))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1563_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1853:1997:2145)(1901:2029:2161))
          (PORT EN (2608:2888:3174)(2720:2981:3250))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x130y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1564_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2669:2898:3132)(2774:2972:3179))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1564_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1703:1848:1996)(1770:1902:2038))
          (PORT EN (2107:2363:2624)(2166:2408:2653))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1565_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2368:2580:2799)(2477:2679:2886))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1565_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (996:1070:1147)(992:1057:1124))
          (PORT EN (2602:2898:3204)(2657:2939:3229))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1566_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2568:2833:3101)(2650:2890:3131))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1566_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1094:1167:1241)(1089:1152:1217))
          (PORT EN (1823:2057:2293)(1883:2113:2347))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1567_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2371:2571:2778)(2506:2691:2882))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1567_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1348:1438:1530)(1375:1451:1529))
          (PORT EN (2366:2622:2884)(2413:2646:2887))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x130y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1568_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2464:2673:2882)(2602:2790:2982))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1568_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1703:1848:1995)(1767:1897:2031))
          (PORT EN (2732:3030:3334)(2815:3091:3378))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x133y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1569_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2366:2582:2800)(2487:2671:2858))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1569_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1841:1986:2135)(1879:2005:2134))
          (PORT EN (2692:3030:3372)(2752:3053:3364))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1570_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2091:2294:2500)(2198:2388:2581))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1570_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1255:1344:1435)(1256:1335:1415))
          (PORT EN (2480:2741:3006)(2542:2771:3006))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1571_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1826:2046:2269)(1889:2093:2303))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1571_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:1025:1102)(962:1023:1087))
          (PORT EN (2630:2900:3175)(2735:2988:3245))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1572_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1971:2134:2301)(2065:2213:2365))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1572_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (907:980:1054)(911:973:1036))
          (PORT EN (2476:2722:2973)(2595:2827:3062))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x134y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1573_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2777:3001:3229)(2941:3143:3348))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1573_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1694:1838:1985)(1763:1895:2030))
          (PORT EN (1775:1972:2173)(1831:2021:2216))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1574_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3130:3420:3712)(3302:3575:3856))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1574_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1973:2129:2288)(2013:2156:2303))
          (PORT EN (1988:2195:2405)(2091:2290:2492))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1575_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2588:2814:3045)(2699:2904:3116))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1575_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1208:1304:1403)(1199:1282:1366))
          (PORT EN (2468:2751:3043)(2598:2867:3142))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1576_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2640:2881:3128)(2745:2964:3188))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1576_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1934:2085:2240)(1970:2097:2228))
          (PORT EN (2621:2900:3184)(2761:3029:3306))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2363:2566:2773)(2490:2677:2869))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1577_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1459:1576:1696)(1484:1585:1690))
          (PORT EN (2434:2667:2906)(2534:2752:2977))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x128y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1578_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2076:2267:2459)(2184:2358:2536))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1578_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1852:2003:2155)(1886:2020:2159))
          (PORT EN (3260:3593:3931)(3426:3725:4033))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2535:2735:2941)(2667:2851:3041))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1579_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1688:1834:1982)(1770:1909:2050))
          (PORT EN (2920:3191:3467)(3098:3355:3617))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1580_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2125:2335:2549)(2185:2378:2575))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1580_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1686:1832:1982)(1757:1890:2025))
          (PORT EN (2242:2497:2760)(2278:2509:2746))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1581_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2208:2453:2700)(2305:2541:2784))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1581_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1388:1514:1644)(1435:1554:1676))
          (PORT EN (3927:4240:4557)(4135:4422:4717))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x152y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1582_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2101:2304:2509)(2204:2388:2577))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1582_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1471:1593:1717)(1487:1598:1709))
          (PORT EN (2557:2786:3018)(2706:2925:3148))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x133y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1583_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2328:2507:2690)(2454:2612:2773))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1583_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1651:1796:1943)(1722:1850:1983))
          (PORT EN (1871:2078:2288)(1944:2136:2334))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x128y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1584_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2520:2728:2939)(2665:2853:3047))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1584_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1881:2033:2188)(1925:2070:2215))
          (PORT EN (1611:1766:1925)(1638:1780:1925))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2513:2713:2921)(2642:2825:3015))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1585_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1161:1263:1369)(1172:1256:1342))
          (PORT EN (2188:2416:2648)(2311:2539:2772))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x130y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1586_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2467:2684:2907)(2560:2752:2948))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1586_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1737:1883:2033)(1824:1956:2091))
          (PORT EN (1195:1328:1465)(1180:1301:1425))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1587_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3082:3393:3711)(3223:3528:3837))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1587_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1515:1650:1787)(1585:1710:1837))
          (PORT EN (2078:2292:2512)(2162:2359:2558))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1588_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2879:3139:3406)(3059:3312:3573))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1588_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1346:1438:1532)(1373:1449:1528))
          (PORT EN (1424:1563:1707)(1456:1586:1718))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1589_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2348:2523:2703)(2466:2623:2785))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1589_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1671:1813:1960)(1738:1866:1998))
          (PORT EN (1236:1369:1503)(1281:1412:1545))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1590_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2101:2341:2584)(2201:2420:2643))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1590_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1534:1676:1821)(1593:1725:1859))
          (PORT EN (4256:4678:5111)(4484:4879:5279))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1591_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1808:2008:2209)(1862:2045:2234))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1591_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1011:1084:1158)(1013:1076:1139))
          (PORT EN (2108:2324:2543)(2229:2434:2642))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x150y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1592_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2318:2530:2747)(2430:2622:2820))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1592_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:972:1047)(902:964:1027))
          (PORT EN (2524:2777:3036)(2616:2858:3105))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2875:3134:3396)(3044:3279:3518))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1593_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1855:1994:2135)(1901:2027:2154))
          (PORT EN (1522:1681:1845)(1565:1703:1845))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1594_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3353:3672:3996)(3544:3854:4172))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1594_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1772:1922:2076)(1846:1990:2135))
          (PORT EN (2205:2482:2767)(2299:2566:2840))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1595_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2635:2863:3094)(2767:2971:3180))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1595_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1835:1986:2139)(1871:2003:2136))
          (PORT EN (1757:1979:2206)(1760:1953:2152))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x128y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1596_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2706:2954:3207)(2833:3062:3295))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1596_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1931:2078:2230)(1964:2089:2218))
          (PORT EN (2803:3149:3503)(2902:3219:3543))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1597_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2218:2435:2656)(2319:2516:2717))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1597_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1344:1471:1599)(1386:1503:1622))
          (PORT EN (1111:1258:1408)(1127:1263:1402))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1598_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2540:2789:3043)(2679:2915:3157))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1598_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1876:2029:2187)(1921:2061:2204))
          (PORT EN (2634:2931:3238)(2710:2992:3285))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2365:2541:2723)(2482:2641:2804))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1599_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1683:1825:1971)(1748:1877:2011))
          (PORT EN (2253:2530:2813)(2359:2625:2898))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1600_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2073:2275:2481)(2170:2358:2549))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1600_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1830:1973:2118)(1863:1988:2114))
          (PORT EN (1820:2016:2219)(1875:2055:2241))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1601_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1630:1822:2018)(1654:1821:1991))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1601_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (972:1047:1124)(974:1038:1102))
          (PORT EN (2283:2551:2827)(2377:2639:2905))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1602_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2882:3136:3395)(3039:3273:3513))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1602_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1702:1846:1993)(1777:1908:2044))
          (PORT EN (3344:3615:3897)(3476:3714:3958))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1603_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3694:4048:4411)(3934:4279:4632))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1603_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1124:1229:1335)(1127:1215:1305))
          (PORT EN (2321:2637:2956)(2337:2604:2877))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x128y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1604_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2554:2759:2966)(2688:2877:3070))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1604_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1986:2133:2284)(2023:2157:2297))
          (PORT EN (1282:1474:1668)(1259:1409:1561))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2853:3089:3334)(3005:3220:3442))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1605_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1128:1231:1334)(1137:1223:1311))
          (PORT EN (2319:2563:2815)(2454:2690:2930))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1606_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2087:2280:2478)(2174:2344:2520))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1606_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1663:1809:1960)(1743:1878:2016))
          (PORT EN (1606:1814:2027)(1629:1817:2009))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2538:2746:2960)(2632:2820:3014))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1607_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1521:1649:1779)(1519:1628:1741))
          (PORT EN (2211:2479:2752)(2249:2475:2704))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1608_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2855:3094:3340)(2970:3192:3418))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1608_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2014:2161:2310)(2067:2197:2330))
          (PORT EN (1929:2117:2312)(2017:2185:2358))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1609_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2947:3243:3542)(3072:3344:3623))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1609_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1200:1300:1401)(1192:1276:1362))
          (PORT EN (1732:1930:2134)(1765:1940:2121))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1610_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1614:1813:2014)(1660:1839:2021))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1610_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1508:1634:1763)(1508:1615:1725))
          (PORT EN (2410:2631:2858)(2492:2690:2890))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1611_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1844:2057:2275)(1899:2092:2289))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1611_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1165:1278:1392)(1162:1259:1357))
          (PORT EN (2068:2259:2457)(2158:2330:2505))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1612_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2357:2534:2715)(2434:2591:2752))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1612_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1026:1103:1181)(1021:1087:1154))
          (PORT EN (2718:2979:3246)(2857:3091:3335))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1613_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2825:3053:3288)(2932:3135:3345))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1613_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1700:1842:1985)(1765:1895:2027))
          (PORT EN (2670:2953:3241)(2794:3068:3347))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1614_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2998:3272:3550)(3149:3407:3672))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1614_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2061:2246:2433)(2131:2306:2483))
          (PORT EN (2591:2901:3216)(2736:3048:3365))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2296:2495:2698)(2386:2561:2741))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1615_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1012:1090:1169)(1016:1081:1146))
          (PORT EN (2128:2330:2536)(2202:2393:2587))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x127y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1616_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2901:3170:3446)(3049:3307:3571))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1616_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1927:2075:2226)(1962:2088:2219))
          (PORT EN (1999:2245:2496)(2055:2277:2502))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1617_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2131:2317:2507)(2232:2404:2581))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1617_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1513:1642:1773)(1510:1618:1730))
          (PORT EN (1359:1522:1689)(1432:1590:1748))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1618_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2909:3170:3439)(3023:3262:3507))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1618_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1361:1461:1562)(1398:1487:1579))
          (PORT EN (2717:3029:3347)(2854:3155:3461))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1619_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2549:2791:3035)(2684:2896:3112))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1619_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1637:1778:1923)(1712:1842:1974))
          (PORT EN (2707:3033:3367)(2790:3082:3380))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1620_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1941:2150:2363)(2027:2228:2432))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1620_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1139:1239:1340)(1144:1227:1312))
          (PORT EN (2124:2353:2588)(2241:2468:2700))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1621_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1705:1901:2100)(1735:1904:2077))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1621_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1028:1104:1180)(1032:1094:1158))
          (PORT EN (1899:2100:2308)(1992:2182:2376))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1622_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2476:2703:2936)(2592:2808:3026))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1622_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1545:1682:1821)(1557:1681:1806))
          (PORT EN (2237:2428:2624)(2362:2538:2720))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1623_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2791:3026:3267)(2950:3176:3407))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1623_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1540:1665:1794)(1569:1675:1782))
          (PORT EN (2117:2333:2552)(2142:2325:2514))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1624_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3250:3513:3779)(3459:3708:3962))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1624_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1913:2069:2228)(1945:2087:2233))
          (PORT EN (2014:2225:2441)(2063:2258:2458))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1625_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2410:2615:2823)(2520:2714:2912))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1625_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1009:1089:1170)(1010:1078:1148))
          (PORT EN (1777:1958:2141)(1820:1980:2144))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1626_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2305:2523:2747)(2404:2606:2815))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1626_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1682:1828:1975)(1755:1887:2021))
          (PORT EN (1769:1951:2138)(1794:1956:2123))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1627_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2740:3004:3274)(2856:3104:3356))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1627_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1200:1300:1401)(1192:1276:1362))
          (PORT EN (1829:2042:2260)(1842:2010:2183))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1628_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2976:3230:3486)(3111:3342:3580))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1628_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1627:1768:1911)(1695:1825:1956))
          (PORT EN (2456:2699:2948)(2599:2827:3061))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x129y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2450:2652:2860)(2557:2733:2915))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1629_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1930:2080:2233)(1972:2111:2254))
          (PORT EN (1432:1590:1754)(1498:1650:1806))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1630_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1841:2064:2292)(1922:2136:2355))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1630_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1470:1602:1735)(1479:1588:1699))
          (PORT EN (2570:2874:3183)(2671:2942:3217))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x144y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1631_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1833:2044:2261)(1901:2092:2287))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1631_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1308:1427:1548)(1364:1475:1587))
          (PORT EN (2305:2518:2737)(2436:2640:2849))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1632_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2456:2669:2887)(2579:2764:2956))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1632_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1663:1809:1960)(1743:1878:2016))
          (PORT EN (1306:1453:1603)(1320:1440:1563))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2425:2622:2825)(2554:2737:2926))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1633_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1537:1668:1803)(1548:1665:1784))
          (PORT EN (1816:2028:2245)(1845:2037:2234))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x125y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1634_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3364:3687:4014)(3555:3870:4192))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1634_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1976:2132:2291)(2016:2158:2302))
          (PORT EN (2453:2747:3043)(2530:2800:3077))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1635_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2901:3168:3442)(3032:3280:3533))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1635_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1242:1347:1452)(1246:1331:1418))
          (PORT EN (2516:2774:3043)(2594:2842:3096))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1636_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2280:2497:2719)(2392:2595:2803))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1636_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1327:1419:1513)(1353:1428:1507))
          (PORT EN (1214:1345:1481)(1259:1389:1522))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1637_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2570:2796:3031)(2727:2942:3165))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1637_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1803:1950:2099)(1839:1966:2095))
          (PORT EN (774:869:965)(779:868:960))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x126y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1638_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2394:2620:2852)(2503:2716:2935))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1638_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1384:1486:1590)(1425:1514:1607))
          (PORT EN (2043:2265:2492)(2136:2350:2570))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x131y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2871:3137:3406)(2996:3229:3466))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1639_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1311:1405:1501)(1336:1414:1494))
          (PORT EN (1573:1765:1962)(1625:1810:1997))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1640_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1790:2014:2240)(1851:2057:2266))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1640_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1012:1090:1169)(1016:1081:1146))
          (PORT EN (2108:2353:2603)(2216:2463:2716))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x144y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2021:2242:2467)(2106:2322:2542))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1641_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1494:1622:1751)(1514:1628:1743))
          (PORT EN (1845:2032:2221)(1928:2102:2280))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x153y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1642_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1916:2093:2272)(2002:2158:2319))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1642_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (835:905:978)(825:886:949))
          (PORT EN (2296:2500:2710)(2375:2561:2749))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1643_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2688:2917:3154)(2816:3024:3240))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1643_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1030:1106:1183)(1036:1100:1165))
          (PORT EN (2240:2457:2678)(2358:2555:2759))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1644_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2745:2977:3211)(2896:3117:3342))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1644_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2005:2161:2321)(2044:2187:2335))
          (PORT EN (3647:4035:4434)(3835:4210:4595))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1645_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2670:2917:3169)(2805:3036:3272))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1645_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1344:1471:1599)(1386:1503:1622))
          (PORT EN (1907:2112:2321)(2015:2205:2401))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x141y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1646_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1815:1991:2173)(1876:2035:2199))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1646_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1595:1721:1851)(1604:1723:1844))
          (PORT EN (1570:1732:1899)(1589:1730:1874))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x136y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1647_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2376:2581:2791)(2514:2704:2898))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1647_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1173:1275:1379)(1176:1262:1348))
          (PORT EN (1416:1576:1741)(1449:1599:1755))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1648_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2113:2308:2504)(2200:2365:2535))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1648_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1472:1593:1717)(1496:1595:1698))
          (PORT EN (1431:1585:1743)(1473:1614:1760))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x134y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1649_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2544:2779:3017)(2692:2906:3125))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1649_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1781:1928:2077)(1824:1953:2087))
          (PORT EN (1691:1836:1985)(1718:1849:1983))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x134y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1650_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2092:2332:2575)(2183:2402:2624))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1650_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2054:2225:2402)(2102:2250:2402))
          (PORT EN (1313:1439:1568)(1374:1498:1626))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1651_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2019:2254:2494)(2082:2306:2533))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1651_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1595:1721:1850)(1606:1718:1834))
          (PORT EN (2184:2369:2561)(2266:2439:2615))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1652_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2832:3101:3376)(2986:3250:3518))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1652_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1311:1438:1568)(1365:1484:1606))
          (PORT EN (2477:2708:2943)(2598:2814:3035))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x134y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1653_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2872:3102:3339)(2976:3183:3398))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1653_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1870:2016:2166)(1914:2042:2174))
          (PORT EN (2043:2266:2494)(2105:2319:2538))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1654_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2416:2620:2827)(2537:2724:2915))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1654_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1622:1771:1922)(1692:1838:1987))
          (PORT EN (2719:3023:3332)(2768:3044:3325))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2553:2759:2972)(2680:2870:3066))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1655_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1577:1707:1839)(1587:1702:1820))
          (PORT EN (2442:2712:2990)(2496:2747:3004))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x131y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1656_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2444:2686:2934)(2564:2789:3021))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1656_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1513:1634:1755)(1541:1640:1740))
          (PORT EN (1117:1258:1402)(1129:1255:1384))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1984:2146:2312)(2061:2206:2354))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1657_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1094:1167:1241)(1089:1152:1217))
          (PORT EN (3182:3539:3907)(3337:3674:4019))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x128y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1658_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2603:2834:3071)(2749:2966:3187))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1658_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1696:1849:2006)(1773:1916:2062))
          (PORT EN (2703:2985:3276)(2867:3142:3425))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x130y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2632:2858:3091)(2759:2962:3171))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1659_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1318:1413:1510)(1344:1424:1504))
          (PORT EN (2060:2250:2443)(2136:2312:2493))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1660_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2246:2470:2697)(2378:2593:2811))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1660_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1173:1277:1383)(1179:1264:1352))
          (PORT EN (2187:2397:2613)(2278:2484:2698))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x147y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1661_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1826:2026:2231)(1879:2068:2262))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1661_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1257:1383:1510)(1294:1411:1532))
          (PORT EN (2350:2592:2838)(2490:2727:2970))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1662_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2075:2265:2459)(2174:2351:2533))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1662_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (751:839:929)(735:808:882))
          (PORT EN (2698:2946:3200)(2835:3065:3300))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1663_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2323:2499:2682)(2431:2588:2752))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1663_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1592:1732:1877)(1651:1779:1910))
          (PORT EN (1994:2188:2388)(2024:2200:2381))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1664_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2517:2718:2922)(2654:2839:3029))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1664_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2177:2344:2515)(2222:2376:2537))
          (PORT EN (1836:2031:2230)(1910:2088:2270))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x131y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1665_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2651:2880:3115)(2812:3027:3247))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1665_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1586:1729:1874)(1645:1779:1916))
          (PORT EN (1560:1750:1943)(1560:1723:1891))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1666_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2630:2878:3131)(2736:2966:3197))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1666_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1208:1304:1403)(1199:1282:1366))
          (PORT EN (1549:1734:1923)(1569:1734:1905))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1667_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2565:2805:3051)(2667:2889:3114))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1667_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1005:1082:1160)(1008:1071:1136))
          (PORT EN (1895:2128:2368)(1914:2122:2337))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x124y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1668_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2729:2990:3258)(2865:3120:3378))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1668_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1689:1873:2058)(1755:1944:2135))
          (PORT EN (2343:2574:2810)(2410:2622:2838))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1669_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2729:2994:3261)(2891:3128:3369))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1669_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1684:1826:1972)(1721:1848:1978))
          (PORT EN (1732:1918:2110)(1815:1995:2179))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1670_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2134:2356:2582)(2269:2482:2701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1670_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (996:1070:1147)(992:1057:1124))
          (PORT EN (2261:2512:2766)(2371:2618:2870))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1671_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1682:1888:2098)(1702:1888:2077))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1671_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1223:1361:1501)(1268:1393:1520))
          (PORT EN (2077:2257:2442)(2172:2341:2512))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1672_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2697:2930:3166)(2857:3075:3299))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1672_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1466:1593:1724)(1476:1585:1696))
          (PORT EN (1996:2202:2413)(2061:2241:2428))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2878:3133:3396)(3029:3266:3511))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1673_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1531:1655:1783)(1553:1664:1779))
          (PORT EN (2772:3099:3435)(2874:3172:3479))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x123y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1674_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3004:3281:3560)(3154:3415:3682))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1674_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1895:2043:2194)(1931:2065:2202))
          (PORT EN (1977:2176:2382)(2051:2234:2422))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2468:2690:2917)(2571:2772:2979))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1675_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1221:1321:1422)(1208:1292:1378))
          (PORT EN (1654:1804:1959)(1671:1804:1942))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1676_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2151:2349:2554)(2215:2397:2584))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1676_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1609:1739:1872)(1609:1722:1838))
          (PORT EN (1592:1803:2019)(1636:1835:2039))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1677_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2529:2754:2985)(2691:2905:3123))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1677_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (996:1070:1147)(992:1057:1124))
          (PORT EN (888:997:1108)(907:1017:1130))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x128y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1678_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2071:2262:2454)(2177:2351:2529))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1678_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1696:1849:2006)(1773:1916:2062))
          (PORT EN (1920:2120:2324)(2015:2202:2394))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1679_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2455:2689:2928)(2542:2764:2993))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1679_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1556:1683)(1443:1553:1665))
          (PORT EN (2156:2391:2630)(2221:2448:2677))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1680_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1943:2152:2367)(2026:2228:2434))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1680_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1148:1251:1356)(1154:1238:1323))
          (PORT EN (1855:2033:2215)(1905:2073:2246))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x155y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1681_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1623:1840:2062)(1655:1862:2072))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1681_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1148:1272:1398)(1182:1299:1419))
          (PORT EN (2139:2361:2588)(2196:2399:2608))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1682_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2807:3057:3310)(2980:3214:3455))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1682_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1540:1667:1799)(1559:1673:1790))
          (PORT EN (2053:2266:2486)(2154:2362:2574))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3012:3257:3508)(3169:3394:3626))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1683_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1291:1387:1485)(1306:1388:1472))
          (PORT EN (1787:1967:2151)(1840:1999:2162))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x129y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1684_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2711:2937:3166)(2871:3084:3302))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1684_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1299:1397:1497)(1324:1407:1492))
          (PORT EN (2656:2927:3203)(2795:3041:3291))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2213:2403:2599)(2317:2494:2676))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1685_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1169:1270:1374)(1179:1264:1350))
          (PORT EN (1954:2167:2386)(2049:2257:2467))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x132y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1686_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2513:2756:3007)(2631:2861:3099))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1686_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1370:1466:1563)(1397:1477:1557))
          (PORT EN (946:1074:1205)(938:1052:1168))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1687_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2391:2607:2829)(2477:2672:2870))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1687_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1779:1922:2067)(1801:1926:2055))
          (PORT EN (1609:1804:2001)(1580:1750:1926))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x127y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1688_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2925:3150:3381)(3058:3269:3485))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1688_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1841:1995:2154)(1873:2004:2137))
          (PORT EN (1639:1823:2012)(1698:1869:2044))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1689_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2609:2860:3114)(2698:2917:3143))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1689_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1012:1090:1169)(1016:1081:1146))
          (PORT EN (1748:1970:2200)(1766:1970:2180))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1690_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2407:2661:2922)(2529:2767:3010))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1690_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1834:1974:2118)(1872:1994:2120))
          (PORT EN (1334:1463:1595)(1347:1457:1568))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x151y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1691_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1788:1986:2187)(1849:2038:2230))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1691_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (903:995:1089)(894:971:1050))
          (PORT EN (1875:2049:2226)(1935:2089:2245))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1692_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2643:2839:3038)(2744:2916:3091))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1692_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1283:1375:1468)(1298:1378:1459))
          (PORT EN (1789:1964:2144)(1864:2036:2212))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1693_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2474:2680:2891)(2613:2802:2994))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1693_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1348:1438:1530)(1375:1451:1529))
          (PORT EN (2861:3177:3503)(2986:3269:3558))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x131y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1694_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2870:3117:3367)(3047:3285:3528))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1694_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1602:1744:1891)(1680:1812:1945))
          (PORT EN (1808:2030:2256)(1867:2070:2278))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2002:2164:2332)(2089:2234:2384))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1695_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1359:1485:1613)(1406:1521:1640))
          (PORT EN (2064:2273:2489)(2130:2333:2543))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1696_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2308:2524:2748)(2391:2595:2806))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1696_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (999:1077:1157)(1003:1071:1139))
          (PORT EN (1098:1233:1369)(1116:1242:1370))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1697_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2145:2362:2582)(2238:2435:2636))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1697_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1086:1164:1244)(1079:1145:1211))
          (PORT EN (2029:2261:2495)(2091:2314:2544))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x131y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1698_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2736:2973:3212)(2845:3051:3261))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1698_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1891:2033:2178)(1935:2061:2190))
          (PORT EN (2169:2403:2642)(2251:2473:2699))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x134y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1699_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2586:2818:3053)(2747:2958:3172))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1699_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1652:1798:1945)(1712:1842:1976))
          (PORT EN (1871:2098:2334)(1874:2073:2280))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1700_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1950:2167:2388)(2046:2247:2451))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1700_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1128:1231:1335)(1137:1224:1314))
          (PORT EN (1859:2068:2280)(1961:2164:2371))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1701_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1979:2201:2425)(2052:2260:2475))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1701_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1311:1438:1568)(1365:1484:1606))
          (PORT EN (2122:2329:2542)(2187:2374:2567))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x135y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1702_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2938:3190:3448)(3107:3340:3580))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1702_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1300:1392:1487)(1340:1415:1493))
          (PORT EN (3180:3491:3809)(3271:3550:3836))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2811:3023:3241)(2956:3152:3355))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1703_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1208:1304:1403)(1199:1282:1366))
          (PORT EN (2897:3179:3465)(3034:3282:3535))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1704_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2687:2941:3200)(2811:3046:3286))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1704_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1627:1768:1911)(1695:1825:1956))
          (PORT EN (1914:2151:2390)(1952:2168:2388))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2337:2552:2772)(2427:2618:2814))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1705_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1809:1947:2090)(1848:1974:2102))
          (PORT EN (1964:2184:2411)(2001:2199:2402))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x135y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1706_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2424:2637:2856)(2505:2699:2898))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1706_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1179:1270:1362)(1202:1280:1360))
          (PORT EN (2103:2360:2622)(2166:2410:2661))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x133y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1707_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2367:2566:2772)(2503:2687:2879))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1707_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1686:1832:1982)(1757:1890:2025))
          (PORT EN (1262:1399:1540)(1301:1430:1562))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1708_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2793:3023:3256)(2912:3116:3327))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1708_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1856:2005:2156)(1896:2020:2149))
          (PORT EN (1576:1744:1916)(1646:1809:1978))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x135y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2773:3029:3289)(2956:3195:3437))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1709_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1179:1270:1362)(1202:1280:1360))
          (PORT EN (2103:2360:2622)(2166:2410:2661))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1710_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2446:2732:3021)(2595:2866:3143))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1710_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1030:1106:1183)(1036:1100:1165))
          (PORT EN (2336:2544:2758)(2391:2575:2765))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x152y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1860:2090:2325)(1896:2109:2326))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1711_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (895:983:1072)(886:961:1037))
          (PORT EN (2337:2559:2784)(2397:2593:2795))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1712_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2428:2677:2931)(2557:2786:3020))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1712_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1135:1258:1383)(1169:1285:1404))
          (PORT EN (2644:2915:3193)(2771:3020:3276))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2220:2405:2594)(2327:2496:2670))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1713_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1319:1441:1565)(1375:1488:1603))
          (PORT EN (2052:2271:2495)(2101:2297:2498))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x126y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1714_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3000:3256:3516)(3172:3424:3681))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1714_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1762:1911:2064)(1829:1971:2115))
          (PORT EN (2159:2416:2676)(2186:2406:2633))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1715_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2346:2554:2770)(2462:2660:2863))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1715_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1053:1128)(979:1043:1108))
          (PORT EN (1864:2093:2326)(1957:2170:2390))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1716_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2771:3030:3296)(2900:3145:3396))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1716_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1650:1816:1982)(1687:1836:1990))
          (PORT EN (1921:2151:2385)(2043:2264:2490))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2720:2951:3187)(2851:3059:3273))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1717_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1053:1128)(979:1043:1108))
          (PORT EN (875:986:1099)(894:1002:1114))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x131y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1718_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2506:2749:2995)(2630:2852:3078))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1718_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1910:2058:2208)(1951:2088:2228))
          (PORT EN (1607:1832:2060)(1573:1745:1924))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x134y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2383:2590:2799)(2528:2716:2908))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1719_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1848:1989:2132)(1890:2013:2140))
          (PORT EN (2154:2381:2613)(2232:2448:2670))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1720_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1690:1881:2077)(1764:1947:2135))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1720_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1474:1600:1729)(1486:1595:1708))
          (PORT EN (1752:1954:2159)(1859:2058:2263))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1721_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2395:2663:2934)(2516:2779:3049))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1721_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1374:1494:1617)(1413:1525:1638))
          (PORT EN (1984:2200:2417)(2009:2207:2409))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1722_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2129:2339:2556)(2232:2424:2621))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1722_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1155:1278:1404)(1206:1320:1436))
          (PORT EN (2092:2322:2555)(2222:2451:2683))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3071:3350:3638)(3242:3506:3778))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1723_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1332:1456:1583)(1388:1503:1620))
          (PORT EN (3549:3878:4214)(3782:4106:4434))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1724_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2092:2281:2473)(2184:2357:2533))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1724_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1428:1555:1685)(1436:1545:1656))
          (PORT EN (2361:2620:2886)(2493:2741:2995))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1725_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2118:2298:2482)(2206:2365:2528))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1725_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1583:1710:1840)(1600:1713:1829))
          (PORT EN (2524:2799:3080)(2686:2953:3225))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x154y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1726_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1953:2169:2387)(2019:2202:2389))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1726_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1024:1153:1283)(1013:1124:1236))
          (PORT EN (1095:1242:1391)(1125:1264:1407))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1727_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2090:2300:2515)(2192:2392:2596))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1727_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (835:905:978)(825:886:949))
          (PORT EN (1726:1936:2151)(1791:1993:2199))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1728_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2382:2622:2869)(2526:2751:2982))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1728_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:974:1050)(908:972:1038))
          (PORT EN (1620:1809:1999)(1701:1886:2075))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x156y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1729_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2709:2979:3255)(2833:3083:3340))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1729_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1126:1252:1380)(1165:1285:1406))
          (PORT EN (1807:2017:2229)(1915:2122:2332))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1730_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2118:2346:2577)(2194:2409:2628))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1730_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (751:839:929)(735:808:882))
          (PORT EN (2304:2561:2824)(2399:2637:2880))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1731_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1865:2066:2268)(1923:2107:2297))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1731_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1088:1160:1234)(1083:1146:1209))
          (PORT EN (2416:2661:2910)(2549:2782:3017))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x151y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1732_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2533:2768:3009)(2642:2858:3081))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1732_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1212:1331:1451)(1254:1366:1481))
          (PORT EN (3042:3325:3615)(3142:3407:3677))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x143y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2578:2791:3008)(2671:2860:3054))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1733_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1271:1397:1525)(1322:1441:1562))
          (PORT EN (1856:2067:2282)(1959:2169:2383))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1734_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2310:2524:2742)(2424:2612:2807))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1734_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (948:1024:1102)(947:1010:1076))
          (PORT EN (1423:1583:1744)(1486:1637:1790))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1735_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2983:3236:3494)(3131:3368:3609))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1735_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1812:1961:2114)(1855:1982:2111))
          (PORT EN (4412:4882:5359)(4664:5102:5550))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x151y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1736_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2602:2854:3111)(2725:2963:3206))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1736_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (928:1002:1077)(935:997:1061))
          (PORT EN (2718:3020:3326)(2832:3113:3399))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x151y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1737_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2319:2583:2850)(2425:2662:2905))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1737_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1503:1631:1762)(1521:1635:1753))
          (PORT EN (1425:1586:1751)(1446:1599:1755))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1738_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2433:2644:2857)(2533:2714:2902))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1738_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1308:1427:1548)(1364:1475:1587))
          (PORT EN (1309:1446:1587)(1352:1487:1625))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2794:3050:3314)(2892:3128:3369))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1739_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1311:1438:1568)(1365:1484:1606))
          (PORT EN (1549:1702:1860)(1559:1698:1840))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x153y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1740_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (960:1099:1240)(962:1089:1218))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1740_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1496:1619:1745)(1509:1620:1734))
          (PORT EN (1679:1843:2010)(1688:1835:1985))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x138y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1741_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1505:1659:1814)(1519:1651:1787))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1741_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1053:1128)(979:1043:1108))
          (PORT EN (2470:2732:2998)(2587:2845:3110))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1742_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2245:2460:2678)(2364:2564:2770))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1742_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (816:892:970)(806:874:942))
          (PORT EN (3669:4060:4463)(3790:4142:4504))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x144y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1743_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2773:3011:3254)(2888:3104:3326))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1743_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1555:1682:1812)(1571:1684:1797))
          (PORT EN (2961:3248:3544)(3129:3404:3685))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1744_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2485:2726:2973)(2622:2844:3072))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1744_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1314:1441:1572)(1364:1480:1598))
          (PORT EN (2385:2623:2867)(2485:2712:2943))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1745_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2552:2771:2997)(2670:2872:3080))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1745_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1165:1278:1392)(1162:1259:1357))
          (PORT EN (2430:2645:2865)(2556:2763:2974))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x152y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1746_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1867:2041:2218)(1937:2091:2245))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1746_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1257:1383:1511)(1302:1419:1538))
          (PORT EN (2730:2998:3270)(2893:3150:3414))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1747_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2663:2894:3132)(2776:2991:3212))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1747_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1004:1079:1157)(1010:1074:1140))
          (PORT EN (2491:2749:3013)(2593:2836:3084))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1748_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2196:2403:2615)(2270:2455:2647))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1748_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (948:1024:1102)(947:1010:1076))
          (PORT EN (1769:1950:2137)(1784:1941:2102))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1749_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2103:2287:2476)(2215:2386:2561))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1749_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (926:998:1071)(927:989:1052))
          (PORT EN (2297:2517:2744)(2365:2572:2783))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1750_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (797:912:1028)(795:896:998))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1750_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1159:1286:1414)(1193:1311:1431))
          (PORT EN (1849:2038:2232)(1936:2118:2304))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1751_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1682:1859:2037)(1720:1878:2041))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1751_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1613:1741:1871)(1618:1730:1845))
          (PORT EN (2279:2527:2781)(2348:2584:2824))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x150y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1752_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2231:2448:2672)(2345:2546:2753))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1752_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:1025:1102)(962:1023:1087))
          (PORT EN (2553:2821:3096)(2678:2934:3197))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1753_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2310:2525:2743)(2426:2618:2815))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1753_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1086:1164:1244)(1079:1145:1211))
          (PORT EN (3270:3608:3954)(3447:3770:4101))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1754_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2319:2532:2751)(2430:2619:2816))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1754_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1032:1111)(955:1020:1086))
          (PORT EN (1747:1987:2231)(1785:2011:2239))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x143y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1755_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2364:2558:2759)(2469:2643:2822))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1755_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (984:1059:1136)(1000:1061:1125))
          (PORT EN (2894:3145:3405)(3060:3296:3537))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1756_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2507:2769:3035)(2569:2807:3049))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1756_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (827:905:984)(823:889:955))
          (PORT EN (1842:2092:2351)(1930:2167:2411))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1757_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2142:2364:2589)(2259:2466:2679))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1757_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1292:1413:1538)(1337:1450:1565))
          (PORT EN (1110:1253:1399)(1142:1281:1423))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x143y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1758_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2217:2401:2586)(2295:2454:2616))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1758_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (988:1061:1135)(989:1049:1112))
          (PORT EN (2453:2689:2933)(2598:2823:3053))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x152y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1759_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2815:3075:3342)(2926:3165:3409))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1759_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1272:1393:1518)(1323:1435:1550))
          (PORT EN (1609:1805:2003)(1678:1866:2058))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1760_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (596:682:770)(570:640:712))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1760_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (751:839:929)(735:808:882))
          (PORT EN (2497:2758:3027)(2567:2802:3043))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1761_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1489:1643:1799)(1513:1648:1786))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1761_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (957:1032:1109)(965:1030:1096))
          (PORT EN (1803:1968:2138)(1882:2035:2192))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x153y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1762_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1825:2003:2182)(1910:2066:2226))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1762_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (835:905:978)(825:886:949))
          (PORT EN (2045:2257:2473)(2151:2352:2557))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1763_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2437:2635:2838)(2565:2748:2938))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1763_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (996:1070:1147)(992:1057:1124))
          (PORT EN (992:1072:1155)(1002:1072:1143))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x142y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1764_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2593:2791:2995)(2671:2836:3010))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1764_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1189:1298:1408)(1188:1278:1369))
          (PORT EN (1713:1887:2066)(1790:1952:2118))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2481:2692:2909)(2584:2775:2972))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1765_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1371:1495:1621)(1409:1523:1640))
          (PORT EN (2011:2222:2439)(2138:2335:2539))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x153y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1766_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2219:2437:2659)(2337:2542:2750))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1766_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (835:905:978)(825:886:949))
          (PORT EN (2309:2532:2758)(2451:2658:2869))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x151y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1767_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3201:3502:3811)(3376:3670:3971))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1767_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1493:1619:1748)(1516:1628:1743))
          (PORT EN (1645:1836:2032)(1686:1863:2046))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1768_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2185:2401:2623)(2304:2501:2703))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1768_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1011:1084:1158)(1013:1076:1139))
          (PORT EN (3244:3554:3870)(3454:3742:4036))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1769_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2065:2264:2467)(2150:2326:2506))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1769_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1470:1598:1729)(1483:1598:1715))
          (PORT EN (2540:2794:3053)(2684:2914:3150))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1770_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1990:2209:2435)(2052:2256:2468))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1770_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (835:905:978)(825:886:949))
          (PORT EN (2737:2977:3220)(2906:3127:3352))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1771_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2493:2760:3032)(2665:2926:3192))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1771_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1094:1167:1241)(1089:1152:1217))
          (PORT EN (1538:1705:1876)(1568:1728:1892))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1772_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2284:2524:2771)(2418:2642:2872))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1772_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1135:1258:1383)(1169:1285:1404))
          (PORT EN (2556:2837:3125)(2657:2930:3210))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1773_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2241:2414:2592)(2346:2501:2662))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1773_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1309:1404:1501)(1323:1403:1486))
          (PORT EN (2581:2864:3152)(2682:2954:3233))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x144y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1774_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1999:2162:2327)(2083:2229:2380))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1774_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (990:1066:1143)(985:1051:1118))
          (PORT EN (2245:2512:2783)(2310:2561:2820))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x143y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1978:2137:2299)(2067:2208:2351))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1775_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (988:1061:1135)(989:1049:1112))
          (PORT EN (2719:3060:3411)(2769:3085:3410))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1776_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2005:2192:2382)(2104:2275:2448))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1776_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1135:1258:1383)(1169:1285:1404))
          (PORT EN (1214:1370:1529)(1197:1330:1465))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1777_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2401:2633:2870)(2551:2778:3012))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1777_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (970:1045:1121)(970:1032:1095))
          (PORT EN (1955:2154:2360)(2012:2200:2396))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x152y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1778_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2012:2210:2410)(2117:2297:2482))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1778_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1444:1570:1696)(1460:1571:1683))
          (PORT EN (1318:1496:1677)(1349:1512:1678))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1882:2052:2226)(1967:2120:2277))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1779_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1212:1346:1485)(1248:1369:1494))
          (PORT EN (1949:2167:2388)(2040:2249:2463))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1780_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1427:1586:1750)(1476:1623:1775))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1780_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1135:1258:1383)(1169:1285:1404))
          (PORT EN (2442:2718:2998)(2551:2810:3074))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1172:1304:1438)(1198:1323:1449))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1781_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1161:1263:1369)(1172:1256:1342))
          (PORT EN (2174:2392:2614)(2280:2483:2693))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1782_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1931:2114:2301)(2047:2218:2395))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1782_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (749:834:919)(729:801:875))
          (PORT EN (1952:2149:2349)(2039:2219:2404))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2866:3113:3369)(3035:3274:3521))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1783_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1094:1200:1308)(1099:1189:1280))
          (PORT EN (2361:2581:2808)(2406:2604:2810))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1784_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2514:2751:2992)(2668:2887:3110))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1784_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1203:1338:1476)(1237:1358:1483))
          (PORT EN (1904:2064:2228)(1984:2130:2280))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1785_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2771:3017:3269)(2907:3138:3375))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1785_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1086:1160:1236)(1086:1149:1213))
          (PORT EN (1681:1832:1987)(1711:1851:1995))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1786_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1820:1982:2146)(1903:2047:2192))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1786_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (926:998:1071)(927:989:1052))
          (PORT EN (1650:1826:2005)(1728:1897:2072))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x152y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1787_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2444:2698:2957)(2558:2786:3020))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1787_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1263:1390:1521)(1310:1426:1544))
          (PORT EN (1449:1599:1752)(1450:1585:1724))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1788_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1861:2025:2193)(1958:2105:2257))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1788_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1322:1448:1576)(1374:1494:1616))
          (PORT EN (1750:1951:2156)(1796:1984:2175))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1789_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2335:2556:2783)(2417:2613:2814))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1789_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (816:892:970)(806:874:942))
          (PORT EN (2322:2565:2813)(2392:2627:2868))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1790_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1888:2102:2321)(1965:2161:2362))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1790_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1261:1382:1506)(1313:1426:1540))
          (PORT EN (1927:2131:2342)(1951:2133:2320))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x136y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1791_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2040:2270:2507)(2076:2285:2498))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1791_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1515:1650:1787)(1585:1710:1837))
          (PORT EN (2261:2501:2749)(2270:2474:2684))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1792_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2434:2674:2923)(2540:2763:2993))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1792_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (876:951:1028)(876:940:1006))
          (PORT EN (1703:1939:2179)(1693:1894:2097))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1793_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2169:2357:2549)(2275:2448:2625))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1793_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1522:1653:1787)(1541:1653:1767))
          (PORT EN (2080:2380:2686)(2078:2332:2593))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1794_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2535:2787:3040)(2665:2899:3139))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1794_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1522:1647:1774)(1537:1650:1765))
          (PORT EN (1267:1443:1622)(1270:1427:1587))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1795_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2860:3119:3387)(3033:3283:3539))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1795_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1350:1477:1607)(1406:1523:1641))
          (PORT EN (2002:2269:2542)(2007:2242:2481))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x152y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1796_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2015:2216:2419)(2107:2288:2472))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1796_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1533:1656:1782)(1548:1658:1773))
          (PORT EN (2472:2750:3035)(2493:2728:2969))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x152y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1797_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3388:3713:4046)(3589:3911:4240))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1797_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1283:1408:1536)(1326:1442:1560))
          (PORT EN (2321:2550:2786)(2349:2548:2754))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1798_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2875:3168:3466)(3045:3328:3616))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1798_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1051:1126)(979:1040:1104))
          (PORT EN (917:1046:1178)(890:992:1096))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1799_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2083:2278:2479)(2189:2372:2558))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1799_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1441:1576:1716)(1446:1564:1685))
          (PORT EN (1807:1991:2179)(1826:1984:2148))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x152y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1800_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2461:2748:3041)(2620:2901:3189))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1800_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1444:1570:1696)(1460:1571:1683))
          (PORT EN (2004:2184:2366)(2044:2200:2358))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1801_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1363:1519:1680)(1395:1538:1683))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1801_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1332:1456:1583)(1388:1503:1620))
          (PORT EN (2120:2338:2560)(2180:2376:2576))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x152y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1802_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2683:2926:3175)(2800:3022:3252))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1802_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1254:1373:1494)(1307:1418:1530))
          (PORT EN (2710:3009:3317)(2858:3137:3421))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1803_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3361:3651:3947)(3547:3819:4099))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1803_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1088:1160:1234)(1083:1146:1209))
          (PORT EN (1699:1871:2045)(1764:1922:2084))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1804_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2165:2353:2545)(2274:2445:2622))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1804_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1545:1671:1802)(1556:1670:1787))
          (PORT EN (1941:2191:2446)(1982:2215:2453))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x132y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1805_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3075:3338:3608)(3231:3475:3725))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1805_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1791:1937:2088)(1836:1967:2099))
          (PORT EN (2207:2477:2753)(2249:2490:2737))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x151y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1806_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2451:2685:2921)(2592:2817:3044))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1806_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1503:1631:1763)(1520:1634:1750))
          (PORT EN (2450:2762:3082)(2560:2847:3139))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1807_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3027:3305:3591)(3181:3449:3724))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1807_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (941:1013:1087)(946:1008:1072))
          (PORT EN (2552:2852:3157)(2698:2981:3270))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1808_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2520:2761:3011)(2627:2850:3080))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1808_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1274:1397:1524)(1326:1441:1557))
          (PORT EN (2970:3297:3631)(3101:3405:3714))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x151y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1809_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2267:2479:2693)(2412:2614:2821))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1809_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (887:971:1057)(883:952:1024))
          (PORT EN (2660:2969:3283)(2800:3083:3371))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x153y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1810_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1627:1793:1963)(1673:1826:1985))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1810_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (967:1083:1203)(952:1047:1145))
          (PORT EN (2637:2928:3226)(2787:3059:3338))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x137y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1811_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1071:1178:1288)(1076:1170:1266))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1811_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1009:1089:1170)(1010:1078:1148))
          (PORT EN (3729:4153:4586)(3953:4366:4787))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1812_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2102:2301:2501)(2210:2392:2579))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1812_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (826:904:983)(813:881:951))
          (PORT EN (3987:4378:4774)(4223:4585:4956))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1813_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1989:2152:2318)(2080:2225:2374))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1813_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (957:1032:1109)(965:1030:1096))
          (PORT EN (1605:1774:1944)(1659:1820:1984))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1814_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1910:2075:2242)(1989:2136:2285))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1814_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1257:1383:1510)(1294:1411:1532))
          (PORT EN (6921:7621:8336)(7266:7919:8588))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x142y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1815_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2687:2909:3140)(2838:3047:3263))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1815_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1030:1106)(968:1032:1098))
          (PORT EN (5422:5956:6501)(5686:6176:6678))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x153y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1816_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2342:2578:2820)(2435:2649:2866))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1816_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1483:1615:1750)(1494:1607:1721))
          (PORT EN (4364:4803:5250)(4597:4999:5411))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1817_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1849:2008:2173)(1940:2086:2236))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1817_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (995:1069:1146)(1003:1066:1131))
          (PORT EN (1725:1926:2132)(1776:1958:2144))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x146y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1818_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2252:2465:2682)(2329:2529:2737))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1818_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1032:1111)(955:1020:1086))
          (PORT EN (1867:2081:2299)(1918:2114:2315))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1819_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2429:2674:2924)(2578:2814:3055))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1819_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1148:1272:1398)(1182:1299:1419))
          (PORT EN (2175:2410:2647)(2263:2480:2701))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1820_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1751:1945:2141)(1792:1969:2152))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1820_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (851:926:1001)(850:911:974))
          (PORT EN (5275:5771:6275)(5620:6086:6563))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1821_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2024:2261:2504)(2097:2317:2541))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1821_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1344:1471:1599)(1386:1503:1622))
          (PORT EN (1356:1475:1595)(1395:1502:1613))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1822_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2041:2228:2421)(2133:2298:2468))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1822_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1063:1179:1299)(1055:1150:1248))
          (PORT EN (1940:2163:2389)(1979:2180:2385))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1823_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2215:2405:2598)(2308:2473:2642))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1823_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1553:1686:1822)(1566:1684:1806))
          (PORT EN (1863:2037:2214)(1947:2111:2278))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1824_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2165:2351:2540)(2278:2448:2622))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1824_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1280:1404:1531)(1325:1440:1557))
          (PORT EN (1896:2091:2288)(1933:2112:2298))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1825_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2502:2723:2950)(2602:2804:3011))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1825_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1612:1741:1874)(1617:1730:1845))
          (PORT EN (1515:1646:1780)(1530:1647:1768))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x156y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1826_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2546:2809:3078)(2620:2859:3101))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1826_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1159:1286:1414)(1193:1311:1431))
          (PORT EN (1888:2088:2294)(1995:2192:2396))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x151y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1827_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2258:2488:2723)(2350:2551:2758))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1827_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (928:1002:1077)(935:997:1061))
          (PORT EN (1355:1527:1703)(1342:1491:1643))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x151y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1828_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2027:2268:2511)(2114:2330:2552))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1828_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1371:1512:1655)(1373:1494:1618))
          (PORT EN (2731:2989:3253)(2851:3096:3346))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x152y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1829_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2069:2264:2464)(2168:2348:2533))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1829_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1254:1373:1494)(1307:1418:1530))
          (PORT EN (1760:1956:2157)(1793:1968:2147))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1830_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1340:1509:1681)(1390:1554:1722))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1830_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (803:889:977)(790:862:935))
          (PORT EN (2168:2358:2552)(2246:2426:2609))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1831_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1821:2021:2225)(1873:2060:2252))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1831_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1059:1132:1207)(1052:1113:1177))
          (PORT EN (1611:1781:1955)(1649:1805:1963))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x151y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1832_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2299:2509:2722)(2443:2644:2851))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1832_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1221:1345:1470)(1268:1384:1502))
          (PORT EN (1929:2154:2384)(2000:2206:2416))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x137y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1833_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3378:3678:3985)(3554:3839:4132))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1833_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1426:1553:1682)(1438:1548:1660))
          (PORT EN (2200:2481:2768)(2252:2508:2773))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x151y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1834_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1877:2053:2232)(1966:2120:2278))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1834_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (887:971:1057)(883:952:1024))
          (PORT EN (1525:1722:1923)(1512:1686:1866))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x145y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1835_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2694:2931:3177)(2847:3071:3301))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1835_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1038:1113:1190)(1043:1106:1170))
          (PORT EN (1558:1755:1957)(1538:1709:1887))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x152y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1836_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2378:2631:2888)(2493:2722:2955))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1836_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1254:1373:1494)(1307:1418:1530))
          (PORT EN (1818:2054:2294)(1899:2136:2380))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x151y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1837_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1796:1973:2153)(1886:2043:2203))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1837_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (887:971:1057)(883:952:1024))
          (PORT EN (2472:2736:3008)(2584:2834:3090))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1838_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2076:2263:2454)(2149:2319:2495))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1838_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1088:1213:1339)(1078:1184:1291))
          (PORT EN (1807:1995:2187)(1827:1987:2153))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1839_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1986:2178:2375)(2084:2263:2446))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1839_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1454:1592:1735)(1458:1577:1700))
          (PORT EN (1715:1904:2097)(1723:1885:2052))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1840_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1790:1997:2210)(1872:2075:2283))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1840_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:888:959)(812:872:933))
          (PORT EN (1809:2009:2216)(1889:2082:2279))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1841_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1658:1835:2014)(1700:1862:2027))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1841_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1144:1243:1344)(1150:1232:1316))
          (PORT EN (1809:2018:2232)(1855:2038:2226))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1842_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2305:2540:2782)(2425:2644:2869))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1842_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (762:848:936)(742:816:892))
          (PORT EN (2142:2353:2570)(2187:2369:2558))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1843_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3263:3567:3880)(3454:3746:4046))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1843_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1146:1251:1358)(1146:1232:1321))
          (PORT EN (2332:2535:2747)(2387:2567:2756))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1844_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2146:2369:2594)(2228:2419:2613))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1844_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1476:1602:1730)(1488:1606:1726))
          (PORT EN (1516:1648:1786)(1538:1657:1780))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x148y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1845_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2209:2433:2666)(2312:2512:2715))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1845_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1287:1413:1541)(1325:1442:1562))
          (PORT EN (1708:1865:2029)(1747:1895:2048))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x153y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1846_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2536:2811:3090)(2678:2931:3189))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1846_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (937:1024:1113)(937:1009:1082))
          (PORT EN (3277:3613:3957)(3478:3798:4124))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1847_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2690:2998:3310)(2856:3147:3444))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1847_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (892:970:1050)(891:957:1023))
          (PORT EN (1079:1191:1305)(1108:1217:1329))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x147y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1848_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2037:2220:2409)(2110:2277:2451))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1848_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1244:1369:1495)(1281:1397:1517))
          (PORT EN (1399:1558:1721)(1465:1620:1778))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1849_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1802:1970:2142)(1876:2027:2182))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1849_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1240:1379:1519)(1272:1396:1523))
          (PORT EN (1732:1948:2167)(1798:1995:2195))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x151y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1850_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2415:2697:2985)(2566:2846:3131))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1850_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (930:1005:1082)(943:1004:1068))
          (PORT EN (2693:2978:3271)(2829:3106:3386))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x141y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1851_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2048:2289:2533)(2119:2339:2564))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1851_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1077:1150:1225)(1079:1141:1204))
          (PORT EN (1699:1868:2042)(1776:1937:2101))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1852_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2469:2707:2953)(2568:2786:3011))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1852_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1133:1259:1389)(1176:1294:1413))
          (PORT EN (2868:3134:3407)(3028:3282:3542))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1853_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2684:2907:3139)(2833:3044:3262))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1853_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1294:1424:1558)(1343:1465:1588))
          (PORT EN (3935:4293:4659)(4128:4465:4810))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1854_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2528:2727:2930)(2625:2802:2986))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1854_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (927:1016:1106)(917:990:1065))
          (PORT EN (3549:3916:4292)(3757:4105:4464))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x146y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1855_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2281:2469:2660)(2355:2518:2686))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1855_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (927:999:1071)(924:984:1046))
          (PORT EN (1255:1439:1625)(1267:1432:1601))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1856_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2220:2455:2694)(2298:2502:2710))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1856_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1354:1477:1604)(1371:1481:1595))
          (PORT EN (1254:1419:1588)(1290:1450:1613))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1857_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2117:2334:2555)(2253:2457:2668))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1857_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:888:959)(812:872:933))
          (PORT EN (1773:1982:2194)(1886:2088:2298))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x149y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1858_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2700:2964:3238)(2828:3078:3335))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1858_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1478:1605:1736)(1493:1604:1717))
          (PORT EN (1410:1606:1805)(1459:1642:1829))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x153y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1859_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1804:1972:2144)(1879:2030:2185))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1859_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1243:1382:1523)(1275:1400:1527))
          (PORT EN (1760:1946:2137)(1858:2037:2222))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x153y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1860_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2197:2440:2688)(2241:2459:2685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1860_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1049:1180:1313)(1035:1149:1263))
          (PORT EN (2417:2700:2990)(2513:2780:3052))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x139y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1861_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2065:2305:2549)(2137:2361:2588))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1861_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1481:1601:1725)(1483:1591:1701))
          (PORT EN (2102:2338:2580)(2169:2379:2595))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x154y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1862_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2649:2912:3184)(2763:3009:3263))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1862_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (972:1088:1206)(959:1054:1151))
          (PORT EN (2367:2584:2808)(2422:2623:2829))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1863_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2333:2554:2779)(2439:2634:2834))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1863_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1059:1132:1207)(1052:1113:1177))
          (PORT EN (2208:2402:2603)(2259:2439:2625))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x154y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1864_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1973:2174:2378)(2056:2230:2408))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1864_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1353:1484:1618)(1355:1469:1584))
          (PORT EN (1938:2132:2330)(2045:2234:2427))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x147y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1865_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2458:2669:2883)(2556:2745:2940))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1865_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1244:1369:1495)(1281:1397:1517))
          (PORT EN (2823:3075:3336)(2907:3146:3390))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1866_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2403:2662:2926)(2499:2729:2964))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1866_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1155:1278:1404)(1206:1320:1436))
          (PORT EN (1534:1693:1857)(1561:1710:1863))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x151y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1867_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2329:2565:2808)(2453:2674:2901))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1867_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1212:1331:1451)(1254:1366:1481))
          (PORT EN (1119:1243:1368)(1132:1248:1366))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1868_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2231:2443:2660)(2370:2573:2782))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1868_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1499:1624:1752)(1514:1624:1736))
          (PORT EN (1630:1835:2043)(1688:1879:2075))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x154y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1869_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3157:3463:3777)(3316:3608:3905))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1869_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (827:905:984)(823:889:955))
          (PORT EN (2201:2442:2690)(2289:2516:2749))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x156y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1870_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1636:1822:2012)(1701:1879:2061))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1870_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (803:889:977)(790:862:935))
          (PORT EN (2060:2277:2499)(2131:2332:2537))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1871_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1835:2050:2269)(1872:2070:2271))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1871_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1578:1702:1829)(1593:1705:1821))
          (PORT EN (3434:3804:4183)(3613:3963:4322))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1872_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2042:2228:2419)(2150:2324:2504))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1872_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1497:1627:1760)(1511:1622:1736))
          (PORT EN (2134:2320:2511)(2204:2375:2551))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x140y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1873_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2229:2415:2604)(2337:2508:2683))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1873_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1169:1270:1374)(1179:1264:1350))
          (PORT EN (2691:2962:3240)(2783:3024:3270))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x148y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1874_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2484:2720:2961)(2614:2829:3051))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1874_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1264:1387:1512)(1306:1421:1538))
          (PORT EN (2073:2263:2455)(2134:2306:2483))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x138y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1875_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2389:2601:2821)(2509:2713:2921))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1875_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1548:1677:1810)(1566:1680:1795))
          (PORT EN (2347:2588:2836)(2465:2687:2915))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1876_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1828:2013:2203)(1851:2012:2174))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1876_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (759:848:940)(743:817:893))
          (PORT EN (1428:1570:1715)(1452:1584:1718))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x150y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1877_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2151:2364:2584)(2254:2449:2649))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1877_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:972:1047)(902:964:1027))
          (PORT EN (1160:1289:1422)(1214:1334:1455))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x154y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1878_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1993:2227:2465)(2071:2279:2492))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1878_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:888:959)(812:872:933))
          (PORT EN (1535:1725:1920)(1589:1761:1936))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x149y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1879_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1994:2191:2391)(2087:2255:2428))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1879_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1280:1404:1531)(1325:1440:1557))
          (PORT EN (1525:1725:1927)(1547:1723:1902))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x155y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1880_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1758:1950:2143)(1801:1978:2161))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1880_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (762:848:936)(742:816:892))
          (PORT EN (1777:1976:2180)(1800:1973:2151))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x139y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1881_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1453:1615:1779)(1481:1622:1768))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1881_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1005:1082:1160)(1008:1071:1136))
          (PORT EN (2592:2838:3088)(2694:2921:3152))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x146y36
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1882_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1650:1827:2007)(1748:1919:2093))
          (PORT IN3 (1506:1663:1824)(1522:1657:1797))
          (PORT IN5 (711:829:949)(696:795:897))
          (PORT IN6 (376:430:485)(350:392:435))
          (PORT IN7 (724:831:940)(714:803:894))
          (PORT IN8 (1561:1746:1937)(1663:1838:2016))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x146y37
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1883_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1799:2004:2212)(1895:2085:2280))
          (PORT IN3 (1727:1883:2044)(1763:1901:2045))
          (PORT IN5 (1239:1408:1581)(1332:1501:1674))
          (PORT IN6 (1408:1593:1782)(1473:1659:1849))
          (PORT IN7 (1050:1196:1344)(1058:1196:1336))
          (PORT IN8 (1587:1768:1954)(1683:1857:2036))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x149y38
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1884_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1441:1585:1731)(1516:1650:1786))
          (PORT IN3 (2045:2271:2499)(2119:2330:2548))
          (PORT IN5 (1235:1376:1520)(1260:1391:1523))
          (PORT IN6 (995:1117:1242)(1043:1159:1278))
          (PORT IN7 (383:438:495)(372:419:468))
          (PORT IN8 (379:432:486)(350:391:433))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y37
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1885_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1636:1814:1996)(1709:1872:2038))
          (PORT IN3 (1901:2083:2270)(1951:2119:2293))
          (PORT IN5 (397:452:508)(365:407:451))
          (PORT IN6 (1200:1357:1514)(1225:1367:1513))
          (PORT IN7 (590:668:748)(596:670:744))
          (PORT IN8 (390:447:504)(363:408:454))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y38
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1886_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1667:1840:2016)(1696:1852:2013))
          (PORT IN3 (1434:1591:1751)(1459:1605:1754))
          (PORT IN5 (394:451:510)(385:435:486))
          (PORT IN6 (541:628:717)(513:581:651))
          (PORT IN7 (382:437:493)(372:420:469))
          (PORT IN8 (1059:1202:1346)(1082:1218:1358))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x142y37
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1887_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2213:2434:2657)(2293:2502:2714))
          (PORT IN3 (1752:1906:2064)(1786:1928:2073))
          (PORT IN5 (880:994:1109)(852:942:1033))
          (PORT IN6 (384:439:495)(380:428:476))
          (PORT IN7 (1282:1444:1608)(1293:1440:1591))
          (PORT IN8 (541:617:693)(535:601:668))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x140y32
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1888_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1673:1853:2038)(1716:1882:2051))
          (PORT IN3 (1478:1647:1818)(1502:1661:1823))
          (PORT IN5 (798:899:1002)(800:897:996))
          (PORT IN6 (438:504:571)(428:481:535))
          (PORT IN7 (560:639:721)(554:626:699))
          (PORT IN8 (935:1085:1237)(931:1061:1193))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x139y31
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1889_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1860:2065:2275)(1913:2106:2303))
          (PORT IN3 (1673:1869:2067)(1710:1899:2092))
          (PORT IN5 (580:674:769)(555:632:711))
          (PORT IN6 (1089:1243:1399)(1147:1294:1445))
          (PORT IN7 (571:656:743)(551:625:700))
          (PORT IN8 (1491:1679:1871)(1572:1756:1945))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y34
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1890_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1448:1599:1753)(1524:1665:1809))
          (PORT IN3 (1673:1851:2032)(1702:1861:2024))
          (PORT IN5 (1135:1265:1396)(1142:1257:1374))
          (PORT IN6 (930:1046:1164)(958:1068:1182))
          (PORT IN7 (396:451:508)(394:443:493))
          (PORT IN8 (1351:1536:1723)(1408:1571:1739))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x137y34
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1891_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1250:1363:1478)(1291:1396:1502))
          (PORT IN3 (1606:1787:1971)(1668:1828:1992))
          (PORT IN5 (933:1054:1177)(963:1080:1200))
          (PORT IN6 (716:827:938)(684:770:858))
          (PORT IN7 (1267:1422:1579)(1286:1435:1588))
          (PORT IN8 (877:1003:1131)(897:1009:1124))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x147y38
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1892_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1983:2212:2444)(2099:2317:2540))
          (PORT IN3 (1914:2095:2281)(1971:2136:2307))
          (PORT IN5 (735:835:937)(735:821:909))
          (PORT IN6 (1140:1277:1416)(1163:1285:1411))
          (PORT IN7 (695:803:913)(670:757:845))
          (PORT IN8 (374:432:490)(345:386:429))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y39
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1893_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1459:1607:1757)(1530:1667:1806))
          (PORT IN3 (1427:1569:1714)(1482:1613:1747))
          (PORT IN5 (1392:1580:1771)(1441:1617:1799))
          (PORT IN6 (552:631:710)(536:607:679))
          (PORT IN7 (940:1079:1218)(939:1061:1186))
          (PORT IN8 (1029:1164:1301)(1043:1165:1289))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x144y42
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1894_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1699:1878:2058)(1792:1963:2138))
          (PORT IN3 (1686:1854:2026)(1768:1928:2091))
          (PORT IN5 (1710:1904:2104)(1734:1906:2085))
          (PORT IN6 (1304:1431:1563)(1328:1445:1564))
          (PORT IN7 (1335:1498:1665)(1355:1507:1664))
          (PORT IN8 (366:425:484)(344:392:440))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x148y39
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1895_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2165:2418:2675)(2299:2544:2794))
          (PORT IN3 (2098:2303:2513)(2172:2364:2563))
          (PORT IN5 (1339:1507:1678)(1379:1531:1688))
          (PORT IN6 (1269:1422:1577)(1301:1439:1582))
          (PORT IN7 (1233:1385:1539)(1280:1412:1547))
          (PORT IN8 (1643:1816:1992)(1694:1858:2027))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x143y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1896_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1883:2087:2295)(1918:2100:2285))
          (PORT IN3 (1665:1826:1990)(1697:1839:1986))
          (PORT IN5 (1391:1588:1788)(1408:1587:1769))
          (PORT IN6 (1927:2133:2344)(1989:2187:2390))
          (PORT IN7 (1484:1659:1839)(1562:1732:1904))
          (PORT IN8 (757:850:946)(775:861:948))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x126y47
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1897_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2412:2628:2848)(2506:2706:2910))
          (PORT IN3 (2262:2473:2686)(2371:2567:2767))
          (PORT IN5 (770:873:977)(783:874:967))
          (PORT IN6 (1291:1454:1621)(1378:1543:1711))
          (PORT IN7 (745:848:954)(747:842:939))
          (PORT IN8 (572:650:730)(576:653:730))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x128y48
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1898_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2234:2453:2676)(2350:2552:2758))
          (PORT IN3 (2245:2457:2676)(2342:2538:2736))
          (PORT IN5 (418:477:538)(404:457:511))
          (PORT IN6 (730:839:950)(759:862:967))
          (PORT IN7 (589:677:767)(582:662:743))
          (PORT IN8 (424:486:548)(402:456:512))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y47
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1899_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2525:2773:3023)(2655:2890:3131))
          (PORT IN3 (2507:2764:3024)(2627:2877:3131))
          (PORT IN5 (384:447:511)(352:400:449))
          (PORT IN6 (1035:1174:1317)(1057:1181:1306))
          (PORT IN7 (588:672:758)(587:666:748))
          (PORT IN8 (386:446:508)(356:404:453))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y48
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1900_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2135:2330:2527)(2236:2413:2594))
          (PORT IN3 (2104:2308:2514)(2196:2385:2577))
          (PORT IN5 (375:430:486)(352:397:442))
          (PORT IN6 (382:437:492)(350:392:436))
          (PORT IN7 (404:461:518)(375:418:462))
          (PORT IN8 (361:418:477)(332:378:424))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x132y48
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1901_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2160:2339:2524)(2232:2393:2559))
          (PORT IN3 (2129:2356:2587)(2189:2391:2596))
          (PORT IN5 (1009:1159:1311)(1018:1147:1278))
          (PORT IN6 (1301:1459:1621)(1342:1492:1648))
          (PORT IN7 (1178:1329:1484)(1189:1333:1480))
          (PORT IN8 (603:691:780)(589:669:750))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x147y47
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1902_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2071:2296:2523)(2176:2388:2606))
          (PORT IN3 (2036:2262:2491)(2131:2348:2568))
          (PORT IN5 (785:886:989)(807:903:1000))
          (PORT IN6 (559:642:727)(534:599:665))
          (PORT IN7 (381:439:499)(360:404:450))
          (PORT IN8 (579:659:741)(582:659:737))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x149y48
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1903_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1681:1853:2027)(1757:1911:2069))
          (PORT IN3 (1633:1806:1981)(1700:1856:2014))
          (PORT IN5 (702:812:924)(666:753:841))
          (PORT IN6 (561:643:725)(544:613:684))
          (PORT IN7 (1370:1519:1669)(1400:1533:1669))
          (PORT IN8 (1217:1370:1524)(1274:1410:1550))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x150y47
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1904_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1672:1839:2008)(1771:1931:2094))
          (PORT IN3 (1638:1808:1980)(1725:1890:2056))
          (PORT IN5 (1314:1455:1599)(1367:1498:1631))
          (PORT IN6 (1797:2006:2220)(1925:2138:2352))
          (PORT IN7 (1506:1670:1837)(1588:1743:1901))
          (PORT IN8 (1594:1794:1996)(1680:1872:2068))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x152y48
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1905_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1781:1994:2211)(1866:2062:2261))
          (PORT IN3 (1765:1931:2101)(1803:1947:2096))
          (PORT IN5 (1687:1891:2101)(1725:1906:2093))
          (PORT IN6 (1243:1411:1581)(1281:1442:1607))
          (PORT IN7 (1425:1583:1745)(1472:1612:1758))
          (PORT IN8 (1538:1729:1925)(1557:1727:1902))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x147y50
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1906_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2035:2263:2494)(2147:2361:2578))
          (PORT IN3 (1899:2095:2293)(1938:2108:2281))
          (PORT IN5 (548:633:719)(535:606:678))
          (PORT IN6 (1063:1217:1375)(1099:1247:1398))
          (PORT IN7 (1558:1763:1970)(1588:1785:1986))
          (PORT IN8 (1757:1987:2223)(1840:2070:2303))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x144y51
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1907_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2351:2562:2778)(2441:2642:2847))
          (PORT IN3 (2327:2535:2751)(2400:2592:2791))
          (PORT IN5 (937:1044:1152)(934:1031:1131))
          (PORT IN6 (1264:1438:1614)(1329:1492:1657))
          (PORT IN7 (585:668:752)(593:671:750))
          (PORT IN8 (361:418:475)(340:384:429))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x142y50
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1908_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1981:2142:2307)(2032:2177:2325))
          (PORT IN3 (1908:2107:2308)(1988:2176:2366))
          (PORT IN5 (418:477:536)(404:454:505))
          (PORT IN6 (392:448:505)(386:435:485))
          (PORT IN7 (1666:1874:2084)(1742:1949:2160))
          (PORT IN8 (967:1090:1215)(990:1106:1225))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y51
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1909_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1837:2008:2180)(1938:2097:2259))
          (PORT IN3 (1554:1697:1844)(1618:1751:1887))
          (PORT IN5 (801:908:1018)(832:937:1044))
          (PORT IN6 (561:647:735)(550:625:702))
          (PORT IN7 (1590:1801:2015)(1655:1867:2082))
          (PORT IN8 (540:625:712)(528:604:680))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x147y54
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1910_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2401:2643:2888)(2533:2759:2990))
          (PORT IN3 (2156:2340:2530)(2222:2387:2558))
          (PORT IN5 (1408:1584:1766)(1478:1651:1826))
          (PORT IN6 (898:1026:1158)(927:1053:1181))
          (PORT IN7 (374:430:487)(352:396:440))
          (PORT IN8 (583:657:732)(563:621:681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y54
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1911_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1569:1712:1857)(1644:1777:1912))
          (PORT IN3 (2626:2889:3158)(2736:2983:3235))
          (PORT IN5 (1621:1829:2040)(1695:1899:2107))
          (PORT IN6 (722:837:956)(705:804:903))
          (PORT IN7 (1572:1763:1961)(1635:1805:1983))
          (PORT IN8 (765:860:958)(800:890:982))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x143y56
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1912_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2256:2482:2711)(2397:2614:2835))
          (PORT IN3 (2563:2797:3036)(2654:2874:3097))
          (PORT IN5 (1273:1420:1570)(1300:1433:1567))
          (PORT IN6 (1195:1332:1470)(1206:1327:1449))
          (PORT IN7 (1071:1196:1323)(1095:1213:1335))
          (PORT IN8 (1245:1392:1539)(1293:1437:1585))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1913_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2029:2200:2372)(2136:2297:2459))
          (PORT IN3 (1910:2078:2247)(2003:2158:2314))
          (PORT IN5 (903:1045:1188)(891:1015:1141))
          (PORT IN6 (554:627:701)(547:606:668))
          (PORT IN7 (1560:1742:1931)(1588:1762:1938))
          (PORT IN8 (881:976:1073)(891:966:1044))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x142y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1914_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2375:2601:2830)(2502:2709:2917))
          (PORT IN3 (2573:2815:3059)(2678:2895:3118))
          (PORT IN5 (765:875:986)(794:901:1010))
          (PORT IN6 (381:437:494)(382:431:481))
          (PORT IN7 (579:664:751)(574:647:721))
          (PORT IN8 (895:1016:1141)(931:1043:1156))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x144y61
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1915_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2051:2238:2427)(2165:2341:2522))
          (PORT IN3 (2062:2246:2434)(2159:2331:2506))
          (PORT IN5 (946:1066:1188)(954:1063:1176))
          (PORT IN6 (876:973:1072)(874:955:1037))
          (PORT IN7 (904:1021:1142)(887:994:1103))
          (PORT IN8 (713:822:934)(713:805:898))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x143y60
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1916_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2329:2542:2761)(2397:2591:2788))
          (PORT IN3 (1910:2072:2237)(1951:2093:2240))
          (PORT IN5 (569:645:724)(562:631:702))
          (PORT IN6 (773:869:967)(800:891:985))
          (PORT IN7 (411:475:541)(384:430:477))
          (PORT IN8 (736:837:940)(749:839:930))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1917_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2034:2203:2373)(2130:2288:2448))
          (PORT IN3 (1998:2162:2328)(2096:2249:2402))
          (PORT IN5 (1281:1427:1576)(1333:1477:1624))
          (PORT IN6 (545:625:705)(528:597:669))
          (PORT IN7 (947:1071:1199)(968:1087:1209))
          (PORT IN8 (561:647:734)(552:623:696))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y66
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1918_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2004:2169:2335)(2103:2257:2412))
          (PORT IN3 (2176:2363:2553)(2272:2445:2621))
          (PORT IN5 (1486:1650:1818)(1507:1656:1806))
          (PORT IN6 (909:1027:1148)(935:1047:1163))
          (PORT IN7 (367:425:485)(346:391:437))
          (PORT IN8 (551:639:729)(527:595:664))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x142y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1919_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2371:2550:2735)(2445:2604:2766))
          (PORT IN3 (2076:2268:2463)(2158:2326:2498))
          (PORT IN5 (1105:1272:1442)(1144:1295:1448))
          (PORT IN6 (730:834:940)(741:835:931))
          (PORT IN7 (981:1093:1207)(974:1078:1184))
          (PORT IN8 (735:837:940)(742:837:935))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x140y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1920_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2778:3004:3235)(2880:3091:3307))
          (PORT IN3 (2252:2460:2671)(2344:2538:2735))
          (PORT IN5 (1012:1160:1311)(1028:1169:1313))
          (PORT IN6 (1197:1373:1552)(1248:1420:1595))
          (PORT IN7 (1400:1572:1746)(1422:1588:1756))
          (PORT IN8 (863:989:1116)(874:990:1108))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x137y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1921_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2620:2872:3129)(2718:2949:3185))
          (PORT IN3 (2344:2553:2767)(2456:2641:2829))
          (PORT IN5 (1311:1461:1616)(1311:1441:1577))
          (PORT IN6 (1104:1244:1388)(1137:1264:1395))
          (PORT IN7 (1561:1785:2013)(1598:1814:2031))
          (PORT IN8 (575:657:739)(553:621:690))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x147y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1922_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2596:2837:3082)(2775:3009:3245))
          (PORT IN3 (2319:2531:2747)(2452:2655:2863))
          (PORT IN5 (1598:1780:1965)(1601:1759:1920))
          (PORT IN6 (1468:1657:1851)(1504:1680:1858))
          (PORT IN7 (734:847:964)(748:853:958))
          (PORT IN8 (1030:1173:1318)(1047:1172:1300))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1923_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2266:2464:2664)(2409:2592:2778))
          (PORT IN3 (2255:2433:2616)(2365:2524:2686))
          (PORT IN5 (878:991:1107)(868:967:1068))
          (PORT IN6 (680:778:879)(667:754:844))
          (PORT IN7 (727:830:933)(737:831:928))
          (PORT IN8 (408:466:524)(393:444:495))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x142y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1924_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2576:2778:2983)(2653:2828:3006))
          (PORT IN3 (2357:2571:2789)(2469:2675:2886))
          (PORT IN5 (1087:1227:1370)(1137:1263:1394))
          (PORT IN6 (1919:2137:2359)(1945:2148:2356))
          (PORT IN7 (1790:1995:2202)(1875:2076:2280))
          (PORT IN8 (739:840:945)(763:857:953))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x148y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1925_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2893:3180:3473)(3062:3334:3610))
          (PORT IN3 (2767:2991:3223)(2872:3080:3296))
          (PORT IN5 (762:861:963)(770:867:968))
          (PORT IN6 (1199:1356:1517)(1223:1365:1510))
          (PORT IN7 (1390:1570:1754)(1470:1648:1829))
          (PORT IN8 (1135:1285:1439)(1212:1361:1513))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x143y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1926_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2098:2284:2475)(2206:2382:2560))
          (PORT IN3 (2238:2424:2610)(2301:2463:2629))
          (PORT IN5 (798:896:995)(795:884:973))
          (PORT IN6 (775:879:984)(793:895:1000))
          (PORT IN7 (881:1007:1135)(907:1024:1141))
          (PORT IN8 (1488:1668:1851)(1529:1707:1889))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x131y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1927_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3066:3319:3576)(3216:3441:3671))
          (PORT IN3 (3153:3425:3704)(3328:3580:3835))
          (PORT IN5 (893:1014:1138)(885:989:1097))
          (PORT IN6 (578:668:760)(581:658:736))
          (PORT IN7 (1345:1519:1697)(1370:1542:1718))
          (PORT IN8 (558:649:742)(544:620:697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x131y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1928_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3393:3664:3941)(3567:3812:4062))
          (PORT IN3 (2904:3156:3410)(3074:3316:3559))
          (PORT IN5 (929:1053:1179)(933:1045:1159))
          (PORT IN6 (546:631:717)(556:633:712))
          (PORT IN7 (782:887:993)(781:875:971))
          (PORT IN8 (1087:1221:1360)(1105:1234:1369))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x128y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1929_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2846:3081:3321)(3024:3244:3468))
          (PORT IN3 (2847:3072:3302)(3004:3209:3420))
          (PORT IN5 (553:636:720)(523:588:655))
          (PORT IN6 (736:841:948)(744:841:941))
          (PORT IN7 (704:809:915)(689:778:870))
          (PORT IN8 (385:445:506)(358:406:456))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x132y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1930_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3405:3677:3954)(3578:3825:4077))
          (PORT IN3 (2911:3166:3424)(3070:3303:3538))
          (PORT IN5 (888:1014:1144)(889:1007:1127))
          (PORT IN6 (721:823:928)(726:825:925))
          (PORT IN7 (1322:1474:1630)(1360:1510:1664))
          (PORT IN8 (1065:1205:1346)(1088:1217:1348))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x132y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1931_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2503:2714:2928)(2645:2846:3051))
          (PORT IN3 (3148:3394:3650)(3217:3430:3652))
          (PORT IN5 (905:1030:1157)(903:1016:1130))
          (PORT IN6 (377:437:498)(358:405:453))
          (PORT IN7 (2241:2464:2693)(2307:2521:2738))
          (PORT IN8 (377:442:507)(359:405:453))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y33
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1932_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1478:1665:1855)(1524:1692:1863))
          (PORT IN3 (1313:1465:1622)(1348:1488:1630))
          (PORT IN5 (789:889:989)(799:888:978))
          (PORT IN6 (755:863:971)(782:881:982))
          (PORT IN7 (1155:1279:1407)(1184:1304:1426))
          (PORT IN8 (410:472:534)(379:430:481))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x147y36
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1933_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1798:1991:2188)(1904:2092:2284))
          (PORT IN3 (1676:1854:2034)(1709:1867:2030))
          (PORT IN5 (556:638:721)(550:619:691))
          (PORT IN6 (526:599:673)(519:585:653))
          (PORT IN7 (1333:1481:1633)(1373:1522:1674))
          (PORT IN8 (1112:1254:1401)(1178:1323:1471))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x148y35
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1934_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1763:1921:2085)(1817:1961:2110))
          (PORT IN3 (1927:2122:2322)(1989:2175:2366))
          (PORT IN5 (1492:1694:1901)(1516:1706:1900))
          (PORT IN6 (549:628:708)(551:627:704))
          (PORT IN7 (370:430:491)(340:387:435))
          (PORT IN8 (1046:1166:1288)(1076:1193:1312))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x150y36
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1935_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1873:2111:2352)(1983:2209:2439))
          (PORT IN3 (1484:1654:1826)(1565:1728:1892))
          (PORT IN5 (728:832:938)(724:814:905))
          (PORT IN6 (1170:1330:1491)(1165:1305:1447))
          (PORT IN7 (1465:1660:1858)(1523:1709:1900))
          (PORT IN8 (893:1016:1140)(929:1058:1188))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y40
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1936_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1918:2102:2290)(1969:2136:2308))
          (PORT IN3 (1604:1782:1962)(1655:1818:1984))
          (PORT IN5 (747:866:988)(747:848:951))
          (PORT IN6 (1198:1345:1495)(1213:1342:1475))
          (PORT IN7 (1079:1240:1406)(1102:1248:1397))
          (PORT IN8 (1215:1373:1533)(1224:1362:1503))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x143y32
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1937_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1822:2024:2230)(1928:2124:2324))
          (PORT IN3 (1519:1665:1814)(1556:1694:1835))
          (PORT IN5 (387:446:505)(375:426:479))
          (PORT IN6 (927:1045:1165)(965:1079:1193))
          (PORT IN7 (1324:1481:1642)(1377:1535:1697))
          (PORT IN8 (563:646:731)(550:618:687))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y31
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1938_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1322:1465:1610)(1382:1514:1649))
          (PORT IN3 (1142:1260:1381)(1184:1298:1415))
          (PORT IN5 (1597:1799:2004)(1661:1845:2033))
          (PORT IN6 (733:839:945)(732:829:927))
          (PORT IN7 (433:491:550)(414:463:514))
          (PORT IN8 (930:1059:1188)(954:1072:1191))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x154y32
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1939_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1406:1584:1766)(1484:1652:1822))
          (PORT IN3 (1234:1373:1516)(1241:1362:1488))
          (PORT IN5 (1093:1256:1423)(1110:1262:1415))
          (PORT IN6 (1249:1419:1596)(1315:1484:1658))
          (PORT IN7 (1452:1643:1838)(1505:1693:1886))
          (PORT IN8 (599:685:772)(606:687:768))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x150y33
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1940_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2117:2336:2563)(2191:2398:2611))
          (PORT IN3 (1489:1633:1781)(1514:1648:1784))
          (PORT IN5 (1429:1605:1787)(1506:1680:1857))
          (PORT IN6 (1111:1265:1421)(1131:1276:1424))
          (PORT IN7 (736:846:957)(744:841:941))
          (PORT IN8 (386:445:505)(373:425:478))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x152y34
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1941_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (929:1043:1159)(936:1037:1141))
          (PORT IN3 (1264:1406:1549)(1270:1392:1516))
          (PORT IN5 (1272:1442:1617)(1328:1488:1653))
          (PORT IN6 (911:1039:1170)(919:1037:1157))
          (PORT IN7 (628:711:795)(628:706:786))
          (PORT IN8 (975:1097:1222)(1009:1129:1252))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x146y43
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1942_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1677:1853:2031)(1776:1944:2115))
          (PORT IN3 (1672:1840:2011)(1759:1916:2077))
          (PORT IN5 (1024:1171:1324)(1034:1167:1303))
          (PORT IN6 (381:444:507)(364:411:458))
          (PORT IN7 (1057:1176:1295)(1105:1219:1336))
          (PORT IN8 (1276:1449:1625)(1299:1456:1615))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x150y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1943_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1713:1888:2064)(1813:1983:2155))
          (PORT IN3 (1990:2206:2425)(2096:2305:2516))
          (PORT IN5 (1022:1163:1307)(993:1109:1228))
          (PORT IN6 (363:417:472)(345:388:432))
          (PORT IN7 (1459:1621:1785)(1467:1619:1775))
          (PORT IN8 (1361:1547:1738)(1380:1547:1720))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y43
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1944_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1517:1671:1826)(1595:1739:1886))
          (PORT IN3 (1501:1643:1789)(1567:1699:1834))
          (PORT IN5 (1835:2048:2267)(1926:2135:2349))
          (PORT IN6 (754:850:948)(753:838:925))
          (PORT IN7 (1070:1193:1319)(1084:1193:1305))
          (PORT IN8 (727:829:933)(746:843:943))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x147y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1860:2060:2262)(1981:2175:2373))
          (PORT IN3 (1852:2044:2239)(1956:2139:2327))
          (PORT IN5 (1721:1917:2119)(1795:1986:2180))
          (PORT IN6 (1602:1780:1962)(1688:1852:2019))
          (PORT IN7 (377:439:503)(370:425:482))
          (PORT IN8 (1501:1685:1874)(1562:1736:1914))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y46
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1946_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2227:2475:2728)(2304:2538:2775))
          (PORT IN3 (2094:2304:2519)(2151:2352:2554))
          (PORT IN5 (1033:1171:1311)(1017:1136:1257))
          (PORT IN6 (1613:1836:2060)(1640:1843:2050))
          (PORT IN7 (562:631:702)(552:609:668))
          (PORT IN8 (1191:1349:1512)(1212:1354:1501))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x131y49
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1947_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2237:2449:2667)(2382:2589:2798))
          (PORT IN3 (2240:2455:2673)(2369:2578:2788))
          (PORT IN5 (402:462:524)(386:440:494))
          (PORT IN6 (556:634:713)(548:620:693))
          (PORT IN7 (1406:1575:1750)(1421:1582:1745))
          (PORT IN8 (822:942:1064)(829:939:1049))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x131y52
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1948_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2631:2857:3088)(2732:2933:3141))
          (PORT IN3 (2262:2472:2686)(2389:2587:2790))
          (PORT IN5 (809:931:1054)(818:927:1039))
          (PORT IN6 (368:425:482)(357:407:458))
          (PORT IN7 (922:1050:1179)(942:1066:1192))
          (PORT IN8 (552:638:726)(566:646:728))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x132y51
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1949_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2661:2889:3122)(2775:2986:3204))
          (PORT IN3 (2661:2891:3128)(2771:2985:3204))
          (PORT IN5 (376:437:500)(346:398:450))
          (PORT IN6 (994:1134:1279)(1028:1167:1309))
          (PORT IN7 (1292:1459:1630)(1329:1494:1663))
          (PORT IN8 (1298:1461:1629)(1379:1538:1700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x134y54
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1950_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2854:3119:3389)(2981:3231:3488))
          (PORT IN3 (2307:2482:2661)(2379:2537:2698))
          (PORT IN5 (1300:1464:1632)(1343:1500:1661))
          (PORT IN6 (1456:1662:1872)(1509:1710:1912))
          (PORT IN7 (1430:1601:1775)(1448:1613:1782))
          (PORT IN8 (396:452:510)(383:433:484))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x133y52
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1951_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2046:2243:2442)(2156:2330:2507))
          (PORT IN3 (2133:2343:2555)(2270:2467:2667))
          (PORT IN5 (921:1036:1153)(956:1075:1195))
          (PORT IN6 (356:412:470)(328:374:421))
          (PORT IN7 (859:969:1082)(852:947:1045))
          (PORT IN8 (895:1008:1123)(902:1013:1126))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x153y42
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1952_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1406:1570:1737)(1481:1631:1783))
          (PORT IN3 (1394:1550:1709)(1455:1595:1738))
          (PORT IN5 (1537:1718:1904)(1569:1738:1914))
          (PORT IN6 (1560:1789:2023)(1624:1846:2073))
          (PORT IN7 (563:638:716)(561:626:692))
          (PORT IN8 (731:844:959)(731:831:934))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x151y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1953_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1801:2018:2238)(1908:2117:2330))
          (PORT IN3 (1783:1989:2199)(1876:2073:2274))
          (PORT IN5 (1208:1371:1536)(1194:1336:1482))
          (PORT IN6 (1250:1392:1537)(1292:1419:1548))
          (PORT IN7 (1719:1913:2113)(1752:1935:2123))
          (PORT IN8 (1556:1744:1937)(1601:1774:1950))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x154y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1954_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1608:1798:1991)(1705:1885:2067))
          (PORT IN3 (1589:1767:1949)(1672:1840:2012))
          (PORT IN5 (1192:1346:1503)(1228:1367:1509))
          (PORT IN6 (1247:1417:1590)(1316:1481:1652))
          (PORT IN7 (1413:1593:1777)(1477:1656:1838))
          (PORT IN8 (1244:1428:1614)(1290:1468:1649))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x152y43
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1955_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1761:1980:2203)(1851:2051:2255))
          (PORT IN3 (1736:1943:2155)(1816:2004:2194))
          (PORT IN5 (1363:1520:1681)(1411:1560:1714))
          (PORT IN6 (1520:1684:1851)(1614:1769:1930))
          (PORT IN7 (1107:1250:1398)(1126:1266:1410))
          (PORT IN8 (402:460:520)(403:454:507))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x151y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1956_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1512:1699:1886)(1586:1761:1939))
          (PORT IN3 (1676:1854:2036)(1732:1902:2075))
          (PORT IN5 (541:619:698)(534:599:667))
          (PORT IN6 (887:1012:1140)(900:1016:1133))
          (PORT IN7 (385:441:498)(376:425:476))
          (PORT IN8 (558:641:726)(539:608:680))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x150y50
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1957_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1879:2076:2275)(1972:2156:2344))
          (PORT IN3 (1840:2039:2240)(1925:2113:2303))
          (PORT IN5 (1279:1424:1573)(1326:1459:1595))
          (PORT IN6 (1340:1503:1668)(1365:1512:1660))
          (PORT IN7 (1034:1184:1337)(1052:1192:1336))
          (PORT IN8 (1243:1416:1592)(1289:1460:1634))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x152y49
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1958_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2050:2266:2485)(2193:2409:2628))
          (PORT IN3 (2019:2239:2461)(2149:2368:2590))
          (PORT IN5 (1615:1792:1974)(1694:1865:2038))
          (PORT IN6 (1520:1706:1895)(1575:1756:1941))
          (PORT IN7 (1262:1429:1599)(1276:1436:1600))
          (PORT IN8 (1238:1423:1609)(1276:1452:1631))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x155y52
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1959_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2153:2365:2581)(2292:2497:2706))
          (PORT IN3 (2100:2335:2573)(2153:2369:2591))
          (PORT IN5 (548:622:698)(542:604:668))
          (PORT IN6 (1377:1539:1703)(1429:1587:1748))
          (PORT IN7 (545:624:705)(542:613:685))
          (PORT IN8 (387:446:505)(377:428:480))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x151y51
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1960_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2061:2282:2505)(2177:2389:2605))
          (PORT IN3 (2023:2246:2472)(2127:2342:2559))
          (PORT IN5 (940:1074:1212)(948:1074:1203))
          (PORT IN6 (1348:1493:1643)(1363:1489:1620))
          (PORT IN7 (1282:1455:1628)(1311:1476:1645))
          (PORT IN8 (561:644:728)(565:636:710))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x147y52
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1961_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1650:1828:2011)(1730:1900:2072))
          (PORT IN3 (1791:1955:2122)(1844:1992:2142))
          (PORT IN5 (798:899:1003)(814:909:1005))
          (PORT IN6 (683:796:911)(656:746:838))
          (PORT IN7 (1376:1533:1694)(1390:1536:1686))
          (PORT IN8 (1300:1450:1605)(1336:1475:1616))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x143y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1962_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2547:2794:3044)(2699:2931:3166))
          (PORT IN3 (2414:2650:2894)(2529:2753:2979))
          (PORT IN5 (922:1053:1188)(920:1039:1161))
          (PORT IN6 (905:1039:1175)(907:1029:1153))
          (PORT IN7 (569:647:728)(556:626:698))
          (PORT IN8 (907:1012:1120)(918:1014:1111))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x143y63
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1963_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2557:2807:3060)(2704:2938:3173))
          (PORT IN3 (2396:2614:2834)(2489:2679:2875))
          (PORT IN5 (365:425:486)(342:390:440))
          (PORT IN6 (891:1003:1117)(870:959:1052))
          (PORT IN7 (1356:1498:1645)(1399:1535:1674))
          (PORT IN8 (932:1050:1170)(991:1106:1225))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x146y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1964_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2054:2241:2432)(2176:2355:2536))
          (PORT IN3 (2428:2632:2843)(2498:2673:2854))
          (PORT IN5 (742:849:959)(762:860:960))
          (PORT IN6 (758:859:963)(763:853:944))
          (PORT IN7 (614:697:781)(621:699:779))
          (PORT IN8 (1407:1582:1762)(1417:1580:1748))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x148y61
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1965_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2056:2243:2433)(2175:2352:2533))
          (PORT IN3 (2003:2194:2386)(2111:2294:2478))
          (PORT IN5 (1701:1908:2118)(1730:1924:2123))
          (PORT IN6 (554:636:720)(536:612:688))
          (PORT IN7 (1330:1469:1612)(1355:1489:1626))
          (PORT IN8 (932:1054:1178)(967:1081:1198))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1966_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1938:2102:2268)(2041:2193:2346))
          (PORT IN3 (2524:2756:2989)(2608:2823:3043))
          (PORT IN5 (577:658:741)(580:656:733))
          (PORT IN6 (543:627:713)(527:599:672))
          (PORT IN7 (1631:1840:2055)(1696:1900:2108))
          (PORT IN8 (908:1027:1148)(934:1049:1165))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x146y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1967_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2403:2620:2840)(2560:2766:2974))
          (PORT IN3 (2119:2305:2495)(2229:2404:2584))
          (PORT IN5 (767:864:963)(757:846:936))
          (PORT IN6 (859:966:1074)(835:925:1016))
          (PORT IN7 (1088:1248:1411)(1132:1278:1429))
          (PORT IN8 (820:929:1041)(840:947:1056))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x146y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1968_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2528:2775:3026)(2698:2929:3165))
          (PORT IN3 (2069:2263:2461)(2151:2324:2500))
          (PORT IN5 (556:639:723)(567:644:724))
          (PORT IN6 (1208:1384:1564)(1253:1416:1581))
          (PORT IN7 (1263:1424:1589)(1292:1448:1608))
          (PORT IN8 (585:669:753)(578:653:730))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1969_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2220:2412:2605)(2356:2532:2712))
          (PORT IN3 (2077:2259:2445)(2176:2346:2519))
          (PORT IN5 (1103:1238:1374)(1140:1270:1403))
          (PORT IN6 (391:452:515)(375:428:483))
          (PORT IN7 (1758:1949:2144)(1846:2032:2223))
          (PORT IN8 (911:1042:1174)(935:1060:1187))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1970_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2600:2801:3007)(2689:2872:3060))
          (PORT IN3 (2078:2262:2448)(2158:2325:2495))
          (PORT IN5 (1693:1896:2103)(1785:1983:2184))
          (PORT IN6 (1489:1655:1825)(1527:1690:1857))
          (PORT IN7 (1489:1661:1837)(1530:1696:1865))
          (PORT IN8 (966:1091:1219)(1018:1140:1264))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1971_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2431:2667:2907)(2584:2804:3030))
          (PORT IN3 (2773:3004:3239)(2842:3042:3248))
          (PORT IN5 (1363:1529:1701)(1369:1527:1689))
          (PORT IN6 (862:981:1102)(871:982:1096))
          (PORT IN7 (402:460:518)(396:446:497))
          (PORT IN8 (737:840:943)(754:849:947))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x151y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1972_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3182:3453:3730)(3332:3575:3824))
          (PORT IN3 (2322:2537:2757)(2421:2617:2816))
          (PORT IN5 (398:453:510)(376:423:471))
          (PORT IN6 (1384:1542:1704)(1414:1563:1714))
          (PORT IN7 (1209:1375:1546)(1178:1315:1455))
          (PORT IN8 (896:1028:1164)(919:1044:1170))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x151y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1973_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2777:3031:3289)(2946:3184:3427))
          (PORT IN3 (2924:3223:3524)(3103:3383:3672))
          (PORT IN5 (382:449:516)(374:433:494))
          (PORT IN6 (960:1085:1213)(987:1109:1235))
          (PORT IN7 (1437:1603:1776)(1458:1617:1781))
          (PORT IN8 (788:900:1013)(799:900:1004))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x148y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1974_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2765:3026:3292)(2941:3193:3449))
          (PORT IN3 (2801:3029:3264)(2908:3115:3328))
          (PORT IN5 (868:983:1100)(862:961:1062))
          (PORT IN6 (1558:1771:1987)(1599:1798:1999))
          (PORT IN7 (378:438:500)(357:402:448))
          (PORT IN8 (878:990:1103)(863:957:1053))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x150y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1975_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2846:3100:3359)(2968:3196:3429))
          (PORT IN3 (2570:2814:3060)(2703:2927:3157))
          (PORT IN5 (718:831:947)(714:811:909))
          (PORT IN6 (568:652:736)(553:622:692))
          (PORT IN7 (941:1039:1140)(954:1046:1142))
          (PORT IN8 (725:820:917)(731:815:901))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x149y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1976_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2297:2483:2671)(2436:2608:2782))
          (PORT IN3 (1905:2067:2232)(2004:2157:2310))
          (PORT IN5 (1488:1686:1890)(1513:1699:1892))
          (PORT IN6 (1120:1262:1406)(1176:1320:1468))
          (PORT IN7 (372:429:486)(350:394:439))
          (PORT IN8 (394:449:506)(379:429:479))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x133y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1977_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3588:3884:4186)(3782:4056:4335))
          (PORT IN3 (2737:2968:3201)(2884:3090:3298))
          (PORT IN5 (888:1006:1125)(884:980:1078))
          (PORT IN6 (1064:1210:1359)(1113:1249:1388))
          (PORT IN7 (865:976:1089)(860:952:1048))
          (PORT IN8 (1196:1351:1508)(1202:1343:1490))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x135y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1978_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3658:3959:4262)(3873:4160:4449))
          (PORT IN3 (3668:3967:4271)(3890:4176:4468))
          (PORT IN5 (804:906:1009)(807:901:997))
          (PORT IN6 (1206:1377:1553)(1245:1405:1569))
          (PORT IN7 (771:863:958)(770:855:943))
          (PORT IN8 (377:428:479)(353:394:436))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x134y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1979_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3255:3546:3843)(3416:3674:3937))
          (PORT IN3 (3015:3263:3515)(3156:3381:3609))
          (PORT IN5 (1978:2203:2434)(2015:2227:2445))
          (PORT IN6 (1590:1809:2033)(1645:1855:2069))
          (PORT IN7 (1138:1282:1429)(1159:1305:1453))
          (PORT IN8 (575:650:727)(585:652:720))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x136y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1980_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3688:3991:4295)(3898:4184:4474))
          (PORT IN3 (3670:3970:4275)(3890:4177:4470))
          (PORT IN5 (606:700:795)(613:704:796))
          (PORT IN6 (930:1040:1151)(922:1019:1118))
          (PORT IN7 (611:694:779)(618:697:778))
          (PORT IN8 (375:434:494)(354:401:448))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x135y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1981_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2982:3262:3545)(3128:3382:3642))
          (PORT IN3 (2610:2844:3081)(2744:2966:3194))
          (PORT IN5 (755:863:972)(746:842:941))
          (PORT IN6 (748:856:964)(746:835:928))
          (PORT IN7 (875:992:1111)(868:977:1088))
          (PORT IN8 (768:863:959)(787:876:967))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x115y32
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1982_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2414:2620:2831)(2494:2678:2868))
          (PORT IN3 (2207:2413:2623)(2329:2528:2730))
          (PORT IN5 (397:455:515)(367:411:456))
          (PORT IN6 (1510:1685:1863)(1557:1723:1892))
          (PORT IN7 (740:857:976)(745:848:953))
          (PORT IN8 (383:438:494)(354:396:440))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x117y31
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1983_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2020:2196:2376)(2128:2287:2449))
          (PORT IN3 (1890:2052:2217)(1963:2117:2272))
          (PORT IN5 (572:659:748)(551:626:702))
          (PORT IN6 (374:432:491)(370:422:475))
          (PORT IN7 (401:456:512)(387:436:485))
          (PORT IN8 (992:1117:1245)(1016:1141:1268))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y32
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1984_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2133:2363:2596)(2220:2430:2643))
          (PORT IN3 (1990:2188:2392)(2067:2253:2442))
          (PORT IN5 (624:702:780)(607:670:734))
          (PORT IN6 (770:870:970)(773:861:951))
          (PORT IN7 (1361:1514:1668)(1389:1539:1692))
          (PORT IN8 (428:484:542)(404:453:504))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x122y31
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1985_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1959:2140:2323)(2066:2237:2412))
          (PORT IN3 (1603:1741:1883)(1669:1801:1935))
          (PORT IN5 (379:436:494)(376:424:473))
          (PORT IN6 (728:842:959)(733:831:930))
          (PORT IN7 (921:1043:1167)(916:1032:1149))
          (PORT IN8 (744:846:949)(764:857:952))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x118y34
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1986_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1619:1761:1905)(1659:1786:1914))
          (PORT IN3 (1910:2100:2294)(1970:2142:2319))
          (PORT IN5 (566:650:734)(568:642:719))
          (PORT IN6 (1423:1591:1767)(1440:1604:1773))
          (PORT IN7 (1444:1617:1796)(1454:1617:1785))
          (PORT IN8 (966:1094:1224)(986:1112:1240))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x118y37
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1987_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2531:2764:3000)(2671:2885:3104))
          (PORT IN3 (2235:2433:2635)(2309:2488:2674))
          (PORT IN5 (1293:1451:1614)(1349:1506:1664))
          (PORT IN6 (552:622:693)(549:607:666))
          (PORT IN7 (866:974:1085)(849:940:1035))
          (PORT IN8 (593:681:771)(577:651:726))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y38
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1988_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2110:2300:2492)(2221:2400:2581))
          (PORT IN3 (2207:2413:2624)(2246:2417:2593))
          (PORT IN5 (870:985:1101)(842:934:1030))
          (PORT IN6 (386:445:505)(361:406:452))
          (PORT IN7 (1409:1593:1780)(1471:1652:1838))
          (PORT IN8 (376:438:500)(353:403:453))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1989_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2316:2536:2760)(2452:2667:2885))
          (PORT IN3 (2274:2501:2729)(2401:2626:2854))
          (PORT IN5 (1426:1595:1769)(1437:1594:1756))
          (PORT IN6 (562:642:725)(554:626:700))
          (PORT IN7 (780:883:989)(802:905:1009))
          (PORT IN8 (754:856:960)(793:896:999))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y42
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1990_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1956:2126:2297)(2063:2225:2388))
          (PORT IN3 (1921:2096:2272)(2023:2188:2357))
          (PORT IN5 (574:658:743)(562:635:711))
          (PORT IN6 (550:617:685)(540:596:654))
          (PORT IN7 (1653:1854:2059)(1745:1951:2162))
          (PORT IN8 (553:641:732)(544:622:702))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1991_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2418:2625:2835)(2506:2699:2896))
          (PORT IN3 (1910:2122:2337)(1983:2175:2369))
          (PORT IN5 (742:835:932)(738:824:912))
          (PORT IN6 (725:831:940)(745:844:945))
          (PORT IN7 (1506:1679:1856)(1564:1724:1887))
          (PORT IN8 (1261:1420:1580)(1340:1493:1650))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x114y42
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1992_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2594:2788:2985)(2679:2848:3024))
          (PORT IN3 (2837:3103:3375)(2972:3227:3486))
          (PORT IN5 (1340:1513:1690)(1365:1529:1696))
          (PORT IN6 (1633:1848:2067)(1731:1938:2151))
          (PORT IN7 (1650:1861:2076)(1720:1930:2144))
          (PORT IN8 (922:1041:1162)(961:1076:1194))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y39
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1993_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2902:3183:3468)(3081:3350:3626))
          (PORT IN3 (2613:2861:3113)(2731:2966:3209))
          (PORT IN5 (380:443:508)(357:405:455))
          (PORT IN6 (578:651:725)(569:628:688))
          (PORT IN7 (1659:1842:2030)(1687:1863:2043))
          (PORT IN8 (958:1081:1206)(993:1113:1238))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y38
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2717:2974:3235)(2877:3118:3365))
          (PORT IN3 (2421:2644:2871)(2517:2725:2941))
          (PORT IN5 (1328:1475:1626)(1370:1516:1667))
          (PORT IN6 (1233:1409:1590)(1244:1397:1552))
          (PORT IN7 (930:1056:1184)(970:1084:1201))
          (PORT IN8 (374:429:486)(345:387:431))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x117y35
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1995_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2809:3065:3329)(2928:3169:3416))
          (PORT IN3 (2637:2872:3114)(2748:2973:3204))
          (PORT IN5 (748:859:971)(741:836:933))
          (PORT IN6 (757:853:950)(748:843:939))
          (PORT IN7 (1225:1384:1547)(1222:1362:1506))
          (PORT IN8 (1052:1210:1370)(1073:1221:1370))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x118y39
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1996_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2311:2508:2708)(2379:2557:2738))
          (PORT IN3 (2139:2333:2529)(2189:2364:2546))
          (PORT IN5 (770:873:977)(783:874:967))
          (PORT IN6 (927:1050:1175)(952:1070:1189))
          (PORT IN7 (390:448:507)(378:426:475))
          (PORT IN8 (1199:1356:1517)(1214:1357:1503))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y47
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1997_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2305:2516:2730)(2420:2617:2816))
          (PORT IN3 (2330:2543:2763)(2435:2633:2834))
          (PORT IN5 (578:653:730)(568:631:695))
          (PORT IN6 (1374:1559:1747)(1407:1578:1752))
          (PORT IN7 (1598:1807:2021)(1661:1875:2095))
          (PORT IN8 (1412:1600:1793)(1442:1613:1788))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x114y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1998_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2434:2646:2861)(2577:2776:2979))
          (PORT IN3 (2416:2615:2819)(2543:2730:2921))
          (PORT IN5 (777:876:978)(761:849:939))
          (PORT IN6 (922:1032:1146)(916:1015:1117))
          (PORT IN7 (931:1047:1165)(955:1073:1193))
          (PORT IN8 (557:647:737)(541:619:698))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x117y43
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1999_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2266:2451:2638)(2387:2558:2732))
          (PORT IN3 (2205:2386:2569)(2317:2482:2648))
          (PORT IN5 (948:1075:1204)(987:1103:1222))
          (PORT IN6 (1258:1422:1591)(1291:1447:1608))
          (PORT IN7 (1257:1432:1612)(1282:1456:1633))
          (PORT IN8 (726:838:951)(737:837:939))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y46
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2000_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2483:2719:2958)(2612:2836:3063))
          (PORT IN3 (2516:2755:3002)(2636:2864:3095))
          (PORT IN5 (1242:1397:1557)(1267:1409:1553))
          (PORT IN6 (1045:1188:1334)(1051:1179:1308))
          (PORT IN7 (365:430:496)(344:395:448))
          (PORT IN8 (926:1052:1180)(952:1058:1169))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y46
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2001_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2420:2619:2822)(2510:2691:2875))
          (PORT IN3 (2361:2569:2781)(2441:2628:2822))
          (PORT IN5 (1079:1236:1396)(1134:1281:1432))
          (PORT IN6 (1672:1863:2059)(1729:1912:2098))
          (PORT IN7 (586:673:760)(585:669:754))
          (PORT IN8 (914:1045:1179)(944:1067:1194))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x116y51
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2002_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2911:3167:3427)(3069:3300:3534))
          (PORT IN3 (2543:2758:2978)(2644:2845:3048))
          (PORT IN5 (568:639:711)(558:616:675))
          (PORT IN6 (954:1080:1210)(994:1120:1246))
          (PORT IN7 (750:853:958)(750:842:938))
          (PORT IN8 (890:1003:1119)(900:1009:1122))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x114y46
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2003_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2635:2825:3018)(2729:2896:3069))
          (PORT IN3 (2892:3163:3438)(3012:3272:3538))
          (PORT IN5 (762:861:963)(772:868:967))
          (PORT IN6 (809:913:1018)(842:942:1044))
          (PORT IN7 (783:889:999)(796:900:1007))
          (PORT IN8 (1496:1670:1851)(1532:1698:1870))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x111y49
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2004_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2727:2965:3206)(2906:3135:3368))
          (PORT IN3 (2719:2965:3213)(2891:3135:3382))
          (PORT IN5 (1553:1734:1923)(1597:1768:1942))
          (PORT IN6 (769:876:984)(785:889:996))
          (PORT IN7 (1912:2117:2328)(1972:2174:2380))
          (PORT IN8 (1486:1684:1886)(1544:1732:1924))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x115y52
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2005_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3045:3329:3618)(3182:3439:3702))
          (PORT IN3 (2637:2863:3093)(2778:2990:3207))
          (PORT IN5 (1189:1327:1470)(1184:1304:1428))
          (PORT IN6 (1599:1808:2022)(1675:1877:2085))
          (PORT IN7 (1104:1237:1372)(1116:1246:1380))
          (PORT IN8 (730:833:939)(744:836:930))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x116y50
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2006_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2753:3020:3290)(2921:3178:3439))
          (PORT IN3 (2829:3092:3360)(2945:3186:3436))
          (PORT IN5 (769:870:974)(773:865:958))
          (PORT IN6 (377:437:498)(358:405:453))
          (PORT IN7 (597:679:763)(595:673:752))
          (PORT IN8 (760:865:973)(780:882:987))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y52
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2007_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2458:2679:2902)(2585:2784:2985))
          (PORT IN3 (2146:2350:2558)(2244:2434:2625))
          (PORT IN5 (577:661:746)(576:646:716))
          (PORT IN6 (938:1062:1187)(960:1074:1192))
          (PORT IN7 (743:854:967)(746:846:947))
          (PORT IN8 (1069:1192:1319)(1069:1177:1288))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y53
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2008_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2667:2907:3149)(2830:3065:3303))
          (PORT IN3 (2357:2583:2812)(2492:2717:2945))
          (PORT IN5 (1286:1441:1600)(1306:1448:1594))
          (PORT IN6 (899:1031:1165)(911:1031:1154))
          (PORT IN7 (1424:1583:1746)(1446:1601:1758))
          (PORT IN8 (1019:1174:1331)(1042:1189:1341))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y56
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2009_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2707:2951:3197)(2855:3082:3313))
          (PORT IN3 (2546:2804:3068)(2655:2898:3144))
          (PORT IN5 (863:985:1108)(887:1001:1119))
          (PORT IN6 (566:648:733)(560:626:695))
          (PORT IN7 (1117:1268:1423)(1150:1299:1449))
          (PORT IN8 (792:891:993)(822:917:1015))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x126y55
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2010_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2495:2706:2919)(2647:2849:3053))
          (PORT IN3 (2570:2783:3000)(2644:2841:3041))
          (PORT IN5 (1178:1323:1471)(1218:1348:1481))
          (PORT IN6 (788:902:1019)(776:878:980))
          (PORT IN7 (745:848:954)(747:842:939))
          (PORT IN8 (1109:1261:1416)(1128:1274:1424))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x126y53
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2011_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2318:2503:2690)(2400:2567:2738))
          (PORT IN3 (2276:2498:2723)(2396:2610:2828))
          (PORT IN5 (408:470:532)(380:425:470))
          (PORT IN6 (384:439:495)(380:428:476))
          (PORT IN7 (1116:1252:1391)(1144:1274:1409))
          (PORT IN8 (1435:1632:1833)(1539:1739:1945))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2012_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2824:3085:3354)(2978:3226:3478))
          (PORT IN3 (2813:3070:3334)(2952:3192:3436))
          (PORT IN5 (1950:2193:2440)(1987:2214:2446))
          (PORT IN6 (912:1039:1170)(920:1043:1167))
          (PORT IN7 (1899:2109:2322)(1960:2161:2367))
          (PORT IN8 (1504:1710:1921)(1563:1759:1959))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2013_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2649:2886:3129)(2810:3036:3266))
          (PORT IN3 (2651:2883:3120)(2797:3014:3236))
          (PORT IN5 (758:870:983)(755:858:962))
          (PORT IN6 (786:886:987)(782:869:959))
          (PORT IN7 (754:855:959)(783:879:975))
          (PORT IN8 (408:464:522)(390:437:486))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x130y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2454:2664:2879)(2605:2803:3004))
          (PORT IN3 (2464:2669:2878)(2601:2789:2982))
          (PORT IN5 (726:825:926)(733:822:914))
          (PORT IN6 (1762:1994:2230)(1825:2050:2279))
          (PORT IN7 (1202:1351:1501)(1264:1398:1537))
          (PORT IN8 (746:856:968)(753:849:949))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x130y66
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2015_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2599:2833:3071)(2747:2964:3185))
          (PORT IN3 (2655:2849:3050)(2749:2918:3093))
          (PORT IN5 (1500:1679:1864)(1524:1683:1846))
          (PORT IN6 (1220:1384:1551)(1259:1416:1579))
          (PORT IN7 (594:682:770)(572:643:717))
          (PORT IN8 (1375:1575:1778)(1430:1626:1827))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x127y66
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2016_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (561:643:727)(551:625:701))
          (PORT IN2 (552:640:730)(543:614:688))
          (PORT IN3 (1121:1267:1417)(1125:1253:1384))
          (PORT IN4 (969:1089:1211)(983:1097:1215))
          (PORT IN5 (2925:3169:3416)(3051:3273:3503))
          (PORT IN7 (2890:3142:3401)(3046:3284:3530))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x121y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2017_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2400:2587:2777)(2529:2703:2879))
          (PORT IN3 (2421:2603:2790)(2539:2706:2878))
          (PORT IN5 (418:487:556)(411:474:538))
          (PORT IN6 (1058:1199:1342)(1072:1196:1323))
          (PORT IN7 (569:649:729)(554:626:699))
          (PORT IN8 (591:668:748)(571:635:701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2572:2794:3017)(2701:2900:3102))
          (PORT IN3 (2554:2774:2998)(2685:2889:3094))
          (PORT IN5 (1188:1345:1504)(1189:1334:1481))
          (PORT IN6 (356:412:470)(328:374:421))
          (PORT IN7 (731:846:963)(738:844:953))
          (PORT IN8 (896:1027:1160)(929:1056:1186))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2019_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2947:3205:3467)(3114:3356:3603))
          (PORT IN3 (2389:2586:2786)(2493:2679:2869))
          (PORT IN5 (920:1033:1149)(933:1040:1150))
          (PORT IN6 (911:1028:1148)(913:1024:1137))
          (PORT IN7 (922:1040:1159)(925:1038:1155))
          (PORT IN8 (564:641:720)(554:621:689))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x122y70
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2020_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (408:467:526)(406:459:512))
          (PORT IN2 (959:1080:1205)(981:1096:1215))
          (PORT IN3 (1387:1569:1756)(1405:1585:1767))
          (PORT IN4 (546:624:703)(536:607:680))
          (PORT IN5 (3011:3268:3530)(3155:3383:3618))
          (PORT IN7 (2986:3248:3518)(3097:3337:3583))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x125y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2021_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3033:3285:3539)(3155:3383:3615))
          (PORT IN3 (2294:2491:2689)(2412:2601:2791))
          (PORT IN5 (1651:1833:2019)(1697:1870:2048))
          (PORT IN6 (732:825:919)(754:839:927))
          (PORT IN7 (859:979:1101)(859:970:1084))
          (PORT IN8 (563:633:706)(548:607:667))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x116y76
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2022_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2188:2395:2609)(2281:2472:2668))
          (PORT IN2 (936:1057:1181)(965:1082:1202))
          (PORT IN3 (1248:1416:1589)(1291:1458:1629))
          (PORT IN4 (546:624:704)(537:608:679))
          (PORT IN5 (3873:4190:4513)(4099:4383:4675))
          (PORT IN7 (3111:3367:3628)(3256:3483:3715))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x116y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2023_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3702:4009:4320)(3904:4186:4474))
          (PORT IN3 (3593:3916:4245)(3786:4091:4405))
          (PORT IN5 (1590:1768:1949)(1626:1784:1946))
          (PORT IN6 (680:786:895)(666:760:856))
          (PORT IN7 (1264:1424:1587)(1286:1430:1577))
          (PORT IN8 (1297:1456:1619)(1378:1533:1692))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x115y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3935:4290:4649)(4150:4476:4808))
          (PORT IN3 (3490:3786:4089)(3678:3957:4242))
          (PORT IN5 (379:436:494)(373:423:474))
          (PORT IN6 (1373:1559:1749)(1436:1612:1792))
          (PORT IN7 (1011:1142:1276)(1013:1129:1247))
          (PORT IN8 (1093:1260:1430)(1120:1272:1426))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x115y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2025_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3726:4030:4338)(3894:4163:4438))
          (PORT IN3 (4240:4626:5018)(4484:4848:5219))
          (PORT IN5 (1218:1358:1504)(1231:1356:1484))
          (PORT IN6 (1085:1245:1408)(1126:1284:1444))
          (PORT IN7 (1471:1659:1853)(1520:1702:1887))
          (PORT IN8 (1289:1459:1633)(1326:1489:1656))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x118y74
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2026_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1160:1302:1446)(1198:1332:1469))
          (PORT IN2 (729:833:940)(728:823:920))
          (PORT IN3 (925:1049:1176)(929:1048:1170))
          (PORT IN4 (715:830:947)(717:821:928))
          (PORT IN5 (2896:3117:3342)(2989:3189:3392))
          (PORT IN7 (2754:2982:3216)(2881:3087:3297))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x128y74
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2027_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (565:649:734)(550:622:694))
          (PORT IN2 (746:845:948)(749:841:934))
          (PORT IN3 (1490:1675:1864)(1551:1725:1903))
          (PORT IN4 (584:665:749)(582:659:738))
          (PORT IN5 (3000:3226:3456)(3170:3379:3594))
          (PORT IN7 (3227:3473:3723)(3381:3599:3820))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x130y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2028_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2926:3193:3463)(3126:3374:3627))
          (PORT IN3 (3263:3569:3878)(3463:3752:4044))
          (PORT IN5 (1508:1703:1901)(1563:1742:1924))
          (PORT IN6 (567:653:740)(558:630:703))
          (PORT IN7 (1036:1155:1276)(1046:1158:1271))
          (PORT IN8 (1230:1401:1576)(1299:1464:1632))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2029_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2716:2921:3128)(2866:3055:3247))
          (PORT IN3 (2663:2880:3098)(2806:3013:3221))
          (PORT IN5 (382:444:506)(373:429:485))
          (PORT IN6 (1239:1397:1558)(1272:1415:1561))
          (PORT IN7 (556:642:730)(565:648:732))
          (PORT IN8 (927:1038:1152)(927:1027:1129))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2972:3221:3474)(3151:3387:3626))
          (PORT IN3 (3046:3312:3580)(3234:3493:3756))
          (PORT IN5 (1296:1448:1604)(1353:1500:1652))
          (PORT IN6 (408:469:530)(408:461:515))
          (PORT IN7 (412:470:530)(393:444:496))
          (PORT IN8 (738:842:947)(732:827:924))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x126y73
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2031_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1152:1278:1406)(1160:1269:1383))
          (PORT IN2 (795:889:987)(818:905:995))
          (PORT IN3 (829:944:1061)(835:939:1045))
          (PORT IN4 (383:442:502)(353:399:446))
          (PORT IN5 (2802:3046:3294)(2949:3179:3417))
          (PORT IN7 (2486:2692:2902)(2606:2788:2972))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x121y32
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2032_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1917:2115:2316)(1992:2168:2346))
          (PORT IN3 (1765:1936:2112)(1832:1988:2147))
          (PORT IN5 (614:688:765)(597:657:719))
          (PORT IN6 (1028:1189:1351)(1029:1166:1306))
          (PORT IN7 (647:726:805)(639:706:774))
          (PORT IN8 (1136:1286:1439)(1174:1310:1450))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x125y31
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (813:906:1001)(820:897:975))
          (PORT IN2 (1052:1173:1296)(1074:1182:1293))
          (PORT IN3 (576:660:744)(554:625:698))
          (PORT IN4 (818:933:1052)(805:905:1008))
          (PORT IN5 (2168:2376:2587)(2227:2416:2611))
          (PORT IN7 (1776:1948:2121)(1854:2028:2204))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x128y32
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2034_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2027:2258:2493)(2115:2325:2539))
          (PORT IN3 (1862:2057:2258)(1937:2119:2303))
          (PORT IN5 (1483:1668:1858)(1597:1783:1972))
          (PORT IN6 (1451:1618:1787)(1490:1644:1802))
          (PORT IN7 (1257:1421:1588)(1287:1435:1586))
          (PORT IN8 (1173:1313:1455)(1181:1311:1445))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x128y31
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2035_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1992:2216:2444)(2080:2285:2493))
          (PORT IN3 (1819:2012:2211)(1900:2080:2262))
          (PORT IN5 (419:481:543)(396:449:503))
          (PORT IN6 (1392:1548:1708)(1440:1585:1733))
          (PORT IN7 (1293:1428:1567)(1328:1455:1585))
          (PORT IN8 (793:893:995)(797:889:983))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x122y29
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2036_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2064:2262:2463)(2137:2324:2517))
          (PORT IN3 (2120:2306:2498)(2235:2413:2594))
          (PORT IN5 (739:849:960)(736:835:935))
          (PORT IN6 (539:623:709)(538:610:682))
          (PORT IN7 (1128:1278:1434)(1186:1332:1479))
          (PORT IN8 (1186:1350:1517)(1195:1342:1491))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x122y35
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2037_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (366:421:476)(348:391:434))
          (PORT IN2 (370:426:483)(349:393:438))
          (PORT IN3 (583:664:745)(586:659:735))
          (PORT IN4 (948:1082:1219)(973:1098:1226))
          (PORT IN5 (2208:2407:2610)(2257:2426:2597))
          (PORT IN7 (2111:2312:2516)(2227:2423:2622))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x120y36
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2038_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (752:865:979)(747:846:947))
          (PORT IN2 (977:1100:1224)(1022:1143:1266))
          (PORT IN3 (887:1014:1142)(920:1039:1160))
          (PORT IN4 (739:849:962)(744:840:940))
          (PORT IN5 (2309:2533:2760)(2362:2555:2752))
          (PORT IN7 (2265:2510:2758)(2361:2588:2818))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x123y39
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2039_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2382:2600:2820)(2476:2671:2870))
          (PORT IN3 (2317:2566:2820)(2422:2657:2896))
          (PORT IN5 (382:439:498)(357:404:452))
          (PORT IN6 (1035:1174:1317)(1057:1181:1306))
          (PORT IN7 (849:967:1088)(846:949:1055))
          (PORT IN8 (588:672:757)(611:691:773))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y38
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2040_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2427:2671:2918)(2552:2782:3017))
          (PORT IN3 (2399:2600:2807)(2483:2666:2856))
          (PORT IN5 (941:1056:1173)(940:1042:1147))
          (PORT IN6 (563:642:721)(545:611:679))
          (PORT IN7 (415:476:537)(394:447:500))
          (PORT IN8 (980:1105:1232)(1018:1139:1262))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y40
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2041_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2072:2277:2487)(2144:2334:2528))
          (PORT IN3 (1897:2097:2299)(1952:2143:2339))
          (PORT IN5 (1025:1172:1320)(1043:1183:1327))
          (PORT IN6 (381:444:509)(374:426:480))
          (PORT IN7 (1611:1819:2032)(1677:1889:2106))
          (PORT IN8 (1578:1801:2028)(1668:1894:2125))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x114y40
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2042_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1292:1430:1575)(1300:1422:1547))
          (PORT IN2 (578:655:735)(588:661:736))
          (PORT IN3 (956:1073:1192)(986:1092:1201))
          (PORT IN4 (594:679:766)(602:679:757))
          (PORT IN5 (2538:2760:2989)(2677:2891:3109))
          (PORT IN7 (2554:2785:3020)(2698:2924:3154))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x110y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2043_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2647:2884:3123)(2791:3008:3229))
          (PORT IN3 (2659:2870:3086)(2754:2951:3151))
          (PORT IN5 (1495:1664:1839)(1503:1645:1791))
          (PORT IN6 (1343:1503:1666)(1367:1519:1673))
          (PORT IN7 (1239:1361:1486)(1246:1354:1464))
          (PORT IN8 (737:834:933)(743:829:919))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x113y40
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2044_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1047:1180:1316)(1036:1146:1259))
          (PORT IN2 (1125:1267:1412)(1207:1348:1494))
          (PORT IN3 (1143:1261:1383)(1155:1260:1368))
          (PORT IN4 (889:1021:1153)(901:1025:1153))
          (PORT IN5 (2519:2741:2971)(2635:2843:3053))
          (PORT IN7 (2519:2760:3004)(2637:2859:3086))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x115y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2628:2862:3100)(2781:3007:3237))
          (PORT IN3 (2566:2797:3031)(2711:2932:3155))
          (PORT IN5 (1278:1450:1624)(1335:1497:1661))
          (PORT IN6 (1160:1298:1440)(1214:1345:1481))
          (PORT IN7 (1396:1556:1722)(1430:1588:1749))
          (PORT IN8 (594:669:744)(597:661:726))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x115y42
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2046_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2610:2848:3093)(2729:2949:3176))
          (PORT IN3 (2537:2756:2980)(2624:2832:3045))
          (PORT IN5 (362:420:478)(339:384:430))
          (PORT IN6 (588:671:755)(594:673:753))
          (PORT IN7 (1160:1301:1446)(1201:1343:1485))
          (PORT IN8 (573:655:738)(579:659:739))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x115y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2047_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2628:2865:3105)(2791:3018:3249))
          (PORT IN3 (2604:2827:3056)(2751:2965:3184))
          (PORT IN5 (1403:1602:1806)(1439:1626:1818))
          (PORT IN6 (1368:1558:1752)(1455:1647:1841))
          (PORT IN7 (576:652:731)(568:637:707))
          (PORT IN8 (1049:1194:1342)(1048:1179:1314))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x119y48
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2048_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1052:1177:1308)(1046:1160:1277))
          (PORT IN2 (874:1008:1144)(878:999:1123))
          (PORT IN3 (575:649:725)(553:612:674))
          (PORT IN4 (538:615:694)(537:607:678))
          (PORT IN5 (2368:2547:2729)(2433:2586:2744))
          (PORT IN7 (2551:2780:3012)(2685:2910:3138))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x122y49
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2049_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1032:1163:1296)(1024:1134:1248))
          (PORT IN2 (390:450:511)(367:413:460))
          (PORT IN3 (1825:2021:2222)(1933:2120:2309))
          (PORT IN4 (754:858:963)(766:866:968))
          (PORT IN5 (2448:2628:2812)(2523:2682:2845))
          (PORT IN7 (2471:2709:2949)(2596:2822:3052))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x122y48
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2050_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2150:2337:2528)(2272:2451:2631))
          (PORT IN3 (2171:2357:2548)(2284:2460:2641))
          (PORT IN5 (1256:1405:1559)(1255:1396:1537))
          (PORT IN6 (573:659:747)(555:625:696))
          (PORT IN7 (1573:1766:1966)(1624:1814:2011))
          (PORT IN8 (944:1068:1195)(967:1085:1206))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x117y49
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2051_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2509:2736:2965)(2610:2819:3031))
          (PORT IN3 (2847:3099:3357)(2925:3153:3390))
          (PORT IN5 (768:874:983)(783:884:986))
          (PORT IN6 (815:925:1036)(824:915:1009))
          (PORT IN7 (600:686:775)(581:653:727))
          (PORT IN8 (1062:1194:1328)(1068:1189:1311))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x112y54
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2052_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3274:3558:3844)(3495:3773:4056))
          (PORT IN3 (2953:3222:3495)(3139:3407:3679))
          (PORT IN5 (1065:1211:1360)(1114:1255:1400))
          (PORT IN6 (1318:1488:1661)(1382:1545:1712))
          (PORT IN7 (1195:1349:1506)(1232:1368:1505))
          (PORT IN8 (1260:1430:1602)(1255:1397:1542))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x116y53
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2053_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1068:1217:1368)(1112:1246:1383))
          (PORT IN2 (713:816:921)(744:848:953))
          (PORT IN3 (871:993:1118)(903:1016:1133))
          (PORT IN4 (1062:1188:1320)(1081:1208:1339))
          (PORT IN5 (2866:3105:3351)(3027:3254:3485))
          (PORT IN7 (2571:2779:2992)(2703:2890:3079))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x113y56
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2054_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2741:3002:3268)(2864:3091:3323))
          (PORT IN3 (2606:2837:3074)(2712:2915:3120))
          (PORT IN5 (1115:1248:1385)(1147:1281:1418))
          (PORT IN6 (1460:1639:1822)(1487:1656:1829))
          (PORT IN7 (1560:1754:1952)(1587:1775:1968))
          (PORT IN8 (1217:1383:1552)(1251:1415:1582))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x115y53
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2055_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:638:718)(554:625:698))
          (PORT IN2 (926:1066:1207)(928:1048:1170))
          (PORT IN3 (1108:1263:1421)(1130:1275:1424))
          (PORT IN4 (736:857:979)(728:827:927))
          (PORT IN5 (2978:3205:3438)(3106:3316:3529))
          (PORT IN7 (2574:2781:2993)(2707:2894:3084))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x115y54
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2056_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2748:3013:3284)(2919:3174:3435))
          (PORT IN3 (2814:3083:3357)(2978:3238:3502))
          (PORT IN5 (364:417:472)(343:386:430))
          (PORT IN6 (708:814:923)(728:826:924))
          (PORT IN7 (374:430:487)(352:396:440))
          (PORT IN8 (558:647:736)(542:613:687))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x117y53
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2057_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2747:2981:3220)(2889:3095:3304))
          (PORT IN3 (2423:2630:2841)(2530:2716:2903))
          (PORT IN5 (929:1061:1196)(941:1064:1191))
          (PORT IN6 (737:838:941)(753:847:941))
          (PORT IN7 (1474:1671:1873)(1502:1691:1887))
          (PORT IN8 (734:837:940)(740:835:933))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x117y54
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2058_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2603:2802:3004)(2752:2933:3117))
          (PORT IN3 (2536:2731:2929)(2674:2852:3032))
          (PORT IN5 (586:664:743)(580:644:709))
          (PORT IN6 (728:839:952)(748:849:951))
          (PORT IN7 (918:1025:1134)(918:1013:1111))
          (PORT IN8 (538:618:700)(536:610:686))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x122y55
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2059_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (743:854:967)(751:851:953))
          (PORT IN2 (586:661:737)(603:670:738))
          (PORT IN3 (868:988:1111)(909:1020:1134))
          (PORT IN4 (565:650:735)(554:626:699))
          (PORT IN5 (2604:2801:3003)(2743:2928:3116))
          (PORT IN7 (3198:3507:3824)(3404:3709:4020))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x126y54
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2060_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1814:2028:2245)(1928:2133:2341))
          (PORT IN2 (1350:1535:1723)(1417:1584:1757))
          (PORT IN3 (1468:1643:1821)(1502:1660:1821))
          (PORT IN4 (1305:1465:1631)(1372:1531:1693))
          (PORT IN5 (2767:2982:3199)(2863:3055:3253))
          (PORT IN7 (2985:3249:3518)(3126:3382:3644))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x120y53
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2061_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1904:2071:2240)(1994:2146:2302))
          (PORT IN3 (2164:2351:2542)(2266:2442:2622))
          (PORT IN5 (555:638:721)(538:607:678))
          (PORT IN6 (741:845:951)(744:836:932))
          (PORT IN7 (550:633:717)(541:616:692))
          (PORT IN8 (811:911:1012)(839:930:1023))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x118y66
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2062_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2994:3244:3497)(3152:3380:3613))
          (PORT IN3 (2705:2930:3160)(2809:3008:3214))
          (PORT IN5 (412:475:539)(403:459:516))
          (PORT IN6 (546:623:702)(535:606:678))
          (PORT IN7 (1407:1581:1758)(1421:1588:1759))
          (PORT IN8 (1177:1322:1470)(1243:1390:1539))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2063_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2568:2779:2994)(2713:2912:3114))
          (PORT IN3 (2593:2802:3016)(2725:2918:3117))
          (PORT IN5 (1140:1276:1415)(1162:1300:1440))
          (PORT IN6 (766:879:995)(783:883:986))
          (PORT IN7 (571:654:738)(557:627:699))
          (PORT IN8 (733:827:922)(746:831:919))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x117y66
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2064_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1314:1452:1595)(1329:1448:1571))
          (PORT IN2 (718:819:922)(736:830:927))
          (PORT IN3 (1010:1147:1288)(1003:1110:1221))
          (PORT IN4 (572:653:736)(558:626:697))
          (PORT IN5 (2793:3013:3238)(2949:3154:3362))
          (PORT IN7 (2855:3076:3302)(2994:3196:3400))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x117y63
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2065_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2620:2821:3025)(2764:2945:3129))
          (PORT IN3 (2555:2755:2957)(2690:2874:3059))
          (PORT IN5 (1287:1445:1606)(1331:1481:1633))
          (PORT IN6 (928:1055:1184)(936:1057:1179))
          (PORT IN7 (401:456:512)(387:436:485))
          (PORT IN8 (1197:1363:1535)(1226:1382:1541))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x120y62
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2066_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (906:1035:1166)(916:1039:1165))
          (PORT IN2 (1073:1219:1368)(1128:1269:1413))
          (PORT IN3 (580:667:755)(566:637:710))
          (PORT IN4 (1060:1194:1329)(1055:1173:1294))
          (PORT IN5 (2855:3101:3353)(2956:3177:3401))
          (PORT IN7 (2635:2856:3081)(2773:2987:3202))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x113y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2067_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2790:3016:3246)(2932:3135:3342))
          (PORT IN3 (2811:3030:3257)(2929:3125:3323))
          (PORT IN5 (1405:1577:1752)(1390:1535:1683))
          (PORT IN6 (577:656:737)(577:651:726))
          (PORT IN7 (1110:1234:1362)(1105:1213:1324))
          (PORT IN8 (1137:1281:1428)(1165:1307:1453))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x115y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2068_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3388:3657:3931)(3600:3854:4113))
          (PORT IN3 (3313:3586:3865)(3455:3705:3959))
          (PORT IN5 (383:442:503)(371:424:478))
          (PORT IN6 (703:803:905)(714:802:892))
          (PORT IN7 (566:656:746)(560:632:705))
          (PORT IN8 (760:861:965)(793:886:982))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x114y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2069_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3127:3407:3691)(3294:3544:3801))
          (PORT IN3 (2996:3243:3495)(3150:3375:3604))
          (PORT IN5 (935:1042:1152)(932:1028:1127))
          (PORT IN6 (1085:1229:1376)(1138:1282:1431))
          (PORT IN7 (903:1019:1135)(907:1015:1125))
          (PORT IN8 (1237:1403:1572)(1284:1450:1617))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x116y68
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2070_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1309:1466:1626)(1328:1470:1614))
          (PORT IN2 (541:616:694)(532:600:670))
          (PORT IN3 (895:997:1102)(898:992:1089))
          (PORT IN4 (546:624:704)(537:608:679))
          (PORT IN5 (3146:3420:3699)(3316:3568:3825))
          (PORT IN7 (2907:3107:3314)(3023:3193:3368))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x115y65
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2071_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (552:639:728)(539:614:691))
          (PORT IN2 (402:461:520)(392:441:492))
          (PORT IN3 (1070:1221:1374)(1072:1206:1344))
          (PORT IN4 (406:467:529)(391:445:500))
          (PORT IN5 (3117:3362:3611)(3294:3527:3767))
          (PORT IN7 (2895:3112:3334)(3052:3253:3458))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x114y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2072_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3902:4231:4564)(4085:4381:4683))
          (PORT IN3 (4420:4831:5248)(4675:5067:5467))
          (PORT IN5 (1101:1246:1394)(1144:1284:1425))
          (PORT IN6 (1128:1267:1408)(1196:1336:1481))
          (PORT IN7 (1049:1184:1321)(1095:1216:1339))
          (PORT IN8 (408:470:532)(390:441:493))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x116y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2073_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3980:4318:4661)(4239:4560:4887))
          (PORT IN3 (4217:4558:4904)(4477:4806:5141))
          (PORT IN5 (779:879:981)(798:892:988))
          (PORT IN6 (350:409:469)(330:377:425))
          (PORT IN7 (969:1096:1225)(1002:1125:1251))
          (PORT IN8 (727:821:916)(745:834:923))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x113y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2074_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3000:3232:3467)(3185:3396:3611))
          (PORT IN3 (3839:4182:4534)(4055:4387:4726))
          (PORT IN5 (722:830:941)(719:811:904))
          (PORT IN6 (1137:1283:1432)(1191:1322:1455))
          (PORT IN7 (1861:2071:2288)(1934:2146:2361))
          (PORT IN8 (576:646:717)(587:650:714))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x117y79
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2075_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1037:1167:1299)(1041:1155:1271))
          (PORT IN2 (1030:1150:1273)(1058:1166:1277))
          (PORT IN3 (721:830:940)(717:811:907))
          (PORT IN4 (1202:1364:1530)(1200:1345:1494))
          (PORT IN5 (3520:3777:4040)(3733:3965:4204))
          (PORT IN7 (3378:3642:3910)(3578:3824:4073))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x118y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2076_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3714:4022:4335)(3896:4177:4463))
          (PORT IN3 (3039:3273:3513)(3140:3350:3567))
          (PORT IN5 (1089:1243:1399)(1126:1269:1417))
          (PORT IN6 (1216:1377:1542)(1228:1376:1526))
          (PORT IN7 (990:1114:1240)(1018:1138:1261))
          (PORT IN8 (775:883:992)(786:884:985))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x136y74
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2077_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (586:674:763)(593:676:762))
          (PORT IN2 (1036:1178:1325)(1093:1233:1373))
          (PORT IN3 (386:447:508)(363:410:458))
          (PORT IN4 (388:445:504)(366:413:460))
          (PORT IN5 (2913:3139:3368)(3074:3284:3500))
          (PORT IN7 (2602:2849:3102)(2686:2900:3122))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x136y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2078_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2592:2811:3034)(2699:2898:3104))
          (PORT IN3 (2799:3040:3286)(2915:3131:3353))
          (PORT IN5 (910:1036:1166)(924:1038:1155))
          (PORT IN6 (1506:1705:1910)(1556:1743:1935))
          (PORT IN7 (1684:1882:2084)(1723:1917:2114))
          (PORT IN8 (1486:1672:1862)(1551:1733:1919))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x137y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2079_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2511:2722:2934)(2667:2860:3057))
          (PORT IN3 (2390:2594:2802)(2511:2701:2895))
          (PORT IN5 (384:442:501)(360:404:449))
          (PORT IN6 (719:817:917)(737:824:914))
          (PORT IN7 (731:840:952)(723:823:925))
          (PORT IN8 (395:453:512)(378:430:482))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x137y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2080_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2224:2413:2605)(2347:2523:2702))
          (PORT IN3 (2584:2819:3058)(2727:2947:3172))
          (PORT IN5 (1723:1908:2099)(1762:1935:2116))
          (PORT IN6 (1207:1370:1538)(1246:1411:1579))
          (PORT IN7 (939:1067:1198)(965:1082:1201))
          (PORT IN8 (1184:1356:1531)(1223:1397:1573))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x135y66
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2081_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1467:1651:1837)(1558:1737:1920))
          (PORT IN2 (747:853:961)(770:874:982))
          (PORT IN3 (1297:1450:1607)(1316:1445:1580))
          (PORT IN4 (1386:1583:1783)(1414:1592:1771))
          (PORT IN5 (2816:3063:3315)(2932:3165:3403))
          (PORT IN7 (2718:2961:3211)(2860:3089:3325))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x128y36
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2082_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1129:1270:1411)(1144:1269:1399))
          (PORT IN2 (399:456:515)(396:447:499))
          (PORT IN3 (877:1005:1135)(905:1025:1147))
          (PORT IN4 (776:887:1000)(790:897:1006))
          (PORT IN5 (2278:2500:2727)(2396:2596:2803))
          (PORT IN7 (2527:2769:3017)(2640:2876:3117))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x128y35
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2083_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2164:2388:2617)(2282:2488:2699))
          (PORT IN3 (2442:2664:2894)(2531:2737:2950))
          (PORT IN5 (731:814:898)(721:796:873))
          (PORT IN6 (539:614:690)(549:618:688))
          (PORT IN7 (1176:1307:1442)(1191:1315:1443))
          (PORT IN8 (772:876:982)(796:898:1003))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y32
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2084_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2183:2403:2628)(2316:2527:2742))
          (PORT IN3 (1936:2132:2329)(2000:2191:2385))
          (PORT IN5 (1295:1438:1585)(1297:1426:1561))
          (PORT IN6 (976:1107:1240)(1014:1144:1275))
          (PORT IN7 (587:669:752)(589:666:745))
          (PORT IN8 (758:850:945)(756:842:929))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x129y31
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2085_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1683:1844:2008)(1770:1917:2067))
          (PORT IN3 (1499:1634:1773)(1566:1694:1825))
          (PORT IN5 (1191:1351:1513)(1179:1320:1465))
          (PORT IN6 (745:855:966)(758:866:977))
          (PORT IN7 (1422:1583:1747)(1428:1582:1740))
          (PORT IN8 (927:1063:1200)(954:1079:1207))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x130y36
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2086_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1265:1421:1582)(1306:1455:1607))
          (PORT IN2 (1269:1422:1578)(1314:1462:1613))
          (PORT IN3 (391:452:513)(363:409:456))
          (PORT IN4 (576:656:739)(579:659:741))
          (PORT IN5 (2288:2513:2743)(2353:2561:2776))
          (PORT IN7 (1338:1460:1585)(1384:1494:1607))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x125y40
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2087_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2076:2271:2468)(2173:2350:2530))
          (PORT IN3 (2445:2663:2887)(2527:2736:2948))
          (PORT IN5 (1295:1460:1630)(1328:1481:1639))
          (PORT IN6 (680:754:829)(679:742:806))
          (PORT IN7 (791:905:1022)(785:886:989))
          (PORT IN8 (737:839:945)(754:850:948))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x129y41
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2088_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1154:1286:1420)(1157:1276:1398))
          (PORT IN2 (569:654:741)(558:630:702))
          (PORT IN3 (925:1061:1201)(948:1072:1198))
          (PORT IN4 (779:884:990)(812:917:1025))
          (PORT IN5 (2084:2269:2460)(2181:2347:2516))
          (PORT IN7 (2155:2371:2591)(2243:2442:2645))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x130y38
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2089_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2183:2403:2629)(2302:2507:2715))
          (PORT IN3 (2085:2260:2441)(2148:2303:2463))
          (PORT IN5 (1296:1469:1646)(1347:1515:1686))
          (PORT IN6 (395:453:512)(391:443:495))
          (PORT IN7 (921:1041:1161)(937:1050:1167))
          (PORT IN8 (773:877:985)(814:921:1029))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x130y37
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2090_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2160:2383:2610)(2283:2488:2698))
          (PORT IN3 (2084:2257:2436)(2145:2297:2455))
          (PORT IN5 (1962:2180:2404)(1949:2139:2337))
          (PORT IN6 (364:415:467)(340:380:422))
          (PORT IN7 (733:837:944)(748:844:942))
          (PORT IN8 (898:1005:1115)(913:1011:1112))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2091_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2117:2319:2522)(2182:2366:2555))
          (PORT IN3 (1956:2138:2324)(2018:2193:2372))
          (PORT IN5 (447:509:572)(431:484:538))
          (PORT IN6 (1139:1285:1436)(1178:1318:1461))
          (PORT IN7 (989:1112:1239)(1022:1142:1265))
          (PORT IN8 (1068:1206:1347)(1056:1175:1297))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x125y39
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2092_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1341:1515:1691)(1382:1544:1708))
          (PORT IN2 (731:836:943)(743:838:936))
          (PORT IN3 (562:634:706)(552:613:675))
          (PORT IN4 (741:829:920)(744:830:919))
          (PORT IN5 (1990:2169:2350)(2085:2253:2424))
          (PORT IN7 (2042:2237:2435)(2151:2336:2524))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x125y34
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2093_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (376:429:484)(350:391:433))
          (PORT IN2 (760:856:953)(771:858:947))
          (PORT IN3 (573:664:756)(560:636:712))
          (PORT IN4 (876:1002:1131)(881:999:1118))
          (PORT IN5 (2315:2548:2784)(2377:2589:2807))
          (PORT IN7 (1918:2111:2307)(2021:2205:2392))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x124y35
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2094_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2248:2475:2704)(2367:2577:2789))
          (PORT IN3 (2412:2627:2848)(2501:2705:2915))
          (PORT IN5 (1629:1810:1996)(1657:1825:1998))
          (PORT IN6 (1255:1412:1572)(1281:1429:1581))
          (PORT IN7 (582:665:749)(582:660:741))
          (PORT IN8 (1549:1725:1905)(1597:1762:1931))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y38
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2095_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2425:2645:2867)(2519:2725:2933))
          (PORT IN3 (2365:2590:2822)(2447:2654:2868))
          (PORT IN5 (1189:1315:1443)(1225:1346:1469))
          (PORT IN6 (1113:1263:1417)(1174:1314:1456))
          (PORT IN7 (890:998:1108)(885:982:1080))
          (PORT IN8 (1050:1195:1343)(1079:1217:1360))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2096_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2270:2500:2735)(2358:2576:2799))
          (PORT IN3 (2096:2322:2550)(2171:2390:2614))
          (PORT IN5 (379:438:497)(359:406:455))
          (PORT IN6 (945:1057:1171)(965:1068:1176))
          (PORT IN7 (1432:1604:1781)(1429:1588:1751))
          (PORT IN8 (953:1071:1191)(978:1096:1218))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x134y44
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2097_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1071:1220:1371)(1117:1257:1401))
          (PORT IN2 (738:838:940)(749:838:931))
          (PORT IN3 (734:838:942)(742:835:930))
          (PORT IN4 (760:854:950)(785:875:967))
          (PORT IN5 (2026:2214:2407)(2123:2298:2478))
          (PORT IN7 (2236:2447:2661)(2366:2569:2776))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x136y47
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2098_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2152:2352:2555)(2236:2417:2602))
          (PORT IN3 (2158:2373:2594)(2258:2458:2661))
          (PORT IN5 (1427:1625:1828)(1492:1688:1888))
          (PORT IN6 (890:1011:1135)(884:997:1113))
          (PORT IN7 (553:642:733)(552:630:711))
          (PORT IN8 (560:639:720)(553:622:693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x129y48
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2099_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (583:656:730)(563:623:684))
          (PORT IN2 (905:1042:1181)(915:1035:1157))
          (PORT IN3 (1387:1556:1727)(1416:1575:1736))
          (PORT IN4 (554:634:716)(548:616:685))
          (PORT IN5 (2123:2305:2493)(2226:2389:2557))
          (PORT IN7 (2192:2407:2625)(2287:2485:2687))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x131y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2223:2437:2656)(2361:2567:2777))
          (PORT IN3 (2229:2436:2649)(2362:2562:2767))
          (PORT IN5 (649:729:811)(638:700:764))
          (PORT IN6 (756:855:957)(763:854:946))
          (PORT IN7 (639:719:800)(638:708:781))
          (PORT IN8 (890:1028:1168)(891:1015:1140))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x137y51
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1874:2047:2224)(1927:2082:2241))
          (PORT IN3 (2554:2797:3044)(2649:2874:3104))
          (PORT IN5 (1765:1993:2228)(1778:1989:2205))
          (PORT IN6 (1560:1751:1947)(1568:1740:1915))
          (PORT IN7 (777:882:989)(812:917:1024))
          (PORT IN8 (1467:1640:1815)(1500:1658:1819))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x134y56
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2737:3006:3278)(2906:3160:3420))
          (PORT IN3 (2723:2982:3244)(2883:3126:3375))
          (PORT IN5 (732:846:962)(724:821:921))
          (PORT IN6 (1277:1459:1645)(1272:1423:1579))
          (PORT IN7 (1193:1342:1493)(1230:1364:1502))
          (PORT IN8 (1606:1770:1938)(1675:1834:1996))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x134y55
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (521:600:682)(494:555:617))
          (PORT IN2 (813:911:1012)(835:929:1026))
          (PORT IN3 (567:640:716)(567:630:695))
          (PORT IN4 (1682:1888:2097)(1735:1926:2121))
          (PORT IN5 (2487:2697:2909)(2631:2826:3026))
          (PORT IN7 (2546:2782:3022)(2696:2918:3142))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x133y56
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (787:883:982)(795:885:976))
          (PORT IN2 (909:1034:1160)(956:1071:1189))
          (PORT IN3 (1856:2045:2238)(1915:2087:2262))
          (PORT IN4 (362:413:466)(332:373:416))
          (PORT IN5 (2473:2681:2893)(2597:2783:2974))
          (PORT IN7 (2470:2688:2910)(2569:2766:2967))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x135y55
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2679:2920:3165)(2792:3015:3245))
          (PORT IN3 (2493:2692:2896)(2586:2772:2961))
          (PORT IN5 (1121:1248:1379)(1131:1243:1360))
          (PORT IN6 (1052:1187:1324)(1040:1158:1281))
          (PORT IN7 (911:1022:1134)(904:1004:1108))
          (PORT IN8 (1076:1232:1393)(1119:1263:1412))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x133y55
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1866:2031:2199)(1972:2123:2277))
          (PORT IN3 (1811:1975:2140)(1908:2060:2213))
          (PORT IN5 (424:482:541)(412:463:516))
          (PORT IN6 (1438:1606:1778)(1477:1634:1795))
          (PORT IN7 (1681:1895:2111)(1748:1959:2176))
          (PORT IN8 (1062:1204:1349)(1067:1196:1329))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y63
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2906:3173:3442)(3059:3310:3567))
          (PORT IN3 (2876:3153:3433)(3021:3289:3561))
          (PORT IN5 (1457:1625:1799)(1474:1629:1787))
          (PORT IN6 (586:674:763)(591:673:756))
          (PORT IN7 (370:423:477)(342:385:428))
          (PORT IN8 (1007:1139:1274)(1028:1157:1288))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x123y64
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (574:656:739)(581:658:736))
          (PORT IN2 (602:686:771)(607:683:760))
          (PORT IN3 (617:703:791)(620:699:779))
          (PORT IN4 (797:897:1000)(806:894:985))
          (PORT IN5 (2834:3057:3284)(3001:3212:3428))
          (PORT IN7 (2563:2777:2995)(2693:2894:3099))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x124y61
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2510:2720:2933)(2654:2854:3058))
          (PORT IN3 (2649:2899:3152)(2797:3038:3282))
          (PORT IN5 (371:424:478)(342:384:427))
          (PORT IN6 (554:636:720)(536:612:688))
          (PORT IN7 (426:490:555)(412:467:523))
          (PORT IN8 (1029:1157:1288)(1020:1131:1244))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x122y60
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1210:1367:1526)(1237:1386:1538))
          (PORT IN2 (581:667:756)(582:659:738))
          (PORT IN3 (382:443:506)(364:411:460))
          (PORT IN4 (902:1010:1121)(928:1036:1147))
          (PORT IN5 (2688:2897:3109)(2834:3031:3232))
          (PORT IN7 (2861:3116:3381)(3026:3271:3521))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x123y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2740:2987:3240)(2863:3092:3328))
          (PORT IN3 (2469:2707:2947)(2572:2802:3038))
          (PORT IN5 (560:653:748)(559:633:709))
          (PORT IN6 (728:830:934)(738:831:924))
          (PORT IN7 (395:458:522)(373:420:469))
          (PORT IN8 (571:654:739)(576:653:732))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x117y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2861:3096:3335)(3005:3211:3421))
          (PORT IN3 (2976:3218:3464)(3090:3311:3541))
          (PORT IN5 (895:1004:1115)(893:985:1080))
          (PORT IN6 (744:844:947)(745:843:944))
          (PORT IN7 (1785:2007:2238)(1827:2048:2274))
          (PORT IN8 (1235:1393:1553)(1258:1405:1558))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3217:3497:3781)(3404:3662:3926))
          (PORT IN3 (2972:3213:3458)(3092:3314:3544))
          (PORT IN5 (1203:1358:1515)(1193:1324:1459))
          (PORT IN6 (949:1074:1199)(972:1089:1208))
          (PORT IN7 (1679:1881:2087)(1760:1962:2168))
          (PORT IN8 (1559:1749:1945)(1637:1823:2016))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x122y67
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1055:1180:1308)(1051:1160:1271))
          (PORT IN2 (720:827:936)(746:853:961))
          (PORT IN3 (912:1033:1156)(916:1027:1141))
          (PORT IN4 (713:810:908)(733:826:920))
          (PORT IN5 (2998:3220:3450)(3101:3291:3486))
          (PORT IN7 (2666:2914:3166)(2765:3010:3258))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x118y68
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (948:1065:1184)(942:1042:1144))
          (PORT IN2 (767:872:978)(788:893:999))
          (PORT IN3 (1880:2112:2349)(1958:2181:2408))
          (PORT IN4 (1246:1398:1554)(1299:1437:1576))
          (PORT IN5 (2988:3218:3453)(3091:3296:3506))
          (PORT IN7 (2592:2801:3017)(2713:2911:3111))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x118y63
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2797:3011:3229)(2890:3082:3277))
          (PORT IN3 (2851:3080:3312)(2946:3151:3363))
          (PORT IN5 (915:1057:1202)(930:1049:1172))
          (PORT IN6 (1088:1239:1392)(1088:1226:1365))
          (PORT IN7 (1620:1826:2035)(1665:1869:2079))
          (PORT IN8 (564:638:712)(575:639:705))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x118y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3031:3287:3546)(3198:3429:3665))
          (PORT IN3 (2786:3002:3222)(2884:3077:3277))
          (PORT IN5 (1098:1219:1344)(1112:1223:1337))
          (PORT IN6 (735:831:929)(737:826:916))
          (PORT IN7 (383:440:498)(352:394:437))
          (PORT IN8 (1066:1216:1369)(1032:1149:1268))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2934:3176:3419)(3117:3345:3576))
          (PORT IN3 (2937:3159:3388)(3090:3296:3506))
          (PORT IN5 (609:697:786)(610:693:778))
          (PORT IN6 (566:649:734)(554:622:692))
          (PORT IN7 (1426:1610:1799)(1491:1673:1859))
          (PORT IN8 (1240:1404:1571)(1266:1429:1596))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x119y69
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (931:1055:1180)(938:1054:1172))
          (PORT IN2 (408:466:524)(406:457:508))
          (PORT IN3 (577:662:747)(564:636:710))
          (PORT IN4 (400:458:518)(399:450:502))
          (PORT IN5 (2804:3009:3218)(2892:3068:3249))
          (PORT IN7 (2407:2591:2781)(2513:2682:2852))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x119y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3237:3519:3805)(3433:3702:3976))
          (PORT IN3 (3274:3551:3835)(3449:3708:3973))
          (PORT IN5 (1231:1394:1563)(1274:1437:1605))
          (PORT IN6 (725:831:941)(738:835:933))
          (PORT IN7 (911:1031:1152)(952:1067:1184))
          (PORT IN8 (760:862:965)(789:891:994))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x118y67
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (759:866:975)(785:892:1001))
          (PORT IN2 (922:1058:1195)(928:1042:1161))
          (PORT IN3 (856:962:1072)(837:924:1013))
          (PORT IN4 (741:853:966)(738:830:924))
          (PORT IN5 (2889:3134:3383)(2992:3213:3438))
          (PORT IN7 (3227:3490:3758)(3423:3673:3931))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x127y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3001:3268:3539)(3201:3454:3711))
          (PORT IN3 (3056:3320:3589)(3204:3458:3718))
          (PORT IN5 (1439:1621:1806)(1481:1654:1833))
          (PORT IN6 (396:457:520)(375:421:469))
          (PORT IN7 (926:1060:1196)(937:1059:1185))
          (PORT IN8 (950:1070:1193)(1009:1127:1248))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x129y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2588:2800:3015)(2750:2944:3140))
          (PORT IN3 (2292:2471:2654)(2402:2564:2730))
          (PORT IN5 (1284:1450:1620)(1302:1452:1607))
          (PORT IN6 (955:1082:1213)(978:1092:1208))
          (PORT IN7 (1615:1820:2028)(1634:1823:2016))
          (PORT IN8 (529:611:694)(530:604:678))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x130y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2764:2999:3238)(2948:3169:3392))
          (PORT IN3 (2476:2679:2887)(2611:2800:2994))
          (PORT IN5 (554:637:721)(532:601:672))
          (PORT IN6 (954:1070:1189)(940:1040:1142))
          (PORT IN7 (1247:1428:1612)(1278:1434:1595))
          (PORT IN8 (1188:1370:1554)(1196:1356:1518))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x130y75
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (884:1007:1133)(882:994:1109))
          (PORT IN2 (897:1020:1146)(925:1042:1161))
          (PORT IN3 (1113:1252:1395)(1148:1291:1437))
          (PORT IN4 (1263:1439:1620)(1335:1509:1685))
          (PORT IN5 (2978:3199:3424)(3157:3361:3571))
          (PORT IN7 (2770:3006:3248)(2861:3072:3286))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x128y70
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1261:1407:1558)(1261:1398:1538))
          (PORT IN2 (575:653:734)(573:646:722))
          (PORT IN3 (1111:1255:1401)(1098:1216:1336))
          (PORT IN4 (1326:1489:1656)(1333:1484:1640))
          (PORT IN5 (2961:3232:3507)(3131:3389:3653))
          (PORT IN7 (2842:3067:3296)(2970:3171:3376))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x131y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2935:3190:3449)(3119:3358:3600))
          (PORT IN3 (2995:3236:3485)(3172:3400:3633))
          (PORT IN5 (1029:1151:1277)(1060:1180:1300))
          (PORT IN6 (1068:1215:1364)(1113:1256:1401))
          (PORT IN7 (1273:1435:1600)(1297:1456:1617))
          (PORT IN8 (1207:1351:1497)(1264:1408:1556))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x129y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2659:2868:3082)(2822:3014:3209))
          (PORT IN3 (2663:2863:3067)(2806:2984:3167))
          (PORT IN5 (900:1023:1149)(919:1035:1154))
          (PORT IN6 (416:473:531)(401:448:497))
          (PORT IN7 (544:624:705)(549:623:700))
          (PORT IN8 (396:457:519)(368:413:460))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x132y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3553:3858:4169)(3723:4000:4280))
          (PORT IN3 (2893:3147:3404)(3062:3294:3528))
          (PORT IN5 (667:740:814)(672:737:802))
          (PORT IN6 (1096:1238:1382)(1138:1280:1425))
          (PORT IN7 (1543:1730:1918)(1579:1764:1952))
          (PORT IN8 (1119:1259:1402)(1164:1308:1454))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x128y84
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (581:661:743)(568:640:712))
          (PORT IN2 (1222:1363:1507)(1275:1408:1543))
          (PORT IN3 (1421:1594:1771)(1441:1606:1776))
          (PORT IN4 (1142:1295:1451)(1196:1345:1497))
          (PORT IN5 (3087:3330:3577)(3242:3458:3680))
          (PORT IN7 (2996:3247:3505)(3146:3372:3602))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x130y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2705:2897:3095)(2805:2972:3145))
          (PORT IN3 (2728:2924:3128)(2811:2981:3158))
          (PORT IN5 (381:434:488)(353:394:436))
          (PORT IN6 (545:627:711)(530:596:662))
          (PORT IN7 (735:844:955)(742:840:939))
          (PORT IN8 (1017:1173:1332)(1045:1185:1328))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x153y37
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (588:670:755)(588:666:746))
          (PORT IN2 (1530:1695:1862)(1603:1759:1915))
          (PORT IN3 (1522:1723:1928)(1572:1748:1928))
          (PORT IN4 (1376:1549:1726)(1462:1632:1805))
          (PORT IN5 (1586:1779:1975)(1656:1823:1996))
          (PORT IN7 (1523:1739:1958)(1581:1776:1975))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x151y36
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1722:1930:2140)(1817:2016:2220))
          (PORT IN3 (1632:1805:1983)(1669:1828:1989))
          (PORT IN5 (1556:1754:1958)(1569:1752:1940))
          (PORT IN6 (879:1001:1126)(907:1020:1136))
          (PORT IN7 (1276:1404:1537)(1317:1444:1573))
          (PORT IN8 (1137:1287:1438)(1187:1330:1477))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x152y39
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1698:1905:2115)(1780:1971:2164))
          (PORT IN3 (1807:1980:2157)(1837:1985:2137))
          (PORT IN5 (1543:1744:1948)(1555:1726:1903))
          (PORT IN6 (1390:1562:1738)(1432:1582:1736))
          (PORT IN7 (979:1092:1207)(972:1075:1179))
          (PORT IN8 (795:891:990)(801:890:981))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x152y36
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1763:1931:2105)(1811:1962:2117))
          (PORT IN3 (1684:1856:2030)(1718:1869:2024))
          (PORT IN5 (1176:1323:1472)(1232:1370:1511))
          (PORT IN6 (1677:1879:2085)(1730:1917:2110))
          (PORT IN7 (1394:1554:1720)(1453:1598:1747))
          (PORT IN8 (1498:1679:1863)(1579:1750:1925))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x148y42
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1028:1165:1305)(1004:1114:1227))
          (PORT IN2 (1274:1428:1584)(1287:1423:1561))
          (PORT IN3 (960:1109:1260)(967:1100:1235))
          (PORT IN4 (1189:1342:1499)(1257:1406:1555))
          (PORT IN5 (1702:1869:2039)(1787:1944:2103))
          (PORT IN7 (1701:1888:2077)(1787:1968:2154))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x130y41
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (576:665:755)(559:631:704))
          (PORT IN2 (746:840:937)(761:849:937))
          (PORT IN3 (563:651:741)(556:629:704))
          (PORT IN4 (727:842:958)(738:840:944))
          (PORT IN5 (2260:2468:2682)(2401:2595:2793))
          (PORT IN7 (2292:2530:2772)(2400:2626:2857))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x130y40
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1996:2185:2378)(2116:2295:2476))
          (PORT IN3 (1968:2151:2339)(2073:2245:2421))
          (PORT IN5 (1309:1480:1654)(1364:1525:1690))
          (PORT IN6 (384:440:496)(357:402:447))
          (PORT IN7 (619:703:789)(621:703:785))
          (PORT IN8 (892:1016:1144)(912:1030:1149))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x129y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2047:2244:2445)(2150:2328:2509))
          (PORT IN3 (2019:2207:2400)(2109:2276:2445))
          (PORT IN5 (861:967:1076)(829:915:1005))
          (PORT IN6 (1325:1494:1667)(1420:1592:1767))
          (PORT IN7 (913:1047:1184)(918:1036:1159))
          (PORT IN8 (1244:1409:1578)(1246:1388:1535))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x133y38
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1802:1963:2127)(1904:2052:2203))
          (PORT IN3 (2136:2351:2571)(2197:2392:2590))
          (PORT IN5 (1283:1443:1608)(1316:1468:1623))
          (PORT IN6 (908:1025:1143)(935:1049:1165))
          (PORT IN7 (572:654:736)(562:633:705))
          (PORT IN8 (538:618:700)(536:610:686))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x134y42
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1038:1171:1305)(1037:1147:1262))
          (PORT IN2 (746:855:966)(761:860:962))
          (PORT IN3 (572:648:725)(559:619:679))
          (PORT IN4 (941:1075:1211)(987:1127:1270))
          (PORT IN5 (2013:2226:2441)(2061:2252:2447))
          (PORT IN7 (1826:2016:2212)(1916:2093:2274))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x152y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1777:1992:2212)(1860:2059:2260))
          (PORT IN3 (1750:1958:2171)(1822:2013:2206))
          (PORT IN5 (1615:1809:2006)(1699:1880:2064))
          (PORT IN6 (945:1090:1236)(959:1087:1216))
          (PORT IN7 (1971:2189:2413)(2070:2282:2498))
          (PORT IN8 (1352:1513:1679)(1375:1522:1673))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x150y43
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1377:1545:1715)(1401:1554:1708))
          (PORT IN2 (1259:1394:1533)(1314:1439:1568))
          (PORT IN3 (1754:1980:2209)(1835:2042:2251))
          (PORT IN4 (761:859:960)(794:889:985))
          (PORT IN5 (1735:1902:2073)(1841:2000:2164))
          (PORT IN7 (1830:2025:2223)(1949:2137:2329))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x149y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1685:1865:2046)(1768:1928:2090))
          (PORT IN3 (1626:1799:1975)(1702:1857:2013))
          (PORT IN5 (1554:1721:1893)(1629:1786:1949))
          (PORT IN6 (1686:1878:2073)(1740:1916:2095))
          (PORT IN7 (1888:2100:2316)(1968:2181:2397))
          (PORT IN8 (981:1103:1228)(1028:1143:1260))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x149y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1694:1876:2061)(1775:1937:2101))
          (PORT IN3 (1642:1816:1992)(1713:1869:2027))
          (PORT IN5 (1067:1213:1359)(1060:1183:1308))
          (PORT IN6 (1502:1691:1883)(1552:1730:1910))
          (PORT IN7 (1247:1415:1587)(1282:1438:1598))
          (PORT IN8 (742:863:987)(721:815:911))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x150y46
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1795:1954:2116)(1846:1989:2136))
          (PORT IN3 (1699:1854:2013)(1739:1882:2029))
          (PORT IN5 (1291:1437:1586)(1319:1451:1586))
          (PORT IN6 (398:454:511)(395:445:496))
          (PORT IN7 (943:1061:1180)(953:1068:1186))
          (PORT IN8 (1287:1450:1615)(1332:1494:1658))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x133y53
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1102:1256:1414)(1171:1320:1471))
          (PORT IN2 (1374:1558:1744)(1398:1566:1740))
          (PORT IN3 (910:1016:1123)(906:1001:1100))
          (PORT IN4 (561:645:730)(559:631:705))
          (PORT IN5 (2463:2673:2885)(2593:2776:2965))
          (PORT IN7 (2267:2481:2698)(2367:2553:2743))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x137y54
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (706:810:915)(701:791:883))
          (PORT IN2 (892:1009:1129)(929:1040:1155))
          (PORT IN3 (2132:2383:2637)(2182:2421:2666))
          (PORT IN4 (738:839:942)(765:861:961))
          (PORT IN5 (2231:2404:2582)(2347:2504:2665))
          (PORT IN7 (2248:2462:2680)(2377:2572:2770))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x138y51
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2580:2824:3072)(2702:2926:3153))
          (PORT IN3 (2374:2589:2807)(2471:2661:2857))
          (PORT IN5 (924:1030:1140)(930:1029:1129))
          (PORT IN6 (594:668:743)(605:671:738))
          (PORT IN7 (1460:1646:1836)(1511:1687:1866))
          (PORT IN8 (1442:1636:1834)(1528:1716:1908))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x140y52
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2162:2360:2563)(2242:2420:2603))
          (PORT IN3 (1874:2056:2240)(1929:2100:2274))
          (PORT IN5 (1041:1195:1352)(1066:1212:1363))
          (PORT IN6 (1197:1373:1552)(1248:1420:1595))
          (PORT IN7 (567:642:717)(561:622:684))
          (PORT IN8 (1747:1967:2191)(1824:2048:2275))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x138y52
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2057:2254:2456)(2133:2315:2501))
          (PORT IN3 (2378:2597:2819)(2463:2661:2863))
          (PORT IN5 (1085:1227:1371)(1078:1201:1329))
          (PORT IN6 (388:446:504)(367:413:460))
          (PORT IN7 (1807:2015:2229)(1859:2059:2264))
          (PORT IN8 (382:444:506)(351:401:451))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x151y50
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1254:1402:1554)(1308:1451:1596))
          (PORT IN2 (782:879:978)(775:863:953))
          (PORT IN3 (910:1010:1113)(925:1005:1088))
          (PORT IN4 (376:428:481)(359:401:444))
          (PORT IN5 (2132:2325:2520)(2206:2381:2563))
          (PORT IN7 (2222:2462:2708)(2358:2596:2838))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x151y49
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1895:2093:2294)(2023:2216:2412))
          (PORT IN3 (1846:2043:2242)(1965:2160:2357))
          (PORT IN5 (1406:1585:1767)(1451:1615:1785))
          (PORT IN6 (1438:1612:1789)(1500:1667:1839))
          (PORT IN7 (1457:1625:1798)(1489:1637:1789))
          (PORT IN8 (1639:1818:2000)(1660:1814:1971))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x154y48
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1566:1752:1942)(1629:1803:1982))
          (PORT IN2 (1508:1694:1884)(1546:1717:1894))
          (PORT IN3 (1608:1785:1967)(1669:1838:2009))
          (PORT IN4 (1680:1849:2024)(1737:1892:2052))
          (PORT IN5 (1774:1975:2180)(1871:2065:2264))
          (PORT IN7 (1650:1825:2004)(1727:1891:2059))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x154y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1757:1975:2196)(1852:2051:2254))
          (PORT IN3 (1734:1940:2150)(1819:2008:2200))
          (PORT IN5 (1545:1733:1925)(1592:1766:1947))
          (PORT IN6 (1367:1521:1679)(1433:1573:1718))
          (PORT IN7 (2012:2249:2493)(2081:2309:2545))
          (PORT IN8 (1502:1671:1844)(1594:1753:1916))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x148y50
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1709:1884:2061)(1803:1974:2147))
          (PORT IN3 (1958:2152:2349)(2010:2191:2372))
          (PORT IN5 (837:940:1045)(841:933:1025))
          (PORT IN6 (557:642:729)(543:613:684))
          (PORT IN7 (1633:1811:1993)(1661:1827:1997))
          (PORT IN8 (1141:1302:1467)(1163:1313:1465))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x151y56
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2164:2402:2644)(2301:2527:2756))
          (PORT IN3 (2425:2680:2939)(2524:2765:3009))
          (PORT IN5 (769:879:989)(778:879:981))
          (PORT IN6 (943:1075:1208)(953:1074:1199))
          (PORT IN7 (381:442:503)(359:408:457))
          (PORT IN8 (1253:1418:1587)(1298:1462:1630))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x151y55
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1079:1243:1410)(1101:1243:1387))
          (PORT IN2 (377:439:502)(358:407:457))
          (PORT IN3 (1354:1523:1694)(1374:1532:1691))
          (PORT IN4 (574:666:759)(572:649:728))
          (PORT IN5 (2382:2633:2890)(2501:2733:2969))
          (PORT IN7 (2242:2484:2730)(2377:2614:2853))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x154y58
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (593:669:745)(586:648:710))
          (PORT IN2 (1267:1442:1621)(1344:1515:1690))
          (PORT IN3 (1438:1617:1799)(1461:1628:1799))
          (PORT IN4 (759:884:1010)(769:878:990))
          (PORT IN5 (2177:2400:2629)(2286:2489:2697))
          (PORT IN7 (2398:2661:2929)(2510:2757:3010))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x152y55
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2082:2312:2545)(2196:2408:2622))
          (PORT IN3 (2749:3053:3362)(2870:3158:3450))
          (PORT IN5 (954:1090:1229)(971:1091:1212))
          (PORT IN6 (613:695:779)(610:686:762))
          (PORT IN7 (388:442:498)(360:403:447))
          (PORT IN8 (745:845:945)(757:845:936))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x148y58
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2073:2269:2467)(2196:2386:2578))
          (PORT IN3 (1933:2143:2357)(1996:2190:2389))
          (PORT IN5 (1194:1340:1490)(1191:1323:1459))
          (PORT IN6 (945:1080:1217)(960:1085:1212))
          (PORT IN7 (1461:1648:1839)(1524:1710:1901))
          (PORT IN8 (547:641:735)(525:595:666))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x144y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2738:2965:3197)(2856:3069:3286))
          (PORT IN3 (2268:2446:2627)(2339:2489:2642))
          (PORT IN5 (623:704:787)(628:701:775))
          (PORT IN6 (1313:1464:1616)(1378:1531:1689))
          (PORT IN7 (619:693:770)(625:691:758))
          (PORT IN8 (577:660:743)(568:641:716))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x150y65
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1461:1615:1772)(1456:1593:1733))
          (PORT IN2 (690:798:907)(679:769:861))
          (PORT IN3 (1421:1600:1782)(1504:1668:1836))
          (PORT IN4 (591:666:743)(570:631:694))
          (PORT IN5 (2293:2510:2733)(2411:2612:2818))
          (PORT IN7 (2434:2667:2904)(2577:2800:3028))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x147y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2276:2492:2712)(2422:2631:2844))
          (PORT IN3 (2413:2623:2839)(2505:2699:2898))
          (PORT IN5 (1461:1650:1846)(1459:1618:1779))
          (PORT IN6 (532:612:693)(517:579:642))
          (PORT IN7 (1290:1448:1609)(1318:1464:1614))
          (PORT IN8 (563:658:754)(554:628:705))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x145y69
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (905:1041:1180)(919:1042:1167))
          (PORT IN2 (753:848:946)(786:877:971))
          (PORT IN3 (1614:1808:2006)(1688:1877:2070))
          (PORT IN4 (395:458:522)(373:422:472))
          (PORT IN5 (2527:2738:2952)(2654:2838:3029))
          (PORT IN7 (2077:2267:2463)(2163:2332:2504))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x144y66
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2096:2293:2491)(2211:2395:2584))
          (PORT IN3 (2395:2607:2822)(2473:2665:2860))
          (PORT IN5 (1025:1137:1250)(1018:1113:1210))
          (PORT IN6 (728:832:939)(721:820:920))
          (PORT IN7 (830:932:1036)(843:939:1036))
          (PORT IN8 (375:434:494)(354:401:448))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x151y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2569:2832:3098)(2740:2991:3246))
          (PORT IN3 (2611:2875:3143)(2786:3046:3310))
          (PORT IN5 (912:1043:1176)(938:1057:1178))
          (PORT IN6 (777:863:951)(786:860:935))
          (PORT IN7 (599:678:759)(578:645:713))
          (PORT IN8 (586:672:759)(575:648:722))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2377:2593:2811)(2515:2710:2908))
          (PORT IN3 (2572:2777:2989)(2649:2833:3023))
          (PORT IN5 (748:857:968)(763:868:976))
          (PORT IN6 (1391:1588:1790)(1438:1639:1844))
          (PORT IN7 (747:858:972)(751:851:952))
          (PORT IN8 (1434:1634:1837)(1482:1683:1889))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x148y69
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1419:1619:1821)(1476:1670:1869))
          (PORT IN2 (903:1023:1145)(934:1047:1162))
          (PORT IN3 (564:644:724)(551:621:693))
          (PORT IN4 (432:492:552)(420:470:520))
          (PORT IN5 (2203:2380:2560)(2317:2474:2636))
          (PORT IN7 (1921:2086:2255)(2010:2159:2310))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x152y72
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (895:1018:1143)(916:1028:1143))
          (PORT IN2 (550:627:706)(551:621:691))
          (PORT IN3 (582:656:732)(558:619:682))
          (PORT IN4 (541:620:702)(545:617:691))
          (PORT IN5 (3303:3576:3852)(3458:3701:3950))
          (PORT IN7 (2253:2479:2710)(2316:2519:2725))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x152y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1936:2138:2342)(2048:2237:2428))
          (PORT IN3 (1975:2172:2373)(2070:2252:2437))
          (PORT IN5 (979:1104:1232)(986:1103:1220))
          (PORT IN6 (1085:1244:1406)(1098:1243:1392))
          (PORT IN7 (780:878:980)(783:872:963))
          (PORT IN8 (376:438:500)(353:403:453))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x153y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2362:2599:2840)(2498:2712:2928))
          (PORT IN3 (2257:2477:2703)(2342:2535:2731))
          (PORT IN5 (1402:1568:1736)(1397:1545:1696))
          (PORT IN6 (891:1020:1149)(922:1040:1160))
          (PORT IN7 (1022:1167:1313)(1030:1160:1293))
          (PORT IN8 (1055:1200:1350)(1110:1248:1390))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x153y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3059:3344:3635)(3257:3526:3801))
          (PORT IN3 (2532:2794:3059)(2640:2869:3106))
          (PORT IN5 (1125:1252:1380)(1154:1275:1401))
          (PORT IN6 (1484:1663:1844)(1525:1698:1875))
          (PORT IN7 (1423:1608:1796)(1442:1614:1789))
          (PORT IN8 (1370:1539:1711)(1450:1610:1772))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x152y75
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1185:1339:1497)(1220:1357:1497))
          (PORT IN2 (1568:1743:1923)(1609:1778:1951))
          (PORT IN3 (601:685:770)(598:674:752))
          (PORT IN4 (1557:1756:1957)(1629:1817:2010))
          (PORT IN5 (3070:3337:3607)(3198:3426:3660))
          (PORT IN7 (2535:2778:3028)(2647:2866:3092))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x152y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3086:3375:3667)(3243:3514:3789))
          (PORT IN3 (2557:2819:3085)(2666:2896:3133))
          (PORT IN5 (1269:1446:1628)(1328:1501:1676))
          (PORT IN6 (1141:1282:1426)(1206:1348:1493))
          (PORT IN7 (1448:1609:1774)(1442:1588:1737))
          (PORT IN8 (781:893:1005)(792:892:994))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x152y76
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (931:1055:1182)(953:1065:1179))
          (PORT IN2 (549:636:724)(539:615:693))
          (PORT IN3 (1255:1436:1621)(1326:1499:1675))
          (PORT IN4 (742:852:965)(762:859:960))
          (PORT IN5 (2330:2570:2813)(2426:2647:2870))
          (PORT IN7 (2348:2615:2885)(2447:2684:2926))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x145y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2399:2602:2808)(2528:2711:2897))
          (PORT IN3 (2429:2631:2840)(2535:2715:2897))
          (PORT IN5 (374:429:486)(353:398:444))
          (PORT IN6 (1091:1251:1414)(1124:1273:1424))
          (PORT IN7 (551:635:721)(539:609:682))
          (PORT IN8 (599:676:753)(576:639:704))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2457:2649:2842)(2596:2776:2957))
          (PORT IN3 (2279:2467:2656)(2397:2570:2744))
          (PORT IN5 (2388:2660:2940)(2530:2786:3051))
          (PORT IN6 (556:629:704)(554:615:678))
          (PORT IN7 (993:1113:1237)(1035:1153:1274))
          (PORT IN8 (743:845:949)(761:853:946))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x142y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2638:2854:3071)(2798:3005:3213))
          (PORT IN3 (2459:2671:2884)(2596:2795:2996))
          (PORT IN5 (1131:1259:1390)(1119:1229:1343))
          (PORT IN6 (757:860:966)(774:877:982))
          (PORT IN7 (1460:1645:1833)(1521:1705:1891))
          (PORT IN8 (1218:1368:1521)(1225:1366:1511))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x142y81
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (742:837:934)(748:831:917))
          (PORT IN2 (927:1058:1192)(937:1061:1188))
          (PORT IN3 (609:702:796)(613:698:784))
          (PORT IN4 (726:828:933)(733:828:926))
          (PORT IN5 (2588:2787:2991)(2710:2885:3065))
          (PORT IN7 (2461:2660:2863)(2583:2759:2937))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x144y76
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (411:466:522)(391:438:487))
          (PORT IN2 (549:636:724)(539:615:693))
          (PORT IN3 (1136:1280:1428)(1190:1324:1460))
          (PORT IN4 (549:635:722)(544:620:698))
          (PORT IN5 (2431:2659:2890)(2532:2744:2958))
          (PORT IN7 (2438:2678:2922)(2549:2769:2993))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x112y33
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2759:3023:3291)(2848:3084:3327))
          (PORT IN3 (2409:2635:2863)(2541:2767:2999))
          (PORT IN5 (1263:1411:1560)(1327:1469:1614))
          (PORT IN6 (760:872:988)(765:859:957))
          (PORT IN7 (961:1063:1168)(962:1056:1151))
          (PORT IN8 (1278:1453:1631)(1340:1508:1681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x116y34
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2625:2857:3096)(2724:2938:3158))
          (PORT IN3 (2455:2666:2883)(2547:2744:2946))
          (PORT IN5 (1649:1838:2033)(1740:1929:2123))
          (PORT IN6 (1062:1217:1375)(1082:1230:1382))
          (PORT IN7 (1050:1177:1307)(1053:1165:1279))
          (PORT IN8 (1109:1247:1390)(1132:1270:1411))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x115y33
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2432:2639:2853)(2513:2699:2891))
          (PORT IN3 (2261:2447:2638)(2335:2503:2676))
          (PORT IN5 (1343:1489:1639)(1366:1497:1631))
          (PORT IN6 (969:1100:1234)(1005:1127:1252))
          (PORT IN7 (1985:2229:2479)(2046:2284:2529))
          (PORT IN8 (1066:1215:1367)(1090:1236:1385))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x117y36
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1025:1147:1273)(1027:1127:1231))
          (PORT IN2 (542:626:713)(527:594:663))
          (PORT IN3 (593:666:740)(602:665:731))
          (PORT IN4 (860:985:1113)(862:977:1095))
          (PORT IN5 (2496:2722:2953)(2625:2832:3043))
          (PORT IN7 (2597:2853:3112)(2706:2947:3191))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x115y34
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1869:2035:2203)(1928:2070:2216))
          (PORT IN3 (2530:2763:3001)(2609:2822:3041))
          (PORT IN5 (362:420:478)(339:384:430))
          (PORT IN6 (729:833:939)(738:836:934))
          (PORT IN7 (741:837:936)(749:836:924))
          (PORT IN8 (410:466:523)(396:443:492))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x111y33
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2187_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (946:1073:1202)(960:1080:1204))
          (PORT IN2 (588:663:738)(561:623:686))
          (PORT IN3 (609:694:781)(608:682:759))
          (PORT IN4 (592:667:744)(572:633:696))
          (PORT IN5 (2627:2870:3117)(2790:3025:3266))
          (PORT IN7 (2525:2770:3018)(2685:2923:3166))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x115y38
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2707:2962:3221)(2849:3084:3325))
          (PORT IN3 (2597:2834:3077)(2706:2930:3159))
          (PORT IN5 (726:818:913)(734:819:905))
          (PORT IN6 (713:811:911)(726:820:916))
          (PORT IN7 (374:430:487)(352:396:440))
          (PORT IN8 (558:647:736)(542:613:687))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x116y35
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2706:2943:3183)(2824:3037:3254))
          (PORT IN3 (2319:2533:2752)(2409:2609:2812))
          (PORT IN5 (395:449:504)(384:432:480))
          (PORT IN6 (687:793:902)(686:784:885))
          (PORT IN7 (1461:1650:1841)(1491:1667:1845))
          (PORT IN8 (734:837:943)(740:834:930))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x114y36
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2416:2629:2847)(2476:2657:2845))
          (PORT IN3 (2238:2428:2623)(2293:2456:2624))
          (PORT IN5 (956:1070:1187)(956:1059:1163))
          (PORT IN6 (839:948:1059)(812:903:997))
          (PORT IN7 (952:1069:1187)(949:1052:1156))
          (PORT IN8 (380:440:502)(358:404:451))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x112y39
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1267:1423:1582)(1291:1438:1587))
          (PORT IN2 (870:1001:1135)(884:1006:1131))
          (PORT IN3 (1455:1641:1830)(1503:1679:1859))
          (PORT IN4 (1304:1462:1623)(1351:1509:1670))
          (PORT IN5 (2616:2823:3034)(2705:2894:3085))
          (PORT IN7 (2082:2269:2460)(2166:2332:2502))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x110y39
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1062:1189:1317)(1063:1175:1287))
          (PORT IN2 (946:1062:1180)(979:1092:1206))
          (PORT IN3 (530:610:691)(505:571:639))
          (PORT IN4 (736:831:929)(748:834:921))
          (PORT IN5 (2932:3169:3411)(3037:3245:3459))
          (PORT IN7 (2612:2844:3081)(2763:2987:3216))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x110y40
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2462:2674:2889)(2613:2814:3017))
          (PORT IN3 (2730:2960:3194)(2815:3022:3233))
          (PORT IN5 (377:434:492)(344:387:432))
          (PORT IN6 (1018:1155:1293)(1017:1136:1258))
          (PORT IN7 (409:466:525)(380:424:469))
          (PORT IN8 (790:901:1015)(784:885:988))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x113y43
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2251:2439:2629)(2371:2543:2719))
          (PORT IN3 (2233:2408:2588)(2338:2498:2661))
          (PORT IN5 (1399:1593:1793)(1465:1652:1843))
          (PORT IN6 (1394:1576:1762)(1427:1598:1772))
          (PORT IN7 (954:1071:1191)(980:1094:1210))
          (PORT IN8 (575:651:727)(556:618:681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x107y42
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2195_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2867:3135:3406)(3030:3280:3534))
          (PORT IN3 (2854:3126:3401)(3015:3275:3539))
          (PORT IN5 (552:633:714)(546:618:692))
          (PORT IN6 (576:657:741)(583:659:737))
          (PORT IN7 (537:620:703)(528:602:679))
          (PORT IN8 (719:813:910)(721:805:892))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x111y42
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1045:1181:1320)(1045:1167:1292))
          (PORT IN2 (745:843:943)(746:835:927))
          (PORT IN3 (911:1027:1146)(915:1017:1123))
          (PORT IN4 (738:836:936)(761:856:953))
          (PORT IN5 (2893:3126:3363)(2998:3215:3435))
          (PORT IN7 (3060:3362:3668)(3236:3532:3831))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x110y46
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2710:2956:3205)(2860:3085:3313))
          (PORT IN3 (2698:2945:3194)(2841:3072:3307))
          (PORT IN5 (713:826:940)(715:816:920))
          (PORT IN6 (398:454:511)(395:445:496))
          (PORT IN7 (572:656:741)(567:642:719))
          (PORT IN8 (547:623:700)(542:609:677))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x112y47
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (380:439:500)(362:406:450))
          (PORT IN2 (416:472:528)(399:447:495))
          (PORT IN3 (587:674:762)(592:674:757))
          (PORT IN4 (598:670:745)(582:643:706))
          (PORT IN5 (3218:3479:3746)(3368:3613:3865))
          (PORT IN7 (2756:3009:3268)(2889:3123:3359))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x113y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2404:2620:2839)(2525:2716:2913))
          (PORT IN3 (2380:2583:2791)(2487:2666:2847))
          (PORT IN5 (1057:1215:1378)(1094:1234:1377))
          (PORT IN6 (891:1009:1127)(921:1035:1150))
          (PORT IN7 (1068:1214:1362)(1111:1248:1388))
          (PORT IN8 (366:420:475)(338:383:429))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x109y47
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2337:2525:2715)(2467:2640:2816))
          (PORT IN3 (2327:2523:2720)(2451:2638:2827))
          (PORT IN5 (575:661:749)(564:641:720))
          (PORT IN6 (540:619:700)(559:634:711))
          (PORT IN7 (401:456:512)(387:436:485))
          (PORT IN8 (1055:1203:1356)(1108:1249:1394))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x113y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2201_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2769:2988:3213)(2891:3096:3307))
          (PORT IN3 (2737:2967:3200)(2847:3062:3283))
          (PORT IN5 (885:1001:1119)(863:954:1048))
          (PORT IN6 (575:658:743)(577:654:734))
          (PORT IN7 (1309:1479:1653)(1332:1499:1670))
          (PORT IN8 (1097:1233:1372)(1113:1245:1380))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x106y58
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1038:1180:1325)(1046:1172:1302))
          (PORT IN2 (728:839:951)(756:867:979))
          (PORT IN3 (782:899:1020)(781:885:990))
          (PORT IN4 (591:676:762)(571:638:707))
          (PORT IN5 (3082:3329:3582)(3218:3442:3672))
          (PORT IN7 (3563:3875:4193)(3722:4002:4290))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x110y59
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2203_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1078:1226:1376)(1121:1252:1387))
          (PORT IN2 (535:615:697)(506:570:634))
          (PORT IN3 (525:603:683)(498:560:624))
          (PORT IN4 (733:841:950)(766:877:990))
          (PORT IN5 (3067:3297:3531)(3247:3465:3689))
          (PORT IN7 (3004:3267:3538)(3155:3396:3642))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x107y58
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2204_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3295:3584:3876)(3490:3759:4032))
          (PORT IN3 (3208:3497:3794)(3385:3659:3938))
          (PORT IN5 (2284:2551:2824)(2370:2627:2889))
          (PORT IN6 (707:810:914)(696:786:877))
          (PORT IN7 (537:620:703)(528:602:679))
          (PORT IN8 (1091:1225:1363)(1104:1226:1351))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x111y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2205_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3444:3757:4073)(3647:3937:4232))
          (PORT IN3 (3068:3313:3560)(3172:3383:3599))
          (PORT IN5 (560:643:728)(536:601:668))
          (PORT IN6 (953:1068:1187)(952:1057:1164))
          (PORT IN7 (591:675:761)(599:680:761))
          (PORT IN8 (1480:1664:1849)(1563:1741:1923))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x108y58
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2812:3040:3273)(2919:3125:3334))
          (PORT IN3 (2900:3142:3386)(3011:3238:3467))
          (PORT IN5 (574:659:744)(576:656:738))
          (PORT IN6 (1188:1341:1498)(1214:1361:1513))
          (PORT IN7 (1478:1665:1854)(1531:1712:1899))
          (PORT IN8 (377:436:496)(350:396:442))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x115y61
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1017:1151:1289)(1025:1148:1274))
          (PORT IN2 (690:795:900)(680:772:865))
          (PORT IN3 (551:633:716)(539:612:687))
          (PORT IN4 (1083:1235:1390)(1136:1284:1435))
          (PORT IN5 (3055:3281:3512)(3189:3399:3612))
          (PORT IN7 (3358:3630:3910)(3509:3757:4009))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x119y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2854:3107:3363)(3009:3248:3490))
          (PORT IN3 (2899:3155:3420)(3041:3283:3528))
          (PORT IN5 (363:422:482)(340:388:437))
          (PORT IN6 (734:844:954)(752:848:948))
          (PORT IN7 (388:454:521)(384:442:502))
          (PORT IN8 (568:648:730)(591:668:746))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x120y61
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (370:427:484)(348:391:435))
          (PORT IN2 (917:1043:1173)(941:1062:1184))
          (PORT IN3 (776:873:972)(786:878:971))
          (PORT IN4 (1466:1637:1813)(1523:1687:1853))
          (PORT IN5 (2655:2856:3062)(2792:2979:3170))
          (PORT IN7 (2320:2511:2709)(2424:2595:2769))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x118y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2210_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3040:3301:3566)(3213:3449:3688))
          (PORT IN3 (2926:3177:3431)(3080:3308:3539))
          (PORT IN5 (1106:1247:1389)(1110:1232:1357))
          (PORT IN6 (566:637:709)(564:624:686))
          (PORT IN7 (572:656:741)(567:642:719))
          (PORT IN8 (915:1045:1176)(953:1078:1205))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y60
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2211_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2653:2871:3091)(2763:2962:3165))
          (PORT IN3 (2386:2585:2788)(2465:2648:2838))
          (PORT IN5 (736:842:952)(720:813:909))
          (PORT IN6 (389:450:513)(386:440:495))
          (PORT IN7 (584:663:744)(566:639:713))
          (PORT IN8 (947:1080:1216)(964:1091:1219))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x105y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2853:3096:3343)(3005:3228:3453))
          (PORT IN3 (2891:3128:3373)(3023:3238:3457))
          (PORT IN5 (1372:1567:1768)(1418:1611:1810))
          (PORT IN6 (574:661:748)(553:625:699))
          (PORT IN7 (1318:1472:1629)(1358:1510:1665))
          (PORT IN8 (714:815:919)(738:840:943))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x107y65
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (576:653:730)(568:631:696))
          (PORT IN2 (744:854:968)(745:844:945))
          (PORT IN3 (557:637:719)(548:618:689))
          (PORT IN4 (745:858:974)(750:848:948))
          (PORT IN5 (3267:3526:3789)(3451:3700:3955))
          (PORT IN7 (2808:3016:3229)(2948:3137:3331))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x110y66
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1049:1185:1323)(1058:1180:1307))
          (PORT IN2 (1018:1148:1280)(1023:1144:1267))
          (PORT IN3 (741:853:967)(756:861:966))
          (PORT IN4 (1118:1251:1388)(1151:1277:1408))
          (PORT IN5 (3232:3464:3699)(3357:3566:3780))
          (PORT IN7 (3060:3313:3573)(3213:3446:3685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x106y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2215_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2918:3167:3421)(3091:3329:3569))
          (PORT IN3 (2952:3192:3437)(3112:3335:3565))
          (PORT IN5 (2095:2326:2564)(2184:2409:2640))
          (PORT IN6 (1386:1572:1762)(1437:1626:1819))
          (PORT IN7 (1287:1441:1599)(1320:1473:1628))
          (PORT IN8 (1234:1374:1517)(1308:1450:1594))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x112y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2216_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3042:3257:3477)(3158:3350:3549))
          (PORT IN3 (3122:3347:3577)(3232:3436:3644))
          (PORT IN5 (1355:1526:1698)(1403:1577:1753))
          (PORT IN6 (614:684:756)(609:670:733))
          (PORT IN7 (2008:2236:2465)(2071:2296:2526))
          (PORT IN8 (955:1087:1223)(977:1103:1232))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x111y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3159:3417:3676)(3350:3598:3851))
          (PORT IN3 (3437:3714:3996)(3588:3840:4099))
          (PORT IN5 (921:1048:1178)(969:1086:1207))
          (PORT IN6 (759:868:978)(757:855:956))
          (PORT IN7 (412:470:530)(393:444:496))
          (PORT IN8 (1337:1506:1677)(1393:1553:1717))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x111y74
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (908:1039:1173)(933:1058:1184))
          (PORT IN2 (747:849:954)(767:866:968))
          (PORT IN3 (610:693:779)(623:692:764))
          (PORT IN4 (911:1037:1166)(944:1070:1198))
          (PORT IN5 (3808:4086:4368)(3988:4240:4501))
          (PORT IN7 (3709:4023:4341)(3940:4234:4531))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x112y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2219_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3187:3445:3706)(3387:3626:3870))
          (PORT IN3 (4023:4391:4769)(4253:4612:4979))
          (PORT IN5 (968:1083:1201)(972:1080:1191))
          (PORT IN6 (953:1085:1218)(994:1113:1235))
          (PORT IN7 (568:650:732)(553:623:695))
          (PORT IN8 (1158:1291:1426)(1190:1322:1454))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x110y76
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2220_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (560:646:732)(549:619:691))
          (PORT IN2 (554:640:727)(551:623:696))
          (PORT IN3 (1451:1634:1821)(1509:1691:1875))
          (PORT IN4 (918:1047:1178)(954:1085:1217))
          (PORT IN5 (3516:3769:4024)(3719:3958:4204))
          (PORT IN7 (3204:3446:3692)(3376:3597:3820))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x115y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2221_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2959:3219:3484)(3131:3378:3630))
          (PORT IN3 (3025:3287:3554)(3190:3440:3693))
          (PORT IN5 (560:632:705)(547:606:666))
          (PORT IN6 (1219:1374:1532)(1244:1383:1524))
          (PORT IN7 (1413:1577:1745)(1423:1574:1729))
          (PORT IN8 (1346:1519:1697)(1404:1569:1737))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x109y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2222_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3195:3422:3650)(3381:3591:3804))
          (PORT IN3 (3188:3413:3640)(3381:3592:3806))
          (PORT IN5 (383:442:501)(351:396:443))
          (PORT IN6 (550:629:709)(555:630:705))
          (PORT IN7 (1128:1255:1384)(1154:1272:1393))
          (PORT IN8 (553:641:732)(544:622:702))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x111y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3552:3829:4107)(3754:4012:4274))
          (PORT IN3 (3539:3815:4095)(3747:4008:4274))
          (PORT IN5 (572:658:745)(555:629:706))
          (PORT IN6 (1238:1399:1562)(1266:1414:1567))
          (PORT IN7 (763:877:992)(760:863:968))
          (PORT IN8 (1225:1382:1543)(1262:1412:1566))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x116y84
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1026:1161:1298)(1015:1131:1250))
          (PORT IN2 (578:657:737)(565:629:694))
          (PORT IN3 (1391:1555:1723)(1417:1577:1742))
          (PORT IN4 (1051:1200:1349)(1107:1248:1391))
          (PORT IN5 (3254:3507:3763)(3403:3624:3852))
          (PORT IN7 (3142:3397:3659)(3283:3510:3743))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x112y81
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (624:697:772)(622:687:752))
          (PORT IN2 (730:843:959)(716:810:907))
          (PORT IN3 (1115:1261:1410)(1139:1276:1414))
          (PORT IN4 (734:841:950)(730:829:930))
          (PORT IN5 (3225:3430:3640)(3390:3572:3758))
          (PORT IN7 (3053:3262:3473)(3212:3396:3583))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x115y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2226_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3352:3634:3921)(3573:3845:4120))
          (PORT IN3 (3119:3380:3645)(3297:3549:3807))
          (PORT IN5 (574:650:729)(559:624:690))
          (PORT IN6 (732:838:946)(726:820:915))
          (PORT IN7 (585:658:733)(571:632:695))
          (PORT IN8 (558:648:738)(559:633:709))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2990:3224:3460)(3165:3389:3615))
          (PORT IN3 (2958:3189:3422)(3140:3363:3589))
          (PORT IN5 (1471:1658:1849)(1512:1693:1878))
          (PORT IN6 (710:815:922)(704:797:892))
          (PORT IN7 (1442:1637:1835)(1473:1660:1851))
          (PORT IN8 (779:876:973)(792:883:975))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2228_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3182:3454:3729)(3365:3616:3869))
          (PORT IN3 (3025:3294:3566)(3183:3435:3690))
          (PORT IN5 (762:861:963)(770:867:968))
          (PORT IN6 (868:987:1109)(905:1016:1130))
          (PORT IN7 (1043:1183:1325)(1047:1172:1302))
          (PORT IN8 (399:459:520)(390:441:493))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x123y75
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (790:891:992)(823:918:1014))
          (PORT IN2 (736:839:944)(751:846:942))
          (PORT IN3 (1267:1438:1615)(1291:1463:1637))
          (PORT IN4 (922:1070:1219)(940:1071:1205))
          (PORT IN5 (3331:3576:3824)(3468:3690:3917))
          (PORT IN7 (3199:3470:3747)(3343:3588:3837))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x123y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2230_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3248:3530:3815)(3423:3685:3953))
          (PORT IN3 (3274:3527:3785)(3411:3641:3879))
          (PORT IN5 (381:439:498)(379:429:481))
          (PORT IN6 (733:838:946)(744:840:939))
          (PORT IN7 (389:447:507)(384:436:489))
          (PORT IN8 (745:851:958)(761:865:969))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x123y72
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2231_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (760:863:968)(765:857:950))
          (PORT IN2 (579:668:759)(557:625:693))
          (PORT IN3 (1178:1310:1445)(1174:1288:1406))
          (PORT IN4 (552:638:724)(541:614:687))
          (PORT IN5 (2832:3072:3317)(2991:3225:3465))
          (PORT IN7 (2563:2777:2995)(2693:2894:3099))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x132y31
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2232_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2245:2450:2660)(2340:2533:2730))
          (PORT IN3 (1659:1830:2003)(1723:1878:2036))
          (PORT IN5 (1641:1837:2040)(1738:1927:2119))
          (PORT IN6 (1320:1474:1632)(1385:1533:1684))
          (PORT IN7 (1635:1841:2048)(1735:1924:2120))
          (PORT IN8 (1451:1609:1770)(1492:1640:1792))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x134y32
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2233_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1831:2014:2202)(1949:2122:2298))
          (PORT IN3 (1638:1781:1927)(1679:1807:1937))
          (PORT IN5 (1060:1182:1306)(1062:1159:1258))
          (PORT IN6 (579:660:743)(578:658:738))
          (PORT IN7 (752:845:940)(763:849:935))
          (PORT IN8 (891:992:1094)(926:1021:1117))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x131y31
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2074:2255:2439)(2148:2315:2488))
          (PORT IN3 (1668:1839:2013)(1733:1893:2055))
          (PORT IN5 (1070:1190:1312)(1091:1205:1321))
          (PORT IN6 (988:1112:1239)(990:1096:1204))
          (PORT IN7 (1213:1351:1493)(1226:1356:1490))
          (PORT IN8 (808:911:1017)(819:916:1016))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x135y32
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (908:1008:1112)(949:1044:1140))
          (PORT IN2 (568:649:731)(573:649:727))
          (PORT IN3 (392:451:511)(372:417:463))
          (PORT IN4 (1340:1513:1689)(1364:1523:1687))
          (PORT IN5 (2093:2306:2523)(2232:2436:2645))
          (PORT IN7 (2028:2216:2408)(2096:2276:2460))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x131y34
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2236_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1582:1788:2000)(1615:1802:1995))
          (PORT IN2 (1074:1228:1385)(1120:1257:1396))
          (PORT IN3 (909:1025:1145)(915:1025:1139))
          (PORT IN4 (885:1012:1141)(901:1019:1138))
          (PORT IN5 (2105:2294:2488)(2171:2346:2527))
          (PORT IN7 (1837:2027:2221)(1943:2126:2313))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x133y35
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2510:2775:3043)(2662:2917:3179))
          (PORT IN3 (1974:2166:2361)(2034:2207:2383))
          (PORT IN5 (399:459:519)(386:439:493))
          (PORT IN6 (1025:1161:1301)(1041:1165:1294))
          (PORT IN7 (385:442:500)(383:433:485))
          (PORT IN8 (1017:1159:1303)(1032:1159:1291))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x135y36
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2238_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2034:2212:2395)(2096:2251:2410))
          (PORT IN3 (1989:2179:2374)(2052:2225:2400))
          (PORT IN5 (562:648:734)(559:629:700))
          (PORT IN6 (743:845:948)(749:839:932))
          (PORT IN7 (1234:1378:1526)(1256:1393:1534))
          (PORT IN8 (1306:1466:1628)(1333:1484:1638))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x136y35
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2061:2260:2463)(2139:2322:2511))
          (PORT IN3 (1946:2171:2401)(2025:2231:2440))
          (PORT IN5 (561:649:739)(546:620:695))
          (PORT IN6 (608:691:777)(605:683:763))
          (PORT IN7 (555:636:718)(536:604:673))
          (PORT IN8 (917:1055:1195)(956:1087:1222))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x136y34
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2240_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1251:1409:1570)(1266:1415:1568))
          (PORT IN2 (1155:1327:1501)(1199:1351:1505))
          (PORT IN3 (386:443:502)(354:402:450))
          (PORT IN4 (777:875:976)(779:867:956))
          (PORT IN5 (2021:2215:2412)(2127:2311:2499))
          (PORT IN7 (2283:2504:2727)(2364:2575:2790))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x137y37
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1593:1768:1946)(1657:1816:1978))
          (PORT IN3 (1012:1117:1224)(1004:1094:1184))
          (PORT IN5 (1295:1439:1586)(1303:1440:1582))
          (PORT IN6 (1080:1218:1360)(1093:1221:1354))
          (PORT IN7 (1234:1385:1541)(1241:1380:1523))
          (PORT IN8 (603:685:770)(622:703:785))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x127y44
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2242_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (388:453:520)(358:405:453))
          (PORT IN2 (725:822:920)(739:827:917))
          (PORT IN3 (757:867:978)(754:851:949))
          (PORT IN4 (546:628:710)(558:634:710))
          (PORT IN5 (2332:2541:2756)(2460:2660:2865))
          (PORT IN7 (2391:2619:2851)(2518:2745:2973))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x127y47
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2417:2661:2910)(2545:2774:3008))
          (PORT IN3 (2432:2669:2914)(2542:2766:2992))
          (PORT IN5 (1201:1335:1476)(1205:1330:1459))
          (PORT IN6 (1229:1383:1539)(1268:1404:1543))
          (PORT IN7 (1442:1632:1825)(1501:1688:1878))
          (PORT IN8 (521:604:690)(501:570:640))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x128y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2244_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2230:2451:2677)(2344:2549:2757))
          (PORT IN3 (2202:2415:2634)(2304:2500:2698))
          (PORT IN5 (573:649:726)(549:613:677))
          (PORT IN6 (1533:1719:1908)(1543:1713:1884))
          (PORT IN7 (591:676:761)(581:654:728))
          (PORT IN8 (1123:1268:1417)(1177:1329:1485))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x128y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2046:2242:2441)(2167:2351:2539))
          (PORT IN3 (2030:2216:2407)(2135:2307:2483))
          (PORT IN5 (1269:1412:1560)(1290:1431:1577))
          (PORT IN6 (770:875:982)(784:886:991))
          (PORT IN7 (1768:1994:2225)(1814:2033:2257))
          (PORT IN8 (412:476:541)(395:450:507))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x126y44
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2246_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (743:850:958)(747:846:947))
          (PORT IN2 (577:658:740)(590:667:745))
          (PORT IN3 (937:1074:1215)(954:1080:1210))
          (PORT IN4 (564:650:739)(576:663:750))
          (PORT IN5 (2195:2394:2595)(2318:2510:2707))
          (PORT IN7 (2153:2361:2572)(2265:2467:2670))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x140y46
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (812:912:1015)(827:921:1017))
          (PORT IN2 (1028:1163:1302)(1015:1136:1260))
          (PORT IN3 (845:954:1064)(818:909:1003))
          (PORT IN4 (739:844:952)(756:854:955))
          (PORT IN5 (1823:1999:2178)(1907:2074:2245))
          (PORT IN7 (1917:2110:2305)(2016:2206:2398))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x140y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1744:1911:2081)(1836:1996:2159))
          (PORT IN3 (1702:1873:2045)(1780:1945:2111))
          (PORT IN5 (745:852:960)(761:857:957))
          (PORT IN6 (368:429:490)(349:397:446))
          (PORT IN7 (929:1065:1204)(953:1083:1214))
          (PORT IN8 (738:831:928)(736:823:910))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x139y46
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2101:2321:2544)(2201:2407:2618))
          (PORT IN3 (1995:2198:2404)(2066:2260:2459))
          (PORT IN5 (552:629:709)(560:634:709))
          (PORT IN6 (876:989:1102)(900:1005:1112))
          (PORT IN7 (1095:1232:1374)(1112:1241:1375))
          (PORT IN8 (546:635:726)(540:617:694))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2250_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1763:1944:2128)(1840:2001:2163))
          (PORT IN3 (1710:1884:2060)(1776:1932:2090))
          (PORT IN5 (914:1047:1182)(912:1029:1150))
          (PORT IN6 (1068:1219:1373)(1096:1242:1389))
          (PORT IN7 (946:1085:1226)(969:1092:1218))
          (PORT IN8 (781:883:986)(807:903:1000))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x141y43
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (567:653:740)(559:634:712))
          (PORT IN2 (904:1024:1148)(913:1028:1145))
          (PORT IN3 (729:838:949)(743:843:947))
          (PORT IN4 (898:1019:1143)(904:1022:1142))
          (PORT IN5 (1923:2134:2347)(1956:2143:2335))
          (PORT IN7 (1977:2192:2410)(2078:2292:2508))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x131y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2778:3049:3323)(2956:3210:3469))
          (PORT IN3 (2715:2974:3236)(2859:3101:3347))
          (PORT IN5 (356:409:464)(328:370:413))
          (PORT IN6 (384:439:495)(383:432:481))
          (PORT IN7 (1415:1593:1776)(1441:1612:1788))
          (PORT IN8 (557:634:713)(554:626:698))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x129y63
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2253_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (546:622:700)(529:598:668))
          (PORT IN2 (1262:1432:1606)(1286:1451:1619))
          (PORT IN3 (965:1091:1220)(976:1092:1211))
          (PORT IN4 (1246:1414:1586)(1269:1433:1600))
          (PORT IN5 (2444:2646:2851)(2571:2759:2952))
          (PORT IN7 (2416:2612:2811)(2535:2722:2911))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x134y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2431:2639:2851)(2585:2780:2978))
          (PORT IN3 (2368:2577:2787)(2516:2715:2915))
          (PORT IN5 (1488:1661:1837)(1493:1647:1804))
          (PORT IN6 (1376:1520:1668)(1383:1501:1624))
          (PORT IN7 (1281:1421:1564)(1270:1396:1525))
          (PORT IN8 (1289:1463:1641)(1352:1518:1687))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x132y63
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2960:3255:3554)(3156:3437:3723))
          (PORT IN3 (2540:2775:3012)(2669:2884:3102))
          (PORT IN5 (1499:1685:1876)(1519:1692:1870))
          (PORT IN6 (1260:1425:1594)(1264:1407:1557))
          (PORT IN7 (1688:1881:2079)(1763:1951:2143))
          (PORT IN8 (372:437:504)(350:400:450))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x131y61
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2256_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2154:2352:2551)(2276:2455:2637))
          (PORT IN3 (2223:2404:2588)(2297:2458:2620))
          (PORT IN5 (936:1059:1185)(953:1068:1183))
          (PORT IN6 (1367:1559:1754)(1454:1648:1843))
          (PORT IN7 (398:458:518)(393:446:500))
          (PORT IN8 (1096:1253:1412)(1146:1295:1447))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x138y59
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (728:837:946)(728:823:919))
          (PORT IN2 (567:653:740)(549:619:691))
          (PORT IN3 (928:1050:1175)(928:1040:1155))
          (PORT IN4 (747:845:944)(767:860:956))
          (PORT IN5 (2476:2681:2889)(2620:2812:3009))
          (PORT IN7 (2551:2794:3044)(2643:2866:3091))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x138y62
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (949:1072:1197)(961:1078:1196))
          (PORT IN2 (1113:1266:1424)(1156:1306:1461))
          (PORT IN3 (1411:1579:1754)(1420:1585:1754))
          (PORT IN4 (629:705:783)(629:695:764))
          (PORT IN5 (2662:2897:3136)(2806:3018:3237))
          (PORT IN7 (2274:2487:2708)(2367:2564:2765))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x137y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2347:2558:2772)(2467:2659:2854))
          (PORT IN3 (2159:2355:2556)(2231:2403:2579))
          (PORT IN5 (394:452:511)(370:417:464))
          (PORT IN6 (1091:1251:1412)(1121:1269:1419))
          (PORT IN7 (385:446:509)(359:410:462))
          (PORT IN8 (577:657:738)(589:666:745))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x139y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2354:2568:2784)(2484:2692:2901))
          (PORT IN3 (2180:2369:2562)(2277:2451:2629))
          (PORT IN5 (610:684:758)(605:667:731))
          (PORT IN6 (774:865:958)(788:875:963))
          (PORT IN7 (394:449:505)(384:433:482))
          (PORT IN8 (383:438:494)(354:396:440))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x140y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2261_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2155:2351:2552)(2234:2412:2594))
          (PORT IN3 (1876:2057:2241)(1931:2102:2275))
          (PORT IN5 (1457:1659:1862)(1487:1669:1854))
          (PORT IN6 (513:595:678)(498:563:629))
          (PORT IN7 (1540:1758:1980)(1568:1779:1997))
          (PORT IN8 (889:1023:1157)(907:1025:1143))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x126y70
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2262_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (394:457:520)(383:439:497))
          (PORT IN2 (914:1037:1161)(927:1041:1159))
          (PORT IN3 (1434:1627:1826)(1469:1653:1841))
          (PORT IN4 (957:1080:1206)(984:1104:1225))
          (PORT IN5 (2918:3133:3351)(3015:3208:3407))
          (PORT IN7 (2923:3174:3431)(3026:3253:3485))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x130y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2626:2866:3111)(2777:2997:3222))
          (PORT IN3 (2621:2852:3088)(2761:2972:3187))
          (PORT IN5 (1318:1503:1692)(1345:1508:1674))
          (PORT IN6 (616:692:770)(612:675:741))
          (PORT IN7 (736:844:955)(740:838:937))
          (PORT IN8 (1269:1439:1613)(1271:1418:1567))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x129y72
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1452:1629:1808)(1470:1640:1814))
          (PORT IN2 (563:646:731)(552:624:698))
          (PORT IN3 (1244:1391:1541)(1314:1452:1594))
          (PORT IN4 (1335:1503:1674)(1357:1505:1655))
          (PORT IN5 (2894:3108:3329)(3046:3236:3432))
          (PORT IN7 (3024:3277:3537)(3118:3342:3572))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x131y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2671:2908:3150)(2844:3073:3305))
          (PORT IN3 (2664:2891:3124)(2822:3039:3262))
          (PORT IN5 (554:639:725)(550:626:704))
          (PORT IN6 (758:867:978)(784:892:1002))
          (PORT IN7 (545:623:703)(545:617:689))
          (PORT IN8 (1220:1379:1541)(1247:1396:1548))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2627:2850:3079)(2742:2944:3153))
          (PORT IN3 (2603:2832:3064)(2718:2934:3156))
          (PORT IN5 (838:965:1093)(824:932:1042))
          (PORT IN6 (1355:1526:1701)(1442:1612:1784))
          (PORT IN7 (834:957:1081)(830:938:1049))
          (PORT IN8 (1258:1414:1575)(1293:1445:1598))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x133y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2326:2513:2702)(2453:2626:2803))
          (PORT IN3 (2287:2468:2651)(2416:2583:2750))
          (PORT IN5 (595:666:739)(585:642:701))
          (PORT IN6 (744:840:938)(754:841:928))
          (PORT IN7 (683:757:833)(683:748:814))
          (PORT IN8 (1106:1246:1388)(1148:1292:1439))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x133y68
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2268_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (889:1021:1155)(889:1008:1131))
          (PORT IN2 (723:821:919)(716:805:895))
          (PORT IN3 (1275:1428:1584)(1302:1451:1603))
          (PORT IN4 (564:649:736)(570:652:736))
          (PORT IN5 (2550:2757:2968)(2682:2864:3051))
          (PORT IN7 (2700:2896:3097)(2814:2980:3151))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x130y71
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1075:1212:1353)(1123:1250:1379))
          (PORT IN2 (1209:1359:1511)(1277:1415:1556))
          (PORT IN3 (1167:1312:1461)(1194:1340:1490))
          (PORT IN4 (602:679:758)(587:650:715))
          (PORT IN5 (2926:3169:3415)(3096:3329:3566))
          (PORT IN7 (2591:2795:3006)(2679:2858:3043))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x132y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2270_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3091:3332:3578)(3233:3457:3689))
          (PORT IN3 (2649:2881:3118)(2788:3004:3222))
          (PORT IN5 (737:851:967)(747:850:957))
          (PORT IN6 (970:1094:1219)(1012:1133:1256))
          (PORT IN7 (745:851:961)(748:845:944))
          (PORT IN8 (1138:1279:1422)(1184:1316:1452))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x135y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2761:2982:3208)(2885:3087:3294))
          (PORT IN3 (2647:2881:3117)(2732:2934:3143))
          (PORT IN5 (390:444:500)(365:408:453))
          (PORT IN6 (570:649:729)(564:635:707))
          (PORT IN7 (1725:1949:2177)(1750:1952:2161))
          (PORT IN8 (1300:1479:1660)(1373:1536:1704))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x131y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2272_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2957:3216:3480)(3163:3412:3663))
          (PORT IN3 (2676:2905:3139)(2834:3051:3273))
          (PORT IN5 (1515:1682:1851)(1569:1724:1883))
          (PORT IN6 (1287:1436:1588)(1339:1475:1613))
          (PORT IN7 (1270:1453:1639)(1293:1459:1631))
          (PORT IN8 (1121:1269:1419)(1173:1310:1451))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x133y74
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2273_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1290:1437:1589)(1305:1431:1562))
          (PORT IN2 (1527:1716:1909)(1562:1735:1913))
          (PORT IN3 (527:608:690)(502:566:631))
          (PORT IN4 (1634:1822:2010)(1672:1856:2044))
          (PORT IN5 (2791:2988:3189)(2953:3132:3318))
          (PORT IN7 (2753:3035:3324)(2837:3076:3324))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x138y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2274_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2736:2977:3220)(2919:3146:3376))
          (PORT IN3 (3186:3464:3745)(3327:3578:3832))
          (PORT IN5 (1320:1485:1654)(1344:1492:1642))
          (PORT IN6 (761:859:960)(780:870:961))
          (PORT IN7 (1021:1148:1276)(1015:1120:1229))
          (PORT IN8 (372:430:489)(346:392:440))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x134y76
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2275_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (387:451:515)(358:405:453))
          (PORT IN2 (748:865:983)(740:835:931))
          (PORT IN3 (770:875:982)(781:877:974))
          (PORT IN4 (1230:1396:1563)(1225:1374:1527))
          (PORT IN5 (3000:3225:3452)(3182:3392:3610))
          (PORT IN7 (2741:2970:3203)(2886:3098:3312))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x133y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2423:2631:2842)(2549:2733:2922))
          (PORT IN3 (2704:2951:3202)(2817:3043:3277))
          (PORT IN5 (1106:1236:1369)(1093:1206:1321))
          (PORT IN6 (553:641:730)(550:624:700))
          (PORT IN7 (1227:1394:1565)(1266:1429:1596))
          (PORT IN8 (782:883:985)(794:883:976))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2427:2636:2848)(2553:2743:2936))
          (PORT IN3 (2462:2665:2876)(2563:2745:2929))
          (PORT IN5 (408:465:523)(376:421:466))
          (PORT IN6 (575:663:754)(561:634:709))
          (PORT IN7 (409:469:529)(378:425:474))
          (PORT IN8 (1114:1265:1418)(1166:1308:1453))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2298:2489:2684)(2434:2611:2791))
          (PORT IN3 (2306:2489:2675)(2424:2588:2757))
          (PORT IN5 (720:825:931)(732:826:923))
          (PORT IN6 (619:691:765)(621:681:743))
          (PORT IN7 (1094:1239:1388)(1111:1249:1389))
          (PORT IN8 (408:466:524)(393:444:495))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x152y79
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2279_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1295:1462:1631)(1362:1523:1687))
          (PORT IN2 (566:646:728)(570:646:722))
          (PORT IN3 (1365:1516:1670)(1366:1491:1620))
          (PORT IN4 (1547:1759:1974)(1626:1830:2038))
          (PORT IN5 (2869:3110:3355)(2997:3208:3426))
          (PORT IN7 (2719:2959:3204)(2854:3071:3292))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x148y82
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2280_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (561:648:737)(551:625:701))
          (PORT IN2 (558:640:722)(572:651:732))
          (PORT IN3 (556:639:725)(542:612:684))
          (PORT IN4 (563:646:729)(578:658:740))
          (PORT IN5 (2622:2822:3025)(2760:2944:3131))
          (PORT IN7 (2539:2745:2956)(2675:2865:3058))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x147y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2281_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2539:2737:2939)(2629:2810:2999))
          (PORT IN3 (2487:2729:2976)(2613:2845:3080))
          (PORT IN5 (1130:1272:1418)(1165:1299:1438))
          (PORT IN6 (745:847:952)(767:863:962))
          (PORT IN7 (546:629:713)(531:601:671))
          (PORT IN8 (592:673:756)(593:670:749))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x155y36
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2282_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1725:1916:2111)(1832:2018:2208))
          (PORT IN3 (1578:1780:1985)(1667:1858:2055))
          (PORT IN5 (556:638:721)(550:619:691))
          (PORT IN6 (1171:1317:1465)(1186:1316:1446))
          (PORT IN7 (913:1029:1146)(924:1034:1148))
          (PORT IN8 (1444:1620:1801)(1527:1696:1868))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x153y33
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1386:1585:1788)(1428:1605:1784))
          (PORT IN3 (1218:1382:1551)(1248:1397:1548))
          (PORT IN5 (938:1054:1174)(926:1026:1129))
          (PORT IN6 (893:1021:1151)(919:1040:1164))
          (PORT IN7 (1391:1567:1744)(1440:1600:1765))
          (PORT IN8 (1075:1241:1410)(1090:1237:1387))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x152y32
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1216:1378:1545)(1230:1372:1519))
          (PORT IN2 (604:679:755)(609:673:739))
          (PORT IN3 (1059:1203:1349)(1073:1208:1346))
          (PORT IN4 (1406:1578:1753)(1501:1668:1837))
          (PORT IN5 (1903:2106:2313)(1989:2181:2379))
          (PORT IN7 (1586:1807:2030)(1657:1866:2078))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x154y33
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2285_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1544:1763:1986)(1612:1810:2011))
          (PORT IN3 (1370:1558:1750)(1429:1604:1781))
          (PORT IN5 (734:840:947)(742:842:945))
          (PORT IN6 (1098:1256:1416)(1154:1310:1468))
          (PORT IN7 (530:616:703)(512:577:644))
          (PORT IN8 (539:616:695)(549:623:697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x154y36
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2286_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (382:436:491)(362:405:449))
          (PORT IN2 (584:667:752)(595:673:753))
          (PORT IN3 (382:443:506)(364:411:460))
          (PORT IN4 (1043:1186:1331)(1087:1227:1371))
          (PORT IN5 (1265:1407:1552)(1280:1402:1527))
          (PORT IN7 (888:992:1098)(904:1000:1100))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x135y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2197:2412:2631)(2348:2555:2765))
          (PORT IN3 (2183:2404:2631)(2249:2447:2649))
          (PORT IN5 (1470:1639:1813)(1456:1605:1758))
          (PORT IN6 (1326:1472:1623)(1362:1497:1635))
          (PORT IN7 (1076:1199:1324)(1127:1246:1367))
          (PORT IN8 (754:863:973)(744:838:932))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x139y40
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2288_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1921:2116:2313)(2030:2222:2414))
          (PORT IN3 (1875:2068:2263)(1980:2167:2358))
          (PORT IN5 (393:451:509)(379:427:477))
          (PORT IN6 (392:447:502)(381:428:476))
          (PORT IN7 (394:449:505)(384:433:482))
          (PORT IN8 (734:845:958)(742:841:944))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x142y39
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1682:1848:2016)(1773:1932:2092))
          (PORT IN3 (1672:1846:2025)(1689:1842:1998))
          (PORT IN5 (891:1009:1129)(886:991:1098))
          (PORT IN6 (1206:1354:1505)(1230:1362:1496))
          (PORT IN7 (1574:1761:1954)(1599:1781:1966))
          (PORT IN8 (888:1017:1148)(920:1046:1175))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x138y38
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2290_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (574:649:724)(555:617:679))
          (PORT IN2 (565:653:743)(562:635:710))
          (PORT IN3 (410:470:532)(392:442:493))
          (PORT IN4 (702:811:921)(712:812:915))
          (PORT IN5 (1874:2056:2243)(1932:2102:2275))
          (PORT IN7 (2480:2720:2963)(2563:2791:3024))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x136y38
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2291_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (973:1097:1225)(978:1094:1211))
          (PORT IN2 (590:670:753)(583:658:735))
          (PORT IN3 (941:1087:1234)(948:1082:1217))
          (PORT IN4 (590:678:766)(599:680:761))
          (PORT IN5 (1873:2092:2314)(1906:2100:2298))
          (PORT IN7 (1287:1409:1534)(1326:1437:1548))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x154y40
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2292_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1543:1726:1913)(1632:1805:1979))
          (PORT IN3 (1930:2165:2403)(2034:2256:2482))
          (PORT IN5 (1741:1966:2196)(1840:2055:2274))
          (PORT IN6 (1727:1953:2187)(1834:2060:2290))
          (PORT IN7 (1725:1941:2163)(1764:1961:2161))
          (PORT IN8 (1722:1936:2155)(1784:1987:2196))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x152y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1593:1783:1976)(1683:1861:2042))
          (PORT IN3 (1578:1759:1944)(1653:1820:1991))
          (PORT IN5 (2091:2332:2577)(2125:2342:2566))
          (PORT IN6 (1113:1262:1414)(1171:1315:1464))
          (PORT IN7 (1289:1417:1547)(1323:1447:1574))
          (PORT IN8 (1064:1221:1380)(1082:1223:1369))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x153y36
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2294_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1916:2107:2304)(1989:2163:2343))
          (PORT IN3 (1355:1545:1739)(1390:1557:1726))
          (PORT IN5 (1095:1222:1350)(1135:1244:1355))
          (PORT IN6 (1743:1950:2163)(1852:2056:2266))
          (PORT IN7 (1411:1574:1739)(1447:1591:1737))
          (PORT IN8 (1524:1727:1934)(1592:1773:1961))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x153y41
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2295_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2280:2517:2759)(2397:2615:2838))
          (PORT IN2 (389:447:506)(366:412:458))
          (PORT IN3 (1561:1724:1890)(1615:1766:1922))
          (PORT IN4 (1403:1566:1732)(1486:1640:1799))
          (PORT IN5 (1580:1763:1951)(1643:1805:1970))
          (PORT IN7 (1701:1912:2126)(1774:1967:2164))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x148y40
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2296_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1904:2092:2282)(1976:2156:2342))
          (PORT IN3 (1413:1583:1756)(1444:1605:1769))
          (PORT IN5 (799:915:1034)(803:904:1008))
          (PORT IN6 (1439:1619:1803)(1533:1710:1888))
          (PORT IN7 (577:658:742)(566:638:711))
          (PORT IN8 (646:723:801)(640:706:775))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x140y43
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2297_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1257:1413:1573)(1295:1452:1610))
          (PORT IN2 (1160:1314:1471)(1157:1300:1447))
          (PORT IN3 (552:632:714)(559:634:712))
          (PORT IN4 (1179:1334:1491)(1228:1367:1508))
          (PORT IN5 (2005:2202:2401)(2095:2274:2457))
          (PORT IN7 (2067:2285:2509)(2172:2380:2590))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x144y46
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2298_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1691:1863:2038)(1779:1943:2110))
          (PORT IN3 (1687:1855:2026)(1765:1924:2086))
          (PORT IN5 (1073:1227:1382)(1103:1249:1400))
          (PORT IN6 (395:452:509)(366:411:457))
          (PORT IN7 (617:704:793)(619:702:785))
          (PORT IN8 (742:844:948)(756:851:950))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x143y43
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2299_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2076:2260:2448)(2144:2315:2489))
          (PORT IN3 (1993:2186:2382)(2055:2231:2410))
          (PORT IN5 (876:985:1096)(866:958:1055))
          (PORT IN6 (570:650:730)(564:637:710))
          (PORT IN7 (1443:1590:1740)(1466:1601:1740))
          (PORT IN8 (1494:1681:1870)(1539:1704:1876))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x143y48
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2300_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1923:2113:2306)(2042:2228:2416))
          (PORT IN3 (1894:2089:2286)(1999:2191:2385))
          (PORT IN5 (975:1107:1240)(1014:1142:1272))
          (PORT IN6 (564:651:738)(537:603:669))
          (PORT IN7 (750:847:947)(760:847:935))
          (PORT IN8 (965:1088:1214)(1015:1135:1257))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x138y50
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2301_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1296:1474:1654)(1331:1487:1647))
          (PORT IN2 (1217:1381:1547)(1230:1376:1524))
          (PORT IN3 (1127:1269:1412)(1166:1295:1426))
          (PORT IN4 (1441:1636:1836)(1495:1677:1860))
          (PORT IN5 (1892:2078:2268)(1949:2118:2292))
          (PORT IN7 (2107:2323:2541)(2198:2403:2614))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x152y46
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2302_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1154:1290:1431)(1151:1269:1391))
          (PORT IN2 (702:816:932)(702:795:890))
          (PORT IN3 (1261:1413:1569)(1260:1390:1522))
          (PORT IN4 (597:678:761)(590:666:742))
          (PORT IN5 (1802:2008:2217)(1895:2090:2290))
          (PORT IN7 (1769:1969:2172)(1865:2059:2256))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x156y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2303_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1602:1768:1937)(1699:1858:2021))
          (PORT IN3 (1883:2093:2306)(1964:2169:2379))
          (PORT IN5 (1602:1790:1981)(1706:1888:2075))
          (PORT IN6 (1049:1168:1288)(1092:1199:1308))
          (PORT IN7 (767:841:917)(785:847:911))
          (PORT IN8 (1380:1548:1718)(1412:1566:1720))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x153y48
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2304_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1565:1746:1931)(1638:1800:1964))
          (PORT IN3 (1775:1943:2115)(1812:1956:2105))
          (PORT IN5 (1539:1724:1912)(1592:1770:1954))
          (PORT IN6 (1117:1237:1359)(1186:1301:1420))
          (PORT IN7 (1070:1232:1397)(1078:1210:1346))
          (PORT IN8 (954:1065:1180)(957:1061:1168))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x153y47
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2305_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1415:1574:1737)(1485:1631:1778))
          (PORT IN3 (1407:1561:1718)(1463:1603:1746))
          (PORT IN5 (1421:1627:1837)(1422:1600:1783))
          (PORT IN6 (1512:1696:1885)(1554:1725:1899))
          (PORT IN7 (1568:1751:1938)(1607:1771:1942))
          (PORT IN8 (1469:1670:1875)(1474:1649:1827))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x154y50
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2306_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (414:474:534)(404:456:510))
          (PORT IN2 (562:643:725)(560:632:705))
          (PORT IN3 (950:1078:1208)(982:1101:1223))
          (PORT IN4 (1084:1223:1366)(1133:1278:1426))
          (PORT IN5 (1776:1957:2141)(1820:1976:2136))
          (PORT IN7 (1908:2142:2379)(2000:2220:2446))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x147y61
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2307_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2243:2459:2679)(2377:2585:2796))
          (PORT IN3 (2225:2438:2656)(2345:2546:2749))
          (PORT IN5 (927:1052:1181)(968:1085:1204))
          (PORT IN6 (739:848:961)(747:847:949))
          (PORT IN7 (918:1038:1161)(937:1052:1169))
          (PORT IN8 (558:642:728)(545:620:697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x153y62
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2308_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (726:818:913)(749:833:919))
          (PORT IN2 (1549:1728:1910)(1589:1760:1933))
          (PORT IN3 (1092:1238:1385)(1100:1240:1381))
          (PORT IN4 (726:834:942)(727:824:923))
          (PORT IN5 (1856:2028:2204)(1951:2102:2258))
          (PORT IN7 (1896:2100:2309)(1998:2182:2371))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x150y61
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2237:2455:2675)(2362:2564:2771))
          (PORT IN3 (2282:2527:2775)(2395:2616:2839))
          (PORT IN5 (408:470:532)(380:425:470))
          (PORT IN6 (557:636:717)(558:632:707))
          (PORT IN7 (942:1071:1204)(952:1077:1204))
          (PORT IN8 (373:432:492)(352:396:440))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x152y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2310_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1970:2171:2376)(2080:2268:2458))
          (PORT IN3 (2307:2542:2780)(2371:2578:2790))
          (PORT IN5 (1267:1414:1565)(1269:1407:1547))
          (PORT IN6 (386:445:505)(361:406:452))
          (PORT IN7 (1460:1645:1836)(1526:1711:1899))
          (PORT IN8 (926:1032:1142)(920:1018:1118))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x150y58
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1912:2074:2240)(1967:2113:2263))
          (PORT IN3 (1854:2020:2191)(1905:2054:2205))
          (PORT IN5 (1300:1473:1649)(1357:1524:1695))
          (PORT IN6 (1240:1394:1552)(1262:1407:1556))
          (PORT IN7 (1139:1285:1434)(1160:1302:1447))
          (PORT IN8 (729:835:943)(746:844:945))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x147y65
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2312_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1024:1152:1280)(1018:1126:1237))
          (PORT IN2 (744:856:972)(760:866:973))
          (PORT IN3 (931:1058:1187)(970:1087:1206))
          (PORT IN4 (745:858:974)(750:848:948))
          (PORT IN5 (2649:2873:3101)(2804:3013:3227))
          (PORT IN7 (2469:2702:2941)(2624:2854:3088))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x147y64
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (722:828:936)(734:831:930))
          (PORT IN2 (752:856:963)(764:860:958))
          (PORT IN3 (371:429:488)(347:392:438))
          (PORT IN4 (900:1029:1160)(927:1047:1172))
          (PORT IN5 (2171:2350:2535)(2239:2395:2556))
          (PORT IN7 (2465:2701:2942)(2620:2851:3086))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x152y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2314_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2009:2215:2426)(2124:2317:2513))
          (PORT IN3 (1819:1993:2169)(1898:2051:2208))
          (PORT IN5 (1289:1430:1573)(1357:1488:1623))
          (PORT IN6 (942:1083:1228)(965:1086:1211))
          (PORT IN7 (1314:1464:1617)(1367:1517:1671))
          (PORT IN8 (1035:1175:1318)(1018:1138:1260))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x150y66
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2260:2476:2694)(2376:2576:2780))
          (PORT IN3 (2191:2420:2652)(2285:2490:2702))
          (PORT IN5 (592:669:747)(584:650:718))
          (PORT IN6 (1564:1786:2013)(1613:1820:2031))
          (PORT IN7 (580:666:753)(561:636:711))
          (PORT IN8 (376:438:501)(368:423:479))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x148y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2212:2395:2580)(2301:2460:2623))
          (PORT IN3 (2095:2300:2509)(2175:2366:2560))
          (PORT IN5 (572:659:748)(560:635:713))
          (PORT IN6 (1217:1388:1564)(1257:1424:1594))
          (PORT IN7 (577:658:742)(566:638:711))
          (PORT IN8 (909:1034:1162)(929:1043:1160))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x151y65
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2317_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (971:1080:1193)(971:1071:1175))
          (PORT IN2 (425:483:541)(399:448:498))
          (PORT IN3 (1157:1299:1444)(1169:1303:1439))
          (PORT IN4 (406:462:519)(398:448:498))
          (PORT IN5 (2311:2531:2755)(2453:2664:2882))
          (PORT IN7 (1825:1998:2175)(1904:2058:2214))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x153y66
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1822:2002:2187)(1922:2087:2254))
          (PORT IN3 (1980:2175:2373)(2086:2264:2446))
          (PORT IN5 (404:469:535)(399:458:518))
          (PORT IN6 (559:638:719)(564:640:717))
          (PORT IN7 (374:429:486)(352:396:441))
          (PORT IN8 (537:622:709)(540:619:700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x154y69
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (893:1025:1159)(933:1057:1183))
          (PORT IN2 (561:632:704)(563:626:689))
          (PORT IN3 (565:646:729)(560:632:706))
          (PORT IN4 (733:841:952)(752:850:950))
          (PORT IN5 (2215:2443:2675)(2314:2513:2717))
          (PORT IN7 (2242:2465:2696)(2302:2507:2717))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x156y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2320_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2402:2614:2829)(2558:2759:2961))
          (PORT IN3 (2014:2205:2401)(2112:2294:2479))
          (PORT IN5 (747:847:951)(748:838:929))
          (PORT IN6 (888:1015:1143)(904:1025:1148))
          (PORT IN7 (1419:1605:1793)(1472:1658:1848))
          (PORT IN8 (394:453:512)(361:404:449))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x154y66
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2121:2361:2603)(2229:2447:2668))
          (PORT IN3 (2107:2331:2562)(2203:2409:2618))
          (PORT IN5 (773:872:972)(773:870:968))
          (PORT IN6 (1190:1341:1495)(1215:1359:1509))
          (PORT IN7 (1124:1274:1428)(1145:1287:1432))
          (PORT IN8 (738:848:960)(760:869:981))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x153y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2150:2341:2535)(2273:2446:2622))
          (PORT IN3 (2290:2501:2717)(2400:2593:2789))
          (PORT IN5 (1166:1302:1443)(1190:1315:1444))
          (PORT IN6 (1412:1610:1811)(1493:1684:1878))
          (PORT IN7 (1862:2073:2288)(1916:2125:2341))
          (PORT IN8 (1024:1147:1273)(1051:1167:1288))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x155y79
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (914:1026:1141)(917:1017:1119))
          (PORT IN2 (1128:1284:1442)(1184:1331:1480))
          (PORT IN3 (1157:1317:1482)(1201:1348:1495))
          (PORT IN4 (1113:1282:1455)(1134:1293:1454))
          (PORT IN5 (2635:2881:3131)(2776:3001:3233))
          (PORT IN7 (2536:2779:3027)(2673:2898:3127))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x156y78
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2324_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (937:1043:1150)(969:1077:1187))
          (PORT IN2 (741:842:946)(759:856:954))
          (PORT IN3 (1099:1239:1381)(1111:1245:1381))
          (PORT IN4 (534:620:708)(531:602:675))
          (PORT IN5 (2609:2817:3028)(2706:2894:3087))
          (PORT IN7 (2365:2571:2780)(2500:2691:2886))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x154y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2881:3141:3406)(3067:3309:3557))
          (PORT IN3 (2352:2589:2828)(2449:2651:2860))
          (PORT IN5 (373:429:486)(351:396:441))
          (PORT IN6 (572:650:731)(561:624:690))
          (PORT IN7 (910:1037:1166)(930:1053:1177))
          (PORT IN8 (378:430:484)(350:391:433))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x154y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2326_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2297:2524:2752)(2439:2652:2867))
          (PORT IN3 (2024:2222:2424)(2132:2317:2507))
          (PORT IN5 (589:676:766)(599:681:765))
          (PORT IN6 (388:446:504)(367:413:460))
          (PORT IN7 (815:913:1014)(838:930:1025))
          (PORT IN8 (1207:1352:1500)(1212:1347:1487))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2619:2842:3068)(2760:2959:3159))
          (PORT IN3 (2448:2662:2878)(2564:2756:2950))
          (PORT IN5 (382:446:511)(360:408:456))
          (PORT IN6 (1215:1360:1509)(1220:1357:1498))
          (PORT IN7 (1202:1350:1501)(1198:1330:1467))
          (PORT IN8 (1038:1187:1340)(1089:1232:1377))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x139y76
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2328_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (731:838:948)(739:836:934))
          (PORT IN2 (902:1018:1135)(946:1059:1174))
          (PORT IN3 (1692:1879:2072)(1776:1957:2143))
          (PORT IN4 (376:436:497)(371:425:480))
          (PORT IN5 (2762:3000:3241)(2904:3131:3364))
          (PORT IN7 (2538:2745:2956)(2660:2851:3045))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x140y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2600:2812:3026)(2757:2960:3163))
          (PORT IN3 (2428:2636:2845)(2567:2763:2962))
          (PORT IN5 (906:1036:1169)(907:1026:1147))
          (PORT IN6 (572:643:715)(577:638:701))
          (PORT IN7 (759:870:984)(757:853:949))
          (PORT IN8 (580:650:721)(587:647:710))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x142y78
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2330_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1283:1466:1653)(1340:1509:1680))
          (PORT IN2 (730:838:948)(730:822:915))
          (PORT IN3 (1429:1606:1785)(1434:1591:1753))
          (PORT IN4 (1299:1458:1618)(1360:1522:1687))
          (PORT IN5 (3059:3307:3560)(3197:3419:3649))
          (PORT IN7 (2589:2803:3021)(2708:2897:3091))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x138y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2306:2507:2711)(2377:2559:2746))
          (PORT IN3 (2578:2810:3050)(2700:2915:3133))
          (PORT IN5 (2229:2503:2782)(2352:2614:2881))
          (PORT IN6 (914:1043:1175)(940:1058:1178))
          (PORT IN7 (552:633:716)(542:613:687))
          (PORT IN8 (1222:1377:1537)(1248:1399:1554))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x108y32
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2332_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2729:2974:3222)(2850:3085:3325))
          (PORT IN3 (2345:2573:2804)(2455:2673:2894))
          (PORT IN5 (579:667:756)(569:644:720))
          (PORT IN6 (1130:1278:1431)(1176:1314:1457))
          (PORT IN7 (415:472:531)(401:451:502))
          (PORT IN8 (747:869:994)(752:861:971))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x110y31
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3124:3437:3756)(3238:3528:3825))
          (PORT IN3 (2028:2204:2382)(2117:2289:2465))
          (PORT IN5 (920:1020:1124)(921:1011:1104))
          (PORT IN6 (918:1045:1174)(955:1085:1217))
          (PORT IN7 (546:631:717)(535:609:683))
          (PORT IN8 (540:620:702)(533:604:676))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x113y32
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (589:671:755)(577:643:710))
          (PORT IN2 (563:646:731)(552:624:698))
          (PORT IN3 (579:661:744)(568:635:704))
          (PORT IN4 (370:423:477)(351:393:436))
          (PORT IN5 (2345:2577:2815)(2445:2659:2876))
          (PORT IN7 (2674:2913:3156)(2797:3028:3263))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x111y31
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (365:420:475)(345:390:436))
          (PORT IN2 (589:671:754)(577:652:730))
          (PORT IN3 (541:624:709)(515:584:655))
          (PORT IN4 (360:416:474)(338:383:430))
          (PORT IN5 (2616:2838:3063)(2727:2933:3144))
          (PORT IN7 (2278:2502:2728)(2369:2578:2792))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x115y37
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2145:2329:2519)(2208:2368:2533))
          (PORT IN3 (1548:1665:1784)(1574:1678:1784))
          (PORT IN5 (1096:1238:1383)(1149:1283:1419))
          (PORT IN6 (1111:1252:1397)(1176:1319:1463))
          (PORT IN7 (1748:1957:2172)(1799:2003:2210))
          (PORT IN8 (1531:1727:1929)(1543:1726:1915))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x109y40
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2454:2666:2880)(2577:2767:2961))
          (PORT IN3 (2847:3083:3325)(2957:3182:3410))
          (PORT IN5 (1188:1357:1529)(1233:1398:1567))
          (PORT IN6 (557:642:728)(545:616:688))
          (PORT IN7 (760:866:973)(782:881:981))
          (PORT IN8 (361:418:477)(332:378:424))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x107y35
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2338_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2672:2964:3260)(2809:3086:3366))
          (PORT IN3 (2678:2958:3241)(2803:3066:3333))
          (PORT IN5 (781:888:996)(782:876:973))
          (PORT IN6 (1093:1245:1400)(1141:1286:1433))
          (PORT IN7 (380:444:508)(351:400:451))
          (PORT IN8 (595:683:773)(596:677:761))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x108y38
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (553:635:717)(548:618:689))
          (PORT IN2 (1061:1208:1358)(1111:1251:1395))
          (PORT IN3 (756:865:978)(777:878:982))
          (PORT IN4 (833:944:1059)(834:930:1028))
          (PORT IN5 (2583:2803:3027)(2720:2929:3141))
          (PORT IN7 (2594:2830:3068)(2740:2968:3200))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x106y37
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2340_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2624:2886:3152)(2769:3014:3263))
          (PORT IN3 (2476:2730:2990)(2586:2822:3063))
          (PORT IN5 (895:1005:1118)(895:996:1099))
          (PORT IN6 (566:647:729)(561:637:716))
          (PORT IN7 (548:636:726)(533:606:680))
          (PORT IN8 (758:856:955)(752:836:923))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x113y37
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (739:838:938)(747:834:924))
          (PORT IN2 (899:1034:1171)(901:1022:1144))
          (PORT IN3 (1056:1208:1363)(1060:1198:1336))
          (PORT IN4 (553:637:723)(522:587:652))
          (PORT IN5 (2574:2789:3007)(2677:2880:3086))
          (PORT IN7 (1691:1832:1976)(1735:1852:1971))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x108y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2704:2951:3201)(2849:3075:3304))
          (PORT IN3 (2689:2936:3186)(2825:3057:3292))
          (PORT IN5 (895:1022:1151)(919:1036:1155))
          (PORT IN6 (742:847:954)(763:858:956))
          (PORT IN7 (1399:1567:1738)(1427:1592:1762))
          (PORT IN8 (1058:1199:1342)(1066:1191:1320))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x106y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2674:2937:3203)(2822:3067:3316))
          (PORT IN3 (2674:2920:3172)(2812:3041:3275))
          (PORT IN5 (580:665:752)(579:654:729))
          (PORT IN6 (1062:1216:1373)(1097:1241:1390))
          (PORT IN7 (540:628:717)(525:591:659))
          (PORT IN8 (731:825:921)(745:830:916))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x109y48
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2344_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2513:2725:2939)(2640:2830:3025))
          (PORT IN3 (2917:3153:3394)(3034:3258:3486))
          (PORT IN5 (1519:1685:1855)(1587:1745:1906))
          (PORT IN6 (1311:1465:1622)(1341:1481:1626))
          (PORT IN7 (552:633:716)(535:604:675))
          (PORT IN8 (855:974:1096)(855:966:1079))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x107y47
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (761:872:984)(770:871:975))
          (PORT IN2 (1115:1263:1416)(1153:1290:1431))
          (PORT IN3 (601:687:774)(600:681:764))
          (PORT IN4 (604:687:772)(604:682:762))
          (PORT IN5 (2958:3209:3466)(3092:3332:3575))
          (PORT IN7 (2793:3044:3302)(2926:3159:3396))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x105y46
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2346_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (728:832:938)(721:820:920))
          (PORT IN2 (757:852:949)(750:835:920))
          (PORT IN3 (369:427:487)(338:384:431))
          (PORT IN4 (1044:1191:1341)(1081:1224:1371))
          (PORT IN5 (3004:3257:3517)(3114:3351:3596))
          (PORT IN7 (2569:2804:3042)(2705:2934:3166))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x110y49
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2706:2943:3182)(2854:3071:3293))
          (PORT IN3 (2729:2940:3155)(2831:3027:3227))
          (PORT IN5 (946:1068:1193)(944:1055:1169))
          (PORT IN6 (730:834:940)(741:835:931))
          (PORT IN7 (981:1093:1207)(974:1078:1184))
          (PORT IN8 (1306:1466:1630)(1383:1536:1694))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x110y52
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2909:3145:3382)(3089:3314:3542))
          (PORT IN3 (2575:2796:3019)(2717:2931:3147))
          (PORT IN5 (566:658:751)(573:661:751))
          (PORT IN6 (1197:1372:1551)(1237:1409:1582))
          (PORT IN7 (612:695:779)(620:699:780))
          (PORT IN8 (1240:1391:1547)(1276:1413:1555))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x107y49
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3090:3351:3615)(3281:3534:3791))
          (PORT IN3 (2756:3003:3253)(2912:3156:3402))
          (PORT IN5 (974:1097:1221)(1012:1128:1245))
          (PORT IN6 (556:634:713)(548:620:693))
          (PORT IN7 (1324:1489:1657)(1364:1521:1682))
          (PORT IN8 (919:1040:1164)(940:1055:1174))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x109y54
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (888:993:1101)(887:981:1078))
          (PORT IN2 (734:845:958)(752:854:957))
          (PORT IN3 (384:439:494)(356:399:443))
          (PORT IN4 (377:433:491)(372:420:470))
          (PORT IN5 (2819:3032:3247)(2965:3162:3362))
          (PORT IN7 (2860:3102:3351)(3013:3242:3473))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x107y51
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2710:2942:3179)(2796:2994:3197))
          (PORT IN3 (2771:3015:3261)(2861:3079:3299))
          (PORT IN5 (373:435:498)(350:398:446))
          (PORT IN6 (1058:1191:1327)(1067:1189:1312))
          (PORT IN7 (949:1087:1225)(970:1098:1231))
          (PORT IN8 (595:683:773)(596:677:761))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x109y53
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (371:431:493)(341:389:438))
          (PORT IN2 (545:625:708)(534:604:675))
          (PORT IN3 (1643:1849:2061)(1724:1925:2134))
          (PORT IN4 (746:845:944)(753:843:934))
          (PORT IN5 (2979:3217:3457)(3130:3342:3559))
          (PORT IN7 (2768:3013:3264)(2893:3113:3337))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x109y56
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3064:3328:3595)(3227:3459:3696))
          (PORT IN3 (2856:3094:3335)(3007:3224:3446))
          (PORT IN5 (419:477:536)(405:455:506))
          (PORT IN6 (769:851:934)(752:827:904))
          (PORT IN7 (1124:1263:1406)(1154:1286:1422))
          (PORT IN8 (897:1015:1135)(940:1055:1173))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x108y55
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3241:3530:3822)(3416:3674:3938))
          (PORT IN3 (3037:3300:3566)(3199:3443:3693))
          (PORT IN5 (1355:1533:1715)(1392:1546:1703))
          (PORT IN6 (1438:1624:1813)(1506:1688:1875))
          (PORT IN7 (373:428:485)(341:384:429))
          (PORT IN8 (1117:1252:1388)(1133:1265:1400))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x110y56
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3316:3600:3886)(3513:3783:4057))
          (PORT IN3 (3125:3372:3623)(3239:3460:3685))
          (PORT IN5 (591:671:753)(600:677:755))
          (PORT IN6 (569:649:730)(579:656:735))
          (PORT IN7 (1304:1445:1589)(1294:1418:1547))
          (PORT IN8 (1087:1239:1394)(1128:1269:1415))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x111y56
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (542:619:697)(549:618:687))
          (PORT IN2 (539:613:688)(537:604:672))
          (PORT IN3 (575:649:725)(553:612:674))
          (PORT IN4 (538:615:694)(537:607:678))
          (PORT IN5 (3130:3391:3655)(3302:3551:3804))
          (PORT IN7 (2736:2962:3193)(2873:3086:3305))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x109y61
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (371:431:492)(352:397:443))
          (PORT IN2 (926:1051:1178)(965:1088:1211))
          (PORT IN3 (912:1034:1161)(909:1026:1144))
          (PORT IN4 (373:430:489)(344:388:434))
          (PORT IN5 (3082:3319:3558)(3238:3450:3668))
          (PORT IN7 (3766:4103:4446)(3955:4263:4579))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x111y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3067:3317:3570)(3264:3503:3746))
          (PORT IN3 (3068:3332:3598)(3256:3515:3777))
          (PORT IN5 (911:1007:1105)(918:1007:1100))
          (PORT IN6 (542:621:701)(564:639:714))
          (PORT IN7 (732:841:952)(742:843:944))
          (PORT IN8 (408:464:522)(390:437:486))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x112y63
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2943:3188:3437)(3100:3325:3554))
          (PORT IN3 (2960:3203:3454)(3099:3321:3545))
          (PORT IN5 (576:668:762)(560:639:719))
          (PORT IN6 (613:695:779)(610:686:762))
          (PORT IN7 (618:707:796)(606:687:769))
          (PORT IN8 (579:657:736)(572:642:713))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x112y66
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2360_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3301:3557:3814)(3451:3686:3925))
          (PORT IN3 (2853:3074:3300)(2999:3204:3413))
          (PORT IN5 (1455:1624:1799)(1494:1656:1823))
          (PORT IN6 (736:840:946)(754:855:959))
          (PORT IN7 (769:874:982)(785:885:986))
          (PORT IN8 (1567:1780:2001)(1641:1856:2074))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x113y62
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (570:646:724)(552:618:684))
          (PORT IN2 (723:825:931)(723:817:912))
          (PORT IN3 (1037:1180:1327)(1088:1226:1367))
          (PORT IN4 (896:1026:1158)(918:1033:1150))
          (PORT IN5 (2751:2952:3158)(2889:3074:3262))
          (PORT IN7 (3643:3957:4278)(3825:4119:4422))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x107y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3101:3374:3652)(3296:3560:3827))
          (PORT IN3 (3132:3396:3665)(3309:3558:3815))
          (PORT IN5 (952:1067:1184)(969:1071:1176))
          (PORT IN6 (1275:1444:1618)(1317:1486:1658))
          (PORT IN7 (394:457:520)(371:418:465))
          (PORT IN8 (890:1002:1116)(904:993:1085))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x105y65
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1404:1589:1780)(1411:1580:1754))
          (PORT IN2 (1650:1839:2032)(1694:1863:2039))
          (PORT IN3 (915:1051:1191)(923:1044:1166))
          (PORT IN4 (736:839:944)(732:830:930))
          (PORT IN5 (3340:3612:3891)(3483:3738:3999))
          (PORT IN7 (2932:3166:3403)(3068:3276:3490))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x110y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3143:3408:3676)(3314:3555:3800))
          (PORT IN3 (3215:3439:3667)(3336:3542:3753))
          (PORT IN5 (599:671:745)(615:678:743))
          (PORT IN6 (1531:1718:1907)(1598:1783:1969))
          (PORT IN7 (1119:1243:1370)(1172:1291:1412))
          (PORT IN8 (1321:1480:1643)(1353:1499:1648))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x110y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2949:3179:3410)(3127:3345:3567))
          (PORT IN3 (2957:3190:3425)(3139:3363:3591))
          (PORT IN5 (398:455:512)(384:433:482))
          (PORT IN6 (392:455:519)(382:437:493))
          (PORT IN7 (1190:1334:1479)(1246:1375:1509))
          (PORT IN8 (719:826:934)(713:804:897))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x113y66
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2638:2854:3073)(2791:2991:3195))
          (PORT IN3 (3177:3469:3767)(3341:3610:3884))
          (PORT IN5 (883:1018:1154)(896:1014:1135))
          (PORT IN6 (1519:1723:1929)(1627:1828:2036))
          (PORT IN7 (700:807:916)(688:779:872))
          (PORT IN8 (1046:1173:1302)(1035:1143:1252))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x109y77
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (579:658:738)(580:653:729))
          (PORT IN2 (876:1003:1133)(883:1001:1120))
          (PORT IN3 (1290:1457:1629)(1319:1485:1657))
          (PORT IN4 (373:430:489)(344:388:434))
          (PORT IN5 (3505:3761:4019)(3686:3915:4151))
          (PORT IN7 (3181:3426:3674)(3340:3549:3762))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x107y76
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (926:1038:1154)(929:1035:1143))
          (PORT IN2 (758:855:955)(775:863:952))
          (PORT IN3 (1388:1544:1706)(1389:1531:1676))
          (PORT IN4 (914:1040:1169)(948:1067:1189))
          (PORT IN5 (3578:3860:4146)(3776:4045:4320))
          (PORT IN7 (3307:3567:3833)(3483:3727:3974))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x110y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3538:3813:4090)(3745:4002:4262))
          (PORT IN3 (3535:3809:4087)(3744:4004:4269))
          (PORT IN5 (412:473:534)(403:456:511))
          (PORT IN6 (757:856:957)(762:851:943))
          (PORT IN7 (614:685:757)(614:675:739))
          (PORT IN8 (359:415:472)(339:383:429))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x110y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3749:4052:4357)(3967:4253:4544))
          (PORT IN3 (3735:4038:4345)(3960:4250:4546))
          (PORT IN5 (787:883:981)(770:857:946))
          (PORT IN6 (581:666:754)(595:680:767))
          (PORT IN7 (750:843:938)(761:848:936))
          (PORT IN8 (383:447:511)(359:410:462))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x109y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2950:3189:3429)(3105:3317:3533))
          (PORT IN3 (2956:3194:3436)(3115:3335:3556))
          (PORT IN5 (578:657:739)(574:649:725))
          (PORT IN6 (356:412:470)(328:374:421))
          (PORT IN7 (609:683:759)(615:679:745))
          (PORT IN8 (737:838:940)(754:844:938))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x110y71
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (573:659:747)(559:634:709))
          (PORT IN2 (1398:1597:1801)(1435:1631:1832))
          (PORT IN3 (1051:1190:1331)(1040:1157:1278))
          (PORT IN4 (1236:1405:1578)(1261:1429:1600))
          (PORT IN5 (3426:3683:3942)(3616:3857:4103))
          (PORT IN7 (3005:3234:3470)(3128:3333:3545))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x112y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3753:4054:4358)(3942:4217:4498))
          (PORT IN3 (3876:4199:4527)(4104:4412:4724))
          (PORT IN5 (957:1081:1207)(984:1101:1220))
          (PORT IN6 (564:648:733)(561:635:711))
          (PORT IN7 (764:876:991)(786:896:1008))
          (PORT IN8 (407:464:522)(392:442:494))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x115y77
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2374_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1454:1605:1761)(1494:1632:1774))
          (PORT IN2 (1043:1193:1348)(1041:1175:1312))
          (PORT IN3 (1379:1540:1705)(1404:1559:1718))
          (PORT IN4 (547:630:714)(542:616:691))
          (PORT IN5 (3433:3675:3922)(3591:3815:4042))
          (PORT IN7 (3008:3225:3445)(3170:3361:3555))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x111y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3448:3717:3989)(3668:3923:4182))
          (PORT IN3 (3437:3721:4007)(3650:3927:4207))
          (PORT IN5 (911:1007:1105)(918:1007:1100))
          (PORT IN6 (396:457:520)(375:421:469))
          (PORT IN7 (558:641:726)(552:627:702))
          (PORT IN8 (736:835:935)(742:829:918))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x114y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2970:3223:3480)(3138:3372:3611))
          (PORT IN3 (3031:3290:3555)(3184:3427:3673))
          (PORT IN5 (1609:1830:2055)(1693:1901:2113))
          (PORT IN6 (1056:1216:1379)(1082:1220:1362))
          (PORT IN7 (920:1046:1175)(947:1070:1196))
          (PORT IN8 (1031:1197:1366)(1062:1209:1359))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x122y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2377_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2967:3201:3439)(3151:3373:3597))
          (PORT IN3 (2986:3211:3441)(3153:3363:3580))
          (PORT IN5 (1069:1230:1394)(1096:1246:1399))
          (PORT IN6 (733:843:954)(727:818:911))
          (PORT IN7 (1409:1590:1776)(1482:1662:1845))
          (PORT IN8 (720:819:920)(744:839:937))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x118y79
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (360:413:466)(343:385:427))
          (PORT IN2 (360:411:463)(334:374:415))
          (PORT IN3 (577:659:743)(580:659:740))
          (PORT IN4 (938:1072:1209)(970:1104:1243))
          (PORT IN5 (3294:3533:3775)(3460:3685:3913))
          (PORT IN7 (3145:3387:3632)(3309:3534:3764))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x121y78
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a2379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1047:1195:1344)(1045:1176:1308))
          (PORT IN2 (511:582:656)(512:577:644))
          (PORT IN3 (1092:1238:1385)(1100:1240:1381))
          (PORT IN4 (726:834:942)(727:824:923))
          (PORT IN5 (2865:3056:3251)(3015:3184:3358))
          (PORT IN7 (2887:3117:3352)(3048:3257:3469))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x117y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3705:4012:4324)(3907:4189:4477))
          (PORT IN3 (3440:3740:4047)(3631:3917:4211))
          (PORT IN5 (1266:1415:1568)(1317:1465:1616))
          (PORT IN6 (552:635:718)(542:612:684))
          (PORT IN7 (1319:1491:1666)(1360:1522:1689))
          (PORT IN8 (1083:1245:1411)(1140:1293:1448))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a2381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2787:3007:3230)(2900:3099:3303))
          (PORT IN3 (2794:3011:3234)(2905:3103:3308))
          (PORT IN5 (588:665:743)(570:634:700))
          (PORT IN6 (760:865:972)(792:896:1003))
          (PORT IN7 (1427:1587:1750)(1420:1566:1715))
          (PORT IN8 (1202:1357:1513)(1246:1396:1548))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // IBF    Pos: x161y25
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2382)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y29
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2383)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y33
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2384)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y37
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2385)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y41
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2386)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y45
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2387)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y49
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2388)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y53
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2389)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x0y101
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2390)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x161y27
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a2391)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x161y31
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a2392)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x161y35
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a2393)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x161y39
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a2394)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x161y43
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a2395)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x161y47
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a2396)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x161y51
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a2397)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x161y55
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a2398)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x161y59
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a2399)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x161y69
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a2400)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // IBF    Pos: x161y73
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2401)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y77
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2402)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y81
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2403)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y85
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2404)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y89
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2405)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y93
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2406)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y97
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2407)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y101
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2408)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y71
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2409)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y75
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2410)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x161y79
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a2411)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // C_AND///AND/    Pos: x130y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2412_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (710:817:926)(691:778:868))
          (PORT IN7 (1785:1975:2170)(1845:2014:2184))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2412_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1331:1499:1670)(1375:1538:1705))
          (PORT IN4 (1383:1551:1722)(1452:1619:1789))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x135y44
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2413_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (549:637:727)(529:603:679))
          (PORT IN6 (1385:1549:1717)(1481:1643:1808))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // GLBOUT    Pos: x0y0
  (CELL (CELLTYPE "GLBOUT")
    (INSTANCE _a2414)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_BYP GLB0 (2436:2435:2435)(2395:2394:2393))
    )))
 // C_///OR/    Pos: x130y46
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2415_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1898:2121:2347)(1970:2167:2369))
          (PORT IN3 (1271:1414:1560)(1335:1467:1602))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x132y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1347:1517:1689)(1384:1539:1697))
          (PORT IN8 (954:1075:1198)(1001:1121:1244))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x122y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2417_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2293:2504:2718)(2412:2609:2807))
          (PORT IN4 (2628:2929:3237)(2750:3037:3333))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x144y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2422_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1762:1955:2154)(1804:1984:2168))
          (PORT IN6 (1463:1620:1781)(1539:1684:1832))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2422_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1253:1393:1536)(1323:1454:1585))
          (PORT IN4 (1574:1765:1958)(1612:1779:1949))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x131y48
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1367:1567:1774)(1404:1592:1785))
          (PORT IN6 (1193:1332:1471)(1247:1372:1501))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///OR/    Pos: x131y47
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2425_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1047:1193:1343)(1036:1158:1282))
          (PORT IN4 (1325:1522:1721)(1375:1548:1727))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x125y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (397:456:515)(369:413:458))
          (PORT IN7 (1600:1810:2025)(1695:1901:2111))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x128y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1157:1281:1408)(1185:1305:1429))
          (PORT IN6 (1251:1398:1546)(1318:1450:1585))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2431_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1608:1799:1993)(1670:1848:2031))
          (PORT IN3 (1570:1758:1950)(1610:1777:1947))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///OR/    Pos: x129y50
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2432_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1449:1618:1793)(1487:1646:1811))
          (PORT IN4 (1413:1613:1814)(1412:1584:1759))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x121y49
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2434_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1557:1723:1893)(1649:1803:1961))
          (PORT IN7 (1069:1212:1357)(1042:1158:1277))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x131y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2435_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (763:864:968)(768:861:954))
          (PORT IN2 (1432:1601:1773)(1495:1650:1808))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x136y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2440_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (576:669:763)(556:631:709))
          (PORT IN8 (1367:1551:1739)(1407:1583:1762))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2440_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (557:640:725)(539:607:677))
          (PORT IN2 (1088:1220:1354)(1091:1212:1335))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x126y49
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2441_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1297:1467:1639)(1307:1453:1604))
          (PORT IN8 (1553:1769:1989)(1630:1844:2062))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///OR/    Pos: x125y50
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2443_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (773:861:950)(773:847:924))
          (PORT IN2 (1179:1333:1490)(1179:1315:1454))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x124y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2444_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1574:1751:1931)(1645:1814:1988))
          (PORT IN7 (1032:1167:1305)(1006:1117:1231))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x122y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1210:1338:1470)(1240:1365:1492))
          (PORT IN6 (1471:1667:1865)(1556:1741:1929))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2449_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (965:1103:1245)(968:1095:1225))
          (PORT IN4 (1083:1234:1387)(1141:1290:1444))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///OR/    Pos: x132y57
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (596:668:742)(604:668:733))
          (PORT IN2 (424:484:545)(412:461:511))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x125y53
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (946:1085:1226)(969:1092:1218))
          (PORT IN8 (1459:1639:1821)(1549:1722:1898))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x128y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2453_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1266:1438:1616)(1295:1457:1622))
          (PORT IN2 (1512:1679:1850)(1554:1711:1872))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x124y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2458_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (762:859:957)(792:883:978))
          (PORT IN6 (1277:1430:1587)(1329:1476:1626))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2458_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (969:1102:1238)(969:1085:1204))
          (PORT IN3 (761:859:957)(760:847:936))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x137y58
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2459_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (911:1038:1166)(938:1058:1182))
          (PORT IN7 (853:959:1069)(844:937:1033))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x125y55
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2461_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1378:1528:1681)(1430:1580:1732))
          (PORT IN3 (740:849:959)(742:840:941))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x125y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2462_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2045:2277:2517)(2085:2298:2516))
          (PORT IN8 (1068:1199:1335)(1085:1205:1331))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x129y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1437:1577:1722)(1463:1591:1721))
          (PORT IN7 (1742:1961:2182)(1802:2005:2211))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2467_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1661:1874:2094)(1707:1911:2118))
          (PORT IN2 (784:890:997)(786:884:984))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///OR/    Pos: x127y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2468_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1417:1589:1765)(1513:1682:1856))
          (PORT IN4 (1366:1538:1713)(1450:1621:1796))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x126y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2470_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1653:1812:1976)(1679:1821:1966))
          (PORT IN8 (1133:1264:1398)(1163:1291:1422))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x122y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2471_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2213:2472:2738)(2261:2503:2751))
          (PORT IN4 (871:975:1079)(880:966:1053))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x124y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2476_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1866:2046:2231)(1920:2089:2262))
          (PORT IN7 (1212:1361:1513)(1215:1343:1472))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2476_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1409:1579:1754)(1454:1606:1763))
          (PORT IN2 (1102:1239:1379)(1108:1225:1347))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x136y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (802:906:1012)(814:909:1006))
          (PORT IN6 (1430:1616:1805)(1479:1658:1842))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///OR/    Pos: x125y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2479_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1339:1492:1649)(1365:1504:1647))
          (PORT IN2 (1400:1568:1737)(1460:1612:1766))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x125y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2480_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1575:1755:1939)(1594:1750:1913))
          (PORT IN7 (1497:1690:1888)(1531:1713:1898))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x126y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2485_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1860:2060:2265)(1895:2070:2252))
          (PORT IN8 (1310:1457:1607)(1373:1509:1648))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2485_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1438:1586:1736)(1452:1576:1704))
          (PORT IN4 (1839:2041:2249)(1908:2109:2317))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///OR/    Pos: x140y69
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2486_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (410:472:536)(392:446:501))
          (PORT IN2 (1014:1163:1316)(1018:1152:1289))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x127y68
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2488_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1918:2127:2342)(2005:2197:2393))
          (PORT IN7 (1339:1476:1618)(1349:1468:1590))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x140y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2489_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1563:1772:1985)(1624:1814:2009))
          (PORT IN4 (1602:1786:1973)(1646:1813:1983))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x135y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2494_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1964:2180:2400)(2055:2265:2480))
          (PORT IN8 (1381:1552:1725)(1463:1632:1802))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2494_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1690:1859:2031)(1730:1887:2048))
          (PORT IN2 (746:858:971)(736:824:916))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x130y65
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1680:1893:2112)(1735:1940:2149))
          (PORT IN7 (1650:1844:2044)(1691:1869:2050))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x134y70
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2497_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1418:1580:1746)(1444:1587:1733))
          (PORT IN3 (2737:3021:3315)(2839:3105:3378))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x134y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2498_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (919:1056:1194)(933:1051:1171))
          (PORT IN7 (1421:1590:1762)(1476:1636:1800))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_Route1////    Pos: x130y58
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a2503_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (593:637:682)(572:624:678))  // in 13 out 1
    )))
 // C_///AND/    Pos: x160y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2504_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1940:2125:2313)(2030:2188:2350))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2504_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x160y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2505_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1794:1988:2189)(1868:2035:2206))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2505_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x160y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2506_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2137:2339:2545)(2262:2446:2635))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2506_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x160y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2507_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2298:2539:2783)(2444:2668:2898))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2507_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x160y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2508_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2193:2426:2663)(2261:2464:2673))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2508_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x160y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2509_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1794:1988:2189)(1868:2035:2206))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2509_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x160y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2510_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2036:2249:2467)(2126:2316:2511))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2510_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x160y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2511_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1735:1897:2062)(1822:1966:2113))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2511_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x160y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2512_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1788:1972:2159)(1870:2028:2190))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2512_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x160y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2513_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1357:1508:1661)(1398:1538:1681))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2513_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_////Bridge    Pos: x137y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2514_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1259:1399:1541)(1324:1454:1586))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x141y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2515_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1541:1709:1881)(1619:1770:1926))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x127y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2516_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1693:1893:2099)(1794:1996:2201))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x127y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2517_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1690:1897:2109)(1724:1912:2106))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x124y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2518_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (816:916:1018)(832:929:1027))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x121y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2519_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1378:1551:1729)(1403:1556:1714))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x137y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2520_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (944:1061:1182)(982:1099:1218))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x137y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2521_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1795:2000:2211)(1843:2029:2220))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x129y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2522_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (903:1019:1140)(905:1015:1129))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x133y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2523_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1033:1181:1331)(1058:1183:1310))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x134y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2524_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (803:899:997)(819:909:1002))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
)
// 
// 
// Min/Max-Timing
//         2504/10      1  min:  100  max:  100
//         2505/10      1  min:  100  max:  100
//         2506/10      1  min:  100  max:  100
//         2507/10      1  min:  100  max:  100
//         2508/10      1  min:  100  max:  100
//         2509/10      1  min:  100  max:  100
//         2510/10      1  min:  100  max:  100
//         2511/10      1  min:  100  max:  100
//         2512/10      1  min:  100  max:  100
//         2513/10      1  min:  100  max:  100
