
*** Running vivado
    with args -log bd_7fd4_phy_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_7fd4_phy_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bd_7fd4_phy_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1497.742 ; gain = 0.000 ; free physical = 6354 ; free virtual = 50320
INFO: [Synth 8-638] synthesizing module 'bd_7fd4_phy_0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/bd_7fd4_phy_0.v:91]
INFO: [Synth 8-638] synthesizing module 'bd_7fd4_phy_0_core' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/bd_7fd4_phy_0_core.v:91]
INFO: [Synth 8-638] synthesizing module 'bd_7fd4_phy_0_support' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/bd_7fd4_phy_0/support/bd_7fd4_phy_0_support.v:90]
INFO: [Synth 8-638] synthesizing module 'bd_7fd4_phy_0_hssio_rx' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/ip_0/synth/bd_7fd4_phy_0_hssio_rx.v:83]
INFO: [Synth 8-638] synthesizing module 'bd_7fd4_phy_0_hssio_rx_high_speed_selectio_wiz_v3_2_2' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/ip_0/bd_7fd4_phy_0_hssio_rx_high_speed_selectio_wiz_v3_2_2.v:51]
INFO: [Synth 8-638] synthesizing module 'bd_7fd4_phy_0_hssio_rx_hssio_wiz_top' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/ip_0/bd_7fd4_phy_0_hssio_rx_hssio_wiz_top.v:48]
INFO: [Synth 8-638] synthesizing module 'bd_7fd4_phy_0_hssio_rx_mipi_iobuf_rx' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/ip_0/hdl/bd_7fd4_phy_0_hssio_rx_mipi_iobuf_rx.v:49]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_DPHY' [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19598]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_DPHY' (10#1) [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19598]
INFO: [Synth 8-256] done synthesizing module 'bd_7fd4_phy_0_hssio_rx_mipi_iobuf_rx' (11#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/ip_0/hdl/bd_7fd4_phy_0_hssio_rx_mipi_iobuf_rx.v:49]
INFO: [Synth 8-638] synthesizing module 'high_speed_selectio_wiz_v3_2_2_bs_top' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:16672]
INFO: [Synth 8-638] synthesizing module 'high_speed_selectio_wiz_v3_2_2_tx_bs' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:14076]
INFO: [Synth 8-256] done synthesizing module 'high_speed_selectio_wiz_v3_2_2_tx_bs' (12#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:14076]
INFO: [Synth 8-638] synthesizing module 'high_speed_selectio_wiz_v3_2_2_tx_bs_tri' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:9658]
INFO: [Synth 8-256] done synthesizing module 'high_speed_selectio_wiz_v3_2_2_tx_bs_tri' (13#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:9658]
INFO: [Synth 8-638] synthesizing module 'high_speed_selectio_wiz_v3_2_2_rx_bs' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:10061]
INFO: [Synth 8-638] synthesizing module 'high_speed_selectio_wiz_v3_2_2_sync_cell' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:50]
INFO: [Synth 8-256] done synthesizing module 'high_speed_selectio_wiz_v3_2_2_sync_cell' (14#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:50]
INFO: [Synth 8-638] synthesizing module 'RX_BITSLICE' [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50551]
INFO: [Synth 8-256] done synthesizing module 'RX_BITSLICE' (15#1) [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50551]
INFO: [Synth 8-638] synthesizing module 'RX_BITSLICE__parameterized0' [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50551]
INFO: [Synth 8-256] done synthesizing module 'RX_BITSLICE__parameterized0' (15#1) [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50551]
INFO: [Synth 8-256] done synthesizing module 'high_speed_selectio_wiz_v3_2_2_rx_bs' (16#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:10061]
INFO: [Synth 8-638] synthesizing module 'high_speed_selectio_wiz_v3_2_2_rxtx_bs' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:5089]
INFO: [Synth 8-256] done synthesizing module 'high_speed_selectio_wiz_v3_2_2_rxtx_bs' (17#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:5089]
INFO: [Synth 8-256] done synthesizing module 'high_speed_selectio_wiz_v3_2_2_bs_top' (18#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:16672]
INFO: [Synth 8-638] synthesizing module 'high_speed_selectio_wiz_v3_2_2_bs_ctrl_top' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:1427]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL' [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL' (19#1) [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized0' [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized0' (19#1) [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-638] synthesizing module 'RIU_OR' [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50351]
INFO: [Synth 8-256] done synthesizing module 'RIU_OR' (20#1) [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50351]
INFO: [Synth 8-256] done synthesizing module 'high_speed_selectio_wiz_v3_2_2_bs_ctrl_top' (21#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:1427]
INFO: [Synth 8-638] synthesizing module 'high_speed_selectio_wiz_v3_2_2_clk_rst_top' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:1230]
INFO: [Synth 8-638] synthesizing module 'high_speed_selectio_wiz_v3_2_2_clk_scheme' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:803]
INFO: [Synth 8-638] synthesizing module 'PLLE4_ADV' [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40294]
INFO: [Synth 8-256] done synthesizing module 'PLLE4_ADV' (22#1) [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40294]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (23#1) [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-256] done synthesizing module 'high_speed_selectio_wiz_v3_2_2_clk_scheme' (24#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:803]
INFO: [Synth 8-638] synthesizing module 'high_speed_selectio_wiz_v3_2_2_rst_scheme' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:162]
INFO: [Synth 8-638] synthesizing module 'high_speed_selectio_wiz_v3_2_2_sync_cell__parameterized0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:50]
INFO: [Synth 8-256] done synthesizing module 'high_speed_selectio_wiz_v3_2_2_sync_cell__parameterized0' (24#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:50]
INFO: [Synth 8-256] done synthesizing module 'high_speed_selectio_wiz_v3_2_2_rst_scheme' (25#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:162]
INFO: [Synth 8-256] done synthesizing module 'high_speed_selectio_wiz_v3_2_2_clk_rst_top' (26#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/a4f2/hdl/high_speed_selectio_wiz_v3_2_rfs.v:1230]
INFO: [Synth 8-256] done synthesizing module 'bd_7fd4_phy_0_hssio_rx_hssio_wiz_top' (27#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/ip_0/bd_7fd4_phy_0_hssio_rx_hssio_wiz_top.v:48]
INFO: [Synth 8-256] done synthesizing module 'bd_7fd4_phy_0_hssio_rx_high_speed_selectio_wiz_v3_2_2' (28#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/ip_0/bd_7fd4_phy_0_hssio_rx_high_speed_selectio_wiz_v3_2_2.v:51]
INFO: [Synth 8-256] done synthesizing module 'bd_7fd4_phy_0_hssio_rx' (29#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/ip_0/synth/bd_7fd4_phy_0_hssio_rx.v:83]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (30#1) [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'bd_7fd4_phy_0_clock_module' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/bd_7fd4_phy_0/support/bd_7fd4_phy_0_clock_module.v:88]
INFO: [Synth 8-256] done synthesizing module 'bd_7fd4_phy_0_clock_module' (31#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/bd_7fd4_phy_0/support/bd_7fd4_phy_0_clock_module.v:88]
INFO: [Synth 8-256] done synthesizing module 'bd_7fd4_phy_0_support' (32#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/bd_7fd4_phy_0/support/bd_7fd4_phy_0_support.v:90]
INFO: [Synth 8-256] done synthesizing module 'bd_7fd4_phy_0_core' (33#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/bd_7fd4_phy_0_core.v:91]
INFO: [Synth 8-256] done synthesizing module 'bd_7fd4_phy_0' (34#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_2/bd_7fd4_phy_0.v:91]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1497.742 ; gain = 0.000 ; free physical = 4259 ; free virtual = 48236
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1497.742 ; gain = 0.000 ; free physical = 4097 ; free virtual = 48078
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2194.594 ; gain = 0.000 ; free physical = 686 ; free virtual = 40492
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2194.594 ; gain = 696.852 ; free physical = 1436 ; free virtual = 39072
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2194.594 ; gain = 696.852 ; free physical = 1436 ; free virtual = 39071
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2194.594 ; gain = 696.852 ; free physical = 1422 ; free virtual = 39058
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 2194.594 ; gain = 696.852 ; free physical = 636 ; free virtual = 38271
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 2194.594 ; gain = 696.852 ; free physical = 3762 ; free virtual = 36286
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:43 . Memory (MB): peak = 2782.570 ; gain = 1284.828 ; free physical = 13801 ; free virtual = 44551
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:44 . Memory (MB): peak = 2818.594 ; gain = 1320.852 ; free physical = 13474 ; free virtual = 44228
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:45 . Memory (MB): peak = 2834.609 ; gain = 1336.867 ; free physical = 16355 ; free virtual = 47108
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:46 . Memory (MB): peak = 2834.609 ; gain = 1336.867 ; free physical = 16074 ; free virtual = 46827
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:46 . Memory (MB): peak = 2834.609 ; gain = 1336.867 ; free physical = 16066 ; free virtual = 46819
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:46 . Memory (MB): peak = 2834.609 ; gain = 1336.867 ; free physical = 15979 ; free virtual = 46732
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:46 . Memory (MB): peak = 2834.609 ; gain = 1336.867 ; free physical = 15978 ; free virtual = 46731
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:46 . Memory (MB): peak = 2834.609 ; gain = 1336.867 ; free physical = 15953 ; free virtual = 46706
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:46 . Memory (MB): peak = 2834.609 ; gain = 1336.867 ; free physical = 15948 ; free virtual = 46700

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |BITSLICE_CONTROL   |     1|
|2     |BITSLICE_CONTROL_1 |     1|
|3     |BUFG               |     1|
|4     |BUFGCE             |     2|
|5     |CARRY8             |    10|
|6     |LUT1               |   558|
|7     |LUT2               |    86|
|8     |LUT3               |    99|
|9     |LUT4               |   113|
|10    |LUT5               |   186|
|11    |LUT6               |   429|
|12    |MUXF7              |     1|
|13    |PLLE4_ADV          |     1|
|14    |RIU_OR             |     1|
|15    |RX_BITSLICE        |     1|
|16    |RX_BITSLICE_1      |     4|
|17    |FDCE               |    60|
|18    |FDPE               |    12|
|19    |FDRE               |  1170|
|20    |FDSE               |     5|
|21    |IBUFDS_DPHY        |     5|
+------+-------------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:46 . Memory (MB): peak = 2834.609 ; gain = 1336.867 ; free physical = 15946 ; free virtual = 46699
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:48 . Memory (MB): peak = 2869.625 ; gain = 1393.258 ; free physical = 15500 ; free virtual = 46252
