

================================================================
== Vitis HLS Report for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1'
================================================================
* Date:           Sun Nov  3 13:42:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.690 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_123_1  |       20|       20|         1|          1|          1|    20|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       7|     53|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_294_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln123_fu_288_p2  |      icmp|   0|  0|  13|           5|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|          10|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2  |   9|          2|    5|         10|
    |j_fu_60               |   9|          2|    5|         10|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   11|         22|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |j_fu_60      |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1|  return value|
|buf_11_address1  |  out|    5|   ap_memory|                                        buf_11|         array|
|buf_11_ce1       |  out|    1|   ap_memory|                                        buf_11|         array|
|buf_11_we1       |  out|    1|   ap_memory|                                        buf_11|         array|
|buf_11_d1        |  out|   32|   ap_memory|                                        buf_11|         array|
|buf_10_address1  |  out|    5|   ap_memory|                                        buf_10|         array|
|buf_10_ce1       |  out|    1|   ap_memory|                                        buf_10|         array|
|buf_10_we1       |  out|    1|   ap_memory|                                        buf_10|         array|
|buf_10_d1        |  out|   32|   ap_memory|                                        buf_10|         array|
|buf_9_address1   |  out|    5|   ap_memory|                                         buf_9|         array|
|buf_9_ce1        |  out|    1|   ap_memory|                                         buf_9|         array|
|buf_9_we1        |  out|    1|   ap_memory|                                         buf_9|         array|
|buf_9_d1         |  out|   32|   ap_memory|                                         buf_9|         array|
|buf_8_address1   |  out|    5|   ap_memory|                                         buf_8|         array|
|buf_8_ce1        |  out|    1|   ap_memory|                                         buf_8|         array|
|buf_8_we1        |  out|    1|   ap_memory|                                         buf_8|         array|
|buf_8_d1         |  out|   32|   ap_memory|                                         buf_8|         array|
|buf_7_address1   |  out|    5|   ap_memory|                                         buf_7|         array|
|buf_7_ce1        |  out|    1|   ap_memory|                                         buf_7|         array|
|buf_7_we1        |  out|    1|   ap_memory|                                         buf_7|         array|
|buf_7_d1         |  out|   32|   ap_memory|                                         buf_7|         array|
|buf_6_address1   |  out|    5|   ap_memory|                                         buf_6|         array|
|buf_6_ce1        |  out|    1|   ap_memory|                                         buf_6|         array|
|buf_6_we1        |  out|    1|   ap_memory|                                         buf_6|         array|
|buf_6_d1         |  out|   32|   ap_memory|                                         buf_6|         array|
|buf_5_address1   |  out|    5|   ap_memory|                                         buf_5|         array|
|buf_5_ce1        |  out|    1|   ap_memory|                                         buf_5|         array|
|buf_5_we1        |  out|    1|   ap_memory|                                         buf_5|         array|
|buf_5_d1         |  out|   32|   ap_memory|                                         buf_5|         array|
|buf_4_address1   |  out|    5|   ap_memory|                                         buf_4|         array|
|buf_4_ce1        |  out|    1|   ap_memory|                                         buf_4|         array|
|buf_4_we1        |  out|    1|   ap_memory|                                         buf_4|         array|
|buf_4_d1         |  out|   32|   ap_memory|                                         buf_4|         array|
|buf_3_address1   |  out|    5|   ap_memory|                                         buf_3|         array|
|buf_3_ce1        |  out|    1|   ap_memory|                                         buf_3|         array|
|buf_3_we1        |  out|    1|   ap_memory|                                         buf_3|         array|
|buf_3_d1         |  out|   32|   ap_memory|                                         buf_3|         array|
|buf_2_address1   |  out|    5|   ap_memory|                                         buf_2|         array|
|buf_2_ce1        |  out|    1|   ap_memory|                                         buf_2|         array|
|buf_2_we1        |  out|    1|   ap_memory|                                         buf_2|         array|
|buf_2_d1         |  out|   32|   ap_memory|                                         buf_2|         array|
|buf_1_address1   |  out|    5|   ap_memory|                                         buf_1|         array|
|buf_1_ce1        |  out|    1|   ap_memory|                                         buf_1|         array|
|buf_1_we1        |  out|    1|   ap_memory|                                         buf_1|         array|
|buf_1_d1         |  out|   32|   ap_memory|                                         buf_1|         array|
|buf_r_address1   |  out|    5|   ap_memory|                                         buf_r|         array|
|buf_r_ce1        |  out|    1|   ap_memory|                                         buf_r|         array|
|buf_r_we1        |  out|    1|   ap_memory|                                         buf_r|         array|
|buf_r_d1         |  out|   32|   ap_memory|                                         buf_r|         array|
+-----------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [./../hw_library/pool.h:123]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_8, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_9, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_10, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_11, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln123 = store i5 0, i5 %j" [./../hw_library/pool.h:123]   --->   Operation 17 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_124_2"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_2 = load i5 %j" [./../hw_library/pool.h:123]   --->   Operation 19 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.78ns)   --->   "%icmp_ln123 = icmp_eq  i5 %j_2, i5 20" [./../hw_library/pool.h:123]   --->   Operation 20 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.78ns)   --->   "%add_ln123 = add i5 %j_2, i5 1" [./../hw_library/pool.h:123]   --->   Operation 21 'add' 'add_ln123' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %VITIS_LOOP_124_2.split, void %for.inc58.exitStub" [./../hw_library/pool.h:123]   --->   Operation 22 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i5 %j_2" [./../hw_library/pool.h:123]   --->   Operation 23 'zext' 'zext_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln123 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/pool.h:123]   --->   Operation 24 'specpipeline' 'specpipeline_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln123 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20" [./../hw_library/pool.h:123]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [./../hw_library/pool.h:123]   --->   Operation 26 'specloopname' 'specloopname_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln123" [./../hw_library/pool.h:126]   --->   Operation 27 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln123" [./../hw_library/pool.h:126]   --->   Operation 28 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln123" [./../hw_library/pool.h:126]   --->   Operation 29 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln123" [./../hw_library/pool.h:126]   --->   Operation 30 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i32 %buf_4, i64 0, i64 %zext_ln123" [./../hw_library/pool.h:126]   --->   Operation 31 'getelementptr' 'buf_4_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i32 %buf_5, i64 0, i64 %zext_ln123" [./../hw_library/pool.h:126]   --->   Operation 32 'getelementptr' 'buf_5_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr i32 %buf_6, i64 0, i64 %zext_ln123" [./../hw_library/pool.h:126]   --->   Operation 33 'getelementptr' 'buf_6_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr i32 %buf_7, i64 0, i64 %zext_ln123" [./../hw_library/pool.h:126]   --->   Operation 34 'getelementptr' 'buf_7_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf_8_addr = getelementptr i32 %buf_8, i64 0, i64 %zext_ln123" [./../hw_library/pool.h:126]   --->   Operation 35 'getelementptr' 'buf_8_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_9_addr = getelementptr i32 %buf_9, i64 0, i64 %zext_ln123" [./../hw_library/pool.h:126]   --->   Operation 36 'getelementptr' 'buf_9_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_10_addr = getelementptr i32 %buf_10, i64 0, i64 %zext_ln123" [./../hw_library/pool.h:126]   --->   Operation 37 'getelementptr' 'buf_10_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf_11_addr = getelementptr i32 %buf_11, i64 0, i64 %zext_ln123" [./../hw_library/pool.h:126]   --->   Operation 38 'getelementptr' 'buf_11_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln126 = store i32 4293967297, i5 %buf_addr" [./../hw_library/pool.h:126]   --->   Operation 39 'store' 'store_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%store_ln126 = store i32 4293967297, i5 %buf_1_addr" [./../hw_library/pool.h:126]   --->   Operation 40 'store' 'store_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln126 = store i32 4293967297, i5 %buf_2_addr" [./../hw_library/pool.h:126]   --->   Operation 41 'store' 'store_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln126 = store i32 4293967297, i5 %buf_3_addr" [./../hw_library/pool.h:126]   --->   Operation 42 'store' 'store_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln126 = store i32 4293967297, i5 %buf_4_addr" [./../hw_library/pool.h:126]   --->   Operation 43 'store' 'store_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%store_ln126 = store i32 4293967297, i5 %buf_5_addr" [./../hw_library/pool.h:126]   --->   Operation 44 'store' 'store_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln126 = store i32 4293967297, i5 %buf_6_addr" [./../hw_library/pool.h:126]   --->   Operation 45 'store' 'store_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln126 = store i32 4293967297, i5 %buf_7_addr" [./../hw_library/pool.h:126]   --->   Operation 46 'store' 'store_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln126 = store i32 4293967297, i5 %buf_8_addr" [./../hw_library/pool.h:126]   --->   Operation 47 'store' 'store_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln126 = store i32 4293967297, i5 %buf_9_addr" [./../hw_library/pool.h:126]   --->   Operation 48 'store' 'store_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln126 = store i32 4293967297, i5 %buf_10_addr" [./../hw_library/pool.h:126]   --->   Operation 49 'store' 'store_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 50 [1/1] (2.32ns)   --->   "%store_ln126 = store i32 4293967297, i5 %buf_11_addr" [./../hw_library/pool.h:126]   --->   Operation 50 'store' 'store_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln123 = store i5 %add_ln123, i5 %j" [./../hw_library/pool.h:123]   --->   Operation 51 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln123 = br void %VITIS_LOOP_124_2" [./../hw_library/pool.h:123]   --->   Operation 52 'br' 'br_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 01]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
store_ln123             (store            ) [ 00]
br_ln0                  (br               ) [ 00]
j_2                     (load             ) [ 00]
icmp_ln123              (icmp             ) [ 01]
add_ln123               (add              ) [ 00]
br_ln123                (br               ) [ 00]
zext_ln123              (zext             ) [ 00]
specpipeline_ln123      (specpipeline     ) [ 00]
speclooptripcount_ln123 (speclooptripcount) [ 00]
specloopname_ln123      (specloopname     ) [ 00]
buf_addr                (getelementptr    ) [ 00]
buf_1_addr              (getelementptr    ) [ 00]
buf_2_addr              (getelementptr    ) [ 00]
buf_3_addr              (getelementptr    ) [ 00]
buf_4_addr              (getelementptr    ) [ 00]
buf_5_addr              (getelementptr    ) [ 00]
buf_6_addr              (getelementptr    ) [ 00]
buf_7_addr              (getelementptr    ) [ 00]
buf_8_addr              (getelementptr    ) [ 00]
buf_9_addr              (getelementptr    ) [ 00]
buf_10_addr             (getelementptr    ) [ 00]
buf_11_addr             (getelementptr    ) [ 00]
store_ln126             (store            ) [ 00]
store_ln126             (store            ) [ 00]
store_ln126             (store            ) [ 00]
store_ln126             (store            ) [ 00]
store_ln126             (store            ) [ 00]
store_ln126             (store            ) [ 00]
store_ln126             (store            ) [ 00]
store_ln126             (store            ) [ 00]
store_ln126             (store            ) [ 00]
store_ln126             (store            ) [ 00]
store_ln126             (store            ) [ 00]
store_ln126             (store            ) [ 00]
store_ln123             (store            ) [ 00]
br_ln123                (br               ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_11">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buf_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="buf_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="buf_1_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="5" slack="0"/>
<pin id="75" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="buf_2_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="buf_3_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_4_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="5" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_4_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="buf_5_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_5_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_6_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_6_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="buf_7_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_7_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf_8_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_8_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="buf_9_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_9_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buf_10_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_10_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="buf_11_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_11_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln126_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="0"/>
<pin id="153" dir="0" index="4" bw="5" slack="0"/>
<pin id="154" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="156" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln126_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="0"/>
<pin id="164" dir="0" index="4" bw="5" slack="0"/>
<pin id="165" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="167" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln126_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="0"/>
<pin id="175" dir="0" index="4" bw="5" slack="0"/>
<pin id="176" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="178" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln126_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="0"/>
<pin id="186" dir="0" index="4" bw="5" slack="0"/>
<pin id="187" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="189" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln126_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="0"/>
<pin id="197" dir="0" index="4" bw="5" slack="0"/>
<pin id="198" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="200" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln126_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="0"/>
<pin id="208" dir="0" index="4" bw="5" slack="0"/>
<pin id="209" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="211" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln126_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="0"/>
<pin id="219" dir="0" index="4" bw="5" slack="0"/>
<pin id="220" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="222" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln126_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="5" slack="0"/>
<pin id="231" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="233" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln126_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="0"/>
<pin id="241" dir="0" index="4" bw="5" slack="0"/>
<pin id="242" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="244" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln126_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="0"/>
<pin id="252" dir="0" index="4" bw="5" slack="0"/>
<pin id="253" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="255" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln126_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="0"/>
<pin id="263" dir="0" index="4" bw="5" slack="0"/>
<pin id="264" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="266" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln126_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="0" slack="0"/>
<pin id="274" dir="0" index="4" bw="5" slack="0"/>
<pin id="275" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="277" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln123_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="j_2_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln123_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln123_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln123_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln123_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="5" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="j_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="56" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="56" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="56" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="56" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="56" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="56" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="56" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="56" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="158"><net_src comp="64" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="159" pin=4"/></net>

<net id="169"><net_src comp="71" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="180"><net_src comp="78" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="190"><net_src comp="58" pin="0"/><net_sink comp="181" pin=4"/></net>

<net id="191"><net_src comp="85" pin="3"/><net_sink comp="181" pin=2"/></net>

<net id="201"><net_src comp="58" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="202"><net_src comp="92" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="203" pin=4"/></net>

<net id="213"><net_src comp="99" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="214" pin=4"/></net>

<net id="224"><net_src comp="106" pin="3"/><net_sink comp="214" pin=2"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="225" pin=4"/></net>

<net id="235"><net_src comp="113" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="246"><net_src comp="120" pin="3"/><net_sink comp="236" pin=2"/></net>

<net id="256"><net_src comp="58" pin="0"/><net_sink comp="247" pin=4"/></net>

<net id="257"><net_src comp="127" pin="3"/><net_sink comp="247" pin=2"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="268"><net_src comp="134" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="278"><net_src comp="58" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="279"><net_src comp="141" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="36" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="285" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="285" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="309"><net_src comp="300" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="311"><net_src comp="300" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="312"><net_src comp="300" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="313"><net_src comp="300" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="314"><net_src comp="300" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="315"><net_src comp="300" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="320"><net_src comp="294" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="60" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="316" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_11 | {1 }
	Port: buf_10 | {1 }
	Port: buf_9 | {1 }
	Port: buf_8 | {1 }
	Port: buf_7 | {1 }
	Port: buf_6 | {1 }
	Port: buf_5 | {1 }
	Port: buf_4 | {1 }
	Port: buf_3 | {1 }
	Port: buf_2 | {1 }
	Port: buf_1 | {1 }
	Port: buf_r | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln123 : 1
		j_2 : 1
		icmp_ln123 : 2
		add_ln123 : 2
		br_ln123 : 3
		zext_ln123 : 2
		buf_addr : 3
		buf_1_addr : 3
		buf_2_addr : 3
		buf_3_addr : 3
		buf_4_addr : 3
		buf_5_addr : 3
		buf_6_addr : 3
		buf_7_addr : 3
		buf_8_addr : 3
		buf_9_addr : 3
		buf_10_addr : 3
		buf_11_addr : 3
		store_ln126 : 4
		store_ln126 : 4
		store_ln126 : 4
		store_ln126 : 4
		store_ln126 : 4
		store_ln126 : 4
		store_ln126 : 4
		store_ln126 : 4
		store_ln126 : 4
		store_ln126 : 4
		store_ln126 : 4
		store_ln126 : 4
		store_ln123 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln123_fu_288 |    0    |    13   |
|----------|-------------------|---------|---------|
|    add   |  add_ln123_fu_294 |    0    |    13   |
|----------|-------------------|---------|---------|
|   zext   | zext_ln123_fu_300 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    26   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|j_reg_321|    5   |
+---------+--------+
|  Total  |    5   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |    5   |   26   |
+-----------+--------+--------+
